TimeQuest Timing Analyzer report for radioberry
Fri Dec 07 16:20:25 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 18. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 19. Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk_tx'
 21. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 22. Slow 1200mV 85C Model Setup: 'pi_clk2'
 23. Slow 1200mV 85C Model Setup: 'pi_clk'
 24. Slow 1200mV 85C Model Setup: 'spi_ce1'
 25. Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'
 26. Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'
 27. Slow 1200mV 85C Model Hold: 'spi_sck'
 28. Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 31. Slow 1200mV 85C Model Hold: 'spi_ce1'
 32. Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'
 33. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 34. Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'
 35. Slow 1200mV 85C Model Hold: 'pi_clk'
 36. Slow 1200mV 85C Model Hold: 'pi_clk2'
 37. Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 39. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 40. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk_tx'
 41. Slow 1200mV 85C Model Recovery: 'spi_sck'
 42. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 43. Slow 1200mV 85C Model Removal: 'spi_sck'
 44. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 45. Slow 1200mV 85C Model Metastability Summary
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'spi_sck'
 53. Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 56. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 57. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 58. Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'
 60. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 61. Slow 1200mV 0C Model Setup: 'pi_clk2'
 62. Slow 1200mV 0C Model Setup: 'pi_clk'
 63. Slow 1200mV 0C Model Setup: 'spi_ce1'
 64. Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'
 65. Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'
 66. Slow 1200mV 0C Model Hold: 'spi_sck'
 67. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 68. Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 70. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 71. Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'
 72. Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'
 73. Slow 1200mV 0C Model Hold: 'pi_clk'
 74. Slow 1200mV 0C Model Hold: 'spi_ce1'
 75. Slow 1200mV 0C Model Hold: 'pi_clk2'
 76. Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 78. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 79. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'
 80. Slow 1200mV 0C Model Recovery: 'spi_sck'
 81. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 82. Slow 1200mV 0C Model Removal: 'spi_sck'
 83. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 84. Slow 1200mV 0C Model Metastability Summary
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'spi_sck'
 91. Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 93. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 94. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 95. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 96. Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'
 98. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 99. Fast 1200mV 0C Model Setup: 'pi_clk2'
100. Fast 1200mV 0C Model Setup: 'pi_clk'
101. Fast 1200mV 0C Model Setup: 'spi_ce1'
102. Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'
103. Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'
104. Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Hold: 'spi_ce1'
106. Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
107. Fast 1200mV 0C Model Hold: 'spi_sck'
108. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
109. Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'
110. Fast 1200mV 0C Model Hold: 'clk_10mhz'
111. Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'
112. Fast 1200mV 0C Model Hold: 'pi_clk'
113. Fast 1200mV 0C Model Hold: 'pi_clk2'
114. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
115. Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
116. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'
117. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
118. Fast 1200mV 0C Model Recovery: 'spi_sck'
119. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
120. Fast 1200mV 0C Model Removal: 'spi_sck'
121. Fast 1200mV 0C Model Removal: 'clk_10mhz'
122. Fast 1200mV 0C Model Metastability Summary
123. Multicorner Timing Analysis Summary
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths Summary
136. Clock Status Summary
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; sdc/radioberry.sdc ; OK     ; Fri Dec 07 16:20:08 2018 ;
+--------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                              ; Base      ; 10.000   ; 100.0 MHz  ; 0.000 ; 5.000    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { ad9866:ad9866_inst|dut1_pc[0] }                              ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.020   ; 76.8 MHz   ; 0.000 ; 6.510    ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.510    ; 153.6 MHz  ; 0.000 ; 3.255    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 4.068    ; 245.76 MHz ; 0.000 ; 2.034    ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; clk_10mhz                                                  ; Base      ; 100.000  ; 10.0 MHz   ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { clk_10mhz }                                                  ;
; clk_76m8                                                   ; Base      ; 13.020   ; 76.8 MHz   ; 0.000 ; 6.510    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { clk_76m8 }                                                   ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; Base      ; 5000.000 ; 0.2 MHz    ; 0.000 ; 2500.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { ddr_mux:ddr_mux_inst1|rd_req }                               ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; Base      ; 5000.000 ; 0.2 MHz    ; 0.000 ; 2500.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { ddr_mux:ddr_mux_inst2|rd_req }                               ;
; pi_clk                                                     ; Base      ; 208.333  ; 4.8 MHz    ; 0.000 ; 104.166  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { pi_clk }                                                     ;
; pi_clk2                                                    ; Base      ; 208.333  ; 4.8 MHz    ; 0.000 ; 104.166  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { pi_clk2 }                                                    ;
; spi_ce0                                                    ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_ce[0] }                                                  ;
; spi_ce1                                                    ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_ce[1] }                                                  ;
; spi_sck                                                    ; Base      ; 64.000   ; 15.63 MHz  ; 0.000 ; 32.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_sck }                                                    ;
; spi_slave:spi_slave_rx2_inst|done                          ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_slave:spi_slave_rx2_inst|done }                          ;
; spi_slave:spi_slave_rx_inst|done                           ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_slave:spi_slave_rx_inst|done }                           ;
; virt_ad9866_rxclk_rx                                       ; Virtual   ; 6.510    ; 153.6 MHz  ; 0.000 ; 3.255    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { }                                                            ;
; virt_ad9866_rxclk_tx                                       ; Virtual   ; 6.510    ; 153.6 MHz  ; 0.000 ; 3.255    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { }                                                            ;
+------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                              ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; 51.99 MHz  ; 51.99 MHz       ; spi_sck                                                    ;                                                   ;
; 97.17 MHz  ; 97.17 MHz       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 129.53 MHz ; 129.53 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                              ;                                                   ;
; 129.72 MHz ; 129.72 MHz      ; clk_10mhz                                                  ;                                                   ;
; 163.99 MHz ; 63.75 MHz       ; pi_clk2                                                    ; limit due to minimum port rate restriction (tmin) ;
; 172.06 MHz ; 172.06 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 173.25 MHz ; 63.75 MHz       ; pi_clk                                                     ; limit due to minimum port rate restriction (tmin) ;
; 186.01 MHz ; 63.75 MHz       ; spi_ce1                                                    ; limit due to minimum port rate restriction (tmin) ;
; 274.5 MHz  ; 238.04 MHz      ; ddr_mux:ddr_mux_inst2|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 274.57 MHz ; 238.04 MHz      ; ddr_mux:ddr_mux_inst1|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 286.37 MHz ; 286.37 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                   ;
; 377.22 MHz ; 238.04 MHz      ; spi_slave:spi_slave_rx_inst|done                           ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; spi_sck                                                    ; 0.200    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.508    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.576    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1.117    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 1.140    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1.494    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.729    ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 3.075    ; 0.000         ;
; clk_10mhz                                                  ; 92.291   ; 0.000         ;
; pi_clk2                                                    ; 101.118  ; 0.000         ;
; pi_clk                                                     ; 101.281  ; 0.000         ;
; spi_ce1                                                    ; 2494.624 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 4996.357 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 4996.358 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; spi_sck                                                    ; 0.334 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.408 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.431 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 0.435 ; 0.000         ;
; spi_ce1                                                    ; 0.448 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 0.453 ; 0.000         ;
; clk_10mhz                                                  ; 0.454 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 0.455 ; 0.000         ;
; pi_clk                                                     ; 0.466 ; 0.000         ;
; pi_clk2                                                    ; 0.490 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.748 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 0.971 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 1.306 ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 2.537 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.373  ; 0.000             ;
; clk_10mhz ; 95.872 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 2.136 ; 0.000             ;
; clk_10mhz ; 2.438 ; 0.000             ;
+-----------+-------+-------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.182    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.510    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 4.418    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.534    ; 0.000         ;
; clk_76m8                                                   ; 6.059    ; 0.000         ;
; spi_sck                                                    ; 31.542   ; 0.000         ;
; clk_10mhz                                                  ; 49.501   ; 0.000         ;
; pi_clk2                                                    ; 102.746  ; 0.000         ;
; pi_clk                                                     ; 102.838  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1249.482 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1249.505 ; 0.000         ;
; spi_ce1                                                    ; 1249.513 ; 0.000         ;
; spi_ce0                                                    ; 1249.523 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 2499.537 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 2499.557 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.200 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 3.218      ; 5.009      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[55]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[59]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[63]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[49]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[62]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[61]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[60]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[54]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[52]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[53]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[56]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[57]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[58]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[50]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.230 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[51]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.473      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.249 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.734      ; 5.476      ;
; 0.254 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.726      ; 5.463      ;
; 0.254 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.726      ; 5.463      ;
; 0.254 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.726      ; 5.463      ;
; 0.254 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.726      ; 5.463      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.277 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.257      ; 5.971      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[55]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[59]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[63]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[53]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[54]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[52]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[49]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[50]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[62]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[61]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[60]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[56]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[57]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[58]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.322 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[51]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.712      ; 5.381      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.329 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.842      ;
; 0.330 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.307      ; 5.968      ;
; 0.330 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.307      ; 5.968      ;
; 0.330 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.307      ; 5.968      ;
; 0.330 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.307      ; 5.968      ;
; 0.330 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.307      ; 5.968      ;
; 0.333 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.289      ; 4.957      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.352 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.293      ; 4.942      ;
; 0.352 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.198      ; 4.837      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[44]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[45]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[46]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
; 0.353 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.344      ; 4.992      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.508 ; ad9866_rx[0]                                                   ; rffe_ad9866_rx_d1[0]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.196     ; 1.125      ;
; 0.510 ; ad9866_rxsync                                                  ; rffe_ad9866_rxsync_d1                                       ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.194     ; 1.125      ;
; 0.512 ; ad9866_rx[1]                                                   ; rffe_ad9866_rx_d1[1]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.192     ; 1.125      ;
; 0.514 ; ad9866_rx[2]                                                   ; rffe_ad9866_rx_d1[2]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.190     ; 1.125      ;
; 0.515 ; ad9866_rx[3]                                                   ; rffe_ad9866_rx_d1[3]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.189     ; 1.125      ;
; 0.515 ; ad9866_rx[4]                                                   ; rffe_ad9866_rx_d1[4]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.189     ; 1.125      ;
; 0.527 ; ad9866_rx[5]                                                   ; rffe_ad9866_rx_d1[5]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.177     ; 1.125      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.336      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[17]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[16]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[15]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[14]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[13]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[12]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[11]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[10]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[3]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[2]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[1]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[0]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[9]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[8]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[7]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[5]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[4]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.762 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[6]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.523      ; 6.272      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.865 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.155      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.868 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.509      ; 6.152      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.915 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 5.641      ;
; 0.925 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[35]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 5.634      ;
; 0.925 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[34]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 5.634      ;
; 0.925 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[33]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 5.634      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.576 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.884      ;
; 0.673 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.787      ;
; 0.778 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.682      ;
; 0.819 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.641      ;
; 0.952 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.508      ;
; 0.988 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.472      ;
; 1.100 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.360      ;
; 1.104 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.356      ;
; 1.253 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 3.207      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.178      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.813 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.109      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.893 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.029      ;
; 1.927 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.391      ; 2.533      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.950 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.972      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 1.957 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.965      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.886      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.740      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.670      ;
; 2.329 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.593      ;
; 2.329 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.593      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                              ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.117    ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.795      ;
; 1.170    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.965      ; 3.833      ;
; 1.251    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.661      ;
; 1.272    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.640      ;
; 1.294    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.965      ; 3.709      ;
; 1.357    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.565      ;
; 1.361    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.561      ;
; 1.363    ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.549      ;
; 1.390    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.522      ;
; 1.416    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.506      ;
; 1.418    ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.494      ;
; 1.439    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.473      ;
; 1.443    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.965      ; 3.560      ;
; 1.448    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.464      ;
; 1.462    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.450      ;
; 1.481    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.885      ; 3.442      ;
; 1.481    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.965      ; 3.522      ;
; 1.488    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.434      ;
; 1.496    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.964      ; 3.506      ;
; 1.508    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.414      ;
; 1.510    ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.402      ;
; 1.532    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.380      ;
; 1.535    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.964      ; 3.467      ;
; 1.544    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.378      ;
; 1.551    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.371      ;
; 1.554    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.368      ;
; 1.577    ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.335      ;
; 1.578    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.965      ; 3.425      ;
; 1.582    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.340      ;
; 1.590    ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.375      ;
; 1.591    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.331      ;
; 1.592    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.932      ; 3.378      ;
; 1.597    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.325      ;
; 1.601    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.965      ; 3.402      ;
; 1.618    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.884      ; 3.304      ;
; 1.619    ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.346      ;
; 1.650    ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.315      ;
; 1.653    ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.312      ;
; 1.669    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.243      ;
; 1.708    ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.257      ;
; 1.718    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.928      ; 3.248      ;
; 1.734    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.874      ; 3.178      ;
; 1.748    ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.217      ;
; 1.767    ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.927      ; 3.198      ;
; 2497.349 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.169     ; 2.530      ;
; 2497.733 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.170     ; 2.145      ;
; 2497.883 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.169     ; 1.996      ;
; 2497.937 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.569     ; 1.495      ;
; 2498.234 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.169     ; 1.645      ;
; 2498.267 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.170     ; 1.611      ;
; 2498.273 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.170     ; 1.605      ;
; 2498.380 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.569     ; 1.052      ;
; 2498.587 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.315      ;
; 2498.600 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.302      ;
; 2498.606 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.296      ;
; 2498.617 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.285      ;
; 2498.627 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.275      ;
; 2498.792 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.110      ;
; 2498.797 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.105      ;
; 2498.797 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.105      ;
; 2498.828 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.074      ;
; 2498.835 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.067      ;
; 2498.980 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.922      ;
; 2498.982 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.920      ;
; 2499.044 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.858      ;
; 2499.044 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.858      ;
; 2499.044 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.858      ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.140 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.278      ; 8.403      ;
; 1.151 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.431      ; 8.736      ;
; 1.307 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.433      ; 8.584      ;
; 1.408 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.280      ; 8.331      ;
; 1.265 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.279      ; 8.280      ;
; 1.493 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.286      ; 8.064      ;
; 1.501 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.498      ; 8.464      ;
; 1.537 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.279      ; 8.200      ;
; 1.685 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.285      ; 7.870      ;
; 1.704 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.501      ; 8.261      ;
; 1.719 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.500      ; 8.245      ;
; 1.760 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.503      ; 8.210      ;
; 1.781 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.503      ; 8.188      ;
; 5.865 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.278      ; 8.678      ;
; 5.875 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.431      ; 9.012      ;
; 6.030 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.433      ; 8.861      ;
; 6.132 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.280      ; 8.607      ;
; 6.260 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.279      ; 8.477      ;
; 6.683 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.625      ; 8.406      ;
; 6.762 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.622      ; 8.327      ;
; 5.826 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.279      ; 8.719      ;
; 6.961 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.624      ; 8.127      ;
; 7.032 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.410      ; 7.649      ;
; 7.260 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.409      ; 7.419      ;
; 7.334 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.627      ; 7.759      ;
; 7.344 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.627      ; 7.750      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                       ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 1.494 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.376      ;
; 1.583 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.287      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.888      ; 3.261      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.207      ;
; 1.691 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.179      ;
; 1.714 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.558      ; 2.835      ;
; 1.715 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.155      ;
; 1.718 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.559      ; 2.832      ;
; 1.740 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.878      ; 3.129      ;
; 1.761 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 3.063      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.569      ; 2.798      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.108      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 3.060      ;
; 1.766 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.559      ; 2.784      ;
; 1.768 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 3.056      ;
; 1.777 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.877      ;
; 1.779 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 3.045      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 3.038      ;
; 1.787 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.891      ; 3.095      ;
; 1.817 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.888      ; 3.062      ;
; 1.817 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.888      ; 3.062      ;
; 1.818 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.888      ; 3.061      ;
; 1.819 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.835      ;
; 1.819 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 3.005      ;
; 1.839 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.879      ; 3.031      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.559      ; 2.701      ;
; 1.850 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.660      ; 2.801      ;
; 1.862 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.888      ; 3.017      ;
; 1.865 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.667      ; 2.793      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.896      ; 3.021      ;
; 1.881 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.559      ; 2.669      ;
; 1.882 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.772      ;
; 1.893 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.896      ; 2.994      ;
; 1.918 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.736      ;
; 1.922 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.829      ; 2.898      ;
; 1.936 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.830      ; 2.885      ;
; 1.939 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.715      ;
; 1.950 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.830      ; 2.871      ;
; 1.971 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.832      ; 2.852      ;
; 1.981 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.832      ; 2.842      ;
; 1.984 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.815      ; 2.822      ;
; 2.002 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.652      ;
; 2.007 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.829      ; 2.813      ;
; 2.028 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.830      ; 2.793      ;
; 2.029 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.815      ; 2.777      ;
; 2.033 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 2.791      ;
; 2.035 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.833      ; 2.789      ;
; 2.037 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.813      ; 2.767      ;
; 2.050 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.829      ; 2.770      ;
; 2.051 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.815      ; 2.755      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.830      ; 2.766      ;
; 2.060 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.829      ; 2.760      ;
; 2.062 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.813      ; 2.742      ;
; 2.074 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.815      ; 2.732      ;
; 2.080 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.888      ; 2.799      ;
; 2.093 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.840      ; 2.738      ;
; 2.103 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.830      ; 2.718      ;
; 2.105 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.829      ; 2.715      ;
; 2.106 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.667      ; 2.552      ;
; 2.107 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.830      ; 2.714      ;
; 2.108 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.829      ; 2.712      ;
; 2.114 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.840      ; 2.717      ;
; 2.119 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.815      ; 2.687      ;
; 2.125 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.815      ; 2.681      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.729 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 10.213     ;
; 2.793 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 10.149     ;
; 2.911 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 10.032     ;
; 2.938 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.998      ;
; 2.975 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.968      ;
; 3.002 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.934      ;
; 3.018 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.918      ;
; 3.040 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.902      ;
; 3.042 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.901      ;
; 3.061 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.881      ;
; 3.082 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.854      ;
; 3.092 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.852      ;
; 3.104 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.838      ;
; 3.106 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.837      ;
; 3.129 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.807      ;
; 3.156 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.788      ;
; 3.184 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.752      ;
; 3.209 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.727      ;
; 3.209 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.734      ;
; 3.229 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.713      ;
; 3.243 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.700      ;
; 3.264 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.672      ;
; 3.272 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.670      ;
; 3.273 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.670      ;
; 3.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.663      ;
; 3.297 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.639      ;
; 3.334 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.608      ;
; 3.335 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.608      ;
; 3.340 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.596      ;
; 3.343 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.599      ;
; 3.372 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.570      ;
; 3.374 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.569      ;
; 3.377 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.559      ;
; 3.392 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.552      ;
; 3.399 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.544      ;
; 3.400 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.543      ;
; 3.402 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.534      ;
; 3.409 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.533      ;
; 3.411 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.532      ;
; 3.420 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.516      ;
; 3.434 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.508      ;
; 3.454 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.489      ;
; 3.455 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.488      ;
; 3.456 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.488      ;
; 3.462 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.482      ;
; 3.466 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.477      ;
; 3.470 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.472      ;
; 3.477 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.459      ;
; 3.478 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.463      ;
; 3.482 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.454      ;
; 3.498 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.444      ;
; 3.502 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.440      ;
; 3.514 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.428      ;
; 3.516 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.427      ;
; 3.525 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.417      ;
; 3.526 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.417      ;
; 3.530 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.413      ;
; 3.540 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.402      ;
; 3.542 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.401      ;
; 3.542 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.399      ;
; 3.557 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.085     ; 9.379      ;
; 3.568 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.375      ;
; 3.578 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.364      ;
; 3.581 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.362      ;
; 3.583 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.359      ;
; 3.585 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.358      ;
; 3.591 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.352      ;
; 3.611 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.332      ;
; 3.620 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.323      ;
; 3.635 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.306      ;
; 3.638 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.304      ;
; 3.645 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.297      ;
; 3.647 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.296      ;
; 3.654 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.287      ;
; 3.654 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.288      ;
; 3.673 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.270      ;
; 3.681 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.261      ;
; 3.684 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.259      ;
; 3.684 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.259      ;
; 3.693 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.119     ; 9.209      ;
; 3.694 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.249      ;
; 3.704 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.119     ; 9.198      ;
; 3.715 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.227      ;
; 3.718 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.224      ;
; 3.719 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.223      ;
; 3.720 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.222      ;
; 3.720 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.224      ;
; 3.722 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.221      ;
; 3.724 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.220      ;
; 3.737 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.206      ;
; 3.741 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.201      ;
; 3.743 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.199      ;
; 3.745 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.199      ;
; 3.748 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.195      ;
; 3.760 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.119     ; 9.142      ;
; 3.766 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.176      ;
; 3.779 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.163      ;
; 3.782 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.119     ; 9.120      ;
; 3.784 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.158      ;
; 3.798 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.145      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk_tx'                                                                                                                     ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 3.075 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.424     ; 7.011      ;
; 3.922 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 10.000       ; -0.413     ; 4.175      ;
; 5.726 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.431     ; 4.353      ;
; 5.727 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.430     ; 4.353      ;
; 5.728 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.429     ; 4.353      ;
; 5.729 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.428     ; 4.353      ;
; 5.905 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.430     ; 4.175      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.291 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.631      ;
; 92.342 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.578      ;
; 92.342 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.578      ;
; 92.342 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.578      ;
; 92.342 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.578      ;
; 92.342 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 7.578      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.535 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.358      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.541 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 7.352      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.557 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.420     ; 7.024      ;
; 92.586 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.305      ;
; 92.586 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.305      ;
; 92.586 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.305      ;
; 92.586 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.305      ;
; 92.586 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.305      ;
; 92.592 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.299      ;
; 92.592 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.299      ;
; 92.592 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.299      ;
; 92.592 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.299      ;
; 92.592 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 7.299      ;
; 92.608 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.422     ; 6.971      ;
; 92.608 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.422     ; 6.971      ;
; 92.608 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.422     ; 6.971      ;
; 92.608 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.422     ; 6.971      ;
; 92.608 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.422     ; 6.971      ;
; 92.807 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.395      ; 7.589      ;
; 92.807 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 6.978      ;
; 92.859 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.395      ; 7.537      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 92.952 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 6.970      ;
; 93.003 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.917      ;
; 93.003 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.917      ;
; 93.003 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.917      ;
; 93.003 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.917      ;
; 93.003 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.081     ; 6.917      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.007 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 6.886      ;
; 93.051 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.366      ; 7.316      ;
; 93.051 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 6.705      ;
; 93.057 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.366      ; 7.310      ;
; 93.057 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 6.699      ;
; 93.058 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 6.833      ;
; 93.058 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 6.833      ;
; 93.058 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 6.833      ;
; 93.058 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 6.833      ;
; 93.058 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 6.833      ;
; 93.073 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.424     ; 6.371      ;
; 93.073 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.054      ; 6.982      ;
; 93.103 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.366      ; 7.264      ;
; 93.109 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.366      ; 7.258      ;
; 93.125 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.054      ; 6.930      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.346 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.253      ;
; 93.397 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.404     ; 6.200      ;
; 93.397 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.404     ; 6.200      ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pi_clk2'                                                                                                              ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.118 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.873      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 101.383 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.197     ; 2.608      ;
; 205.591 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.270     ; 2.493      ;
; 205.715 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.524      ;
; 205.715 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.524      ;
; 205.715 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.524      ;
; 205.715 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.524      ;
; 205.715 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.524      ;
; 205.828 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.270     ; 2.256      ;
; 205.980 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.259      ;
; 205.980 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.259      ;
; 205.980 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.259      ;
; 205.980 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.259      ;
; 205.980 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.115     ; 2.259      ;
; 206.209 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.089      ;
; 206.209 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.089      ;
; 206.209 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.089      ;
; 206.518 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.780      ;
; 206.518 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.780      ;
; 206.518 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.780      ;
; 207.023 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.275      ;
; 207.341 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.957      ;
; 207.440 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.858      ;
; 207.440 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.858      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pi_clk'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.281 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.691      ;
; 101.281 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.691      ;
; 101.281 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.691      ;
; 101.281 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.691      ;
; 101.657 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.315      ;
; 101.657 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.315      ;
; 101.657 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.315      ;
; 101.657 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.196     ; 2.315      ;
; 101.780 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 2.195      ;
; 101.780 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 2.195      ;
; 101.780 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 2.195      ;
; 101.780 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 2.195      ;
; 102.197 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 1.778      ;
; 102.197 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 1.778      ;
; 102.197 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 1.778      ;
; 102.197 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.193     ; 1.778      ;
; 205.561 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.082     ; 2.691      ;
; 205.561 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.082     ; 2.691      ;
; 205.561 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.082     ; 2.691      ;
; 205.937 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.082     ; 2.315      ;
; 205.937 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.082     ; 2.315      ;
; 205.937 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.082     ; 2.315      ;
; 206.059 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 2.195      ;
; 206.059 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 2.195      ;
; 206.059 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 2.195      ;
; 206.059 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 2.195      ;
; 206.059 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 2.195      ;
; 206.258 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.996      ;
; 206.476 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.778      ;
; 206.476 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.778      ;
; 206.476 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.778      ;
; 206.476 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.778      ;
; 206.476 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.778      ;
; 206.739 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.515      ;
; 207.205 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 1.049      ;
; 207.295 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 0.959      ;
; 207.396 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 0.858      ;
; 207.396 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.080     ; 0.858      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                   ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.624 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 5.369      ;
; 2494.624 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 5.369      ;
; 2494.925 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 5.314      ;
; 2494.925 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 5.314      ;
; 2494.981 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.178      ; 5.218      ;
; 2494.981 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.178      ; 5.218      ;
; 2495.027 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 4.966      ;
; 2495.328 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.911      ;
; 2495.356 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.552      ;
; 2495.380 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 4.613      ;
; 2495.381 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 4.612      ;
; 2495.384 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.178      ; 4.815      ;
; 2495.410 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 4.498      ;
; 2495.413 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 4.436      ;
; 2495.467 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 4.382      ;
; 2495.668 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 4.181      ;
; 2495.681 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.558      ;
; 2495.682 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.557      ;
; 2495.722 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 4.127      ;
; 2495.737 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.178      ; 4.462      ;
; 2495.738 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.178      ; 4.461      ;
; 2495.815 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.087     ; 4.119      ;
; 2495.815 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.087     ; 4.119      ;
; 2495.956 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.283      ;
; 2495.956 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.283      ;
; 2495.975 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.497      ; 4.590      ;
; 2496.022 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.563      ; 4.609      ;
; 2496.023 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.599      ; 4.644      ;
; 2496.058 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.497      ; 4.507      ;
; 2496.105 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.563      ; 4.526      ;
; 2496.106 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.599      ; 4.561      ;
; 2496.112 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.796      ;
; 2496.140 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.768      ;
; 2496.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.766      ;
; 2496.166 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.742      ;
; 2496.173 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.066      ;
; 2496.173 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 4.066      ;
; 2496.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 3.652      ;
; 2496.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 3.650      ;
; 2496.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.703      ;
; 2496.218 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.087     ; 3.716      ;
; 2496.221 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.783      ; 4.630      ;
; 2496.255 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.825      ; 4.638      ;
; 2496.259 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.649      ;
; 2496.290 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.008     ; 3.723      ;
; 2496.309 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.950      ; 4.709      ;
; 2496.318 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.783      ; 4.533      ;
; 2496.343 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.008     ; 3.670      ;
; 2496.352 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.825      ; 4.541      ;
; 2496.359 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 3.880      ;
; 2496.375 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.956      ; 4.649      ;
; 2496.397 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.599      ; 4.270      ;
; 2496.406 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.950      ; 4.612      ;
; 2496.406 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.954      ; 4.616      ;
; 2496.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.096      ; 3.714      ;
; 2496.452 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 3.397      ;
; 2496.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.172     ; 3.395      ;
; 2496.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.442      ;
; 2496.472 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.956      ; 4.552      ;
; 2496.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.466     ; 3.076      ;
; 2496.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.649      ; 4.238      ;
; 2496.503 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.954      ; 4.519      ;
; 2496.512 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.466     ; 3.043      ;
; 2496.520 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.113     ; 3.388      ;
; 2496.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.664      ; 4.202      ;
; 2496.533 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.466     ; 3.022      ;
; 2496.534 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.096      ; 3.630      ;
; 2496.548 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.977      ; 4.497      ;
; 2496.562 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.649      ; 4.155      ;
; 2496.566 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.466     ; 2.989      ;
; 2496.571 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.087     ; 3.363      ;
; 2496.572 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.087     ; 3.362      ;
; 2496.576 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 3.663      ;
; 2496.582 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.971      ; 4.457      ;
; 2496.591 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.238      ; 3.668      ;
; 2496.594 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.765      ; 4.239      ;
; 2496.594 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.771      ; 4.245      ;
; 2496.613 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.664      ; 4.119      ;
; 2496.644 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.238      ; 3.615      ;
; 2496.647 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.198      ; 3.572      ;
; 2496.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.466     ; 2.888      ;
; 2496.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.519      ; 3.894      ;
; 2496.700 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.198      ; 3.519      ;
; 2496.712 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 3.527      ;
; 2496.713 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.218      ; 3.526      ;
; 2496.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.466     ; 2.834      ;
; 2496.728 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.825      ; 4.165      ;
; 2496.746 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.497      ; 3.819      ;
; 2496.748 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.598      ; 3.918      ;
; 2496.749 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.939      ; 4.258      ;
; 2496.749 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.640      ; 3.959      ;
; 2496.781 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.846      ; 4.133      ;
; 2496.792 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.074      ; 3.350      ;
; 2496.793 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.075      ; 3.350      ;
; 2496.793 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.563      ; 3.838      ;
; 2496.814 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.640      ; 3.894      ;
; 2496.814 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.082      ; 3.336      ;
; 2496.814 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.598      ; 3.852      ;
; 2496.844 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.112      ; 3.336      ;
; 2496.846 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.939      ; 4.161      ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                                             ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 3.164      ;
; 4996.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 3.162      ;
; 4996.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 3.121      ;
; 4996.802 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 3.120      ;
; 4996.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 3.107      ;
; 4996.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 3.105      ;
; 4997.121 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.801      ;
; 4997.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.799      ;
; 4997.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.741      ;
; 4997.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.740      ;
; 4997.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.715      ;
; 4997.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.714      ;
; 4997.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.684      ;
; 4997.239 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.683      ;
; 4997.258 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.664      ;
; 4997.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.616      ;
; 4997.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.607      ;
; 4997.432 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.490      ;
; 4997.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.488      ;
; 4997.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.378      ;
; 4997.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.377      ;
; 4997.621 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.301      ;
; 4997.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.245      ; 2.638      ;
; 4997.700 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.241      ; 2.589      ;
; 4997.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.186      ;
; 4997.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.184      ;
; 4997.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.244      ; 2.509      ;
; 4997.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.080     ; 2.085      ;
; 4997.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.080     ; 2.081      ;
; 4997.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.079      ;
; 4997.844 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.078      ;
; 4997.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.080     ; 2.056      ;
; 4997.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 2.056      ;
; 4997.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.978      ;
; 4997.950 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.972      ;
; 4997.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.327      ;
; 4997.974 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.243      ; 2.317      ;
; 4997.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.945      ;
; 4997.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.938      ;
; 4998.001 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.921      ;
; 4998.007 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.915      ;
; 4998.059 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 1.860      ;
; 4998.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.820      ;
; 4998.103 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.239      ; 2.184      ;
; 4998.111 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.079     ; 1.811      ;
; 4998.120 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 1.800      ;
; 4998.122 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 1.798      ;
; 4998.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.235      ; 2.132      ;
; 4998.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 1.763      ;
; 4998.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 1.762      ;
; 4998.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.080     ; 1.740      ;
; 4998.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.239      ; 2.093      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.476      ;
; 4996.405 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.518      ;
; 4996.405 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.518      ;
; 4996.449 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.474      ;
; 4996.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.254      ;
; 4996.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.254      ;
; 4996.723 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.200      ;
; 4996.809 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.114      ;
; 4996.810 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.113      ;
; 4996.819 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.104      ;
; 4996.821 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.102      ;
; 4996.849 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 3.073      ;
; 4996.849 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 3.073      ;
; 4996.867 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 3.056      ;
; 4996.926 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.996      ;
; 4997.016 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.907      ;
; 4997.016 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.907      ;
; 4997.090 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.833      ;
; 4997.092 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.831      ;
; 4997.094 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.829      ;
; 4997.217 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.706      ;
; 4997.219 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.704      ;
; 4997.222 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.701      ;
; 4997.234 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.686      ;
; 4997.272 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.650      ;
; 4997.274 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.648      ;
; 4997.309 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.614      ;
; 4997.439 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.484      ;
; 4997.441 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.482      ;
; 4997.487 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.436      ;
; 4997.493 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.080     ; 2.428      ;
; 4997.570 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.352      ;
; 4997.570 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.352      ;
; 4997.588 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.335      ;
; 4997.589 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.333      ;
; 4997.622 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.239      ; 2.665      ;
; 4997.640 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.283      ;
; 4997.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.237      ; 2.628      ;
; 4997.667 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.255      ;
; 4997.684 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.241      ; 2.605      ;
; 4997.759 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.163      ;
; 4997.759 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 2.163      ;
; 4997.834 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.089      ;
; 4997.855 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.078     ; 2.068      ;
; 4997.883 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.237      ; 2.402      ;
; 4997.884 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.080     ; 2.037      ;
; 4997.993 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 1.929      ;
; 4997.995 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 1.927      ;
; 4998.035 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 1.887      ;
; 4998.038 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.242      ; 2.252      ;
; 4998.051 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 1.871      ;
; 4998.089 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.242      ; 2.201      ;
; 4998.110 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.079     ; 1.812      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.334 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.312      ; 3.888      ;
; 0.394 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.423      ; 1.029      ;
; 0.422 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.185      ; 0.819      ;
; 0.428 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.162      ; 0.802      ;
; 0.428 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.162      ; 0.802      ;
; 0.429 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.162      ; 0.803      ;
; 0.430 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.162      ; 0.804      ;
; 0.444 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.372      ; 1.028      ;
; 0.456 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.372      ; 1.040      ;
; 0.467 ; spi_slave:spi_slave_rx2_inst|rreg[62] ; spi_slave:spi_slave_rx2_inst|rdata[63] ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.794      ;
; 0.471 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.802      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.803      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.803      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.803      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.804      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.804      ;
; 0.474 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.802      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.803      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.803      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.802      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.802      ;
; 0.476 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.804      ;
; 0.476 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.804      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.803      ;
; 0.484 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.804      ;
; 0.484 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.804      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.805      ;
; 0.486 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.806      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.801      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.801      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 0.820      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.802      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.802      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.803      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.803      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.803      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.802      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.803      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.802      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.804      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.803      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.803      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.803      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.803      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.804      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.805      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 0.804      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.805      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.820      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.822      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.820      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rdata[57] ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.802      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rreg[59] ; spi_slave:spi_slave_rx2_inst|rdata[60] ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.803      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rreg[54] ; spi_slave:spi_slave_rx2_inst|rdata[55] ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.803      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_slave:spi_slave_rx_inst|rreg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.794      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.801      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.801      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.408 ; transmitter:transmitter_inst|fir_i[3]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.142      ;
; 0.410 ; transmitter:transmitter_inst|fir_q[9]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.144      ;
; 0.410 ; transmitter:transmitter_inst|fir_i[6]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.143      ;
; 0.418 ; transmitter:transmitter_inst|fir_i[8]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.152      ;
; 0.418 ; transmitter:transmitter_inst|fir_q[8]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.152      ;
; 0.419 ; transmitter:transmitter_inst|fir_q[13]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.153      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.157      ;
; 0.428 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.160      ;
; 0.429 ; transmitter:transmitter_inst|fir_q[3]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.163      ;
; 0.429 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[7]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.161      ;
; 0.429 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.161      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.162      ;
; 0.431 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.163      ;
; 0.432 ; transmitter:transmitter_inst|fir_i[5]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.165      ;
; 0.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.165      ;
; 0.435 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.167      ;
; 0.440 ; transmitter:transmitter_inst|fir_q[2]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.174      ;
; 0.442 ; transmitter:transmitter_inst|fir_q[1]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.176      ;
; 0.443 ; transmitter:transmitter_inst|fir_i[9]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.176      ;
; 0.443 ; transmitter:transmitter_inst|fir_q[6]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.177      ;
; 0.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.174      ;
; 0.444 ; transmitter:transmitter_inst|fir_q[14]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.178      ;
; 0.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.174      ;
; 0.446 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.178      ;
; 0.449 ; transmitter:transmitter_inst|fir_i[10]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.182      ;
; 0.449 ; transmitter:transmitter_inst|fir_q[4]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.183      ;
; 0.450 ; transmitter:transmitter_inst|fir_i[2]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.451 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.183      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10        ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_gain[0]                                                                                                             ; tx_gain[0]                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.186      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirInterp5_1025_EER:fiEER|req                                                                                          ; FirInterp5_1025_EER:fiEER|req                                                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirInterp5_1025_EER:fiEER|we                                                                                           ; FirInterp5_1025_EER:fiEER|we                                                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|fir_q[7]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.189      ;
; 0.455 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                                       ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.431 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.163      ;
; 0.434 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.163      ;
; 0.436 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.166      ;
; 0.446 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.175      ;
; 0.447 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.176      ;
; 0.447 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.176      ;
; 0.447 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.178      ;
; 0.447 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.177      ;
; 0.448 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.186      ;
; 0.449 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.179      ;
; 0.450 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.180      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.181      ;
; 0.452 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.182      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.184      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.186      ;
; 0.456 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.187      ;
; 0.461 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.191      ;
; 0.466 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; tx_sync                                                    ; tx_sync                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.469 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.200      ;
; 0.471 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.201      ;
; 0.472 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.201      ;
; 0.479 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.208      ;
; 0.479 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.208      ;
; 0.481 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.210      ;
; 0.484 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.213      ;
; 0.484 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.214      ;
; 0.486 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.215      ;
; 0.487 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.217      ;
; 0.489 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.219      ;
; 0.499 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.228      ;
; 0.502 ; rffe_ad9866_rx_d2[2]                                       ; rx_data_assemble[8]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; rffe_ad9866_rx_d2[4]                                       ; rx_data_assemble[10]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; rffe_ad9866_rx_d2[0]                                       ; rx_data_assemble[6]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; rffe_ad9866_rx_d2[1]                                       ; rx_data_assemble[7]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.505 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.156      ;
; 0.507 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.236      ;
; 0.511 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.163      ;
; 0.517 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.168      ;
; 0.518 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.169      ;
; 0.519 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.171      ;
; 0.522 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.173      ;
; 0.522 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.248      ;
; 0.523 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.174      ;
; 0.524 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.175      ;
; 0.524 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.175      ;
; 0.524 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.262      ;
; 0.524 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.175      ;
; 0.526 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.177      ;
; 0.526 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.177      ;
; 0.530 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.181      ;
; 0.532 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.183      ;
; 0.534 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.185      ;
; 0.537 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.189      ;
; 0.539 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.190      ;
; 0.544 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.195      ;
; 0.549 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.200      ;
; 0.551 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.202      ;
; 0.551 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.203      ;
; 0.551 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.202      ;
; 0.556 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.208      ;
; 0.558 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.209      ;
; 0.561 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.212      ;
; 0.561 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.213      ;
; 0.563 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.214      ;
; 0.565 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.216      ;
; 0.566 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.218      ;
; 0.567 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.219      ;
; 0.568 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.219      ;
; 0.571 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.222      ;
; 0.574 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.225      ;
; 0.575 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.227      ;
; 0.575 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.227      ;
; 0.597 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.248      ;
; 0.601 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.249      ;
; 0.603 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.263      ;
; 0.650 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.380      ;
; 0.682 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.412      ;
; 0.686 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.416      ;
; 0.688 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.979      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.427      ;
; 0.704 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.434      ;
; 0.704 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.434      ;
; 0.727 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_we_reg        ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.458      ;
; 0.730 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.459      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.435 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.746      ;
; 0.482 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.793      ;
; 0.483 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.794      ;
; 0.631 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.942      ;
; 0.632 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.943      ;
; 0.688 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.999      ;
; 0.688 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.999      ;
; 0.696 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.007      ;
; 0.730 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.041      ;
; 0.731 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.042      ;
; 0.739 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.050      ;
; 0.791 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.102      ;
; 0.811 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.122      ;
; 1.168 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.391     ; 0.989      ;
; 1.204 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.464      ;
; 1.237 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.497      ;
; 1.284 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.008      ; 1.546      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 2.912      ;
; 1.458 ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 2.982      ;
; 1.471 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 2.995      ;
; 1.472 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 2.945      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 2.970      ;
; 1.490 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 3.014      ;
; 1.506 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 2.989      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 3.033      ;
; 1.512 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 2.985      ;
; 1.513 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 2.996      ;
; 1.514 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 3.038      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.009      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.009      ;
; 1.528 ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.001      ;
; 1.529 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.240      ; 3.053      ;
; 1.540 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.008      ; 1.802      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.026      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.244      ; 3.072      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.054      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.242      ; 3.098      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.277      ; 3.137      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.059      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.277      ; 3.139      ;
; 1.579 ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.052      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.057      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 3.143      ;
; 1.596 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.391     ; 1.417      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.126      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.277      ; 3.215      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.201      ; 3.140      ;
; 1.659 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.142      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.277      ; 3.243      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.173      ;
; 1.709 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.969      ;
; 1.713 ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.275      ; 3.272      ;
; 1.719 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.192      ;
; 1.735 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.208      ;
; 1.751 ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.224      ;
; 1.763 ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.277      ; 3.324      ;
; 1.799 ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.272      ;
; 1.840 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.323      ;
; 1.861 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.344      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.352      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.277      ; 3.440      ;
; 1.895 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.368      ;
; 1.910 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.199      ; 3.393      ;
; 1.949 ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.189      ; 3.422      ;
; 2.045 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.008      ; 2.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.448 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                              ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.332      ; 0.992      ;
; 0.457 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.552      ; 1.263      ;
; 0.474 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                              ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.332      ; 1.018      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.552      ; 1.282      ;
; 0.476 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.106      ; 0.799      ;
; 0.488 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.804      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 0.802      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 0.803      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.834      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.835      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.835      ;
; 0.501 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.106      ; 0.819      ;
; 0.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[8]                                             ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.818      ;
; 0.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.821      ;
; 0.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.800      ;
; 0.546 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.369      ; 1.169      ;
; 0.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 0.803      ;
; 0.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.867      ; 1.707      ;
; 0.604 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.369      ; 1.227      ;
; 0.614 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.845      ; 1.713      ;
; 0.615 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.914      ; 1.783      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.621      ; 1.499      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 0.941      ;
; 0.635 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.191      ;
; 0.637 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.376      ; 1.267      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.317      ; 1.212      ;
; 0.644 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                              ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.302      ; 1.200      ;
; 0.646 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.845      ; 1.745      ;
; 0.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.117      ; 0.979      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.867      ; 1.772      ;
; 0.657 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.254      ; 1.165      ;
; 0.667 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.376      ; 1.297      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.005      ;
; 0.672 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.285      ; 1.211      ;
; 0.675 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                             ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.991      ;
; 0.676 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.992      ;
; 0.678 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.948      ;
; 0.679 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.948      ;
; 0.681 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.951      ;
; 0.682 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.300      ; 1.236      ;
; 0.685 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.954      ;
; 0.687 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 0.999      ;
; 0.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.031      ;
; 0.697 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.254      ; 1.205      ;
; 0.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 1.012      ;
; 0.701 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.573      ; 1.528      ;
; 0.702 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.285      ; 1.241      ;
; 0.703 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 1.015      ;
; 0.713 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 1.025      ;
; 0.715 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.590      ; 1.559      ;
; 0.722 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 0.942      ;
; 0.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.387      ;
; 0.725 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.388      ;
; 0.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.389      ;
; 0.728 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.100      ; 1.040      ;
; 0.728 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.172      ; 1.154      ;
; 0.731 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.075      ; 2.060      ;
; 0.733 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.254      ; 1.241      ;
; 0.735 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.172      ; 1.161      ;
; 0.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.106      ; 2.098      ;
; 0.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.077      ;
; 0.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.077      ;
; 0.743 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.106      ; 1.061      ;
; 0.743 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.590      ; 1.587      ;
; 0.745 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.012      ;
; 0.746 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.013      ;
; 0.747 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.124      ; 1.125      ;
; 0.749 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.211      ; 1.214      ;
; 0.750 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.106      ; 1.068      ;
; 0.750 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.172      ; 1.176      ;
; 0.751 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.075      ; 2.080      ;
; 0.751 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.590      ; 1.595      ;
; 0.754 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.580      ; 1.588      ;
; 0.758 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.554      ; 1.566      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.778      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.784      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.811      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.818      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.827      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.829      ;
; 0.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.203      ;
; 0.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.207      ;
; 0.557 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.400      ; 1.211      ;
; 0.581 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.400      ; 1.235      ;
; 0.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.234      ;
; 0.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.235      ;
; 0.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.237      ;
; 0.588 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.401      ; 1.243      ;
; 0.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.244      ;
; 0.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.399      ; 1.249      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.252      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.250      ;
; 0.608 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.256      ;
; 0.608 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.400      ; 1.262      ;
; 0.608 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.252      ;
; 0.615 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.266      ;
; 0.617 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 1.266      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.391      ; 1.272      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.277      ;
; 0.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.399      ; 1.281      ;
; 0.631 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.282      ;
; 0.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.401      ; 1.291      ;
; 0.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.284      ;
; 0.637 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.285      ;
; 0.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.289      ;
; 0.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.285      ;
; 0.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.285      ;
; 0.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.297      ;
; 0.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.296      ;
; 0.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.305      ;
; 0.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.960      ;
; 0.675 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.967      ;
; 0.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.970      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.343      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.044      ;
; 0.775 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.067      ;
; 0.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.075      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.400      ; 1.440      ;
; 0.788 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.081      ;
; 0.790 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.084      ;
; 0.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.086      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.452      ;
; 0.802 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.095      ;
; 0.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.095      ;
; 0.806 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.098      ;
; 0.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.104      ;
; 0.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.481      ;
; 0.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.079      ; 1.164      ;
; 0.893 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.545      ;
; 0.896 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.548      ;
; 0.898 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 1.547      ;
; 0.908 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.391      ; 1.553      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.560      ;
; 0.911 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.559      ;
; 0.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.560      ;
; 0.922 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.215      ;
; 0.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.221      ;
; 0.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.222      ;
; 0.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.580      ;
; 0.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.588      ;
; 0.945 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.399      ; 1.598      ;
; 0.947 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.598      ;
; 0.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.391      ; 1.599      ;
; 0.956 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.401      ; 1.611      ;
; 0.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 1.624      ;
; 1.103 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.754      ;
; 1.104 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.400      ; 1.758      ;
; 1.116 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.082      ; 1.410      ;
; 1.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.082      ; 1.417      ;
; 1.131 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.781      ;
; 1.141 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.791      ;
; 1.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.792      ;
; 1.154 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.398      ; 1.806      ;
; 1.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.400      ; 1.821      ;
; 1.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.394      ; 1.833      ;
; 1.190 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.390      ; 1.834      ;
; 1.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.487      ;
; 1.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.489      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.508 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.800      ;
; 0.562 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.854      ;
; 0.566 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.858      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.936      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.937      ;
; 0.736 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.755 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.047      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.781 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.073      ;
; 0.788 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.080      ;
; 0.808 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.099      ;
; 0.814 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.105      ;
; 0.816 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.083      ;
; 0.849 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.141      ;
; 0.853 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.145      ;
; 0.854 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.121      ;
; 0.857 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.124      ;
; 0.885 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.576      ; 1.673      ;
; 0.892 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.184      ;
; 0.908 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.200      ;
; 0.950 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.242      ;
; 0.955 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.247      ;
; 0.967 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.259      ;
; 1.043 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.335      ;
; 1.071 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.363      ;
; 1.090 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.382      ;
; 1.091 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.382      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.098 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.390      ;
; 1.098 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.746      ;
; 0.504 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.795      ;
; 0.511 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.802      ;
; 0.515 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.164      ;
; 0.521 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.812      ;
; 0.530 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.178      ;
; 0.533 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.182      ;
; 0.534 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.825      ;
; 0.540 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.189      ;
; 0.543 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.191      ;
; 0.545 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.193      ;
; 0.560 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.851      ;
; 0.564 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.212      ;
; 0.570 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.218      ;
; 0.580 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.228      ;
; 0.583 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.231      ;
; 0.595 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.240      ;
; 0.602 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.245      ;
; 0.602 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.250      ;
; 0.605 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.254      ;
; 0.608 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.253      ;
; 0.611 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.259      ;
; 0.615 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.258      ;
; 0.618 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.265      ;
; 0.619 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.266      ;
; 0.630 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.275      ;
; 0.630 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.921      ;
; 0.633 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.280      ;
; 0.638 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.281      ;
; 0.654 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.301      ;
; 0.654 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.302      ;
; 0.655 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.298      ;
; 0.661 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.952      ;
; 0.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.959      ;
; 0.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.316      ;
; 0.676 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.321      ;
; 0.679 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.322      ;
; 0.686 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 0.977      ;
; 0.742 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.033      ;
; 0.778 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.069      ;
; 0.783 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.074      ;
; 0.784 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.075      ;
; 0.785 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.076      ;
; 0.792 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.083      ;
; 0.795 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.086      ;
; 0.799 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.090      ;
; 0.803 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.094      ;
; 0.865 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.514      ;
; 0.871 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.519      ;
; 0.874 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.396      ; 1.524      ;
; 0.877 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.526      ;
; 0.879 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.527      ;
; 0.882 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.396      ; 1.532      ;
; 0.883 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.532      ;
; 0.908 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.556      ;
; 0.911 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.390      ; 1.555      ;
; 0.913 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.562      ;
; 0.916 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.396      ; 1.566      ;
; 0.918 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.209      ;
; 0.924 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.573      ;
; 0.935 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.578      ;
; 0.941 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.390      ; 1.585      ;
; 0.948 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.595      ;
; 0.957 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.248      ;
; 0.963 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.608      ;
; 0.969 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.078      ; 1.259      ;
; 0.971 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.078      ; 1.261      ;
; 1.000 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.292      ;
; 1.001 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.292      ;
; 1.006 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.297      ;
; 1.024 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.315      ;
; 1.042 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.333      ;
; 1.060 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.351      ;
; 1.065 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.356      ;
; 1.067 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.358      ;
; 1.091 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.075      ; 1.378      ;
; 1.101 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.749      ;
; 1.107 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.755      ;
; 1.170 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.818      ;
; 1.174 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.823      ;
; 1.178 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.825      ;
; 1.181 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.472      ;
; 1.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.846      ;
; 1.203 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.852      ;
; 1.208 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.857      ;
; 1.211 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.502      ;
; 1.211 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.079      ; 1.502      ;
; 1.221 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.078      ; 1.511      ;
; 1.226 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.389      ; 1.869      ;
; 1.239 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.393      ; 1.886      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pi_clk'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.466   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.758      ;
; 0.466   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.758      ;
; 0.538   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.830      ;
; 0.598   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.890      ;
; 0.601   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.893      ;
; 0.603   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.895      ;
; 0.603   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.895      ;
; 0.619   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 0.911      ;
; 0.877   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.169      ;
; 1.030   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.322      ;
; 1.030   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.322      ;
; 1.030   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.322      ;
; 1.030   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.322      ;
; 1.030   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.322      ;
; 1.122   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.077      ; 1.411      ;
; 1.128   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.077      ; 1.417      ;
; 1.129   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.421      ;
; 1.405   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.077      ; 1.694      ;
; 1.406   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.080      ; 1.698      ;
; 1.611   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.077      ; 1.900      ;
; 1.611   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.077      ; 1.900      ;
; 1.611   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.077      ; 1.900      ;
; 104.804 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 0.890      ;
; 104.805 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 0.891      ;
; 104.807 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 0.893      ;
; 104.808 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 0.894      ;
; 105.236 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.322      ;
; 105.236 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.322      ;
; 105.236 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.322      ;
; 105.236 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.322      ;
; 105.333 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.416      ;
; 105.333 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.416      ;
; 105.613 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.696      ;
; 105.614 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.697      ;
; 105.817 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.900      ;
; 105.817 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.900      ;
; 105.817 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.900      ;
; 105.817 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.017      ; 1.900      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pi_clk2'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.490   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.758      ;
; 0.490   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.758      ;
; 0.568   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.836      ;
; 0.568   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.836      ;
; 0.585   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.853      ;
; 0.844   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.112      ;
; 1.013   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.281      ;
; 1.056   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.324      ;
; 1.056   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.324      ;
; 1.056   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.324      ;
; 1.300   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.566      ;
; 1.301   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.567      ;
; 1.322   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.588      ;
; 1.324   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.590      ;
; 1.325   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.591      ;
; 1.498   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.764      ;
; 1.498   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.764      ;
; 1.498   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.764      ;
; 1.498   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.764      ;
; 1.498   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.054      ; 1.764      ;
; 1.810   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; -0.075     ; 1.947      ;
; 2.189   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; -0.075     ; 2.326      ;
; 105.236 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.345      ;
; 105.236 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.345      ;
; 105.237 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.346      ;
; 105.237 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.346      ;
; 105.237 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.346      ;
; 105.445 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.554      ;
; 105.469 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.578      ;
; 105.519 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.628      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
; 105.703 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.063      ; 1.812      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.748 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.039      ;
; 0.770 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.061      ;
; 0.794 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.085      ;
; 0.795 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.086      ;
; 0.797 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.088      ;
; 0.797 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.088      ;
; 0.797 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.088      ;
; 0.798 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.089      ;
; 0.798 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.089      ;
; 0.821 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.112      ;
; 0.989 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.280      ;
; 1.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.416      ;
; 1.149 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.440      ;
; 1.150 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.441      ;
; 1.151 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.442      ;
; 1.158 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.449      ;
; 1.158 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.449      ;
; 1.159 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.450      ;
; 1.159 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.450      ;
; 1.159 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.450      ;
; 1.167 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.458      ;
; 1.167 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.458      ;
; 1.168 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.459      ;
; 1.168 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.459      ;
; 1.168 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.459      ;
; 1.280 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.571      ;
; 1.280 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.061      ;
; 1.281 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.572      ;
; 1.282 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.573      ;
; 1.289 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.580      ;
; 1.290 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.581      ;
; 1.291 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.582      ;
; 1.298 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.589      ;
; 1.299 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.590      ;
; 1.299 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.590      ;
; 1.299 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.590      ;
; 1.307 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.598      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.599      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.599      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.599      ;
; 1.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.635      ;
; 1.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.712      ;
; 1.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.713      ;
; 1.430 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.721      ;
; 1.431 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.722      ;
; 1.437 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.728      ;
; 1.438 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.729      ;
; 1.439 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.730      ;
; 1.439 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.730      ;
; 1.447 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.738      ;
; 1.448 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.739      ;
; 1.448 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.739      ;
; 1.484 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.775      ;
; 1.561 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.852      ;
; 1.562 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.853      ;
; 1.570 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.861      ;
; 1.571 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.862      ;
; 1.577 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.868      ;
; 1.578 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.869      ;
; 1.579 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.870      ;
; 1.587 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.878      ;
; 1.588 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.879      ;
; 1.624 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.915      ;
; 1.701 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.992      ;
; 1.710 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.001      ;
; 1.719 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.010      ;
; 1.728 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.019      ;
; 1.795 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.576      ;
; 1.825 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.606      ;
; 1.834 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.125      ;
; 1.834 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.125      ;
; 1.834 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.125      ;
; 1.834 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.125      ;
; 1.834 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.125      ;
; 1.834 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.125      ;
; 1.897 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.678      ;
; 1.929 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.710      ;
; 1.973 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.264      ;
; 1.973 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.264      ;
; 1.973 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.264      ;
; 2.029 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.810      ;
; 2.070 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.361      ;
; 2.070 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.361      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.090 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.381      ;
; 2.103 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.884      ;
; 2.191 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.569      ; 2.972      ;
; 2.192 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.483      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                        ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 0.971 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.135      ; 2.348      ;
; 0.985 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.135      ; 2.362      ;
; 0.997 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.387      ;
; 1.011 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.135      ; 2.388      ;
; 1.029 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.133      ; 2.404      ;
; 1.033 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.423      ;
; 1.033 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.159      ; 2.434      ;
; 1.041 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.991      ; 2.274      ;
; 1.044 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.159      ; 2.445      ;
; 1.050 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.152      ; 2.444      ;
; 1.054 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.135      ; 2.431      ;
; 1.065 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.133      ; 2.440      ;
; 1.072 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.147      ; 2.461      ;
; 1.075 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.135      ; 2.452      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.149      ; 2.479      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.480      ;
; 1.091 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.481      ;
; 1.095 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.135      ; 2.472      ;
; 1.095 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.149      ; 2.486      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.150      ; 2.497      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.149      ; 2.496      ;
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.147      ; 2.502      ;
; 1.146 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.536      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.544      ;
; 1.155 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.152      ; 2.549      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.204      ; 2.623      ;
; 1.203 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.988      ; 2.433      ;
; 1.219 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.991      ; 2.452      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.204      ; 2.705      ;
; 1.271 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.151      ; 2.664      ;
; 1.272 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.988      ; 2.502      ;
; 1.276 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.988      ; 2.506      ;
; 1.279 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.669      ;
; 1.282 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.204      ; 2.728      ;
; 1.285 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.151      ; 2.678      ;
; 1.286 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 2.722      ;
; 1.289 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.148      ; 2.679      ;
; 1.294 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.204      ; 2.740      ;
; 1.297 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.988      ; 2.527      ;
; 1.297 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.151      ; 2.690      ;
; 1.308 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.988      ; 2.538      ;
; 1.312 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 2.748      ;
; 1.316 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.988      ; 2.546      ;
; 1.332 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.204      ; 2.778      ;
; 1.337 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.887      ; 2.466      ;
; 1.340 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.212      ; 2.794      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.887      ; 2.472      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.985      ; 2.570      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.151      ; 2.736      ;
; 1.349 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.212      ; 2.803      ;
; 1.350 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.887      ; 2.479      ;
; 1.356 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 2.792      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.887      ; 2.497      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 2.808      ;
; 1.372 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.151      ; 2.765      ;
; 1.383 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.887      ; 2.512      ;
; 1.396 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.151      ; 2.789      ;
; 1.413 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 2.849      ;
; 1.448 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.193      ; 2.883      ;
; 1.465 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 2.901      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.207      ; 2.930      ;
; 1.536 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.204      ; 2.982      ;
; 1.536 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.898      ; 2.676      ;
; 1.584 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.194      ; 3.020      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.306 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.475      ; 7.042      ;
; 1.329 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.701      ; 7.291      ;
; 1.330 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.701      ; 7.292      ;
; 1.345 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.698      ; 7.304      ;
; 1.505 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.697      ; 7.463      ;
; 1.528 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.475      ; 7.264      ;
; 1.534 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.468      ; 7.263      ;
; 1.905 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.700      ; 7.866      ;
; 2.106 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.592      ; 7.959      ;
; 2.207 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.594      ; 8.062      ;
; 2.254 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.752      ; 8.267      ;
; 2.344 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.592      ; 8.197      ;
; 2.362 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.751      ; 8.374      ;
; 6.485 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.822      ; 7.588      ;
; 6.596 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.824      ; 7.701      ;
; 6.598 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.599      ; 7.478      ;
; 6.600 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.825      ; 7.706      ;
; 6.602 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.821      ; 7.704      ;
; 6.637 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.825      ; 7.743      ;
; 6.777 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.592      ; 7.650      ;
; 6.786 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.599      ; 7.666      ;
; 6.807 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.592      ; 7.680      ;
; 6.880 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.594      ; 7.755      ;
; 6.926 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.752      ; 7.959      ;
; 7.018 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.592      ; 7.891      ;
; 7.034 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.751      ; 8.066      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk_tx'                                                                                                                      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 2.537 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.067      ; 3.964      ;
; 2.553 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.051      ; 3.964      ;
; 2.747 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.052      ; 4.159      ;
; 2.747 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.052      ; 4.159      ;
; 2.748 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.051      ; 4.159      ;
; 2.749 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.050      ; 4.159      ;
; 5.466 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.056      ; 6.882      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.373 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.154     ; 3.464      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[49] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[50] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[51] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[52] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[53] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[54] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[55] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[56] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[57] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[58] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[59] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[60] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[61] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[62] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[63] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.141     ; 3.463      ;
; 0.400 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.127     ; 3.464      ;
; 0.400 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.127     ; 3.464      ;
; 0.400 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.127     ; 3.464      ;
; 0.400 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.127     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.119     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.419 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.108     ; 3.464      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.422 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.104     ; 3.465      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[48] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.452 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.076     ; 3.463      ;
; 0.763 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.224      ; 3.452      ;
; 0.763 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[62] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.224      ; 3.452      ;
; 0.763 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.224      ; 3.452      ;
; 0.763 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.224      ; 3.452      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.111     ; 3.885      ;
; 95.873 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 3.885      ;
; 96.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.033      ; 3.658      ;
; 96.428 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.461      ;
; 96.428 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.461      ;
; 96.428 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 3.459      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.455      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.455      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.455      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 3.459      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.455      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.455      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 3.459      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.112     ; 3.455      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 3.459      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 3.459      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.461      ;
; 96.719 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.169      ; 3.451      ;
; 96.908 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.368      ; 3.461      ;
; 96.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.368      ; 3.459      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.839      ; 3.217      ;
; 2.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.839      ; 3.217      ;
; 2.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.839      ; 3.217      ;
; 2.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.839      ; 3.217      ;
; 2.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.839      ; 3.217      ;
; 2.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.839      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.187 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.788      ; 3.217      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.236 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.738      ; 3.216      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 3.217      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.728      ; 3.214      ;
; 2.262 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.716      ; 3.220      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.217      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.286 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.685      ; 3.213      ;
; 2.289 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.227      ;
; 2.289 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.227      ;
; 2.289 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.227      ;
; 2.289 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.227      ;
; 2.289 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.696      ; 3.227      ;
; 2.294 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.680      ; 3.216      ;
; 2.295 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.677      ; 3.214      ;
; 2.295 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.677      ; 3.214      ;
; 2.295 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.677      ; 3.214      ;
; 2.303 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.671      ; 3.216      ;
; 2.303 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.671      ; 3.216      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.304 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.668      ; 3.214      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.665      ; 3.217      ;
; 2.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.657      ; 3.223      ;
; 2.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.657      ; 3.223      ;
; 2.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[48]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.657      ; 3.223      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                                ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.585      ; 3.235      ;
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.586      ; 3.236      ;
; 2.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.395      ; 3.225      ;
; 2.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.101      ; 3.236      ;
; 2.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.101      ; 3.236      ;
; 2.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.101      ; 3.236      ;
; 2.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 3.229      ;
; 2.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 3.229      ;
; 2.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 3.229      ;
; 2.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 3.229      ;
; 2.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 3.229      ;
; 2.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.086      ; 3.229      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.236      ;
; 2.934 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 3.235      ;
; 2.934 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 3.235      ;
; 2.934 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 3.235      ;
; 2.934 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 3.235      ;
; 2.934 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.089      ; 3.235      ;
; 3.041 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.229      ; 3.391      ;
; 3.539 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.723      ;
; 3.539 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.064      ; 3.724      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
Worst Case Available Settling Time: 15.640 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                              ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; 56.14 MHz  ; 56.14 MHz       ; spi_sck                                                    ;                                                   ;
; 103.44 MHz ; 103.44 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 136.28 MHz ; 136.28 MHz      ; clk_10mhz                                                  ;                                                   ;
; 136.72 MHz ; 136.72 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                              ;                                                   ;
; 181.75 MHz ; 63.75 MHz       ; pi_clk2                                                    ; limit due to minimum port rate restriction (tmin) ;
; 186.67 MHz ; 186.67 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 186.78 MHz ; 63.75 MHz       ; pi_clk                                                     ; limit due to minimum port rate restriction (tmin) ;
; 197.67 MHz ; 63.75 MHz       ; spi_ce1                                                    ; limit due to minimum port rate restriction (tmin) ;
; 300.75 MHz ; 238.04 MHz      ; ddr_mux:ddr_mux_inst1|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 302.76 MHz ; 238.04 MHz      ; ddr_mux:ddr_mux_inst2|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 314.27 MHz ; 314.27 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                   ;
; 388.65 MHz ; 238.04 MHz      ; spi_slave:spi_slave_rx_inst|done                           ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; spi_sck                                                    ; 0.485    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.716    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.886    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1.076    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 1.343    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1.481    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.353    ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 3.983    ; 0.000         ;
; clk_10mhz                                                  ; 92.662   ; 0.000         ;
; pi_clk2                                                    ; 101.416  ; 0.000         ;
; pi_clk                                                     ; 101.490  ; 0.000         ;
; spi_ce1                                                    ; 2494.941 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 4996.675 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 4996.697 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; spi_sck                                                    ; 0.175 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 0.386 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; clk_10mhz                                                  ; 0.402 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 0.402 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 0.402 ; 0.000         ;
; pi_clk                                                     ; 0.421 ; 0.000         ;
; spi_ce1                                                    ; 0.423 ; 0.000         ;
; pi_clk2                                                    ; 0.442 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.696 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 0.911 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 1.201 ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 2.190 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.694  ; 0.000            ;
; clk_10mhz ; 96.202 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.723 ; 0.000            ;
; clk_10mhz ; 2.150 ; 0.000            ;
+-----------+-------+------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.233    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.510    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 4.280    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.622    ; 0.000         ;
; clk_76m8                                                   ; 6.095    ; 0.000         ;
; spi_sck                                                    ; 31.393   ; 0.000         ;
; clk_10mhz                                                  ; 49.418   ; 0.000         ;
; pi_clk2                                                    ; 102.463  ; 0.000         ;
; pi_clk                                                     ; 102.572  ; 0.000         ;
; spi_ce0                                                    ; 1249.357 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1249.386 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1249.412 ; 0.000         ;
; spi_ce1                                                    ; 1249.491 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 2499.507 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 2499.529 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[52]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[56]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[60]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[63]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[62]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[61]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[59]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[54]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[49]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[53]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[58]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[57]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[55]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[50]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.485 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[51]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.483      ; 4.990      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.498 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.028      ; 4.522      ;
; 0.504 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 3.060      ; 4.548      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.510 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.972      ; 5.454      ;
; 0.522 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.499      ; 4.969      ;
; 0.522 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.499      ; 4.969      ;
; 0.522 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.499      ; 4.969      ;
; 0.522 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.499      ; 4.969      ;
; 0.523 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.120      ; 4.599      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.507      ; 4.963      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.540 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.062      ; 4.514      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.541 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.133      ; 4.594      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[45]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[44]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[46]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.543 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[47]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.179      ; 4.638      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.170      ; 4.615      ;
; 0.557 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.017      ; 5.452      ;
; 0.557 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.017      ; 5.452      ;
; 0.557 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.017      ; 5.452      ;
; 0.557 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.017      ; 5.452      ;
; 0.557 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.017      ; 5.452      ;
; 0.558 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.069      ; 4.503      ;
; 0.558 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.069      ; 4.503      ;
; 0.558 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.069      ; 4.503      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.716 ; ad9866_rx[0]                                                   ; rffe_ad9866_rx_d1[0]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.053     ; 1.066      ;
; 0.719 ; ad9866_rxsync                                                  ; rffe_ad9866_rxsync_d1                                       ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.050     ; 1.066      ;
; 0.720 ; ad9866_rx[1]                                                   ; rffe_ad9866_rx_d1[1]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.049     ; 1.066      ;
; 0.723 ; ad9866_rx[2]                                                   ; rffe_ad9866_rx_d1[2]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.046     ; 1.066      ;
; 0.723 ; ad9866_rx[3]                                                   ; rffe_ad9866_rx_d1[3]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.046     ; 1.066      ;
; 0.723 ; ad9866_rx[4]                                                   ; rffe_ad9866_rx_d1[4]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.046     ; 1.066      ;
; 0.733 ; ad9866_rx[5]                                                   ; rffe_ad9866_rx_d1[5]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.036     ; 1.066      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.865      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[17]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[16]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[15]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[14]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[13]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[12]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[11]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[10]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[3]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[2]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[1]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[0]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[9]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[8]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[7]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[5]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[4]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.233 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[6]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.506      ; 5.785      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.320 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Imult[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.693      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.331 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.501      ; 5.682      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.383 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.188      ;
; 1.391 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[35]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.062      ; 5.183      ;
; 1.391 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[34]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.062      ; 5.183      ;
; 1.391 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[33]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.062      ; 5.183      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.886 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.552      ;
; 0.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.468      ;
; 1.065 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.373      ;
; 1.095 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.343      ;
; 1.214 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.224      ;
; 1.243 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.195      ;
; 1.340 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.098      ;
; 1.351 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 3.087      ;
; 1.474 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 2.964      ;
; 2.078 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.368      ; 2.360      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.124 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.807      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.232 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.699      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.256 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.675      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.598      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.356 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.575      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.375 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.556      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.320      ;
; 2.629 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.302      ;
; 2.629 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.302      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                               ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.076    ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.648      ;
; 1.112    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.776      ; 3.693      ;
; 1.222    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.502      ;
; 1.231    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.776      ; 3.574      ;
; 1.242    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.482      ;
; 1.293    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.432      ;
; 1.299    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.426      ;
; 1.320    ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.404      ;
; 1.345    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.380      ;
; 1.348    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.376      ;
; 1.380    ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.344      ;
; 1.386    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.776      ; 3.419      ;
; 1.393    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.331      ;
; 1.397    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.327      ;
; 1.413    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.311      ;
; 1.416    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.309      ;
; 1.419    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.698      ; 3.308      ;
; 1.423    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.774      ; 3.380      ;
; 1.428    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.776      ; 3.377      ;
; 1.447    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.278      ;
; 1.454    ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.270      ;
; 1.463    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.774      ; 3.340      ;
; 1.471    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.254      ;
; 1.478    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.246      ;
; 1.479    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.246      ;
; 1.488    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.237      ;
; 1.506    ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.218      ;
; 1.508    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.217      ;
; 1.522    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.776      ; 3.283      ;
; 1.525    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.776      ; 3.280      ;
; 1.528    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.197      ;
; 1.531    ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.240      ;
; 1.531    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.194      ;
; 1.543    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.182      ;
; 1.548    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.756      ; 3.237      ;
; 1.555    ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.216      ;
; 1.581    ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.190      ;
; 1.587    ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.184      ;
; 1.619    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.105      ;
; 1.643    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.744      ; 3.130      ;
; 1.643    ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.128      ;
; 1.679    ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.092      ;
; 1.682    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.042      ;
; 1.693    ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.742      ; 3.078      ;
; 2497.427 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 2.441      ;
; 2497.800 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.173     ; 2.066      ;
; 2497.981 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 1.887      ;
; 2498.065 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.526     ; 1.411      ;
; 2498.293 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 1.575      ;
; 2498.335 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.173     ; 1.531      ;
; 2498.354 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.173     ; 1.512      ;
; 2498.482 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.526     ; 0.994      ;
; 2498.727 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.187      ;
; 2498.741 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.173      ;
; 2498.745 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.169      ;
; 2498.754 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.160      ;
; 2498.762 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.152      ;
; 2498.899 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.015      ;
; 2498.900 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.014      ;
; 2498.908 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 1.006      ;
; 2498.917 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.997      ;
; 2498.933 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.981      ;
; 2499.074 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.840      ;
; 2499.077 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.837      ;
; 2499.144 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.770      ;
; 2499.144 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.770      ;
; 2499.144 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.088     ; 0.770      ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.343 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.886      ; 8.035      ;
; 1.372 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.742      ; 7.693      ;
; 1.393 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.947      ; 8.057      ;
; 1.419 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.754      ; 7.661      ;
; 1.425 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.743      ; 7.643      ;
; 1.517 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.887      ; 7.863      ;
; 1.594 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.744      ; 7.645      ;
; 1.597 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.754      ; 7.483      ;
; 1.602 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.949      ; 7.845      ;
; 1.655 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.951      ; 7.799      ;
; 1.665 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.951      ; 7.788      ;
; 1.719 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.743      ; 7.517      ;
; 1.816 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.950      ; 7.632      ;
; 5.776 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.886      ; 8.602      ;
; 5.806 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.742      ; 8.259      ;
; 5.949 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.887      ; 8.431      ;
; 6.027 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.744      ; 8.212      ;
; 6.151 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.743      ; 8.085      ;
; 6.711 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.059      ; 7.846      ;
; 6.795 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.056      ; 7.764      ;
; 6.994 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.058      ; 7.562      ;
; 5.774 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.743      ; 8.294      ;
; 7.279 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.863      ; 6.910      ;
; 7.489 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.863      ; 6.700      ;
; 7.554 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.060      ; 7.008      ;
; 7.559 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.060      ; 7.004      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                        ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 3.239      ;
; 1.589 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 3.131      ;
; 1.661 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 3.059      ;
; 1.667 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.734      ; 3.059      ;
; 1.671 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.396      ; 2.717      ;
; 1.694 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 3.026      ;
; 1.695 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 2.695      ;
; 1.697 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 3.023      ;
; 1.733 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.409      ; 2.668      ;
; 1.734 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 2.656      ;
; 1.748 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.731      ; 2.975      ;
; 1.753 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.695      ; 2.934      ;
; 1.757 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 2.963      ;
; 1.773 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.695      ; 2.914      ;
; 1.774 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.695      ; 2.913      ;
; 1.782 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.695      ; 2.905      ;
; 1.783 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.695      ; 2.904      ;
; 1.790 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.546      ; 2.748      ;
; 1.808 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 2.582      ;
; 1.813 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.734      ; 2.913      ;
; 1.815 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.695      ; 2.872      ;
; 1.820 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.734      ; 2.906      ;
; 1.822 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.734      ; 2.904      ;
; 1.826 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.736      ; 2.902      ;
; 1.829 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.728      ; 2.891      ;
; 1.836 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.546      ; 2.702      ;
; 1.844 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 2.546      ;
; 1.859 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.734      ; 2.867      ;
; 1.865 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.743      ; 2.870      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.543      ; 2.669      ;
; 1.872 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.548      ; 2.668      ;
; 1.896 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.546      ; 2.642      ;
; 1.904 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.743      ; 2.831      ;
; 1.909 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.677      ; 2.760      ;
; 1.927 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.546      ; 2.611      ;
; 1.937 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.694      ; 2.749      ;
; 1.946 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.693      ; 2.739      ;
; 1.953 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.546      ; 2.585      ;
; 1.958 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.694      ; 2.728      ;
; 1.965 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.669      ; 2.696      ;
; 1.972 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.693      ; 2.713      ;
; 1.983 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.677      ; 2.686      ;
; 2.004 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.669      ; 2.657      ;
; 2.007 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.546      ; 2.531      ;
; 2.009 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.677      ; 2.660      ;
; 2.013 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.681      ; 2.660      ;
; 2.015 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.681      ; 2.658      ;
; 2.020 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.668      ; 2.640      ;
; 2.023 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.694      ; 2.663      ;
; 2.028 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.669      ; 2.633      ;
; 2.034 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.668      ; 2.626      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.694      ; 2.633      ;
; 2.064 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.669      ; 2.597      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.692      ; 2.619      ;
; 2.068 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.677      ; 2.601      ;
; 2.078 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.677      ; 2.591      ;
; 2.080 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.734      ; 2.646      ;
; 2.092 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.677      ; 2.577      ;
; 2.094 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.705      ; 2.603      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.669      ; 2.557      ;
; 2.107 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.669      ; 2.554      ;
; 2.109 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.692      ; 2.575      ;
; 2.110 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.548      ; 2.430      ;
; 2.118 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.705      ; 2.579      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 3.353 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.598      ;
; 3.416 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.535      ;
; 3.555 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.397      ;
; 3.566 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.379      ;
; 3.618 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.334      ;
; 3.629 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.316      ;
; 3.657 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.294      ;
; 3.698 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.253      ;
; 3.701 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.251      ;
; 3.706 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 9.247      ;
; 3.737 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.208      ;
; 3.761 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.190      ;
; 3.764 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.188      ;
; 3.769 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 9.184      ;
; 3.788 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.157      ;
; 3.801 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.150      ;
; 3.806 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.139      ;
; 3.838 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.113      ;
; 3.859 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.093      ;
; 3.865 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.087      ;
; 3.869 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.076      ;
; 3.881 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.064      ;
; 3.888 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 9.063      ;
; 3.918 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 9.027      ;
; 3.928 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 9.024      ;
; 3.968 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.977      ;
; 3.970 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.981      ;
; 3.977 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.968      ;
; 3.985 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.968      ;
; 4.002 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.949      ;
; 4.003 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.949      ;
; 4.005 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.947      ;
; 4.024 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.927      ;
; 4.027 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.924      ;
; 4.028 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.917      ;
; 4.036 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.916      ;
; 4.040 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.912      ;
; 4.048 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.905      ;
; 4.048 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.905      ;
; 4.050 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.895      ;
; 4.061 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.890      ;
; 4.065 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.887      ;
; 4.079 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.873      ;
; 4.082 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.868      ;
; 4.087 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.865      ;
; 4.087 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.864      ;
; 4.090 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.861      ;
; 4.090 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.862      ;
; 4.121 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.824      ;
; 4.128 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.824      ;
; 4.142 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.810      ;
; 4.142 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.809      ;
; 4.145 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.805      ;
; 4.146 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.805      ;
; 4.149 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.803      ;
; 4.158 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.787      ;
; 4.172 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.780      ;
; 4.180 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.772      ;
; 4.183 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.768      ;
; 4.186 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.766      ;
; 4.195 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.756      ;
; 4.203 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.747      ;
; 4.205 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.746      ;
; 4.208 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.737      ;
; 4.217 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.735      ;
; 4.233 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.718      ;
; 4.236 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.716      ;
; 4.236 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.716      ;
; 4.246 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.705      ;
; 4.250 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.702      ;
; 4.263 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.689      ;
; 4.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.685      ;
; 4.269 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8] ; transmitter:transmitter_inst|out_data[6]                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.219     ; 2.024      ;
; 4.269 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.682      ;
; 4.289 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.664      ;
; 4.289 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.664      ;
; 4.290 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.077     ; 8.655      ;
; 4.297 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.654      ;
; 4.299 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.653      ;
; 4.310 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.641      ;
; 4.315 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.636      ;
; 4.318 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.634      ;
; 4.323 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.630      ;
; 4.331 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.620      ;
; 4.332 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.619      ;
; 4.333 ; DACDp[2]                                                         ; pure_DACD[2]                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.115     ; 2.064      ;
; 4.337 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.614      ;
; 4.339 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.612      ;
; 4.345 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.605      ;
; 4.349 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.603      ;
; 4.369 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.583      ;
; 4.370 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.580      ;
; 4.373 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.578      ;
; 4.376 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.575      ;
; 4.386 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.567      ;
; 4.394 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.558      ;
; 4.406 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.545      ;
; 4.409 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.543      ;
; 4.414 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.069     ; 8.539      ;
; 4.424 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.526      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'                                                                                                                      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 3.983 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.497     ; 6.030      ;
; 4.385 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 10.000       ; -0.488     ; 3.637      ;
; 6.204 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.504     ; 3.802      ;
; 6.204 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.504     ; 3.802      ;
; 6.205 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.503     ; 3.802      ;
; 6.206 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.502     ; 3.802      ;
; 6.370 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.503     ; 3.637      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                 ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.662 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 7.268      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 7.227      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 7.227      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 7.227      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 7.227      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 7.227      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 7.024      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.900 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.390     ; 6.712      ;
; 92.905 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.983      ;
; 92.905 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.983      ;
; 92.905 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.983      ;
; 92.905 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.983      ;
; 92.905 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.983      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.923 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.966      ;
; 92.940 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.391     ; 6.671      ;
; 92.940 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.391     ; 6.671      ;
; 92.940 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.391     ; 6.671      ;
; 92.940 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.391     ; 6.671      ;
; 92.940 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.391     ; 6.671      ;
; 92.963 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.925      ;
; 92.963 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.925      ;
; 92.963 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.925      ;
; 92.963 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.925      ;
; 92.963 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.925      ;
; 93.136 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 6.656      ;
; 93.158 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.381      ; 7.225      ;
; 93.199 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.381      ; 7.184      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.318 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 6.612      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.319 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.113     ; 6.570      ;
; 93.339 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.124     ; 6.412      ;
; 93.358 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.571      ;
; 93.358 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.571      ;
; 93.358 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.571      ;
; 93.358 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.571      ;
; 93.358 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 6.571      ;
; 93.359 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.529      ;
; 93.359 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.529      ;
; 93.359 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.529      ;
; 93.359 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.529      ;
; 93.359 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.114     ; 6.529      ;
; 93.361 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.340      ; 6.981      ;
; 93.374 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.401     ; 6.100      ;
; 93.396 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.063      ; 6.669      ;
; 93.397 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.124     ; 6.354      ;
; 93.402 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.340      ; 6.940      ;
; 93.419 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.340      ; 6.923      ;
; 93.437 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.063      ; 6.628      ;
; 93.460 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.340      ; 6.882      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.724 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.375     ; 5.903      ;
; 93.764 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.376     ; 5.862      ;
; 93.764 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.376     ; 5.862      ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pi_clk2'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.416 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.726      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 101.671 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.047     ; 2.471      ;
; 205.734 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.242     ; 2.379      ;
; 205.863 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.391      ;
; 205.863 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.391      ;
; 205.863 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.391      ;
; 205.863 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.391      ;
; 205.863 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.391      ;
; 205.979 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.242     ; 2.134      ;
; 206.118 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.136      ;
; 206.118 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.136      ;
; 206.118 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.136      ;
; 206.118 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.136      ;
; 206.118 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.101     ; 2.136      ;
; 206.395 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.913      ;
; 206.395 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.913      ;
; 206.395 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.913      ;
; 206.675 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.633      ;
; 206.675 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.633      ;
; 206.675 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.633      ;
; 207.158 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 1.150      ;
; 207.448 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 0.860      ;
; 207.538 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 0.770      ;
; 207.538 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.047     ; 0.770      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pi_clk'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.490 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.513      ;
; 101.490 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.513      ;
; 101.490 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.513      ;
; 101.490 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.513      ;
; 101.813 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.190      ;
; 101.813 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.190      ;
; 101.813 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.190      ;
; 101.813 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.166     ; 2.190      ;
; 102.002 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 2.003      ;
; 102.002 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 2.003      ;
; 102.002 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 2.003      ;
; 102.002 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 2.003      ;
; 102.374 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 1.631      ;
; 102.374 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 1.631      ;
; 102.374 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 1.631      ;
; 102.374 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.164     ; 1.631      ;
; 205.751 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.071     ; 2.513      ;
; 205.751 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.071     ; 2.513      ;
; 205.751 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.071     ; 2.513      ;
; 206.074 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.071     ; 2.190      ;
; 206.074 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.071     ; 2.190      ;
; 206.074 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.071     ; 2.190      ;
; 206.264 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.003      ;
; 206.264 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.003      ;
; 206.264 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.003      ;
; 206.264 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.003      ;
; 206.264 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.003      ;
; 206.428 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.839      ;
; 206.636 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.631      ;
; 206.636 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.631      ;
; 206.636 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.631      ;
; 206.636 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.631      ;
; 206.636 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.631      ;
; 206.838 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.429      ;
; 207.323 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.944      ;
; 207.396 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.871      ;
; 207.497 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.770      ;
; 207.497 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.770      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                    ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.941 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.024     ; 5.057      ;
; 2494.941 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.024     ; 5.057      ;
; 2495.192 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 5.018      ;
; 2495.192 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 5.018      ;
; 2495.206 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.153      ; 4.969      ;
; 2495.206 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.153      ; 4.969      ;
; 2495.325 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.024     ; 4.673      ;
; 2495.576 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 4.634      ;
; 2495.590 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.153      ; 4.585      ;
; 2495.649 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.024     ; 4.349      ;
; 2495.650 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.024     ; 4.348      ;
; 2495.655 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.269      ;
; 2495.670 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.202      ;
; 2495.708 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 4.216      ;
; 2495.723 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.149      ;
; 2495.900 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 4.310      ;
; 2495.901 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 4.309      ;
; 2495.914 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.153      ; 4.261      ;
; 2495.915 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.153      ; 4.260      ;
; 2495.931 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.941      ;
; 2495.984 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.888      ;
; 2496.090 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.856      ;
; 2496.090 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.856      ;
; 2496.157 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.459      ; 4.361      ;
; 2496.198 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 4.012      ;
; 2496.198 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 4.012      ;
; 2496.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.556      ; 4.416      ;
; 2496.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.523      ; 4.380      ;
; 2496.236 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.459      ; 4.282      ;
; 2496.278 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.556      ; 4.337      ;
; 2496.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.523      ; 4.301      ;
; 2496.369 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.555      ;
; 2496.379 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.713      ; 4.393      ;
; 2496.390 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.534      ;
; 2496.391 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.533      ;
; 2496.395 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.815      ;
; 2496.395 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.815      ;
; 2496.405 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.467      ;
; 2496.406 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.466      ;
; 2496.407 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.749      ; 4.401      ;
; 2496.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.502      ;
; 2496.445 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.479      ;
; 2496.450 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.866      ; 4.475      ;
; 2496.469 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.713      ; 4.303      ;
; 2496.474 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.472      ;
; 2496.497 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.749      ; 4.311      ;
; 2496.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.426      ;
; 2496.511 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.872      ; 4.420      ;
; 2496.534 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.556      ; 4.081      ;
; 2496.540 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.866      ; 4.385      ;
; 2496.541 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.006     ; 3.475      ;
; 2496.549 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.869      ; 4.379      ;
; 2496.582 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.628      ;
; 2496.592 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.006     ; 3.424      ;
; 2496.601 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.872      ; 4.330      ;
; 2496.621 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.103      ; 3.541      ;
; 2496.628 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.600      ; 4.031      ;
; 2496.637 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.892      ; 4.314      ;
; 2496.639 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.869      ; 4.289      ;
; 2496.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.206      ;
; 2496.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.205      ;
; 2496.672 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.612      ; 3.999      ;
; 2496.672 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.886      ; 4.273      ;
; 2496.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.241      ;
; 2496.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.103      ; 3.469      ;
; 2496.707 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.600      ; 3.952      ;
; 2496.734 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.709      ; 4.034      ;
; 2496.735 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.715      ; 4.039      ;
; 2496.736 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 3.188      ;
; 2496.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.418     ; 2.866      ;
; 2496.751 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.612      ; 3.920      ;
; 2496.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.418     ; 2.835      ;
; 2496.779 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.431      ;
; 2496.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.418     ; 2.813      ;
; 2496.792 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.206      ; 3.436      ;
; 2496.798 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.148      ;
; 2496.799 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.147      ;
; 2496.806 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.171      ; 3.387      ;
; 2496.822 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.418     ; 2.782      ;
; 2496.827 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.482      ; 3.714      ;
; 2496.829 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.749      ; 3.979      ;
; 2496.843 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.206      ; 3.385      ;
; 2496.857 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.171      ; 3.336      ;
; 2496.867 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.769      ; 3.961      ;
; 2496.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.459      ; 3.645      ;
; 2496.875 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.857      ; 4.041      ;
; 2496.880 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.592      ; 3.771      ;
; 2496.887 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.556      ; 3.728      ;
; 2496.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.418     ; 2.706      ;
; 2496.906 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.304      ;
; 2496.907 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.303      ;
; 2496.918 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.523      ; 3.664      ;
; 2496.939 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.083      ; 3.203      ;
; 2496.940 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.592      ; 3.711      ;
; 2496.942 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 3.202      ;
; 2496.946 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.866      ; 3.979      ;
; 2496.947 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.556      ; 3.668      ;
; 2496.951 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.418     ; 2.653      ;
; 2496.964 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.889      ; 3.984      ;
; 2496.965 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.857      ; 3.951      ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 3.256      ;
; 4996.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 3.256      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.741 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 3.190      ;
; 4996.905 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 3.026      ;
; 4996.905 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 3.026      ;
; 4997.007 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.924      ;
; 4997.010 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.921      ;
; 4997.011 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.920      ;
; 4997.060 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.870      ;
; 4997.060 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.870      ;
; 4997.066 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.865      ;
; 4997.068 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.863      ;
; 4997.070 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.861      ;
; 4997.167 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.764      ;
; 4997.167 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.764      ;
; 4997.170 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.760      ;
; 4997.277 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.654      ;
; 4997.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.624      ;
; 4997.309 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.622      ;
; 4997.377 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.554      ;
; 4997.379 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.552      ;
; 4997.382 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.073     ; 2.547      ;
; 4997.438 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.493      ;
; 4997.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.478      ;
; 4997.462 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.468      ;
; 4997.464 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.466      ;
; 4997.569 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.362      ;
; 4997.571 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.360      ;
; 4997.628 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.302      ;
; 4997.684 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.247      ;
; 4997.732 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.210      ; 2.517      ;
; 4997.755 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.176      ;
; 4997.763 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 2.168      ;
; 4997.767 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.208      ; 2.480      ;
; 4997.774 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.156      ;
; 4997.774 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.156      ;
; 4997.798 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.212      ; 2.453      ;
; 4997.809 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.121      ;
; 4997.839 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.091      ;
; 4997.936 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.994      ;
; 4997.936 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.994      ;
; 4997.946 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 1.985      ;
; 4997.952 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.208      ; 2.295      ;
; 4998.015 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.915      ;
; 4998.022 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 1.909      ;
; 4998.131 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.213      ; 2.121      ;
; 4998.153 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.777      ;
; 4998.155 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.775      ;
; 4998.177 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.753      ;
; 4998.179 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.213      ; 2.073      ;
; 4998.206 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.724      ;
; 4998.214 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.071     ; 1.717      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                                              ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.983 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.949      ;
; 4996.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.948      ;
; 4997.028 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.904      ;
; 4997.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.903      ;
; 4997.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.893      ;
; 4997.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.892      ;
; 4997.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.626      ;
; 4997.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.625      ;
; 4997.384 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.548      ;
; 4997.384 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.548      ;
; 4997.429 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.503      ;
; 4997.429 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.503      ;
; 4997.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.492      ;
; 4997.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.492      ;
; 4997.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.479      ;
; 4997.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.434      ;
; 4997.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.423      ;
; 4997.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.312      ;
; 4997.621 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.311      ;
; 4997.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.225      ;
; 4997.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.225      ;
; 4997.764 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.217      ; 2.492      ;
; 4997.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 2.156      ;
; 4997.809 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.213      ; 2.443      ;
; 4997.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.216      ; 2.369      ;
; 4997.920 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.010      ;
; 4997.921 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.009      ;
; 4997.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.947      ;
; 4997.986 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.946      ;
; 4998.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.927      ;
; 4998.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.911      ;
; 4998.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.907      ;
; 4998.075 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.213      ; 2.177      ;
; 4998.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.850      ;
; 4998.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.215      ; 2.170      ;
; 4998.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.833      ;
; 4998.106 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.826      ;
; 4998.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.788      ;
; 4998.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.781      ;
; 4998.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.777      ;
; 4998.162 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.770      ;
; 4998.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.074     ; 1.758      ;
; 4998.190 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.060      ;
; 4998.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.715      ;
; 4998.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 1.701      ;
; 4998.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.208      ; 2.009      ;
; 4998.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.668      ;
; 4998.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.667      ;
; 4998.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 1.954      ;
; 4998.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.214      ; 1.951      ;
; 4998.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.609      ;
; 4998.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.609      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.175 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 0.000        ; 3.165      ; 3.565      ;
; 0.282 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.445      ; 0.922      ;
; 0.334 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.392      ; 0.921      ;
; 0.346 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.392      ; 0.933      ;
; 0.383 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.181      ; 0.759      ;
; 0.400 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.150      ; 0.745      ;
; 0.400 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.150      ; 0.745      ;
; 0.400 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.150      ; 0.745      ;
; 0.401 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.150      ; 0.746      ;
; 0.430 ; spi_slave:spi_slave_rx2_inst|rreg[62] ; spi_slave:spi_slave_rx2_inst|rdata[63] ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.738      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.744      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.746      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.744      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.744      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.114      ; 0.745      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.114      ; 0.745      ;
; 0.437 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.745      ;
; 0.437 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.114      ; 0.746      ;
; 0.437 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 0.000        ; 0.114      ; 0.746      ;
; 0.437 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 0.000        ; 0.114      ; 0.746      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.746      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.746      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.746      ;
; 0.444 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.746      ;
; 0.444 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.746      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.747      ;
; 0.446 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.748      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.743      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.743      ;
; 0.447 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.749      ;
; 0.449 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.745      ;
; 0.449 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.745      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.744      ;
; 0.449 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.760      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.746      ;
; 0.451 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.747      ;
; 0.452 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.747      ;
; 0.452 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.760      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.761      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.746      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.747      ;
; 0.457 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.245      ; 0.897      ;
; 0.458 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.760      ;
; 0.488 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rdata[57] ; spi_sck      ; spi_sck     ; 0.000        ; 0.061      ; 0.744      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rreg[59] ; spi_slave:spi_slave_rx2_inst|rdata[60] ; spi_sck      ; spi_sck     ; 0.000        ; 0.061      ; 0.745      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rreg[54] ; spi_slave:spi_slave_rx2_inst|rdata[55] ; spi_sck      ; spi_sck     ; 0.000        ; 0.061      ; 0.746      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_slave:spi_slave_rx_inst|rreg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.740      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.740      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.741      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.741      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.743      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.741      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.743      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.386 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.669      ;
; 0.448 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.731      ;
; 0.449 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.732      ;
; 0.590 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.873      ;
; 0.591 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.874      ;
; 0.620 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.903      ;
; 0.638 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.921      ;
; 0.638 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.921      ;
; 0.680 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.963      ;
; 0.682 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.965      ;
; 0.687 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 0.970      ;
; 0.738 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 1.021      ;
; 0.755 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.088      ; 1.038      ;
; 1.057 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.368     ; 0.884      ;
; 1.113 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.018     ; 1.325      ;
; 1.144 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.018     ; 1.356      ;
; 1.189 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.017     ; 1.402      ;
; 1.338 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.628      ;
; 1.397 ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.687      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.700      ;
; 1.411 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.017     ; 1.624      ;
; 1.428 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.672      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.719      ;
; 1.438 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.684      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.733      ;
; 1.450 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.696      ;
; 1.459 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.749      ;
; 1.460 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.368     ; 1.287      ;
; 1.460 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.706      ;
; 1.466 ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.710      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.714      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.043      ; 2.771      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.715      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.714      ;
; 1.476 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.030      ; 2.766      ;
; 1.481 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.727      ;
; 1.504 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.031      ; 2.795      ;
; 1.505 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.062      ; 2.827      ;
; 1.508 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.754      ;
; 1.515 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.061      ; 2.836      ;
; 1.516 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.762      ;
; 1.516 ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.760      ;
; 1.520 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.062      ; 2.842      ;
; 1.524 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.768      ;
; 1.555 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.018     ; 1.767      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.824      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.827      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.062      ; 2.913      ;
; 1.594 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.987      ; 2.841      ;
; 1.616 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.062      ; 2.938      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.870      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.879      ;
; 1.637 ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.061      ; 2.958      ;
; 1.662 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.906      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.920      ;
; 1.679 ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.062      ; 3.001      ;
; 1.720 ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 2.964      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 2.986      ;
; 1.762 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 3.008      ;
; 1.788 ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.062      ; 3.110      ;
; 1.797 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.986      ; 3.043      ;
; 1.799 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 3.043      ;
; 1.815 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 3.059      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.984      ; 3.091      ;
; 1.853 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.017     ; 2.066      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.392 ; transmitter:transmitter_inst|fir_i[3]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.046      ;
; 0.393 ; transmitter:transmitter_inst|fir_q[9]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.047      ;
; 0.394 ; transmitter:transmitter_inst|fir_i[6]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.048      ;
; 0.400 ; transmitter:transmitter_inst|fir_i[8]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.054      ;
; 0.401 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.054      ;
; 0.401 ; transmitter:transmitter_inst|fir_q[8]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.055      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|fir_q[13]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.056      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|req                                                                                          ; FirInterp5_1025_EER:fiEER|req                                                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_gain[0]                                                                                                             ; tx_gain[0]                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10        ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|we                                                                                           ; FirInterp5_1025_EER:fiEER|we                                                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                     ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.056      ;
; 0.403 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[7]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.405 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.406 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.059      ;
; 0.406 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.059      ;
; 0.410 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.063      ;
; 0.412 ; transmitter:transmitter_inst|fir_q[3]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.066      ;
; 0.412 ; transmitter:transmitter_inst|fir_i[5]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.066      ;
; 0.417 ; FirInterp5_1025_EER:fiEER|phase[0]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[0]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.071      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.070      ;
; 0.421 ; transmitter:transmitter_inst|fir_q[1]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.075      ;
; 0.421 ; transmitter:transmitter_inst|fir_i[9]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.075      ;
; 0.422 ; transmitter:transmitter_inst|fir_q[2]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.076      ;
; 0.422 ; transmitter:transmitter_inst|fir_q[14]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.076      ;
; 0.423 ; transmitter:transmitter_inst|fir_q[6]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.077      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.074      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.078      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[9]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.076      ;
; 0.427 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.080      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                                       ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.409 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.061      ;
; 0.413 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.063      ;
; 0.414 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.065      ;
; 0.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; tx_sync                                                    ; tx_sync                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.422 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.072      ;
; 0.422 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.072      ;
; 0.424 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.074      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.075      ;
; 0.426 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.084      ;
; 0.426 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.076      ;
; 0.427 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.077      ;
; 0.428 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.078      ;
; 0.428 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.079      ;
; 0.429 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.080      ;
; 0.431 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.083      ;
; 0.431 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.081      ;
; 0.432 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.084      ;
; 0.434 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.084      ;
; 0.447 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.097      ;
; 0.447 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.097      ;
; 0.448 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.098      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.101      ;
; 0.453 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.103      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.104      ;
; 0.460 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.110      ;
; 0.460 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.110      ;
; 0.460 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.112      ;
; 0.460 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.110      ;
; 0.461 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.112      ;
; 0.468 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.118      ;
; 0.471 ; rffe_ad9866_rx_d2[2]                                       ; rx_data_assemble[8]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; rffe_ad9866_rx_d2[4]                                       ; rx_data_assemble[10]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; rffe_ad9866_rx_d2[0]                                       ; rx_data_assemble[6]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; rffe_ad9866_rx_d2[1]                                       ; rx_data_assemble[7]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.475 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.125      ;
; 0.475 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.054      ;
; 0.481 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.061      ;
; 0.485 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.064      ;
; 0.486 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.066      ;
; 0.489 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.069      ;
; 0.490 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.137      ;
; 0.491 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.071      ;
; 0.491 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.071      ;
; 0.493 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.072      ;
; 0.493 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.072      ;
; 0.493 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.072      ;
; 0.493 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.072      ;
; 0.494 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.074      ;
; 0.495 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.074      ;
; 0.499 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.158      ;
; 0.500 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.079      ;
; 0.503 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.082      ;
; 0.503 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.082      ;
; 0.508 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.088      ;
; 0.509 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.088      ;
; 0.515 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.094      ;
; 0.517 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.096      ;
; 0.519 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.098      ;
; 0.519 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.099      ;
; 0.522 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.101      ;
; 0.522 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.102      ;
; 0.524 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[2]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.103      ;
; 0.526 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.105      ;
; 0.526 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.106      ;
; 0.530 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.110      ;
; 0.531 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.111      ;
; 0.533 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.113      ;
; 0.533 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.112      ;
; 0.535 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.114      ;
; 0.537 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.116      ;
; 0.540 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.120      ;
; 0.541 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.121      ;
; 0.558 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.137      ;
; 0.561 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.137      ;
; 0.570 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.358      ; 1.158      ;
; 0.605 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[3]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.257      ;
; 0.623 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.889      ;
; 0.631 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[6]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.283      ;
; 0.633 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[1]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.285      ;
; 0.637 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[4]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.287      ;
; 0.642 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[0]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.292      ;
; 0.647 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.299      ;
; 0.666 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[5]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.316      ;
; 0.673 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we        ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_we_reg        ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.325      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.475 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.741      ;
; 0.524 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.790      ;
; 0.528 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.794      ;
; 0.599 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.869      ;
; 0.683 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.706 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.734 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.000      ;
; 0.742 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.008      ;
; 0.745 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.011      ;
; 0.759 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.025      ;
; 0.760 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.004      ;
; 0.761 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.545      ; 1.501      ;
; 0.792 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.058      ;
; 0.797 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.041      ;
; 0.800 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.066      ;
; 0.804 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.048      ;
; 0.826 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.092      ;
; 0.834 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.100      ;
; 0.852 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.118      ;
; 0.867 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.133      ;
; 0.875 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.141      ;
; 0.965 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.231      ;
; 1.000 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.266      ;
; 1.004 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.271      ;
; 1.004 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.271      ;
; 1.004 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.271      ;
; 1.004 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.271      ;
; 1.005 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.270      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.279      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.669      ;
; 0.464 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.731      ;
; 0.471 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.737      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.058      ;
; 0.486 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.753      ;
; 0.493 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.070      ;
; 0.494 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.761      ;
; 0.498 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.076      ;
; 0.505 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.082      ;
; 0.506 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.084      ;
; 0.511 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.088      ;
; 0.523 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.790      ;
; 0.528 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.104      ;
; 0.532 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.109      ;
; 0.548 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.125      ;
; 0.555 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.132      ;
; 0.560 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.134      ;
; 0.560 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.137      ;
; 0.564 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.142      ;
; 0.567 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.139      ;
; 0.573 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.147      ;
; 0.573 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.150      ;
; 0.576 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.152      ;
; 0.581 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.157      ;
; 0.581 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.153      ;
; 0.582 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.849      ;
; 0.589 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.165      ;
; 0.593 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.167      ;
; 0.601 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.173      ;
; 0.609 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.185      ;
; 0.611 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.878      ;
; 0.611 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.187      ;
; 0.613 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.185      ;
; 0.620 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.886      ;
; 0.629 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.203      ;
; 0.631 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.205      ;
; 0.633 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.900      ;
; 0.636 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.208      ;
; 0.689 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.956      ;
; 0.723 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 0.989      ;
; 0.727 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.997      ;
; 0.736 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.003      ;
; 0.740 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.007      ;
; 0.740 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.007      ;
; 0.751 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.017      ;
; 0.792 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.369      ;
; 0.803 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.380      ;
; 0.805 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.383      ;
; 0.815 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.393      ;
; 0.816 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.083      ;
; 0.820 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.397      ;
; 0.826 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.404      ;
; 0.831 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.408      ;
; 0.838 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.410      ;
; 0.838 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.416      ;
; 0.841 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.418      ;
; 0.841 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.418      ;
; 0.849 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.426      ;
; 0.859 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.125      ;
; 0.862 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.128      ;
; 0.862 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.434      ;
; 0.875 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.447      ;
; 0.884 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.460      ;
; 0.888 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.155      ;
; 0.891 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.157      ;
; 0.892 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.159      ;
; 0.900 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.474      ;
; 0.921 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.187      ;
; 0.939 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.206      ;
; 0.939 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.206      ;
; 0.958 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.225      ;
; 0.971 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.068      ; 1.234      ;
; 0.990 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.256      ;
; 1.001 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.268      ;
; 1.004 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.581      ;
; 1.051 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.627      ;
; 1.079 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.655      ;
; 1.083 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.349      ;
; 1.091 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.357      ;
; 1.096 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.673      ;
; 1.099 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.676      ;
; 1.100 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.347      ; 1.677      ;
; 1.102 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.680      ;
; 1.103 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.681      ;
; 1.113 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.380      ;
; 1.114 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.381      ;
; 1.132 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.071      ; 1.398      ;
; 1.142 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.344      ; 1.716      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.716      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.721      ;
; 0.483 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.750      ;
; 0.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.753      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.759      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.103      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.104      ;
; 0.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.113      ;
; 0.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.123      ;
; 0.547 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.126      ;
; 0.549 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.128      ;
; 0.550 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.130      ;
; 0.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.353      ; 1.134      ;
; 0.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.137      ;
; 0.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.352      ; 1.138      ;
; 0.563 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.144      ;
; 0.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.141      ;
; 0.571 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.152      ;
; 0.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.151      ;
; 0.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.345      ; 1.147      ;
; 0.576 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.342      ; 1.148      ;
; 0.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.157      ;
; 0.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.352      ; 1.166      ;
; 0.587 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.164      ;
; 0.589 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.344      ; 1.163      ;
; 0.593 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.353      ; 1.176      ;
; 0.594 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.173      ;
; 0.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.345      ; 1.171      ;
; 0.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.345      ; 1.171      ;
; 0.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.175      ;
; 0.599 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.342      ; 1.171      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.342      ; 1.172      ;
; 0.609 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.342      ; 1.181      ;
; 0.612 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.189      ;
; 0.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.885      ;
; 0.623 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.890      ;
; 0.626 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.342      ; 1.198      ;
; 0.631 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.898      ;
; 0.656 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.345      ; 1.231      ;
; 0.701 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.968      ;
; 0.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.991      ;
; 0.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.305      ;
; 0.728 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.995      ;
; 0.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.000      ;
; 0.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.002      ;
; 0.738 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.005      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.006      ;
; 0.740 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.320      ;
; 0.748 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.015      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.018      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.022      ;
; 0.759 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.026      ;
; 0.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.028      ;
; 0.796 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.376      ;
; 0.799 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.070      ; 1.064      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.401      ;
; 0.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.401      ;
; 0.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.344      ; 1.408      ;
; 0.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.416      ;
; 0.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.112      ;
; 0.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.113      ;
; 0.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.431      ;
; 0.856 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.345      ; 1.431      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.342      ; 1.431      ;
; 0.860 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.439      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.129      ;
; 0.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.445      ;
; 0.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.352      ; 1.454      ;
; 0.879 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.456      ;
; 0.883 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.353      ; 1.466      ;
; 0.884 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.344      ; 1.458      ;
; 0.902 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.479      ;
; 1.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.074      ; 1.269      ;
; 1.007 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.074      ; 1.276      ;
; 1.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.349      ; 1.602      ;
; 1.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.604      ;
; 1.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.610      ;
; 1.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.620      ;
; 1.046 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.345      ; 1.621      ;
; 1.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.631      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.652      ;
; 1.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.351      ;
; 1.103 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.370      ;
; 1.104 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.371      ;
; 1.109 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.376      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pi_clk'                                                                                                                 ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.497   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.760      ;
; 0.556   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.819      ;
; 0.560   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.823      ;
; 0.562   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.825      ;
; 0.562   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.825      ;
; 0.583   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.846      ;
; 0.821   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.084      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 1.004   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.066      ; 1.265      ;
; 1.007   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.270      ;
; 1.008   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.066      ; 1.269      ;
; 1.261   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.066      ; 1.522      ;
; 1.288   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.551      ;
; 1.482   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.066      ; 1.743      ;
; 1.482   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.066      ; 1.743      ;
; 1.482   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.066      ; 1.743      ;
; 104.749 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 0.820      ;
; 104.750 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 0.821      ;
; 104.752 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 0.823      ;
; 104.753 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 0.824      ;
; 105.147 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 1.218      ;
; 105.147 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 1.218      ;
; 105.147 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 1.218      ;
; 105.147 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.022      ; 1.218      ;
; 105.200 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.269      ;
; 105.201 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.270      ;
; 105.456 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.525      ;
; 105.457 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.526      ;
; 105.674 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.743      ;
; 105.674 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.743      ;
; 105.674 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.743      ;
; 105.674 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.020      ; 1.743      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.434 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.284      ; 0.913      ;
; 0.435 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.496      ; 1.161      ;
; 0.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.496      ; 1.169      ;
; 0.451 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.092      ; 0.738      ;
; 0.456 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.284      ; 0.935      ;
; 0.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.747      ;
; 0.465 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.744      ;
; 0.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.745      ;
; 0.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[8]                                             ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.758      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.776      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.776      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.760      ;
; 0.472 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.777      ;
; 0.475 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.092      ; 0.762      ;
; 0.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.051      ; 0.735      ;
; 0.497 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.338      ; 1.065      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.785      ; 1.540      ;
; 0.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 0.738      ;
; 0.549 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.338      ; 1.117      ;
; 0.555 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.827      ; 1.612      ;
; 0.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.763      ; 1.553      ;
; 0.577 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.876      ;
; 0.579 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.552      ; 1.361      ;
; 0.581 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.273      ; 1.084      ;
; 0.583 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.785      ; 1.598      ;
; 0.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.763      ; 1.577      ;
; 0.587 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.345      ; 1.162      ;
; 0.591 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.291      ; 1.112      ;
; 0.591 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.273      ; 1.094      ;
; 0.592 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.871      ;
; 0.600 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                             ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.889      ;
; 0.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.907      ;
; 0.603 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.234      ; 1.067      ;
; 0.607 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.345      ; 1.182      ;
; 0.620 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.263      ; 1.113      ;
; 0.623 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.275      ; 1.128      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.913      ;
; 0.633 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.051      ; 0.879      ;
; 0.635 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.234      ; 1.099      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.051      ; 0.883      ;
; 0.637 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.880      ;
; 0.639 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.918      ;
; 0.640 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.919      ;
; 0.640 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.515      ; 1.385      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.263      ; 1.134      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.921      ;
; 0.644 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.949      ;
; 0.644 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.887      ;
; 0.653 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.168      ; 1.051      ;
; 0.659 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.938      ;
; 0.660 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.405      ; 1.260      ;
; 0.660 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.168      ; 1.058      ;
; 0.660 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.405      ; 1.260      ;
; 0.661 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.405      ; 1.261      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.523      ; 1.417      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.234      ; 1.130      ;
; 0.669 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.122      ; 1.021      ;
; 0.671 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 1.105      ;
; 0.671 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.872      ;
; 0.675 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.168      ; 1.073      ;
; 0.679 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.920      ;
; 0.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.921      ;
; 0.681 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.954      ; 1.865      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.084      ; 0.963      ;
; 0.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.983      ; 1.899      ;
; 0.686 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.522      ; 1.438      ;
; 0.689 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.523      ; 1.442      ;
; 0.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.995      ;
; 0.691 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.250      ; 1.136      ;
; 0.694 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.999      ;
; 0.695 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.092      ; 0.982      ;
; 0.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.523      ; 1.449      ;
; 0.697 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.954      ; 1.881      ;
; 0.699 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.496      ; 1.425      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pi_clk2'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.442   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 0.684      ;
; 0.442   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 0.684      ;
; 0.523   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 0.765      ;
; 0.523   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 0.765      ;
; 0.546   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 0.788      ;
; 0.790   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 1.032      ;
; 0.903   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 1.145      ;
; 0.988   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 1.230      ;
; 0.988   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 1.230      ;
; 0.988   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.047      ; 1.230      ;
; 1.158   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.399      ;
; 1.159   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.400      ;
; 1.178   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.419      ;
; 1.180   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.421      ;
; 1.181   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.422      ;
; 1.379   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.620      ;
; 1.379   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.620      ;
; 1.379   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.620      ;
; 1.379   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.620      ;
; 1.379   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.620      ;
; 1.627   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; -0.071     ; 1.751      ;
; 1.959   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; -0.071     ; 2.083      ;
; 104.986 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.201      ;
; 104.986 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.201      ;
; 104.986 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.201      ;
; 104.986 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.201      ;
; 104.986 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.201      ;
; 105.176 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.391      ;
; 105.198 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.413      ;
; 105.240 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.455      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
; 105.436 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.186      ; 1.651      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.696 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.962      ;
; 0.713 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.737 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.004      ;
; 0.738 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.004      ;
; 0.740 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.006      ;
; 0.741 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.007      ;
; 0.741 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.007      ;
; 0.743 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.009      ;
; 0.766 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.032      ;
; 0.910 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.176      ;
; 1.035 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.301      ;
; 1.057 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.323      ;
; 1.059 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.325      ;
; 1.060 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.326      ;
; 1.061 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.327      ;
; 1.062 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.328      ;
; 1.064 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.330      ;
; 1.072 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.338      ;
; 1.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.341      ;
; 1.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.341      ;
; 1.076 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.342      ;
; 1.077 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.343      ;
; 1.155 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 1.879      ;
; 1.156 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.423      ;
; 1.161 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.427      ;
; 1.179 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.445      ;
; 1.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.447      ;
; 1.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.448      ;
; 1.182 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.448      ;
; 1.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.449      ;
; 1.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.450      ;
; 1.186 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.452      ;
; 1.194 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.460      ;
; 1.197 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.463      ;
; 1.198 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.464      ;
; 1.199 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.465      ;
; 1.252 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.518      ;
; 1.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.545      ;
; 1.283 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.549      ;
; 1.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.551      ;
; 1.301 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.567      ;
; 1.304 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.570      ;
; 1.305 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.571      ;
; 1.306 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.572      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.574      ;
; 1.316 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.582      ;
; 1.320 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.586      ;
; 1.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.587      ;
; 1.374 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.640      ;
; 1.401 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.667      ;
; 1.405 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.671      ;
; 1.407 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.673      ;
; 1.423 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.689      ;
; 1.426 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.692      ;
; 1.427 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.693      ;
; 1.430 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.696      ;
; 1.438 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.704      ;
; 1.442 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.708      ;
; 1.496 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.762      ;
; 1.523 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.789      ;
; 1.548 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.814      ;
; 1.549 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.815      ;
; 1.564 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.830      ;
; 1.638 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.362      ;
; 1.660 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.384      ;
; 1.713 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.437      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.750 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.474      ;
; 1.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.557      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.111      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.111      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.111      ;
; 1.902 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.626      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.913 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.179      ;
; 1.935 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.201      ;
; 1.935 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.201      ;
; 1.940 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.206      ;
; 1.940 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.206      ;
; 1.940 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.206      ;
; 1.940 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.206      ;
; 1.971 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.695      ;
; 2.006 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 2.730      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                         ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.966      ; 2.102      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.966      ; 2.109      ;
; 0.930 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.129      ;
; 0.947 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.966      ; 2.138      ;
; 0.954 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.153      ;
; 0.955 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.965      ; 2.145      ;
; 0.959 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.849      ; 2.033      ;
; 0.960 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.001      ; 2.186      ;
; 0.965 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.001      ; 2.191      ;
; 0.980 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.966      ; 2.171      ;
; 0.988 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.978      ; 2.191      ;
; 0.989 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.965      ; 2.179      ;
; 0.998 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.987      ; 2.210      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.966      ; 2.192      ;
; 1.004 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.989      ; 2.218      ;
; 1.005 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.989      ; 2.219      ;
; 1.010 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.989      ; 2.224      ;
; 1.012 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.966      ; 2.203      ;
; 1.018 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.217      ;
; 1.024 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.223      ;
; 1.034 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.987      ; 2.246      ;
; 1.055 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.254      ;
; 1.065 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.989      ; 2.279      ;
; 1.071 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.989      ; 2.285      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.978      ; 2.291      ;
; 1.114 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.847      ; 2.186      ;
; 1.118 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.849      ; 2.192      ;
; 1.125 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.027      ; 2.377      ;
; 1.161 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.990      ; 2.376      ;
; 1.178 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.027      ; 2.430      ;
; 1.179 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.990      ; 2.394      ;
; 1.182 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.847      ; 2.254      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.847      ; 2.256      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.433      ;
; 1.190 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.847      ; 2.262      ;
; 1.191 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.027      ; 2.443      ;
; 1.193 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.989      ; 2.407      ;
; 1.198 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.847      ; 2.270      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.990      ; 2.414      ;
; 1.209 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.457      ;
; 1.212 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.027      ; 2.464      ;
; 1.220 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.847      ; 2.292      ;
; 1.227 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.426      ;
; 1.240 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.990      ; 2.455      ;
; 1.246 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.027      ; 2.498      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.037      ; 2.517      ;
; 1.256 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.990      ; 2.471      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.843      ; 2.325      ;
; 1.260 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.508      ;
; 1.269 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.517      ;
; 1.276 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.037      ; 2.538      ;
; 1.282 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.705      ; 2.212      ;
; 1.289 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.990      ; 2.504      ;
; 1.292 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.705      ; 2.222      ;
; 1.292 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.705      ; 2.222      ;
; 1.295 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.704      ; 2.224      ;
; 1.303 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.551      ;
; 1.322 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.705      ; 2.252      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.600      ;
; 1.354 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.026      ; 2.605      ;
; 1.411 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.029      ; 2.665      ;
; 1.452 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.027      ; 2.704      ;
; 1.456 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.023      ; 2.704      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.717      ; 2.414      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.201 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.922      ; 6.363      ;
; 1.223 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.127      ; 6.590      ;
; 1.225 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.127      ; 6.592      ;
; 1.228 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.125      ; 6.593      ;
; 1.363 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.123      ; 6.726      ;
; 1.405 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.923      ; 6.568      ;
; 1.434 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.911      ; 6.585      ;
; 1.985 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.126      ; 7.351      ;
; 2.185 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.020      ; 7.445      ;
; 2.277 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.021      ; 7.538      ;
; 2.318 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.169      ; 7.727      ;
; 2.412 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.168      ; 7.820      ;
; 2.420 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.019      ; 7.679      ;
; 6.518 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.234      ; 7.012      ;
; 6.587 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.020      ; 6.867      ;
; 6.617 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.232      ; 7.109      ;
; 6.622 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.235      ; 7.117      ;
; 6.680 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.021      ; 6.961      ;
; 6.719 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.169      ; 7.148      ;
; 6.815 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.168      ; 7.243      ;
; 6.824 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.019      ; 7.103      ;
; 6.824 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.031      ; 7.115      ;
; 6.841 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.236      ; 7.337      ;
; 6.859 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.236      ; 7.355      ;
; 6.832 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.020      ; 7.112      ;
; 6.996 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.032      ; 7.288      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'                                                                                                                       ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 2.190 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.071     ; 3.479      ;
; 2.203 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.084     ; 3.479      ;
; 2.378 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.083     ; 3.655      ;
; 2.379 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.084     ; 3.655      ;
; 2.380 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.085     ; 3.655      ;
; 2.381 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.086     ; 3.655      ;
; 4.634 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.079     ; 5.915      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                  ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.694 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.138     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[49] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[50] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[51] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[52] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[53] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[54] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[55] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[56] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[57] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[58] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[59] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[60] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[61] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[62] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.707 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[63] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.125     ; 3.160      ;
; 0.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.109     ; 3.160      ;
; 0.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.109     ; 3.160      ;
; 0.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.109     ; 3.160      ;
; 0.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.109     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.731 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.101     ; 3.160      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.737 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.094     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.089     ; 3.161      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[48] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 0.770 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.062     ; 3.160      ;
; 1.177 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.147      ;
; 1.177 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[62] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.147      ;
; 1.177 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.147      ;
; 1.177 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.147      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.566      ;
; 96.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.566      ;
; 96.560 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.041      ; 3.356      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.749 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 3.158      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.151      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.151      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.151      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.094     ; 3.158      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.156      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.156      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.151      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.094     ; 3.158      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.151      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.151      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.156      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.094     ; 3.158      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.156      ;
; 96.750 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.156      ;
; 96.760 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.158      ;
; 96.760 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.158      ;
; 96.760 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.158      ;
; 97.024 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.168      ; 3.146      ;
; 97.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.358      ; 3.158      ;
; 97.204 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.358      ; 3.156      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                    ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 2.883      ;
; 1.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 2.883      ;
; 1.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 2.883      ;
; 1.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 2.883      ;
; 1.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 2.883      ;
; 1.723 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.935      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.776 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.882      ; 2.883      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.860 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.795      ; 2.880      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.794      ; 2.881      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.872 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.786      ; 2.883      ;
; 1.880 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.780      ; 2.885      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.879      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.910 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.748      ; 2.883      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.741      ; 2.881      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.741      ; 2.881      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.741      ; 2.881      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.921 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 2.880      ;
; 1.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.724      ; 2.880      ;
; 1.931 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.724      ; 2.880      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.933 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.725      ; 2.883      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.716      ; 2.883      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.716      ; 2.883      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.716      ; 2.883      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.716      ; 2.883      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[48]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.722      ; 2.889      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[49]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.722      ; 2.889      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[50]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.722      ; 2.889      ;
; 1.942 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[51]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.722      ; 2.889      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.150 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.552      ; 2.897      ;
; 2.154 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.553      ; 2.902      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.368      ; 2.891      ;
; 2.601 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.106      ; 2.902      ;
; 2.601 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.106      ; 2.902      ;
; 2.601 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.106      ; 2.902      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 2.897      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 2.897      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 2.897      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 2.897      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 2.897      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 2.895      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 2.895      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 2.895      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 2.895      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 2.902      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 2.895      ;
; 2.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.074      ; 2.895      ;
; 2.717 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.215      ; 3.040      ;
; 3.201 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.048      ; 3.357      ;
; 3.201 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 3.356      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
Worst Case Available Settling Time: 15.873 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; spi_sck                                                    ; 0.470    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.718    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.541    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 2.751    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 2.860    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 3.022    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.448    ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 6.305    ; 0.000         ;
; clk_10mhz                                                  ; 96.578   ; 0.000         ;
; pi_clk2                                                    ; 102.197  ; 0.000         ;
; pi_clk                                                     ; 102.367  ; 0.000         ;
; spi_ce1                                                    ; 2497.734 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 4998.486 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 4998.601 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.136 ; 0.000         ;
; spi_ce1                                                    ; 0.143 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.149 ; 0.000         ;
; spi_sck                                                    ; 0.161 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 0.180 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 0.185 ; 0.000         ;
; clk_10mhz                                                  ; 0.186 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 0.187 ; 0.000         ;
; pi_clk                                                     ; 0.192 ; 0.000         ;
; pi_clk2                                                    ; 0.201 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 0.217 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.298 ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 0.510 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 0.620 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.368  ; 0.000            ;
; clk_10mhz ; 98.112 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.470 ; 0.000            ;
; clk_10mhz ; 1.140 ; 0.000            ;
+-----------+-------+------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.571    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.755    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 4.724    ; 0.000         ;
; clk_76m8                                                   ; 5.775    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.009    ; 0.000         ;
; spi_sck                                                    ; 31.033   ; 0.000         ;
; clk_10mhz                                                  ; 49.186   ; 0.000         ;
; pi_clk2                                                    ; 102.432  ; 0.000         ;
; pi_clk                                                     ; 102.832  ; 0.000         ;
; spi_ce1                                                    ; 1249.025 ; 0.000         ;
; spi_ce0                                                    ; 1249.249 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1249.554 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1249.613 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 2499.622 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 2499.653 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.326      ; 2.833      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.757      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.673 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.536      ;
; 0.700 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.332      ; 2.619      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.703 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.343      ; 2.627      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[47]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[44]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[46]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[45]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.708 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.347      ; 2.626      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.346      ; 2.618      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.731 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.260      ; 2.506      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.274      ; 2.517      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.749 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.272      ; 2.500      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[62] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[63] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.243      ; 2.445      ;
; 0.802 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.358      ; 2.533      ;
; 0.802 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.358      ; 2.533      ;
; 0.802 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.358      ; 2.533      ;
; 0.802 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.358      ; 2.533      ;
; 0.802 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.358      ; 2.533      ;
; 0.802 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.358      ; 2.533      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.803 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.371      ; 2.545      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
; 0.829 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.309      ; 2.467      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.718 ; ad9866_rx[0]                                                   ; rffe_ad9866_rx_d1[0]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.289     ; 0.901      ;
; 0.720 ; ad9866_rxsync                                                  ; rffe_ad9866_rxsync_d1                                       ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.287     ; 0.901      ;
; 0.722 ; ad9866_rx[1]                                                   ; rffe_ad9866_rx_d1[1]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.285     ; 0.901      ;
; 0.724 ; ad9866_rx[2]                                                   ; rffe_ad9866_rx_d1[2]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.283     ; 0.901      ;
; 0.725 ; ad9866_rx[3]                                                   ; rffe_ad9866_rx_d1[3]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.282     ; 0.901      ;
; 0.725 ; ad9866_rx[4]                                                   ; rffe_ad9866_rx_d1[4]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.282     ; 0.901      ;
; 0.729 ; ad9866_rx[5]                                                   ; rffe_ad9866_rx_d1[5]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.278     ; 0.901      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.924 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.768      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[17]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[16]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[15]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[14]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[13]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[12]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[11]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[10]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[3]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[2]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[1]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[0]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[9]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[8]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[7]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[5]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[4]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.968 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[6]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.195      ; 2.724      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.704      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[17]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[16]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[15]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[14]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[13]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[12]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[11]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[10]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[2]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[1]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[0]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[9]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[8]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[6]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[4]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[3]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[5]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[7]     ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.186      ; 2.660      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.023 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Imult[13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.192      ; 2.666      ;
; 4.035 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[35]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.193      ; 2.655      ;
; 4.035 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[34]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.193      ; 2.655      ;
; 4.035 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[33]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Rmult[22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.193      ; 2.655      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.541 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.664      ;
; 2.610 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.595      ;
; 2.638 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.567      ;
; 2.677 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.528      ;
; 2.710 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.495      ;
; 2.720 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.485      ;
; 2.791 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.414      ;
; 2.802 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.403      ;
; 2.847 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.358      ;
; 3.151 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.150      ; 1.054      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.770      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.216 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.735      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.238 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.713      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.705      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.666      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.353 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.598      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.386 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.565      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.530      ;
; 4.466 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.485      ;
; 4.466 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.036     ; 1.485      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                               ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.751    ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.780      ;
; 2.752    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.779      ;
; 2.758    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.773      ;
; 2.783    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.789      ;
; 2.817    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.718      ;
; 2.820    ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.711      ;
; 2.828    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.707      ;
; 2.828    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.707      ;
; 2.843    ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.688      ;
; 2.850    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.681      ;
; 2.863    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.709      ;
; 2.867    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.571      ; 1.703      ;
; 2.874    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.698      ;
; 2.877    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.654      ;
; 2.879    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.652      ;
; 2.889    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.683      ;
; 2.900    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.538      ; 1.637      ;
; 2.914    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.617      ;
; 2.931    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.641      ;
; 2.935    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.600      ;
; 2.938    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.593      ;
; 2.947    ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.585      ;
; 2.954    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.535      ; 1.580      ;
; 2.954    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.571      ; 1.616      ;
; 2.955    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.580      ;
; 2.957    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.578      ;
; 2.957    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.615      ;
; 2.962    ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.569      ;
; 2.965    ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.567      ;
; 2.966    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.569      ;
; 2.968    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.563      ;
; 2.975    ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.557      ;
; 2.977    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.548      ; 1.570      ;
; 2.978    ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.553      ;
; 2.981    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.554      ;
; 2.989    ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.543      ;
; 2.991    ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.541      ;
; 2.995    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.532      ; 1.536      ;
; 2.996    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.539      ;
; 2.998    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.537      ;
; 2.999    ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.533      ;
; 3.004    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.531      ;
; 3.005    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 1.530      ;
; 3.032    ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.533      ; 1.500      ;
; 2498.831 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.050     ; 1.128      ;
; 2499.008 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.052     ; 0.949      ;
; 2499.058 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.050     ; 0.901      ;
; 2499.137 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.230     ; 0.620      ;
; 2499.193 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.050     ; 0.766      ;
; 2499.221 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.052     ; 0.736      ;
; 2499.235 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.052     ; 0.722      ;
; 2499.302 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.230     ; 0.455      ;
; 2499.376 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.568      ;
; 2499.386 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.558      ;
; 2499.389 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.555      ;
; 2499.394 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.550      ;
; 2499.395 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.549      ;
; 2499.473 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.471      ;
; 2499.477 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.467      ;
; 2499.498 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.446      ;
; 2499.498 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.446      ;
; 2499.500 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.444      ;
; 2499.557 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.387      ;
; 2499.560 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.384      ;
; 2499.585 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.359      ;
; 2499.585 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.359      ;
; 2499.585 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.043     ; 0.359      ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                        ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 2.860 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.527      ; 1.644      ;
; 2.939 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.529      ; 1.567      ;
; 2.991 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.510      ;
; 2.999 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.502      ;
; 3.012 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.489      ;
; 3.024 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.527      ; 1.480      ;
; 3.050 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.410      ;
; 3.055 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.446      ;
; 3.056 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.404      ;
; 3.057 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.392      ; 1.312      ;
; 3.061 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.527      ; 1.443      ;
; 3.066 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.392      ; 1.303      ;
; 3.072 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.517      ; 1.422      ;
; 3.075 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.531      ; 1.433      ;
; 3.077 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.527      ; 1.427      ;
; 3.078 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.527      ; 1.426      ;
; 3.080 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.380      ;
; 3.087 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.406      ; 1.296      ;
; 3.087 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.373      ;
; 3.089 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.412      ;
; 3.089 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.411      ; 1.299      ;
; 3.094 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.493      ; 1.376      ;
; 3.097 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.363      ;
; 3.103 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.398      ;
; 3.104 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.406      ; 1.279      ;
; 3.104 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.531      ; 1.404      ;
; 3.106 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.392      ; 1.263      ;
; 3.107 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 1.394      ;
; 3.107 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.353      ;
; 3.108 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.405      ; 1.274      ;
; 3.119 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.394      ; 1.252      ;
; 3.133 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.389      ; 1.233      ;
; 3.146 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.392      ; 1.223      ;
; 3.147 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.492      ; 1.322      ;
; 3.148 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.406      ; 1.235      ;
; 3.153 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.493      ; 1.317      ;
; 3.161 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.392      ; 1.208      ;
; 3.162 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.493      ; 1.308      ;
; 3.165 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.520      ; 1.332      ;
; 3.171 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.492      ; 1.298      ;
; 3.176 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 1.282      ;
; 3.178 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.392      ; 1.191      ;
; 3.184 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.498      ; 1.291      ;
; 3.188 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 1.270      ;
; 3.188 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.498      ; 1.287      ;
; 3.197 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.394      ; 1.174      ;
; 3.202 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.406      ; 1.181      ;
; 3.205 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.493      ; 1.265      ;
; 3.208 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.527      ; 1.296      ;
; 3.219 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 1.265      ;
; 3.222 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.520      ; 1.275      ;
; 3.224 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 1.260      ;
; 3.229 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.505      ; 1.253      ;
; 3.238 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.523      ; 1.262      ;
; 3.243 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 1.241      ;
; 3.249 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.505      ; 1.233      ;
; 3.256 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.521      ; 1.242      ;
; 3.260 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 1.224      ;
; 3.265 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.520      ; 1.232      ;
; 3.275 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 1.209      ;
; 3.284 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.520      ; 1.213      ;
; 3.285 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 1.199      ;
; 3.289 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.523      ; 1.211      ;
; 3.296 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.522      ; 1.203      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.022 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.507      ; 4.152      ;
; 3.075 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.566      ; 4.256      ;
; 3.120 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.568      ; 4.213      ;
; 3.196 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.509      ; 4.076      ;
; 3.250 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.508      ; 4.020      ;
; 3.558 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.604      ; 3.815      ;
; 3.598 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.601      ; 3.774      ;
; 3.662 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.602      ; 3.710      ;
; 3.023 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.508      ; 4.153      ;
; 3.732 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.512      ; 3.447      ;
; 3.852 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.511      ; 3.326      ;
; 3.880 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.605      ; 3.495      ;
; 3.882 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.605      ; 3.494      ;
; 8.371 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.507      ; 3.803      ;
; 8.415 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.564      ; 3.817      ;
; 8.424 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.566      ; 3.907      ;
; 8.441 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.568      ; 3.794      ;
; 8.468 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.568      ; 3.865      ;
; 8.500 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.657      ; 3.928      ;
; 8.544 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.509      ; 3.728      ;
; 8.577 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.658      ; 3.851      ;
; 8.578 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.567      ; 3.656      ;
; 8.584 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.661      ; 3.847      ;
; 8.592 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.661      ; 3.840      ;
; 8.597 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.508      ; 3.673      ;
; 8.610 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.660      ; 3.819      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 5.448 ; DACDp[2]                                                                                     ; pure_DACD[2]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.112     ; 0.937      ;
; 5.483 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                             ; transmitter:transmitter_inst|out_data[6]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.942      ;
; 5.541 ; DACDp[11]                                                                                    ; pure_DACD[11]                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.110     ; 0.846      ;
; 5.671 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                            ; transmitter:transmitter_inst|out_data[8]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.754      ;
; 5.684 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                             ; transmitter:transmitter_inst|out_data[7]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.741      ;
; 5.686 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                            ; transmitter:transmitter_inst|out_data[9]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.740      ;
; 5.689 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                             ; transmitter:transmitter_inst|out_data[1]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.736      ;
; 5.720 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                            ; transmitter:transmitter_inst|out_data[10]                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.706      ;
; 5.733 ; DACDp[3]                                                                                     ; pure_DACD[3]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.651      ;
; 5.738 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                             ; transmitter:transmitter_inst|out_data[0]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.078     ; 0.681      ;
; 5.739 ; DACDp[5]                                                                                     ; pure_DACD[5]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.645      ;
; 5.759 ; DACDp[10]                                                                                    ; pure_DACD[10]                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.625      ;
; 5.759 ; DACDp[4]                                                                                     ; pure_DACD[4]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.625      ;
; 5.767 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                             ; transmitter:transmitter_inst|out_data[5]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.659      ;
; 5.768 ; DACDp[9]                                                                                     ; pure_DACD[9]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.616      ;
; 5.782 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                             ; transmitter:transmitter_inst|out_data[4]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.644      ;
; 5.796 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                             ; transmitter:transmitter_inst|out_data[3]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.630      ;
; 5.838 ; DACDp[0]                                                                                     ; pure_DACD[0]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.112     ; 0.547      ;
; 5.860 ; DACDp[7]                                                                                     ; pure_DACD[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.524      ;
; 5.931 ; DACDp[1]                                                                                     ; pure_DACD[1]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.453      ;
; 5.933 ; DACDp[6]                                                                                     ; pure_DACD[6]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.451      ;
; 5.935 ; DACDp[8]                                                                                     ; pure_DACD[8]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.449      ;
; 5.972 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                            ; transmitter:transmitter_inst|out_data[11]                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.075     ; 0.450      ;
; 6.049 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                             ; transmitter:transmitter_inst|out_data[2]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.075     ; 0.373      ;
; 8.558 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.407      ;
; 8.578 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.387      ;
; 8.585 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.380      ;
; 8.599 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.366      ;
; 8.605 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.360      ;
; 8.619 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.346      ;
; 8.633 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.332      ;
; 8.653 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.312      ;
; 8.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.299      ;
; 8.675 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.290      ;
; 8.686 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.279      ;
; 8.695 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.270      ;
; 8.695 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.273      ;
; 8.719 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.249      ;
; 8.722 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.246      ;
; 8.723 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.037     ; 4.247      ;
; 8.726 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.223      ;
; 8.736 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.232      ;
; 8.745 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.220      ;
; 8.746 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.222      ;
; 8.750 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.037     ; 4.220      ;
; 8.756 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.193      ;
; 8.760 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.208      ;
; 8.764 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.037     ; 4.206      ;
; 8.765 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.042     ; 4.200      ;
; 8.770 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.198      ;
; 8.772 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.197      ;
; 8.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.191      ;
; 8.781 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.188      ;
; 8.787 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.181      ;
; 8.790 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.159      ;
; 8.794 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.174      ;
; 8.794 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.155      ;
; 8.798 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.037     ; 4.172      ;
; 8.799 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.170      ;
; 8.803 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.165      ;
; 8.805 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.164      ;
; 8.806 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.163      ;
; 8.808 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.161      ;
; 8.808 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.160      ;
; 8.812 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.156      ;
; 8.813 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.156      ;
; 8.814 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.154      ;
; 8.819 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.150      ;
; 8.820 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.129      ;
; 8.822 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.147      ;
; 8.824 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.125      ;
; 8.826 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.123      ;
; 8.827 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.141      ;
; 8.828 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.140      ;
; 8.831 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.037     ; 4.139      ;
; 8.832 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.136      ;
; 8.833 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.136      ;
; 8.836 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.132      ;
; 8.840 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.037     ; 4.130      ;
; 8.841 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.128      ;
; 8.847 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.122      ;
; 8.847 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.122      ;
; 8.853 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.116      ;
; 8.854 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.114      ;
; 8.856 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.113      ;
; 8.858 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.091      ;
; 8.862 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.106      ;
; 8.862 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.087      ;
; 8.872 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.097      ;
; 8.878 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.090      ;
; 8.880 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.089      ;
; 8.880 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.089      ;
; 8.881 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.088      ;
; 8.882 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.086      ;
; 8.884 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.065      ;
; 8.886 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.083      ;
; 8.887 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.082      ;
; 8.888 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.058     ; 4.061      ;
; 8.889 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.080      ;
; 8.889 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.080      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'                                                                                                                      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 6.305 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.003     ; 4.202      ;
; 6.319 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 10.000       ; 0.000      ; 2.191      ;
; 8.215 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.014     ; 2.281      ;
; 8.219 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.010     ; 2.281      ;
; 8.220 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.009     ; 2.281      ;
; 8.222 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.007     ; 2.281      ;
; 8.310 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 12.000       ; -0.009     ; 2.191      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                 ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.578 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.372      ;
; 96.610 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.339      ;
; 96.610 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.339      ;
; 96.610 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.339      ;
; 96.610 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.339      ;
; 96.610 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.339      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.610 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.238     ; 3.139      ;
; 96.642 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.239     ; 3.106      ;
; 96.642 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.239     ; 3.106      ;
; 96.642 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.239     ; 3.106      ;
; 96.642 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.239     ; 3.106      ;
; 96.642 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.239     ; 3.106      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.258      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.660 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.256      ;
; 96.690 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.225      ;
; 96.690 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.225      ;
; 96.690 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.225      ;
; 96.690 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.225      ;
; 96.690 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.225      ;
; 96.692 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.223      ;
; 96.692 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.223      ;
; 96.692 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.223      ;
; 96.692 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.223      ;
; 96.692 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.223      ;
; 96.790 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.153      ; 3.350      ;
; 96.822 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 3.117      ;
; 96.827 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.153      ; 3.313      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.843 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 3.073      ;
; 96.857 ; ad9866:ad9866_inst|dut1_pc[2]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 3.038      ;
; 96.859 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 3.080      ;
; 96.870 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.119      ; 3.236      ;
; 96.872 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.119      ; 3.234      ;
; 96.875 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.040      ;
; 96.875 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.040      ;
; 96.875 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.040      ;
; 96.875 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.040      ;
; 96.875 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.040      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.878 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 3.072      ;
; 96.889 ; counter[22]                           ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.245     ; 2.805      ;
; 96.907 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.119      ; 3.199      ;
; 96.909 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.119      ; 3.197      ;
; 96.910 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.039      ;
; 96.910 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.039      ;
; 96.910 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.039      ;
; 96.910 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.039      ;
; 96.910 ; ad9866:ad9866_inst|dut1_pc[1]         ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 3.039      ;
; 96.937 ; ad9866:ad9866_inst|dut1_pc[3]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 2.924      ;
; 96.939 ; ad9866:ad9866_inst|dut1_pc[4]         ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 2.922      ;
; 97.030 ; counter[22]                           ; counter[22]                      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.027     ; 2.930      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.038 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.225     ; 2.724      ;
; 97.055 ; ad9866:ad9866_inst|dut1_pc[5]         ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.119      ; 3.051      ;
+--------+---------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pi_clk2'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.197 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.223      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 102.338 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.754     ; 1.082      ;
; 207.066 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.139     ; 1.135      ;
; 207.207 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.077      ;
; 207.207 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.077      ;
; 207.207 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.077      ;
; 207.207 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.077      ;
; 207.207 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.077      ;
; 207.268 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.139     ; 0.933      ;
; 207.348 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.936      ;
; 207.348 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.936      ;
; 207.348 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.936      ;
; 207.348 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.936      ;
; 207.348 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.936      ;
; 207.441 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.870      ;
; 207.441 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.870      ;
; 207.441 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.870      ;
; 207.582 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.729      ;
; 207.582 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.729      ;
; 207.582 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.729      ;
; 207.766 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.545      ;
; 207.904 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.407      ;
; 207.952 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.359      ;
; 207.952 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.029     ; 0.359      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pi_clk'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 102.367 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 1.173      ;
; 102.367 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 1.173      ;
; 102.367 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 1.173      ;
; 102.367 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 1.173      ;
; 102.560 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 0.980      ;
; 102.560 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 0.980      ;
; 102.560 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 0.980      ;
; 102.560 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.614     ; 0.980      ;
; 102.625 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.918      ;
; 102.625 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.918      ;
; 102.625 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.918      ;
; 102.625 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.918      ;
; 102.818 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.725      ;
; 102.818 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.725      ;
; 102.818 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.725      ;
; 102.818 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.725      ;
; 207.107 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.040     ; 1.173      ;
; 207.107 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.040     ; 1.173      ;
; 207.107 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.040     ; 1.173      ;
; 207.300 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.040     ; 0.980      ;
; 207.300 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.040     ; 0.980      ;
; 207.300 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.040     ; 0.980      ;
; 207.364 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.918      ;
; 207.364 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.918      ;
; 207.364 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.918      ;
; 207.364 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.918      ;
; 207.364 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.918      ;
; 207.461 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.821      ;
; 207.557 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.725      ;
; 207.557 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.725      ;
; 207.557 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.725      ;
; 207.557 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.725      ;
; 207.557 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.725      ;
; 207.627 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.655      ;
; 207.830 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.452      ;
; 207.881 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.401      ;
; 207.923 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.359      ;
; 207.923 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.359      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                    ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.734 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.003     ; 2.270      ;
; 2497.734 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.003     ; 2.270      ;
; 2497.796 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 2.291      ;
; 2497.796 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 2.291      ;
; 2497.862 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 2.246      ;
; 2497.862 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 2.246      ;
; 2497.914 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.003     ; 2.090      ;
; 2497.965 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.958      ;
; 2497.976 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 2.111      ;
; 2497.994 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.929      ;
; 2498.027 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.925      ;
; 2498.042 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 2.066      ;
; 2498.056 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.896      ;
; 2498.076 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.003     ; 1.928      ;
; 2498.077 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.003     ; 1.927      ;
; 2498.138 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.949      ;
; 2498.139 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.948      ;
; 2498.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 2.117      ;
; 2498.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 2.135      ;
; 2498.161 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.762      ;
; 2498.162 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 2.097      ;
; 2498.168 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.287      ; 2.148      ;
; 2498.179 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 2.115      ;
; 2498.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.287      ; 2.128      ;
; 2498.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.733      ;
; 2498.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.287      ; 2.117      ;
; 2498.204 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.904      ;
; 2498.205 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.903      ;
; 2498.226 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.023      ; 1.826      ;
; 2498.237 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.032     ; 1.738      ;
; 2498.237 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.032     ; 1.738      ;
; 2498.294 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.814      ;
; 2498.294 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.814      ;
; 2498.302 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.379      ; 2.106      ;
; 2498.306 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.617      ;
; 2498.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.615      ;
; 2498.320 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.405      ; 2.114      ;
; 2498.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.023      ; 1.730      ;
; 2498.328 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.379      ; 2.080      ;
; 2498.346 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.405      ; 2.088      ;
; 2498.356 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.474      ; 2.147      ;
; 2498.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.230      ; 1.902      ;
; 2498.366 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.586      ;
; 2498.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.584      ;
; 2498.370 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.582      ;
; 2498.373 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 1.921      ;
; 2498.382 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.474      ; 2.121      ;
; 2498.384 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.724      ;
; 2498.384 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.724      ;
; 2498.392 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.480      ; 2.117      ;
; 2498.395 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.557      ;
; 2498.396 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.556      ;
; 2498.400 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.013      ; 1.642      ;
; 2498.400 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.013      ; 1.642      ;
; 2498.401 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.320      ; 1.948      ;
; 2498.403 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.322      ; 1.948      ;
; 2498.408 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.020      ; 1.641      ;
; 2498.409 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.472      ; 2.092      ;
; 2498.411 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.229      ; 1.847      ;
; 2498.417 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.032     ; 1.558      ;
; 2498.418 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.480      ; 2.091      ;
; 2498.421 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.320      ; 1.928      ;
; 2498.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.322      ; 1.928      ;
; 2498.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.527      ;
; 2498.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.036      ; 1.640      ;
; 2498.430 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.396      ; 1.995      ;
; 2498.430 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.402      ; 2.001      ;
; 2498.430 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.485      ; 2.084      ;
; 2498.435 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.472      ; 2.066      ;
; 2498.443 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.479      ; 2.065      ;
; 2498.446 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.004     ; 1.557      ;
; 2498.474 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.634      ;
; 2498.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.004     ; 1.526      ;
; 2498.483 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.301      ; 1.847      ;
; 2498.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.241     ; 1.282      ;
; 2498.488 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.868      ;
; 2498.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.241     ; 1.272      ;
; 2498.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.013      ; 1.542      ;
; 2498.500 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.405      ; 1.934      ;
; 2498.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.421      ;
; 2498.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.084     ; 1.419      ;
; 2498.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.013      ; 1.537      ;
; 2498.505 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.301      ; 1.825      ;
; 2498.508 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.079      ; 1.578      ;
; 2498.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.229      ; 1.750      ;
; 2498.511 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.845      ;
; 2498.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.241     ; 1.253      ;
; 2498.517 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.410      ; 1.922      ;
; 2498.521 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.431      ;
; 2498.522 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.022      ; 1.529      ;
; 2498.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.241     ; 1.243      ;
; 2498.530 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.023     ; 1.476      ;
; 2498.536 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.020      ; 1.513      ;
; 2498.539 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.079      ; 1.547      ;
; 2498.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.286      ; 1.769      ;
; 2498.549 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.056     ; 1.424      ;
; 2498.550 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.402      ;
; 2498.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.194      ; 1.672      ;
; 2498.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.241     ; 1.209      ;
; 2498.564 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.101      ; 1.544      ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4998.486 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.465      ;
; 4998.486 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.465      ;
; 4998.501 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.450      ;
; 4998.570 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.381      ;
; 4998.570 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.381      ;
; 4998.592 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.359      ;
; 4998.604 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.347      ;
; 4998.605 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.346      ;
; 4998.612 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.339      ;
; 4998.648 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.303      ;
; 4998.650 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.301      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.679 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 1.271      ;
; 4998.680 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 1.270      ;
; 4998.687 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 1.263      ;
; 4998.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.253      ;
; 4998.699 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.252      ;
; 4998.706 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.245      ;
; 4998.732 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.219      ;
; 4998.734 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.217      ;
; 4998.757 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.038     ; 1.192      ;
; 4998.766 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.185      ;
; 4998.776 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.175      ;
; 4998.778 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.173      ;
; 4998.799 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.152      ;
; 4998.856 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 1.094      ;
; 4998.860 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 1.090      ;
; 4998.873 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.038     ; 1.076      ;
; 4998.875 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.076      ;
; 4998.879 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.072      ;
; 4998.904 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.047      ;
; 4998.926 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 1.024      ;
; 4998.927 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 1.024      ;
; 4998.942 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.104      ; 1.171      ;
; 4998.954 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 0.997      ;
; 4998.956 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.994      ;
; 4998.956 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.994      ;
; 4998.957 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.103      ; 1.155      ;
; 4998.985 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.107      ; 1.131      ;
; 4998.988 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.103      ; 1.124      ;
; 4999.014 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.936      ;
; 4999.037 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 0.914      ;
; 4999.048 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.902      ;
; 4999.048 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.902      ;
; 4999.082 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.036     ; 0.869      ;
; 4999.082 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.038     ; 0.867      ;
; 4999.118 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.832      ;
; 4999.120 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.037     ; 0.830      ;
; 4999.136 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.103      ; 0.976      ;
; 4999.145 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.107      ; 0.971      ;
; 4999.147 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.102      ; 0.964      ;
; 4999.148 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.104      ; 0.965      ;
; 4999.150 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.105      ; 0.964      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                                              ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4998.601 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.352      ;
; 4998.604 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.349      ;
; 4998.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.302      ;
; 4998.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.299      ;
; 4998.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.286      ;
; 4998.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.283      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.175      ;
; 4998.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.175      ;
; 4998.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.150      ;
; 4998.806 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.147      ;
; 4998.816 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.137      ;
; 4998.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.134      ;
; 4998.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.134      ;
; 4998.844 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.109      ;
; 4998.844 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.109      ;
; 4998.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.102      ;
; 4998.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.071      ;
; 4998.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.065      ;
; 4998.889 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 1.064      ;
; 4998.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.114      ; 1.156      ;
; 4998.980 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.973      ;
; 4998.980 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.973      ;
; 4998.993 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.109      ; 1.125      ;
; 4999.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.935      ;
; 4999.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.112      ; 1.103      ;
; 4999.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.914      ;
; 4999.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.913      ;
; 4999.046 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 0.906      ;
; 4999.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.902      ;
; 4999.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.902      ;
; 4999.062 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.891      ;
; 4999.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 0.885      ;
; 4999.068 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 0.884      ;
; 4999.083 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.109      ; 1.035      ;
; 4999.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.112      ; 1.037      ;
; 4999.109 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.844      ;
; 4999.115 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.838      ;
; 4999.124 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.829      ;
; 4999.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.823      ;
; 4999.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.037     ; 0.817      ;
; 4999.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.818      ;
; 4999.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.817      ;
; 4999.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.797      ;
; 4999.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 0.959      ;
; 4999.162 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.034     ; 0.791      ;
; 4999.164 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.103      ; 0.948      ;
; 4999.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.105      ; 0.948      ;
; 4999.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 0.942      ;
; 4999.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.110      ; 0.937      ;
; 4999.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.105      ; 0.919      ;
; 4999.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.751      ;
; 4999.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.751      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                           ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.136 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.464      ;
; 0.138 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.466      ;
; 0.139 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[7]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.469      ;
; 0.143 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; transmitter:transmitter_inst|fir_i[8]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.470      ;
; 0.145 ; transmitter:transmitter_inst|fir_q[13]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; transmitter:transmitter_inst|fir_i[3]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; transmitter:transmitter_inst|fir_q[9]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; transmitter:transmitter_inst|fir_i[6]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[3]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; FirInterp5_1025_EER:fiEER|waddr[5]                                                                                                    ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; transmitter:transmitter_inst|fir_q[7]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.152 ; transmitter:transmitter_inst|fir_q[8]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; transmitter:transmitter_inst|fir_q[3]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; transmitter:transmitter_inst|fir_q[1]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; C_EER_q[9]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; transmitter:transmitter_inst|fir_i[5]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; transmitter:transmitter_inst|fir_q[6]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; FirInterp5_1025_EER:fiEER|waddr[1]                                                                                                    ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[8]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; transmitter:transmitter_inst|fir_i[10]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; transmitter:transmitter_inst|fir_q[4]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[9]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; transmitter:transmitter_inst|fir_i[2]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; C_EER_i[1]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; C_EER_q[8]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; transmitter:transmitter_inst|fir_i[14]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; transmitter:transmitter_inst|fir_q[2]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; FirInterp5_1025_EER:fiEER|waddr[6]                                                                                                    ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; transmitter:transmitter_inst|fir_i[9]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; transmitter:transmitter_inst|fir_q[14]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.478      ;
; 0.163 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.495      ;
; 0.163 ; C_EER_q[10]                                                                                                                           ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; FirInterp5_1025_EER:fiEER|waddr[7]                                                                                                    ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; transmitter:transmitter_inst|fir_q[12]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[10]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; C_EER_i[0]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; C_EER_q[7]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.166 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[4]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[8]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.499      ;
; 0.167 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[3]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.502      ;
; 0.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[6]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.502      ;
; 0.168 ; C_EER_q[13]                                                                                                                           ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; FirInterp5_1025_EER:fiEER|waddr[3]                                                                                                    ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; transmitter:transmitter_inst|fir_q[0]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.169 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.502      ;
; 0.170 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.503      ;
; 0.170 ; C_EER_q[1]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.170 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[6]                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.497      ;
; 0.171 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.171 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[6]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.503      ;
; 0.171 ; C_EER_q[2]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; transmitter:transmitter_inst|fir_i[7]                                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; transmitter:transmitter_inst|fir_q[11]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; C_EER_q[3]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[8]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.506      ;
; 0.173 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[8]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; C_EER_q[12]                                                                                                                           ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.489      ;
; 0.174 ; C_EER_q[0]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.175 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.507      ;
; 0.176 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~portb_address_reg0                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.458      ;
; 0.177 ; transmitter:transmitter_inst|fir_i[15]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.177 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.178 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[6]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.511      ;
; 0.178 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.510      ;
; 0.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.515      ;
; 0.181 ; C_EER_q[6]                                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.505      ;
; 0.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.516      ;
; 0.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.517      ;
; 0.183 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.498      ;
; 0.184 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13|dffe14a[7] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13|dffe15a[7]                             ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe20|dffe26a[2]   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe20|dffe27a[2]                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; transmitter:transmitter_inst|fir_q[15]                                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.509      ;
; 0.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13|dffe14a[1]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13|dffe15a[1]                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13|dffe17a[9] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13|dffe18a[9]                             ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                              ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.387      ;
; 0.155 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                              ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.399      ;
; 0.169 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.320      ;
; 0.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[8]                                             ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.324      ;
; 0.175 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.326      ;
; 0.181 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.233      ; 0.518      ;
; 0.186 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.233      ; 0.523      ;
; 0.189 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.326      ;
; 0.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.335      ;
; 0.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.335      ;
; 0.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.335      ;
; 0.191 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.328      ;
; 0.194 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.318      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.416      ; 0.726      ;
; 0.213 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.324      ;
; 0.214 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.439      ; 0.757      ;
; 0.222 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.486      ;
; 0.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 0.736      ;
; 0.232 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                             ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.383      ;
; 0.234 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 0.740      ;
; 0.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.268      ; 0.607      ;
; 0.236 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.067      ; 0.387      ;
; 0.237 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.416      ; 0.757      ;
; 0.237 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.501      ;
; 0.239 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.175      ; 0.518      ;
; 0.239 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.327      ;
; 0.241 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.382      ;
; 0.249 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.175      ; 0.528      ;
; 0.249 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.394      ;
; 0.257 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.518      ; 0.879      ;
; 0.260 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.122      ; 0.486      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.406      ;
; 0.264 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.121      ; 0.489      ;
; 0.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                              ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.122      ; 0.494      ;
; 0.272 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.105      ; 0.488      ;
; 0.279 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.235      ; 0.598      ;
; 0.279 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.390      ;
; 0.280 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.391      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.235      ; 0.600      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.235      ; 0.600      ;
; 0.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.504      ; 0.890      ;
; 0.282 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.254      ; 0.640      ;
; 0.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 0.475      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.491      ;
; 0.283 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.515      ; 0.902      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.394      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 0.907      ;
; 0.285 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.396      ;
; 0.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.397      ;
; 0.286 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.513      ; 0.903      ;
; 0.286 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.081      ; 0.471      ;
; 0.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.398      ;
; 0.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.504      ; 0.895      ;
; 0.289 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.261      ; 0.654      ;
; 0.290 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.081      ; 0.475      ;
; 0.291 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.428      ;
; 0.292 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.437      ;
; 0.292 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.105      ; 0.501      ;
; 0.293 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.438      ;
; 0.295 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.432      ;
; 0.295 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.081      ; 0.480      ;
; 0.295 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.107      ; 0.506      ;
; 0.296 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.504      ;
; 0.296 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.253      ; 0.653      ;
; 0.297 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.410      ;
; 0.297 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                               ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.448      ;
; 0.297 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 0.490      ;
; 0.298 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.386      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                       ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.149 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.475      ;
; 0.151 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.477      ;
; 0.152 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.481      ;
; 0.159 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|caddr[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.496      ;
; 0.173 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.501      ;
; 0.176 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.504      ;
; 0.179 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.504      ;
; 0.181 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.506      ;
; 0.186 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.518      ;
; 0.186 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.472      ;
; 0.188 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.474      ;
; 0.192 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.478      ;
; 0.193 ; rffe_ad9866_rx_d2[2]                                        ; rx_data_assemble[8]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rffe_ad9866_rx_d2[4]                                        ; rx_data_assemble[10]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_sync                                                     ; tx_sync                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.479      ;
; 0.194 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rffe_ad9866_rx_d2[0]                                        ; rx_data_assemble[6]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rffe_ad9866_rx_d2[1]                                        ; rx_data_assemble[7]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.480      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.483      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.484      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.486      ;
; 0.201 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.485      ;
; 0.202 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.486      ;
; 0.203 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.487      ;
; 0.203 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.487      ;
; 0.203 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.488      ;
; 0.204 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.490      ;
; 0.205 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.489      ;
; 0.205 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.490      ;
; 0.206 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.490      ;
; 0.207 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.492      ;
; 0.207 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.492      ;
; 0.209 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.495      ;
; 0.210 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.495      ;
; 0.212 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.497      ;
; 0.213 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.498      ;
; 0.213 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.498      ;
; 0.215 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.499      ;
; 0.216 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.502      ;
; 0.216 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.502      ;
; 0.217 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.501      ;
; 0.217 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.502      ;
; 0.219 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.504      ;
; 0.219 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.503      ;
; 0.227 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.512      ;
; 0.228 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.510      ;
; 0.228 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.519      ;
; 0.249 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.577      ;
; 0.261 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.589      ;
; 0.265 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.590      ;
; 0.265 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.593      ;
; 0.265 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[6]                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.592      ;
; 0.269 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.597      ;
; 0.281 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.607      ;
; 0.296 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Raccum[10] ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Raccum[10]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.161 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.073      ; 0.318      ;
; 0.161 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.073      ; 0.318      ;
; 0.162 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.073      ; 0.319      ;
; 0.162 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.073      ; 0.319      ;
; 0.163 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.150      ; 0.397      ;
; 0.180 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.132      ; 0.396      ;
; 0.185 ; spi_slave:spi_slave_rx2_inst|rreg[62] ; spi_slave:spi_slave_rx2_inst|rdata[63] ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.318      ;
; 0.187 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.132      ; 0.403      ;
; 0.187 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.318      ;
; 0.188 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.320      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.318      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.319      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.320      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.326      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.320      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.321      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.321      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.326      ;
; 0.195 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.325      ;
; 0.197 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.328      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.317      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.317      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_slave:spi_slave_rx_inst|rreg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.317      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.319      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[54] ; spi_slave:spi_slave_rx2_inst|rreg[55]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rreg[57]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.180 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.307      ;
; 0.195 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.322      ;
; 0.196 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.323      ;
; 0.261 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.392      ;
; 0.293 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.421      ;
; 0.297 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.424      ;
; 0.323 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.450      ;
; 0.334 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.461      ;
; 0.454 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.152     ; 0.386      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.284      ;
; 0.473 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.288      ;
; 0.481 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.620      ;
; 0.482 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.621      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.301      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.300      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.305      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.305      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.682      ; 1.310      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.313      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.314      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.695      ; 1.329      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.316      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.316      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.357      ;
; 0.504 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.644      ;
; 0.508 ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.322      ;
; 0.508 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.323      ;
; 0.509 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.327      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.327      ;
; 0.520 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.338      ;
; 0.520 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.681      ; 1.335      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.718      ; 1.373      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.343      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.342      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.349      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.349      ;
; 0.545 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.359      ;
; 0.548 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.401      ;
; 0.565 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.379      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.685      ; 1.391      ;
; 0.575 ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.718      ; 1.427      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.430      ;
; 0.581 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.395      ;
; 0.585 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.438      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.408      ;
; 0.606 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.424      ;
; 0.607 ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.460      ;
; 0.608 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.426      ;
; 0.614 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.432      ;
; 0.617 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.431      ;
; 0.618 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.152     ; 0.550      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.435      ;
; 0.632 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.772      ;
; 0.637 ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.451      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.719      ; 1.517      ;
; 0.670 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.809      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.497      ;
; 0.688 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.502      ;
; 0.705 ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.680      ; 1.519      ;
; 0.820 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.036      ; 0.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.185 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.468      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.307      ;
; 0.189 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.472      ;
; 0.193 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.476      ;
; 0.196 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.479      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.482      ;
; 0.202 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.485      ;
; 0.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.325      ;
; 0.207 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.490      ;
; 0.217 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.499      ;
; 0.217 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.501      ;
; 0.221 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.342      ;
; 0.221 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.504      ;
; 0.222 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.504      ;
; 0.225 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.508      ;
; 0.227 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.507      ;
; 0.228 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.177      ; 0.509      ;
; 0.233 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.177      ; 0.514      ;
; 0.233 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.513      ;
; 0.233 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.177      ; 0.514      ;
; 0.234 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.174      ; 0.512      ;
; 0.236 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.518      ;
; 0.240 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.174      ; 0.518      ;
; 0.243 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.523      ;
; 0.243 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.177      ; 0.524      ;
; 0.247 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.529      ;
; 0.251 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.174      ; 0.529      ;
; 0.253 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.174      ; 0.531      ;
; 0.254 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.535      ;
; 0.257 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.537      ;
; 0.265 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.174      ; 0.543      ;
; 0.269 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.390      ;
; 0.273 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.394      ;
; 0.281 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.402      ;
; 0.293 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.414      ;
; 0.311 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.438      ;
; 0.319 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.444      ;
; 0.332 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.615      ;
; 0.341 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.180      ; 0.625      ;
; 0.348 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.631      ;
; 0.349 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.631      ;
; 0.355 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.638      ;
; 0.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.180      ; 0.642      ;
; 0.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.180      ; 0.643      ;
; 0.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.480      ;
; 0.359 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.180      ; 0.643      ;
; 0.368 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.175      ; 0.647      ;
; 0.368 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.651      ;
; 0.370 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.180      ; 0.654      ;
; 0.373 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.655      ;
; 0.378 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.175      ; 0.657      ;
; 0.378 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.499      ;
; 0.380 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.036      ; 0.500      ;
; 0.380 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.177      ; 0.661      ;
; 0.383 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.036      ; 0.503      ;
; 0.386 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.174      ; 0.664      ;
; 0.391 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.512      ;
; 0.391 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.671      ;
; 0.398 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.519      ;
; 0.399 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.038      ; 0.521      ;
; 0.408 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.529      ;
; 0.415 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.536      ;
; 0.420 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.541      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.545      ;
; 0.442 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.033      ; 0.559      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.736      ;
; 0.474 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.036      ; 0.594      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.763      ;
; 0.487 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.770      ;
; 0.488 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.180      ; 0.772      ;
; 0.489 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.178      ; 0.771      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.177      ; 0.772      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.613      ;
; 0.494 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.615      ;
; 0.500 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.038      ; 0.622      ;
; 0.503 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.786      ;
; 0.507 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.790      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.208 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.328      ;
; 0.238 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.358      ;
; 0.243 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.363      ;
; 0.252 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.376      ;
; 0.292 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.313 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.433      ;
; 0.318 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.447      ;
; 0.331 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.440      ;
; 0.335 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.349 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.469      ;
; 0.351 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.471      ;
; 0.353 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.462      ;
; 0.354 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.475      ;
; 0.355 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.464      ;
; 0.357 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.236      ; 0.677      ;
; 0.366 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.487      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.488      ;
; 0.372 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.493      ;
; 0.419 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.539      ;
; 0.427 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.547      ;
; 0.441 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.441 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; -0.155     ; 0.373      ;
; 0.444 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; -0.153     ; 0.375      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.451 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.571      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.317      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.487      ;
; 0.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.493      ;
; 0.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.493      ;
; 0.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.496      ;
; 0.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.180      ; 0.498      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.335      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.180      ; 0.500      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.501      ;
; 0.218 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.337      ;
; 0.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.338      ;
; 0.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.184      ; 0.507      ;
; 0.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.505      ;
; 0.222 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.509      ;
; 0.224 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.180      ; 0.508      ;
; 0.227 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.512      ;
; 0.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.513      ;
; 0.229 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.515      ;
; 0.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.512      ;
; 0.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.180      ; 0.518      ;
; 0.236 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.179      ; 0.519      ;
; 0.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.184      ; 0.525      ;
; 0.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.518      ;
; 0.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.519      ;
; 0.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.173      ; 0.515      ;
; 0.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.518      ;
; 0.244 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.524      ;
; 0.245 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.174      ; 0.523      ;
; 0.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.526      ;
; 0.247 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.173      ; 0.524      ;
; 0.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.173      ; 0.526      ;
; 0.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.531      ;
; 0.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.173      ; 0.531      ;
; 0.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.173      ; 0.539      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.551      ;
; 0.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.396      ;
; 0.282 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.402      ;
; 0.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.589      ;
; 0.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.423      ;
; 0.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.602      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.447      ;
; 0.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.035      ; 0.449      ;
; 0.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.616      ;
; 0.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.451      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.034      ; 0.457      ;
; 0.354 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.639      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.636      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.180      ; 0.646      ;
; 0.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.174      ; 0.642      ;
; 0.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.179      ; 0.647      ;
; 0.365 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.485      ;
; 0.378 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.179      ; 0.661      ;
; 0.379 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.659      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.668      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.173      ; 0.660      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.665      ;
; 0.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.184      ; 0.677      ;
; 0.394 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.514      ;
; 0.394 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.514      ;
; 0.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.174      ; 0.678      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.683      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.707      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.737      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.180      ; 0.737      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.181      ; 0.746      ;
; 0.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.746      ;
; 0.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.751      ;
; 0.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.752      ;
; 0.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.037      ; 0.603      ;
; 0.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.773      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.037      ; 0.610      ;
; 0.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.617      ;
; 0.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.621      ;
; 0.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.176      ; 0.782      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pi_clk'                                                                                                                 ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.192   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.314      ;
; 0.221   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.343      ;
; 0.247   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.369      ;
; 0.249   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.371      ;
; 0.251   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.373      ;
; 0.252   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.374      ;
; 0.252   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.374      ;
; 0.356   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.478      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.543      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.543      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.543      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.543      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.543      ;
; 0.438   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.039      ; 0.561      ;
; 0.453   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.036      ; 0.573      ;
; 0.458   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.036      ; 0.578      ;
; 0.565   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.036      ; 0.685      ;
; 0.598   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.039      ; 0.721      ;
; 0.641   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.036      ; 0.761      ;
; 0.641   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.036      ; 0.761      ;
; 0.641   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.036      ; 0.761      ;
; 104.939 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.369      ;
; 104.939 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.369      ;
; 104.940 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.370      ;
; 104.942 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.372      ;
; 105.113 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.543      ;
; 105.113 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.543      ;
; 105.113 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.543      ;
; 105.113 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.543      ;
; 105.150 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.577      ;
; 105.151 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.578      ;
; 105.260 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.687      ;
; 105.261 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.688      ;
; 105.334 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.761      ;
; 105.334 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.761      ;
; 105.334 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.761      ;
; 105.334 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.511     ; 0.761      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pi_clk2'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.314      ;
; 0.228   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.341      ;
; 0.228   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.341      ;
; 0.228   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.341      ;
; 0.340   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.453      ;
; 0.391   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.504      ;
; 0.433   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.546      ;
; 0.433   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.546      ;
; 0.433   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.546      ;
; 0.517   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.630      ;
; 0.518   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.631      ;
; 0.518   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.631      ;
; 0.520   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.633      ;
; 0.521   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.634      ;
; 0.586   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.699      ;
; 0.586   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.699      ;
; 0.586   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.699      ;
; 0.586   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.699      ;
; 0.586   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.029      ; 0.699      ;
; 0.828   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; -0.039     ; 0.873      ;
; 0.905   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; -0.039     ; 0.950      ;
; 105.251 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.537      ;
; 105.251 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.537      ;
; 105.251 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.537      ;
; 105.252 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.538      ;
; 105.252 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.538      ;
; 105.342 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.628      ;
; 105.345 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.631      ;
; 105.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.653      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
; 105.428 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.632     ; 0.714      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                         ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 0.217 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.659      ; 0.990      ;
; 0.224 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.647      ; 0.985      ;
; 0.231 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.647      ; 0.992      ;
; 0.234 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.659      ; 1.007      ;
; 0.246 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.647      ; 1.007      ;
; 0.248 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.645      ; 1.007      ;
; 0.256 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.647      ; 1.017      ;
; 0.259 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.663      ; 1.036      ;
; 0.265 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.663      ; 1.042      ;
; 0.266 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.661      ; 1.041      ;
; 0.267 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.645      ; 1.026      ;
; 0.270 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.661      ; 1.045      ;
; 0.271 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.647      ; 1.032      ;
; 0.271 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.659      ; 1.044      ;
; 0.276 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.647      ; 1.037      ;
; 0.286 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.633      ; 1.033      ;
; 0.290 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.638      ; 1.042      ;
; 0.290 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.638      ; 1.042      ;
; 0.301 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.632      ; 1.047      ;
; 0.301 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.538      ; 0.953      ;
; 0.304 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.622      ; 1.040      ;
; 0.313 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.622      ; 1.049      ;
; 0.321 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.632      ; 1.067      ;
; 0.329 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 1.108      ;
; 0.331 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.633      ; 1.078      ;
; 0.347 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.633      ; 1.094      ;
; 0.357 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.549      ; 1.020      ;
; 0.363 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.659      ; 1.136      ;
; 0.372 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.536      ; 1.022      ;
; 0.374 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.150      ;
; 0.375 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.538      ; 1.027      ;
; 0.376 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.548      ; 1.038      ;
; 0.378 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.536      ; 1.028      ;
; 0.378 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.549      ; 1.041      ;
; 0.382 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 1.161      ;
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.161      ;
; 0.386 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.549      ; 1.049      ;
; 0.386 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 1.165      ;
; 0.388 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 1.167      ;
; 0.394 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.132      ;
; 0.396 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.549      ; 1.059      ;
; 0.397 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.135      ;
; 0.397 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.536      ; 1.047      ;
; 0.405 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.669      ; 1.188      ;
; 0.405 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.669      ; 1.188      ;
; 0.407 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.145      ;
; 0.409 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.633      ; 1.156      ;
; 0.411 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.187      ;
; 0.412 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.533      ; 1.059      ;
; 0.418 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.536      ; 1.068      ;
; 0.419 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.536      ; 1.069      ;
; 0.419 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.195      ;
; 0.421 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.159      ;
; 0.424 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.536      ; 1.074      ;
; 0.427 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 1.206      ;
; 0.433 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.554      ; 1.101      ;
; 0.443 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.181      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.229      ;
; 0.457 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.655      ; 1.226      ;
; 0.459 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.197      ;
; 0.462 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.238      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.662      ; 1.273      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.667      ; 1.289      ;
; 0.541 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 1.320      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.298 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.334 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.454      ;
; 0.385 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.505      ;
; 0.457 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.470 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.591      ;
; 0.479 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.602      ;
; 0.484 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.604      ;
; 0.533 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.657      ;
; 0.540 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.854      ;
; 0.545 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.665      ;
; 0.547 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.667      ;
; 0.547 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.667      ;
; 0.547 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.667      ;
; 0.548 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.668      ;
; 0.550 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.670      ;
; 0.550 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.670      ;
; 0.550 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.670      ;
; 0.597 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.717      ;
; 0.599 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.720      ;
; 0.602 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.722      ;
; 0.603 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.723      ;
; 0.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.731      ;
; 0.613 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.733      ;
; 0.613 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.733      ;
; 0.614 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.734      ;
; 0.616 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.736      ;
; 0.616 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.736      ;
; 0.663 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.783      ;
; 0.665 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.785      ;
; 0.666 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.788      ;
; 0.669 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.789      ;
; 0.677 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.797      ;
; 0.679 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.799      ;
; 0.680 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.800      ;
; 0.682 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.802      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.734 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.854      ;
; 0.745 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.865      ;
; 0.748 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.868      ;
; 0.785 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 1.099      ;
; 0.789 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.909      ;
; 0.789 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.909      ;
; 0.789 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.909      ;
; 0.804 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 1.118      ;
; 0.831 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.951      ;
; 0.831 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.951      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.953      ;
; 0.843 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 1.157      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 1.167      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.853 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.973      ;
; 0.881 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'                                                                                                                       ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 0.510 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.233      ; 2.103      ;
; 0.518 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.225      ; 2.103      ;
; 0.663 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.226      ; 2.249      ;
; 0.664 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.225      ; 2.249      ;
; 0.665 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.224      ; 2.249      ;
; 0.669 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.220      ; 2.249      ;
; 2.348 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.230      ; 3.938      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.620 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.655      ; 3.380      ;
; 0.666 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.656      ; 3.427      ;
; 0.690 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.718      ; 3.513      ;
; 0.712 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.697      ; 3.514      ;
; 0.728 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.654      ; 3.487      ;
; 0.744 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.716      ; 3.565      ;
; 0.766 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.602      ; 3.473      ;
; 0.774 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.699      ; 3.578      ;
; 0.779 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.696      ; 3.580      ;
; 0.809 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.700      ; 3.614      ;
; 0.811 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.700      ; 3.616      ;
; 0.726 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.655      ; 3.486      ;
; 0.898 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.603      ; 3.606      ;
; 5.374 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.658      ; 3.157      ;
; 5.401 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.756      ; 3.282      ;
; 5.411 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.756      ; 3.292      ;
; 5.432 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.753      ; 3.310      ;
; 5.489 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.659      ; 3.273      ;
; 5.493 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.655      ; 3.273      ;
; 5.505 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.752      ; 3.382      ;
; 5.679 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.755      ; 3.559      ;
; 5.923 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.655      ; 3.703      ;
; 5.970 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.656      ; 3.751      ;
; 5.993 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.718      ; 3.836      ;
; 6.033 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.654      ; 3.812      ;
; 6.048 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.716      ; 3.889      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.368 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.021     ; 1.588      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[62]  ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.369 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.018     ; 1.590      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.003      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.000      ; 1.590      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.006      ; 1.596      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.395 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.005      ; 1.587      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.398 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.017      ; 1.596      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.012      ; 1.587      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.409 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.015      ; 1.583      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.410 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.029      ; 1.596      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.025      ; 1.586      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.031      ; 1.583      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.042      ; 1.585      ;
; 2.461 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.066      ; 1.582      ;
; 2.461 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.066      ; 1.582      ;
; 2.461 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.066      ; 1.582      ;
; 2.461 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.066      ; 1.582      ;
; 2.461 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.066      ; 1.582      ;
; 2.461 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.066      ; 1.582      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.112 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.764      ;
; 98.112 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.764      ;
; 98.310 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.022      ; 1.651      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.588      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.057     ; 1.593      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.588      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.057     ; 1.593      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.057     ; 1.593      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.588      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.588      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.595      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.595      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.595      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.057     ; 1.593      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.057     ; 1.593      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.588      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.588      ;
; 98.337 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.594      ;
; 98.352 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 1.595      ;
; 98.352 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 1.595      ;
; 98.352 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 1.595      ;
; 98.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.107      ; 1.589      ;
; 98.527 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.134      ; 1.594      ;
; 98.528 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.134      ; 1.593      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.867      ; 1.451      ;
; 0.470 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.867      ; 1.451      ;
; 0.470 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.867      ; 1.451      ;
; 0.470 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.867      ; 1.451      ;
; 0.470 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.867      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.844      ; 1.451      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.752 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[48] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.597      ; 1.463      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.772 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.578      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.575      ; 1.463      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.774 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.576      ; 1.464      ;
; 0.777 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.572      ; 1.463      ;
; 0.777 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.572      ; 1.463      ;
; 0.777 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.572      ; 1.463      ;
; 0.777 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.572      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[58] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[54] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[59] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[57] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[53] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[52] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[61] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[50] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[49] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[56] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[55] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[51] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[63] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[60] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.786 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[62] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.563      ; 1.463      ;
; 0.794 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.555      ; 1.463      ;
; 0.794 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.555      ; 1.463      ;
; 0.794 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.555      ; 1.463      ;
; 0.794 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.555      ; 1.463      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.140 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.235      ; 1.459      ;
; 1.140 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.236      ; 1.460      ;
; 1.155 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.216      ; 1.455      ;
; 1.314 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.062      ; 1.460      ;
; 1.314 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.062      ; 1.460      ;
; 1.314 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.062      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.460      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 1.459      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 1.459      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.454      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.454      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 1.459      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 1.459      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 1.459      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.454      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.454      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.454      ;
; 1.339 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.454      ;
; 1.353 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.116      ; 1.525      ;
; 1.564 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.640      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.640      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
Worst Case Available Settling Time: 17.800 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 0.200    ; 0.136 ; 0.373    ; 0.470   ; 1.182               ;
;  ad9866:ad9866_inst|dut1_pc[0]                              ; 1.140    ; 0.620 ; N/A      ; N/A     ; 4.280               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.729    ; 0.136 ; N/A      ; N/A     ; 5.534               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.508    ; 0.149 ; N/A      ; N/A     ; 1.510               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.576    ; 0.298 ; N/A      ; N/A     ; 1.182               ;
;  clk_10mhz                                                  ; 92.291   ; 0.186 ; 95.872   ; 1.140   ; 49.186              ;
;  clk_76m8                                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 5.775               ;
;  ddr_mux:ddr_mux_inst1|rd_req                               ; 4996.358 ; 0.185 ; N/A      ; N/A     ; 2499.507            ;
;  ddr_mux:ddr_mux_inst2|rd_req                               ; 4996.357 ; 0.187 ; N/A      ; N/A     ; 2499.529            ;
;  pi_clk                                                     ; 101.281  ; 0.192 ; N/A      ; N/A     ; 102.572             ;
;  pi_clk2                                                    ; 101.118  ; 0.201 ; N/A      ; N/A     ; 102.432             ;
;  spi_ce0                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 1249.249            ;
;  spi_ce1                                                    ; 2494.624 ; 0.143 ; N/A      ; N/A     ; 1249.025            ;
;  spi_sck                                                    ; 0.200    ; 0.161 ; 0.373    ; 0.470   ; 31.033              ;
;  spi_slave:spi_slave_rx2_inst|done                          ; 1.481    ; 0.217 ; N/A      ; N/A     ; 1249.386            ;
;  spi_slave:spi_slave_rx_inst|done                           ; 1.076    ; 0.180 ; N/A      ; N/A     ; 1249.412            ;
;  virt_ad9866_rxclk_tx                                       ; 3.075    ; 0.510 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                             ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ad9866:ad9866_inst|dut1_pc[0]                              ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_10mhz                                                  ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_76m8                                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ddr_mux:ddr_mux_inst1|rd_req                               ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ddr_mux:ddr_mux_inst2|rd_req                               ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pi_clk                                                     ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pi_clk2                                                    ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                    ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                    ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                          ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                           ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk_tx                                       ; 0.000    ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_samples      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; ad9866_clk    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rxclk  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pi_clk2       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pi_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_76m8      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rxsync ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rx_samples      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; data[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; data[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; data[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; data[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; data[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; data[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; data[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; data[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rx_samples      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; data[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; data[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; data[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; data[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; data[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; data[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; data[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; data[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rx_samples      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; data[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; data[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; data[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; data[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; data[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; data[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; data[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; data[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                 ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866:ad9866_inst|dut1_pc[0]                              ; 14         ; 14         ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                  ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 342210     ; 12         ; 12         ; 12         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; spi_ce1                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39529      ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7          ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 338        ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; clk_10mhz                                                  ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                  ; clk_10mhz                                                  ; 1605       ; 0          ; 0          ; 0          ;
; clk_10mhz                                                  ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ddr_mux:ddr_mux_inst1|rd_req                               ; 215        ; 0          ; 0          ; 0          ;
; pi_clk                                                     ; ddr_mux:ddr_mux_inst1|rd_req                               ; 0          ; false path ; 0          ; false path ;
; clk_10mhz                                                  ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; ddr_mux:ddr_mux_inst2|rd_req                               ; 204        ; 0          ; 0          ; 0          ;
; pi_clk2                                                    ; ddr_mux:ddr_mux_inst2|rd_req                               ; 0          ; false path ; 0          ; false path ;
; clk_10mhz                                                  ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; pi_clk                                                     ; pi_clk                                                     ; 0          ; 32         ; 0          ; 38         ;
; clk_10mhz                                                  ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; pi_clk2                                                    ; pi_clk2                                                    ; 0          ; 32         ; 0          ; 38         ;
; spi_ce1                                                    ; spi_ce1                                                    ; 0          ; 0          ; 0          ; 708        ;
; spi_slave:spi_slave_rx2_inst|done                          ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                    ; 0          ; 0          ; 264        ; 0          ;
; spi_ce0                                                    ; spi_sck                                                    ; 101        ; 101        ; 48         ; 48         ;
; spi_ce1                                                    ; spi_sck                                                    ; 137        ; 137        ; 64         ; 64         ;
; spi_sck                                                    ; spi_sck                                                    ; 3420       ; 2          ; 784        ; 110        ;
; spi_ce1                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; 64         ; 0          ; 0          ; 0          ;
; spi_ce0                                                    ; spi_slave:spi_slave_rx_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx_inst|done                           ; 44         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; spi_slave:spi_slave_rx_inst|done                           ; 23         ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx                                       ; 7          ; 0          ; 0          ; 0          ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                 ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866:ad9866_inst|dut1_pc[0]                              ; 14         ; 14         ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                  ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 342210     ; 12         ; 12         ; 12         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; spi_ce1                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39529      ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7          ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 338        ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; clk_10mhz                                                  ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                  ; clk_10mhz                                                  ; 1605       ; 0          ; 0          ; 0          ;
; clk_10mhz                                                  ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ddr_mux:ddr_mux_inst1|rd_req                               ; 215        ; 0          ; 0          ; 0          ;
; pi_clk                                                     ; ddr_mux:ddr_mux_inst1|rd_req                               ; 0          ; false path ; 0          ; false path ;
; clk_10mhz                                                  ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; ddr_mux:ddr_mux_inst2|rd_req                               ; 204        ; 0          ; 0          ; 0          ;
; pi_clk2                                                    ; ddr_mux:ddr_mux_inst2|rd_req                               ; 0          ; false path ; 0          ; false path ;
; clk_10mhz                                                  ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; pi_clk                                                     ; pi_clk                                                     ; 0          ; 32         ; 0          ; 38         ;
; clk_10mhz                                                  ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; pi_clk2                                                    ; pi_clk2                                                    ; 0          ; 32         ; 0          ; 38         ;
; spi_ce1                                                    ; spi_ce1                                                    ; 0          ; 0          ; 0          ; 708        ;
; spi_slave:spi_slave_rx2_inst|done                          ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                    ; 0          ; 0          ; 264        ; 0          ;
; spi_ce0                                                    ; spi_sck                                                    ; 101        ; 101        ; 48         ; 48         ;
; spi_ce1                                                    ; spi_sck                                                    ; 137        ; 137        ; 64         ; 64         ;
; spi_sck                                                    ; spi_sck                                                    ; 3420       ; 2          ; 784        ; 110        ;
; spi_ce1                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; 64         ; 0          ; 0          ; 0          ;
; spi_ce0                                                    ; spi_slave:spi_slave_rx_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx_inst|done                           ; 44         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; spi_slave:spi_slave_rx_inst|done                           ; 23         ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx                                       ; 7          ; 0          ; 0          ; 0          ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+------------+------------------------------------------------------------+------------+------------+------------+----------+
; From Clock ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+------------------------------------------------------------+------------+------------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0        ;
; clk_10mhz  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                                                  ; 31         ; 0          ; 0          ; 0        ;
; clk_10mhz  ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; clk_10mhz  ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; pi_clk     ; pi_clk2                                                    ; false path ; false path ; 0          ; 0        ;
; clk_10mhz  ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0        ;
; clk_10mhz  ; spi_sck                                                    ; 234        ; 0          ; 112        ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; 0          ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done                           ; false path ; 0          ; false path ; 0        ;
+------------+------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+------------+------------------------------------------------------------+------------+------------+------------+----------+
; From Clock ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------+------------------------------------------------------------+------------+------------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0        ;
; clk_10mhz  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                                                  ; 31         ; 0          ; 0          ; 0        ;
; clk_10mhz  ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; clk_10mhz  ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; pi_clk     ; pi_clk2                                                    ; false path ; false path ; 0          ; 0        ;
; clk_10mhz  ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0        ;
; clk_10mhz  ; spi_sck                                                    ; 234        ; 0          ; 112        ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; 0          ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done                           ; false path ; 0          ; false path ; 0        ;
+------------+------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; Target                                                     ; Clock                                                      ; Type      ; Status      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
;                                                            ; virt_ad9866_rxclk_rx                                       ; Virtual   ; Constrained ;
;                                                            ; virt_ad9866_rxclk_tx                                       ; Virtual   ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866:ad9866_inst|dut1_pc[0]                              ; Base      ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk_10mhz                                                  ; clk_10mhz                                                  ; Base      ; Constrained ;
; clk_76m8                                                   ; clk_76m8                                                   ; Base      ; Constrained ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ddr_mux:ddr_mux_inst1|rd_req                               ; Base      ; Constrained ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; ddr_mux:ddr_mux_inst2|rd_req                               ; Base      ; Constrained ;
; pi_clk                                                     ; pi_clk                                                     ; Base      ; Constrained ;
; pi_clk2                                                    ; pi_clk2                                                    ; Base      ; Constrained ;
; spi_ce[0]                                                  ; spi_ce0                                                    ; Base      ; Constrained ;
; spi_ce[1]                                                  ; spi_ce1                                                    ; Base      ; Constrained ;
; spi_sck                                                    ; spi_sck                                                    ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                          ; spi_slave:spi_slave_rx2_inst|done                          ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                           ; spi_slave:spi_slave_rx_inst|done                           ; Base      ; Constrained ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 07 16:20:03 2018
Info: Command: quartus_sta radioberry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5f9:dffpipe20|dffe21a* 
    Info (332165): Entity dcfifo_tln1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_umj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_4f9:dffpipe22|dffe23a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'sdc/radioberry.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.200               0.000 spi_sck 
    Info (332119):     0.508               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.576               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.117               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.140               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.494               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.729               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.075               0.000 virt_ad9866_rxclk_tx 
    Info (332119):    92.291               0.000 clk_10mhz 
    Info (332119):   101.118               0.000 pi_clk2 
    Info (332119):   101.281               0.000 pi_clk 
    Info (332119):  2494.624               0.000 spi_ce1 
    Info (332119):  4996.357               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):  4996.358               0.000 ddr_mux:ddr_mux_inst1|rd_req 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 spi_sck 
    Info (332119):     0.408               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.431               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.435               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.448               0.000 spi_ce1 
    Info (332119):     0.453               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):     0.466               0.000 pi_clk 
    Info (332119):     0.490               0.000 pi_clk2 
    Info (332119):     0.748               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.971               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.306               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.537               0.000 virt_ad9866_rxclk_tx 
Info (332146): Worst-case recovery slack is 0.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.373               0.000 spi_sck 
    Info (332119):    95.872               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 2.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.136               0.000 spi_sck 
    Info (332119):     2.438               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 1.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.182               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.510               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.418               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.534               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.059               0.000 clk_76m8 
    Info (332119):    31.542               0.000 spi_sck 
    Info (332119):    49.501               0.000 clk_10mhz 
    Info (332119):   102.746               0.000 pi_clk2 
    Info (332119):   102.838               0.000 pi_clk 
    Info (332119):  1249.482               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.505               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.513               0.000 spi_ce1 
    Info (332119):  1249.523               0.000 spi_ce0 
    Info (332119):  2499.537               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  2499.557               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
    Info (332114): Worst Case Available Settling Time: 15.640 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 spi_sck 
    Info (332119):     0.716               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.886               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.076               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.343               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.481               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     3.353               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.983               0.000 virt_ad9866_rxclk_tx 
    Info (332119):    92.662               0.000 clk_10mhz 
    Info (332119):   101.416               0.000 pi_clk2 
    Info (332119):   101.490               0.000 pi_clk 
    Info (332119):  2494.941               0.000 spi_ce1 
    Info (332119):  4996.675               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  4996.697               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 spi_sck 
    Info (332119):     0.386               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.392               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.402               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):     0.402               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):     0.421               0.000 pi_clk 
    Info (332119):     0.423               0.000 spi_ce1 
    Info (332119):     0.442               0.000 pi_clk2 
    Info (332119):     0.696               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.911               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.201               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.190               0.000 virt_ad9866_rxclk_tx 
Info (332146): Worst-case recovery slack is 0.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.694               0.000 spi_sck 
    Info (332119):    96.202               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.723               0.000 spi_sck 
    Info (332119):     2.150               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.233               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.510               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.280               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.622               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.095               0.000 clk_76m8 
    Info (332119):    31.393               0.000 spi_sck 
    Info (332119):    49.418               0.000 clk_10mhz 
    Info (332119):   102.463               0.000 pi_clk2 
    Info (332119):   102.572               0.000 pi_clk 
    Info (332119):  1249.357               0.000 spi_ce0 
    Info (332119):  1249.386               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.412               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.491               0.000 spi_ce1 
    Info (332119):  2499.507               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  2499.529               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
    Info (332114): Worst Case Available Settling Time: 15.873 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.470               0.000 spi_sck 
    Info (332119):     0.718               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.541               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.751               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     2.860               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     3.022               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.448               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.305               0.000 virt_ad9866_rxclk_tx 
    Info (332119):    96.578               0.000 clk_10mhz 
    Info (332119):   102.197               0.000 pi_clk2 
    Info (332119):   102.367               0.000 pi_clk 
    Info (332119):  2497.734               0.000 spi_ce1 
    Info (332119):  4998.486               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  4998.601               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.143               0.000 spi_ce1 
    Info (332119):     0.149               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.161               0.000 spi_sck 
    Info (332119):     0.180               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.185               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.187               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):     0.192               0.000 pi_clk 
    Info (332119):     0.201               0.000 pi_clk2 
    Info (332119):     0.217               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.298               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.510               0.000 virt_ad9866_rxclk_tx 
    Info (332119):     0.620               0.000 ad9866:ad9866_inst|dut1_pc[0] 
Info (332146): Worst-case recovery slack is 2.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.368               0.000 spi_sck 
    Info (332119):    98.112               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.470               0.000 spi_sck 
    Info (332119):     1.140               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 1.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.571               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.755               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.724               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.775               0.000 clk_76m8 
    Info (332119):     6.009               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    31.033               0.000 spi_sck 
    Info (332119):    49.186               0.000 clk_10mhz 
    Info (332119):   102.432               0.000 pi_clk2 
    Info (332119):   102.832               0.000 pi_clk 
    Info (332119):  1249.025               0.000 spi_ce1 
    Info (332119):  1249.249               0.000 spi_ce0 
    Info (332119):  1249.554               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.613               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2499.622               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  2499.653               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
    Info (332114): Worst Case Available Settling Time: 17.800 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4978 megabytes
    Info: Processing ended: Fri Dec 07 16:20:25 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:21


