

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_detect'
================================================================
* Date:           Mon Jul 14 02:16:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.314 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_detect  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%maxindex_1 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 5 'alloca' 'maxindex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i = alloca i32 1"   --->   Operation 6 'alloca' 'conv_i_i_i127_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 7 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%maxindex_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %maxindex"   --->   Operation 8 'read' 'maxindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 1, i3 %i_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 9 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %conv_i_i_i127_i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln25 = store i16 %maxindex_read, i16 %maxindex_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 11 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln28 = icmp_eq  i3 %i, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 14 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body22.i.split, void %_Z7Dense_1P8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_S3_S3_.exit.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 15 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 16 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i16 %out_Dense, i64 0, i64 %zext_ln28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 17 'getelementptr' 'out_Dense_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%maxindex_2 = load i3 %out_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 18 'load' 'maxindex_2' <Predicate = (!icmp_ln28)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%i_3 = add i3 %i, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 19 'add' 'i_3' <Predicate = (!icmp_ln28)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %i_3, i3 %i_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 20 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i_load = load i16 %conv_i_i_i127_i"   --->   Operation 35 'load' 'conv_i_i_i127_i_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_i_i_i127_i_out, i16 %conv_i_i_i127_i_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%maxindex_1_load = load i16 %maxindex_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 21 'load' 'maxindex_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i_load_1 = load i16 %conv_i_i_i127_i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 22 'load' 'conv_i_i_i127_i_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 23 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 25 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:0.67ns O:0.67ns )   --->   "%maxindex_2 = load i3 %out_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 26 'load' 'maxindex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln29 = icmp_sgt  i16 %maxindex_2, i16 %maxindex_1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 27 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i11 %shl_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i16 %zext_ln29, i16 %conv_i_i_i127_i_load_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 30 'select' 'select_ln29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.35ns)   --->   "%maxindex_3 = select i1 %icmp_ln29, i16 %maxindex_2, i16 %maxindex_1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 31 'select' 'maxindex_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln29 = store i16 %select_ln29, i16 %conv_i_i_i127_i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 32 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln25 = store i16 %maxindex_3, i16 %maxindex_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 33 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body22.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 34 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ maxindex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_Dense]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_i_i_i127_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
maxindex_1             (alloca           ) [ 011]
conv_i_i_i127_i        (alloca           ) [ 011]
i_2                    (alloca           ) [ 010]
maxindex_read          (read             ) [ 000]
store_ln28             (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln25             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
icmp_ln28              (icmp             ) [ 010]
br_ln28                (br               ) [ 000]
zext_ln28              (zext             ) [ 000]
out_Dense_addr         (getelementptr    ) [ 011]
i_3                    (add              ) [ 000]
store_ln28             (store            ) [ 000]
maxindex_1_load        (load             ) [ 000]
conv_i_i_i127_i_load_1 (load             ) [ 000]
specpipeline_ln25      (specpipeline     ) [ 000]
speclooptripcount_ln25 (speclooptripcount) [ 000]
specloopname_ln28      (specloopname     ) [ 000]
maxindex_2             (load             ) [ 000]
icmp_ln29              (icmp             ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
zext_ln29              (zext             ) [ 000]
select_ln29            (select           ) [ 000]
maxindex_3             (select           ) [ 000]
store_ln29             (store            ) [ 000]
store_ln25             (store            ) [ 000]
br_ln28                (br               ) [ 000]
conv_i_i_i127_i_load   (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="maxindex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxindex"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_Dense">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_Dense"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_i_i_i127_i_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i127_i_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="maxindex_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxindex_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="conv_i_i_i127_i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i_i_i127_i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="maxindex_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxindex_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="out_Dense_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_Dense_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxindex_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln28_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln25_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln28_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln28_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln28_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="maxindex_1_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxindex_1_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_i_i_i127_i_load_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_i127_i_load_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln29_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="1"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln29_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln29_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="maxindex_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxindex_3/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln29_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln25_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="conv_i_i_i127_i_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_i127_i_load/1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="maxindex_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="maxindex_1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="conv_i_i_i127_i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv_i_i_i127_i "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="out_Dense_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_Dense_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="52" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="72" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="118" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="124" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="121" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="124" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="72" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="118" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="141" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="149" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="174"><net_src comp="40" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="181"><net_src comp="44" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="189"><net_src comp="48" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="196"><net_src comp="93" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="204"><net_src comp="65" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_i_i_i127_i_out | {1 }
 - Input state : 
	Port: CNN_Pipeline_loop_detect : maxindex | {1 }
	Port: CNN_Pipeline_loop_detect : out_Dense | {1 2 }
  - Chain level:
	State 1
		store_ln28 : 1
		store_ln0 : 1
		i : 1
		icmp_ln28 : 2
		br_ln28 : 3
		zext_ln28 : 2
		out_Dense_addr : 3
		maxindex_2 : 4
		i_3 : 2
		store_ln28 : 3
		conv_i_i_i127_i_load : 1
		write_ln0 : 2
	State 2
		icmp_ln29 : 1
		zext_ln29 : 1
		select_ln29 : 2
		maxindex_3 : 2
		store_ln29 : 3
		store_ln25 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln28_fu_96     |    0    |    10   |
|          |     icmp_ln29_fu_124     |    0    |    23   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln29_fu_141    |    0    |    16   |
|          |     maxindex_3_fu_149    |    0    |    16   |
|----------|--------------------------|---------|---------|
|    add   |        i_3_fu_107        |    0    |    10   |
|----------|--------------------------|---------|---------|
|   read   | maxindex_read_read_fu_52 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_58  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln28_fu_102     |    0    |    0    |
|          |     zext_ln29_fu_137     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_130      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    75   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|conv_i_i_i127_i_reg_178|   16   |
|      i_2_reg_186      |    3   |
|       i_reg_193       |    3   |
|   maxindex_1_reg_171  |   16   |
| out_Dense_addr_reg_201|    3   |
+-----------------------+--------+
|         Total         |   41   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  0.427  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   75   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   41   |   84   |
+-----------+--------+--------+--------+
