#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df41eb0950 .scope module, "CLAtb" "CLAtb" 2 4;
 .timescale -9 -9;
v000001df41f33d10_0 .var "A", 3 0;
v000001df41f33950_0 .var "B", 3 0;
v000001df41f32eb0_0 .var "Cin", 0 0;
v000001df41f33590_0 .net "Cout", 0 0, v000001df41f31350_0;  1 drivers
v000001df41f32f50_0 .net "Gout", 0 0, v000001df41f33e50_0;  1 drivers
v000001df41f32ff0_0 .net "Pout", 0 0, v000001df41f33270_0;  1 drivers
v000001df41f339f0_0 .net "S", 3 0, v000001df41f348f0_0;  1 drivers
v000001df41f340d0_0 .var "clk", 0 0;
S_000001df41edd0a0 .scope module, "cla_inst" "CLA4bit" 2 15, 3 33 0, S_000001df41eb0950;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 4 "S";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 1 "Gout";
    .port_info 7 /OUTPUT 1 "Pout";
L_000001df41ed8ba0 .functor NOT 1, v000001df41f31170_0, C4<0>, C4<0>, C4<0>;
L_000001df41f38ce0 .functor XOR 1, v000001df41f31170_0, L_000001df41f36040, C4<0>, C4<0>;
L_000001df41f38ab0 .functor XOR 1, L_000001df41ed8f90, L_000001df41f36fe0, C4<0>, C4<0>;
L_000001df41f389d0 .functor XOR 1, L_000001df41f38a40, L_000001df41f37800, C4<0>, C4<0>;
L_000001df41f385e0 .functor XOR 1, L_000001df41f38d50, L_000001df41f369a0, C4<0>, C4<0>;
L_000001df41f37e70 .functor AND 1, L_000001df41ed91c0, L_000001df41ed8ac0, C4<1>, C4<1>;
L_000001df41f37ee0 .functor NOR 1, L_000001df41f37e70, L_000001df41ed9380, C4<0>, C4<0>;
L_000001df41f37f50 .functor NAND 1, L_000001df41ed91c0, L_000001df41ed8660, C4<1>, C4<1>;
L_000001df41f38110 .functor OR 1, L_000001df41f37f50, L_000001df41ed8ba0, C4<0>, C4<0>;
L_000001df41f37fc0 .functor NAND 1, L_000001df41f38110, L_000001df41f37ee0, C4<1>, C4<1>;
v000001df41f30bd0_0 .net "A", 3 0, v000001df41f33d10_0;  1 drivers
v000001df41f31030_0 .var "A_reg", 3 0;
v000001df41f31530_0 .net "B", 3 0, v000001df41f33950_0;  1 drivers
v000001df41f30c70_0 .var "B_reg", 3 0;
v000001df41f30d10_0 .net "C1", 0 0, L_000001df41ed8f90;  1 drivers
v000001df41f310d0_0 .net "C2", 0 0, L_000001df41f38a40;  1 drivers
v000001df41f30e50_0 .net "C3", 0 0, L_000001df41f38d50;  1 drivers
v000001df41f30f90_0 .net "Cin", 0 0, v000001df41f32eb0_0;  1 drivers
v000001df41f31170_0 .var "Cin_reg", 0 0;
v000001df41f31210_0 .net "Cinbar", 0 0, L_000001df41ed8ba0;  1 drivers
v000001df41f31350_0 .var "Cout", 0 0;
v000001df41f31490_0 .net "Cout_wire", 0 0, L_000001df41f37fc0;  1 drivers
v000001df41f34850_0 .net "G", 3 0, L_000001df41f34210;  1 drivers
v000001df41f343f0_0 .net "GPG1", 0 0, L_000001df41ed8ac0;  1 drivers
v000001df41f34170_0 .net "GPG2", 0 0, L_000001df41ed9150;  1 drivers
v000001df41f33090_0 .net "GPG3", 0 0, L_000001df41ed9380;  1 drivers
v000001df41f33e50_0 .var "Gout", 0 0;
v000001df41f345d0_0 .net "Gout_wire", 0 0, L_000001df41f37ee0;  1 drivers
v000001df41f32c30_0 .net "P", 3 0, L_000001df41f33770;  1 drivers
v000001df41f33db0_0 .net "P10", 0 0, L_000001df41ed8660;  1 drivers
v000001df41f34490_0 .net "P21", 0 0, L_000001df41ed8740;  1 drivers
v000001df41f33f90_0 .net "P32", 0 0, L_000001df41ed91c0;  1 drivers
v000001df41f33270_0 .var "Pout", 0 0;
v000001df41f34990_0 .net "Pout_wire", 0 0, L_000001df41f37f50;  1 drivers
v000001df41f33b30_0 .net "Pt", 3 0, L_000001df41f342b0;  1 drivers
v000001df41f34710_0 .net "Puseless", 0 0, L_000001df41ed8580;  1 drivers
v000001df41f348f0_0 .var "S", 3 0;
v000001df41f32d70_0 .net "Sum_wire", 3 0, L_000001df41f36d60;  1 drivers
v000001df41f34030_0 .net *"_ivl_75", 0 0, L_000001df41f38ce0;  1 drivers
v000001df41f34a30_0 .net *"_ivl_78", 0 0, L_000001df41f36040;  1 drivers
v000001df41f33c70_0 .net *"_ivl_80", 0 0, L_000001df41f38ab0;  1 drivers
v000001df41f32cd0_0 .net *"_ivl_83", 0 0, L_000001df41f36fe0;  1 drivers
v000001df41f32e10_0 .net *"_ivl_85", 0 0, L_000001df41f389d0;  1 drivers
v000001df41f331d0_0 .net *"_ivl_88", 0 0, L_000001df41f37800;  1 drivers
v000001df41f33bd0_0 .net *"_ivl_90", 0 0, L_000001df41f385e0;  1 drivers
v000001df41f33a90_0 .net *"_ivl_94", 0 0, L_000001df41f369a0;  1 drivers
v000001df41f33310_0 .net "clk", 0 0, v000001df41f340d0_0;  1 drivers
v000001df41f336d0_0 .net "temp1", 0 0, L_000001df41f37e70;  1 drivers
v000001df41f34ad0_0 .net "temp2", 0 0, L_000001df41f38110;  1 drivers
E_000001df41eaf620 .event posedge, v000001df41f33310_0;
L_000001df41f33130 .part v000001df41f31030_0, 0, 1;
L_000001df41f333b0 .part v000001df41f30c70_0, 0, 1;
L_000001df41f34530 .part v000001df41f31030_0, 1, 1;
L_000001df41f33450 .part v000001df41f30c70_0, 1, 1;
L_000001df41f34670 .part v000001df41f31030_0, 2, 1;
L_000001df41f334f0 .part v000001df41f30c70_0, 2, 1;
L_000001df41f33630 .part v000001df41f31030_0, 3, 1;
L_000001df41f33ef0 .part v000001df41f30c70_0, 3, 1;
L_000001df41f34210 .concat8 [ 1 1 1 1], L_000001df41ed87b0, L_000001df41ed8c10, L_000001df41ed92a0, L_000001df41ed8d60;
L_000001df41f342b0 .concat8 [ 1 1 1 1], L_000001df41ed90e0, L_000001df41ed8a50, L_000001df41ed8820, L_000001df41ed8890;
L_000001df41f33770 .concat8 [ 1 1 1 1], L_000001df41ed86d0, L_000001df41ed8e40, L_000001df41ed8eb0, L_000001df41ed8510;
L_000001df41f34350 .part L_000001df41f34210, 0, 1;
L_000001df41f33810 .part L_000001df41f342b0, 0, 1;
L_000001df41f347b0 .part L_000001df41f342b0, 0, 1;
L_000001df41f338b0 .part L_000001df41f34210, 1, 1;
L_000001df41f36540 .part L_000001df41f342b0, 1, 1;
L_000001df41f35e60 .part L_000001df41f34210, 0, 1;
L_000001df41f37760 .part L_000001df41f342b0, 0, 1;
L_000001df41f367c0 .part L_000001df41f34210, 2, 1;
L_000001df41f36900 .part L_000001df41f342b0, 2, 1;
L_000001df41f36860 .part L_000001df41f34210, 1, 1;
L_000001df41f36680 .part L_000001df41f342b0, 1, 1;
L_000001df41f376c0 .part L_000001df41f34210, 3, 1;
L_000001df41f37440 .part L_000001df41f342b0, 3, 1;
L_000001df41f360e0 .part L_000001df41f34210, 2, 1;
L_000001df41f36c20 .part L_000001df41f342b0, 2, 1;
L_000001df41f36040 .part L_000001df41f33770, 0, 1;
L_000001df41f36fe0 .part L_000001df41f33770, 1, 1;
L_000001df41f37800 .part L_000001df41f33770, 2, 1;
L_000001df41f36d60 .concat8 [ 1 1 1 1], L_000001df41f38ce0, L_000001df41f38ab0, L_000001df41f389d0, L_000001df41f385e0;
L_000001df41f369a0 .part L_000001df41f33770, 3, 1;
S_000001df41edd230 .scope module, "ao1" "AndOr" 3 74, 3 23 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Pij";
    .port_info 1 /INPUT 1 "GPG";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Cout";
L_000001df41ed9310 .functor AND 1, L_000001df41ed8660, v000001df41f32eb0_0, C4<1>, C4<1>;
L_000001df41f38a40 .functor OR 1, L_000001df41ed8ac0, L_000001df41ed9310, C4<0>, C4<0>;
v000001df41ed4780_0 .net "C", 0 0, v000001df41f32eb0_0;  alias, 1 drivers
v000001df41ed34c0_0 .net "Cout", 0 0, L_000001df41f38a40;  alias, 1 drivers
v000001df41ed4460_0 .net "GPG", 0 0, L_000001df41ed8ac0;  alias, 1 drivers
v000001df41ed3240_0 .net "Pij", 0 0, L_000001df41ed8660;  alias, 1 drivers
v000001df41ed3420_0 .net "t1", 0 0, L_000001df41ed9310;  1 drivers
S_000001df41ec56a0 .scope module, "ao2" "AndOr" 3 75, 3 23 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Pij";
    .port_info 1 /INPUT 1 "GPG";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Cout";
L_000001df41f38b20 .functor AND 1, L_000001df41ed8740, L_000001df41ed8f90, C4<1>, C4<1>;
L_000001df41f38d50 .functor OR 1, L_000001df41ed9150, L_000001df41f38b20, C4<0>, C4<0>;
v000001df41ed4d20_0 .net "C", 0 0, L_000001df41ed8f90;  alias, 1 drivers
v000001df41ed3e20_0 .net "Cout", 0 0, L_000001df41f38d50;  alias, 1 drivers
v000001df41ed4140_0 .net "GPG", 0 0, L_000001df41ed9150;  alias, 1 drivers
v000001df41ed4960_0 .net "Pij", 0 0, L_000001df41ed8740;  alias, 1 drivers
v000001df41ed3ec0_0 .net "t1", 0 0, L_000001df41f38b20;  1 drivers
S_000001df41ec5830 .scope module, "i0" "inter" 3 68, 3 12 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Gi";
    .port_info 1 /INPUT 1 "Pti";
    .port_info 2 /INPUT 1 "Gi_1";
    .port_info 3 /INPUT 1 "Pti_1";
    .port_info 4 /OUTPUT 1 "Pij";
    .port_info 5 /OUTPUT 1 "GPG";
L_000001df41ed8580 .functor NOR 1, L_000001df41f33810, L_000001df41f347b0, C4<0>, C4<0>;
L_000001df41ed89e0 .functor OR 1, L_000001df41f33810, L_000001df41ed8ba0, C4<0>, C4<0>;
L_000001df41ed8f90 .functor NAND 1, L_000001df41f34350, L_000001df41ed89e0, C4<1>, C4<1>;
v000001df41ed3560_0 .net "GPG", 0 0, L_000001df41ed8f90;  alias, 1 drivers
v000001df41ed3f60_0 .net "Gi", 0 0, L_000001df41f34350;  1 drivers
v000001df41ed41e0_0 .net "Gi_1", 0 0, L_000001df41ed8ba0;  alias, 1 drivers
v000001df41ed4640_0 .net "Pij", 0 0, L_000001df41ed8580;  alias, 1 drivers
v000001df41ed4dc0_0 .net "Pti", 0 0, L_000001df41f33810;  1 drivers
v000001df41ed4e60_0 .net "Pti_1", 0 0, L_000001df41f347b0;  1 drivers
v000001df41ed3880_0 .net "t1", 0 0, L_000001df41ed89e0;  1 drivers
S_000001df41e6e980 .scope module, "i1" "inter" 3 69, 3 12 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Gi";
    .port_info 1 /INPUT 1 "Pti";
    .port_info 2 /INPUT 1 "Gi_1";
    .port_info 3 /INPUT 1 "Pti_1";
    .port_info 4 /OUTPUT 1 "Pij";
    .port_info 5 /OUTPUT 1 "GPG";
L_000001df41ed8660 .functor NOR 1, L_000001df41f36540, L_000001df41f37760, C4<0>, C4<0>;
L_000001df41ed85f0 .functor OR 1, L_000001df41f36540, L_000001df41f35e60, C4<0>, C4<0>;
L_000001df41ed8ac0 .functor NAND 1, L_000001df41f338b0, L_000001df41ed85f0, C4<1>, C4<1>;
v000001df41ed3920_0 .net "GPG", 0 0, L_000001df41ed8ac0;  alias, 1 drivers
v000001df41ed39c0_0 .net "Gi", 0 0, L_000001df41f338b0;  1 drivers
v000001df41ed3600_0 .net "Gi_1", 0 0, L_000001df41f35e60;  1 drivers
v000001df41f32750_0 .net "Pij", 0 0, L_000001df41ed8660;  alias, 1 drivers
v000001df41f318f0_0 .net "Pti", 0 0, L_000001df41f36540;  1 drivers
v000001df41f324d0_0 .net "Pti_1", 0 0, L_000001df41f37760;  1 drivers
v000001df41f32610_0 .net "t1", 0 0, L_000001df41ed85f0;  1 drivers
S_000001df41e6eb10 .scope module, "i2" "inter" 3 70, 3 12 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Gi";
    .port_info 1 /INPUT 1 "Pti";
    .port_info 2 /INPUT 1 "Gi_1";
    .port_info 3 /INPUT 1 "Pti_1";
    .port_info 4 /OUTPUT 1 "Pij";
    .port_info 5 /OUTPUT 1 "GPG";
L_000001df41ed8740 .functor NOR 1, L_000001df41f36900, L_000001df41f36680, C4<0>, C4<0>;
L_000001df41ed9070 .functor OR 1, L_000001df41f36900, L_000001df41f36860, C4<0>, C4<0>;
L_000001df41ed9150 .functor NAND 1, L_000001df41f367c0, L_000001df41ed9070, C4<1>, C4<1>;
v000001df41f327f0_0 .net "GPG", 0 0, L_000001df41ed9150;  alias, 1 drivers
v000001df41f31670_0 .net "Gi", 0 0, L_000001df41f367c0;  1 drivers
v000001df41f31850_0 .net "Gi_1", 0 0, L_000001df41f36860;  1 drivers
v000001df41f312b0_0 .net "Pij", 0 0, L_000001df41ed8740;  alias, 1 drivers
v000001df41f31710_0 .net "Pti", 0 0, L_000001df41f36900;  1 drivers
v000001df41f317b0_0 .net "Pti_1", 0 0, L_000001df41f36680;  1 drivers
v000001df41f30a90_0 .net "t1", 0 0, L_000001df41ed9070;  1 drivers
S_000001df41e6cf30 .scope module, "i3" "inter" 3 71, 3 12 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Gi";
    .port_info 1 /INPUT 1 "Pti";
    .port_info 2 /INPUT 1 "Gi_1";
    .port_info 3 /INPUT 1 "Pti_1";
    .port_info 4 /OUTPUT 1 "Pij";
    .port_info 5 /OUTPUT 1 "GPG";
L_000001df41ed91c0 .functor NOR 1, L_000001df41f37440, L_000001df41f36c20, C4<0>, C4<0>;
L_000001df41ed9230 .functor OR 1, L_000001df41f37440, L_000001df41f360e0, C4<0>, C4<0>;
L_000001df41ed9380 .functor NAND 1, L_000001df41f376c0, L_000001df41ed9230, C4<1>, C4<1>;
v000001df41f31e90_0 .net "GPG", 0 0, L_000001df41ed9380;  alias, 1 drivers
v000001df41f315d0_0 .net "Gi", 0 0, L_000001df41f376c0;  1 drivers
v000001df41f31990_0 .net "Gi_1", 0 0, L_000001df41f360e0;  1 drivers
v000001df41f32570_0 .net "Pij", 0 0, L_000001df41ed91c0;  alias, 1 drivers
v000001df41f31cb0_0 .net "Pti", 0 0, L_000001df41f37440;  1 drivers
v000001df41f31d50_0 .net "Pti_1", 0 0, L_000001df41f36c20;  1 drivers
v000001df41f313f0_0 .net "t1", 0 0, L_000001df41ed9230;  1 drivers
S_000001df41e6d0c0 .scope module, "pg0" "progen" 3 62, 3 2 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Ai";
    .port_info 1 /INPUT 1 "Bi";
    .port_info 2 /OUTPUT 1 "Gi";
    .port_info 3 /OUTPUT 1 "Pti";
    .port_info 4 /OUTPUT 1 "Pi";
L_000001df41ed90e0 .functor NOR 1, L_000001df41f33130, L_000001df41f333b0, C4<0>, C4<0>;
L_000001df41ed87b0 .functor NAND 1, L_000001df41f33130, L_000001df41f333b0, C4<1>, C4<1>;
L_000001df41ed86d0 .functor XOR 1, L_000001df41f33130, L_000001df41f333b0, C4<0>, C4<0>;
v000001df41f326b0_0 .net "Ai", 0 0, L_000001df41f33130;  1 drivers
v000001df41f30ef0_0 .net "Bi", 0 0, L_000001df41f333b0;  1 drivers
v000001df41f31df0_0 .net "Gi", 0 0, L_000001df41ed87b0;  1 drivers
v000001df41f32890_0 .net "Pi", 0 0, L_000001df41ed86d0;  1 drivers
v000001df41f30db0_0 .net "Pti", 0 0, L_000001df41ed90e0;  1 drivers
S_000001df41e66560 .scope module, "pg1" "progen" 3 63, 3 2 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Ai";
    .port_info 1 /INPUT 1 "Bi";
    .port_info 2 /OUTPUT 1 "Gi";
    .port_info 3 /OUTPUT 1 "Pti";
    .port_info 4 /OUTPUT 1 "Pi";
L_000001df41ed8a50 .functor NOR 1, L_000001df41f34530, L_000001df41f33450, C4<0>, C4<0>;
L_000001df41ed8c10 .functor NAND 1, L_000001df41f34530, L_000001df41f33450, C4<1>, C4<1>;
L_000001df41ed8e40 .functor XOR 1, L_000001df41f34530, L_000001df41f33450, C4<0>, C4<0>;
v000001df41f32930_0 .net "Ai", 0 0, L_000001df41f34530;  1 drivers
v000001df41f31fd0_0 .net "Bi", 0 0, L_000001df41f33450;  1 drivers
v000001df41f32070_0 .net "Gi", 0 0, L_000001df41ed8c10;  1 drivers
v000001df41f32110_0 .net "Pi", 0 0, L_000001df41ed8e40;  1 drivers
v000001df41f31a30_0 .net "Pti", 0 0, L_000001df41ed8a50;  1 drivers
S_000001df41e666f0 .scope module, "pg2" "progen" 3 64, 3 2 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Ai";
    .port_info 1 /INPUT 1 "Bi";
    .port_info 2 /OUTPUT 1 "Gi";
    .port_info 3 /OUTPUT 1 "Pti";
    .port_info 4 /OUTPUT 1 "Pi";
L_000001df41ed8820 .functor NOR 1, L_000001df41f34670, L_000001df41f334f0, C4<0>, C4<0>;
L_000001df41ed92a0 .functor NAND 1, L_000001df41f34670, L_000001df41f334f0, C4<1>, C4<1>;
L_000001df41ed8eb0 .functor XOR 1, L_000001df41f34670, L_000001df41f334f0, C4<0>, C4<0>;
v000001df41f31ad0_0 .net "Ai", 0 0, L_000001df41f34670;  1 drivers
v000001df41f31b70_0 .net "Bi", 0 0, L_000001df41f334f0;  1 drivers
v000001df41f321b0_0 .net "Gi", 0 0, L_000001df41ed92a0;  1 drivers
v000001df41f31f30_0 .net "Pi", 0 0, L_000001df41ed8eb0;  1 drivers
v000001df41f30b30_0 .net "Pti", 0 0, L_000001df41ed8820;  1 drivers
S_000001df41f32a50 .scope module, "pg3" "progen" 3 65, 3 2 0, S_000001df41edd0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Ai";
    .port_info 1 /INPUT 1 "Bi";
    .port_info 2 /OUTPUT 1 "Gi";
    .port_info 3 /OUTPUT 1 "Pti";
    .port_info 4 /OUTPUT 1 "Pi";
L_000001df41ed8890 .functor NOR 1, L_000001df41f33630, L_000001df41f33ef0, C4<0>, C4<0>;
L_000001df41ed8d60 .functor NAND 1, L_000001df41f33630, L_000001df41f33ef0, C4<1>, C4<1>;
L_000001df41ed8510 .functor XOR 1, L_000001df41f33630, L_000001df41f33ef0, C4<0>, C4<0>;
v000001df41f31c10_0 .net "Ai", 0 0, L_000001df41f33630;  1 drivers
v000001df41f32250_0 .net "Bi", 0 0, L_000001df41f33ef0;  1 drivers
v000001df41f322f0_0 .net "Gi", 0 0, L_000001df41ed8d60;  1 drivers
v000001df41f32390_0 .net "Pi", 0 0, L_000001df41ed8510;  1 drivers
v000001df41f32430_0 .net "Pti", 0 0, L_000001df41ed8890;  1 drivers
    .scope S_000001df41edd0a0;
T_0 ;
    %wait E_000001df41eaf620;
    %load/vec4 v000001df41f30bd0_0;
    %assign/vec4 v000001df41f31030_0, 0;
    %load/vec4 v000001df41f31530_0;
    %assign/vec4 v000001df41f30c70_0, 0;
    %load/vec4 v000001df41f30f90_0;
    %assign/vec4 v000001df41f31170_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001df41edd0a0;
T_1 ;
    %wait E_000001df41eaf620;
    %load/vec4 v000001df41f32d70_0;
    %assign/vec4 v000001df41f348f0_0, 0;
    %load/vec4 v000001df41f31490_0;
    %assign/vec4 v000001df41f31350_0, 0;
    %load/vec4 v000001df41f345d0_0;
    %assign/vec4 v000001df41f33e50_0, 0;
    %load/vec4 v000001df41f34990_0;
    %assign/vec4 v000001df41f33270_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001df41eb0950;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "cla_test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df41eb0950 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001df41f33d10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001df41f33950_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df41f32eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df41f340d0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001df41eb0950;
T_3 ;
    %delay 10, 0;
    %load/vec4 v000001df41f33d10_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33d10_0, 4, 1;
    %delay 20, 0;
    %load/vec4 v000001df41f33d10_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33d10_0, 4, 1;
    %delay 40, 0;
    %load/vec4 v000001df41f33d10_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33d10_0, 4, 1;
    %delay 80, 0;
    %load/vec4 v000001df41f33d10_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33d10_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001df41eb0950;
T_4 ;
    %delay 14, 0;
    %load/vec4 v000001df41f33950_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33950_0, 4, 1;
    %delay 28, 0;
    %load/vec4 v000001df41f33950_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33950_0, 4, 1;
    %delay 56, 0;
    %load/vec4 v000001df41f33950_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33950_0, 4, 1;
    %delay 112, 0;
    %load/vec4 v000001df41f33950_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df41f33950_0, 4, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001df41eb0950;
T_5 ;
    %delay 160, 0;
    %load/vec4 v000001df41f32eb0_0;
    %inv;
    %store/vec4 v000001df41f32eb0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001df41eb0950;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000001df41f340d0_0;
    %inv;
    %store/vec4 v000001df41f340d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001df41eb0950;
T_7 ;
    %vpi_call 2 63 "$monitor", $time, " A=%b, B=%b, Cin=%b, S=%b, Cout=%b", v000001df41f33d10_0, v000001df41f33950_0, v000001df41f32eb0_0, v000001df41f339f0_0, v000001df41f33590_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CLAtb.v";
    "./CompleteCLA.v";
