// Seed: 1856456945
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_4, id_5, id_6;
  initial id_3 = 1;
  id_7(
      1, 1, 1, -1
  );
  wire id_8;
  uwire id_9, id_10;
  assign id_6 = id_10;
  tri1 id_11 = 1;
  wire id_12;
  assign id_3 = 1'd0;
  wor id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
  assign id_10 = 1;
  supply1 id_20;
  assign id_14 = id_20 - 1;
  assign id_5  = id_17 & id_11;
  wire id_21, id_22, id_23, id_24;
endmodule
module module_1;
  assign id_1 = 1;
  for (id_2 = -1; -1; id_1 = id_1)
  initial begin : LABEL_0
    id_1 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign id_1 = 1;
  always
    if ({id_1 * id_1{-1}}) begin : LABEL_0
      id_1 <= -1;
    end
  wire id_3;
endmodule
