# sv_blocks

This repository is for experimenting and designing hardware building blocks for incorporating into larger designs. The target technology in mind for these building are FPGAs.

The design langauge used in this repository is systemverilog. I hope that the efforts made here will be beneficial and useful to others.
