$date
	Sun Oct 23 07:11:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#384364
b10111 !
1"
#384366
b10111 &
b10111 %
1$
#384367
0"
#384370
b1000110 &
b1000110 %
#384374
b100011 &
b100011 %
#384378
b1101010 &
b1101010 %
#384382
b110101 &
b110101 %
#384386
b10100000 &
b10100000 %
#384390
b1010000 &
b1010000 %
#384394
b101000 &
b101000 %
#384398
b10100 &
b10100 %
#384402
b1010 &
b1010 %
#384406
b101 &
b101 %
#384410
b10000 &
b10000 %
#384414
b1000 &
b1000 %
#384418
b100 &
b100 %
#384422
b10 &
b10 %
#384426
b1 &
b1 %
1#
#384430
b0 &
0#
b0 %
0$
#1374548
b1000 !
1"
#1374550
b1000 &
b1000 %
1$
#1374551
0"
#1374554
b100 &
b100 %
#1374558
b10 &
b10 %
#1374562
b1 &
b1 %
1#
#1374566
b0 &
0#
b0 %
0$
#2357187
b100 !
1"
#2357190
b100 &
b100 %
1$
#2357191
0"
#2357194
b10 &
b10 %
#2357198
b1 &
1#
b1 %
#2357202
b0 &
b0 %
0#
0$
#4500012
