// Seed: 3996112429
module module_0 #(
    parameter id_13 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : -1 'd0] id_7;
  parameter id_8 = -1;
  parameter id_9 = id_8;
  wire id_10;
  wire id_11, id_12;
  wire _id_13, id_14;
  wire id_15;
  assign id_15 = id_9;
  logic [7:0][id_13] id_16 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd76,
    parameter id_2 = 32'd4,
    parameter id_8 = 32'd43
) (
    input tri0 _id_0,
    output uwire id_1,
    input supply1 _id_2,
    output wand id_3,
    output wand id_4,
    input wand id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wire _id_8,
    output wor id_9
);
  assign id_9 = -1;
  wire [id_2  +  -1 'b0 : id_8] id_11;
  assign id_3 = 1'b0 <-> id_5;
  wire [-1 : id_0] id_12;
  wire [1 : -1] id_13, id_14, id_15;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_14,
      id_11,
      id_11,
      id_13
  );
endmodule
