// Seed: 4205604746
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output supply0 id_1;
  logic id_3 = {id_3[1==-1], id_3, id_2};
  assign id_1 = id_2 - -1;
  assign id_3 = id_3;
  genvar id_4;
  tri id_5 = id_4++ == id_2;
  assign id_2 = 1 ? id_4 : -1;
  assign module_1.id_1 = 0;
  wire  id_6;
  logic id_7;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input supply0 id_2
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_5;
endmodule
