{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558534251798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558534251807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 22:10:51 2019 " "Processing started: Wed May 22 22:10:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558534251807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534251807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Byte_Tx -c UART_Byte_Tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Byte_Tx -c UART_Byte_Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534251807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558534252428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558534252428 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hex_data.qsys " "Elaborating Platform Designer system entity \"hex_data.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534282479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:35 Progress: Loading ip/hex_data.qsys " "2019.05.22.22:11:35 Progress: Loading ip/hex_data.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534295828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:52 Progress: Reading input file " "2019.05.22.22:11:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534312036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\] " "2019.05.22.22:11:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534312122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:52 Progress: Parameterizing module in_system_sources_probes_0 " "2019.05.22.22:11:52 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534312311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:52 Progress: Building connections " "2019.05.22.22:11:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534312315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:52 Progress: Parameterizing connections " "2019.05.22.22:11:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534312316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:52 Progress: Validating " "2019.05.22.22:11:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534312361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.22.22:11:53 Progress: Done reading input file " "2019.05.22.22:11:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534313492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_data: Generating hex_data \"hex_data\" for QUARTUS_SYNTH " "Hex_data: Generating hex_data \"hex_data\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534329757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"hex_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"hex_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534361315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_data: Done \"hex_data\" with 2 modules, 2 files " "Hex_data: Done \"hex_data\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534361317 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hex_data.qsys " "Finished elaborating Platform Designer system entity \"hex_data.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534362047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/key_stable/rtl/key_stable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/key_stable/rtl/key_stable.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_stable " "Found entity 1: key_stable" {  } { { "../../key_stable/rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/div_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/div_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div_cnt " "Found entity 1: Div_cnt" {  } { { "../rtl/Div_cnt.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Div_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/dr_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/dr_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 DR_LUT " "Found entity 1: DR_LUT" {  } { { "../rtl/DR_LUT.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/DR_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/bps_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/bps_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 bps_cnt " "Found entity 1: bps_cnt" {  } { { "../rtl/bps_cnt.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/bps_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../rtl/MUX2.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/data_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/data_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_reg " "Found entity 1: Data_reg" {  } { { "../rtl/Data_reg.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/Data_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/mux10.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX10 " "Found entity 1: MUX10" {  } { { "../rtl/MUX10.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx " "Found entity 1: UART_Byte_Tx" {  } { { "../rtl/UART_Byte_Tx.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/testbench/uart_byte_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/testbench/uart_byte_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx_tb " "Found entity 1: UART_Byte_Tx_tb" {  } { { "../testbench/UART_Byte_Tx_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/testbench/UART_Byte_Tx_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/uart_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_byte_tx/rtl/uart_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_top " "Found entity 1: UART_Tx_top" {  } { { "../rtl/UART_Tx_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hex_data/hex_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hex_data/hex_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_data " "Found entity 1: hex_data" {  } { { "db/ip/hex_data/hex_data.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/hex_data/hex_data.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hex_data/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hex_data/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534362143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534362143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Tx_top " "Elaborating entity \"UART_Tx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558534362201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_data hex_data:hex_data " "Elaborating entity \"hex_data\" for hierarchy \"hex_data:hex_data\"" {  } { { "../rtl/UART_Tx_top.v" "hex_data" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534362214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/hex_data/hex_data.v" "in_system_sources_probes_0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/hex_data/hex_data.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534362223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "issp_impl" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534362258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534362266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 8 " "Parameter \"source_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558534362266 ""}  } { { "db/ip/hex_data/submodules/altsource_probe_top.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/hex_data/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558534362266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534362873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hex_data:hex_data\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_stable key_stable:key_stable0 " "Elaborating entity \"key_stable\" for hierarchy \"key_stable:key_stable0\"" {  } { { "../rtl/UART_Tx_top.v" "key_stable0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_in_b key_stable.v(10) " "Verilog HDL or VHDL warning at key_stable.v(10): object \"key_in_b\" assigned a value but never read" {  } { { "../../key_stable/rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558534363314 "|UART_Tx_top|key_stable:key_stable0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Byte_Tx UART_Byte_Tx:UART_Byte_Tx0 " "Elaborating entity \"UART_Byte_Tx\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\"" {  } { { "../rtl/UART_Tx_top.v" "UART_Byte_Tx0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Tx_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR_LUT UART_Byte_Tx:UART_Byte_Tx0\|DR_LUT:DR_LUT0 " "Elaborating entity \"DR_LUT\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\|DR_LUT:DR_LUT0\"" {  } { { "../rtl/UART_Byte_Tx.v" "DR_LUT0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_cnt UART_Byte_Tx:UART_Byte_Tx0\|Div_cnt:Div_cnt0 " "Elaborating entity \"Div_cnt\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\|Div_cnt:Div_cnt0\"" {  } { { "../rtl/UART_Byte_Tx.v" "Div_cnt0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bps_cnt UART_Byte_Tx:UART_Byte_Tx0\|bps_cnt:bps_cnt0 " "Elaborating entity \"bps_cnt\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\|bps_cnt:bps_cnt0\"" {  } { { "../rtl/UART_Byte_Tx.v" "bps_cnt0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 UART_Byte_Tx:UART_Byte_Tx0\|MUX2:MUX20 " "Elaborating entity \"MUX2\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\|MUX2:MUX20\"" {  } { { "../rtl/UART_Byte_Tx.v" "MUX20" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_reg UART_Byte_Tx:UART_Byte_Tx0\|Data_reg:Data_reg0 " "Elaborating entity \"Data_reg\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\|Data_reg:Data_reg0\"" {  } { { "../rtl/UART_Byte_Tx.v" "Data_reg0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX10 UART_Byte_Tx:UART_Byte_Tx0\|MUX10:MUX100 " "Elaborating entity \"MUX10\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx0\|MUX10:MUX100\"" {  } { { "../rtl/UART_Byte_Tx.v" "MUX100" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/UART_Byte_Tx.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534363388 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558534363565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.22.22:12:57 Progress: Loading sld4675d887/alt_sld_fab_wrapper_hw.tcl " "2019.05.22.22:12:57 Progress: Loading sld4675d887/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534377179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534413673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534413894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534509299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534509506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534509733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534509977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534509983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534509985 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558534510678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4675d887/alt_sld_fab.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534511011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534511114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534511118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534511201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534511303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/db/ip/sld4675d887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558534511388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534511388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558534512952 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/MUX10.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/rtl/MUX10.v" 8 -1 0 } } { "../../key_stable/rtl/key_stable.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/key_stable/rtl/key_stable.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558534513020 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558534513020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534513163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558534514708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558534514708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558534514990 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558534514990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558534514990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558534514990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558534515013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 22:15:15 2019 " "Processing ended: Wed May 22 22:15:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558534515013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:24 " "Elapsed time: 00:04:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558534515013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558534515013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558534515013 ""}
