// Seed: 1953373564
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wand module_0,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13,
    output uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output supply0 id_17,
    output tri id_18,
    input wor id_19,
    input tri1 id_20,
    output tri id_21,
    input wand id_22,
    output supply1 id_23
);
  assign id_9 = id_12;
  assign id_13 = id_2;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4
);
  wire id_6;
  genvar id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_3,
      id_2,
      id_4,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_2,
      id_0
  );
  supply1 id_8 = id_1;
  uwire   id_9 = 1'd0;
endmodule
