ENTITY uartTX_DP IS 
	PORT
	(
		CK :  IN  STD_LOGIC;
		DIN :  IN  STD_LOGIC_VECTOR(7 DOWNTO 0);
		
		EN_CNT_216, SCLEAR_CNT_216 :  IN  STD_LOGIC;
		EN_LOAD_TX_REG, EN_TX_REG :  IN  STD_LOGIC; 
		IDLE_TX :  IN  STD_LOGIC; 
		SCLEAR_ALL :  IN  STD_LOGIC;
		
		TX :  OUT  STD_LOGIC;
		
		TC_216 :  OUT  STD_LOGIC;
		END_TX :  OUT  STD_LOGIC
	);
END uartTX_DP;