{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 01:08:47 2021 " "Info: Processing started: Mon Apr 12 01:08:47 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off par_reg -c par_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off par_reg -c par_reg" {  } {  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "par_reg.v(41) " "Warning: (10273) Verilog HDL warning at par_reg.v(41): extended using \"x\" or \"z\"" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 41 0 0 } }  } 0}
{ "Info" "IVRFX_VERI_VAR_DIF_ONLY_IN_CASE" "Res res par_reg.v(15) " "Info: (10281) Verilog HDL information at par_reg.v(15): variable name \"Res\" and variable name \"res\" should not differ only in case" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 15 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file par_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_reg " "Info: Found entity 1: par_reg" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dtrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Info: Found entity 1: DTrigger" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "par_reg " "Info: Elaborating entity \"par_reg\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 par_reg.v(32) " "Warning: Verilog HDL assignment warning at par_reg.v(32): truncated value with size 32 to match size of target (1)" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 32 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EDY par_reg.v(38) " "Warning: Verilog HDL Always Construct warning at par_reg.v(38): variable \"EDY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 38 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Res par_reg.v(39) " "Warning: Verilog HDL Always Construct warning at par_reg.v(39): variable \"Res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 39 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 par_reg.v(41) " "Warning: Verilog HDL assignment warning at par_reg.v(41): truncated value with size 32 to match size of target (8)" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 41 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "i par_reg.v(27) " "Warning: Verilog HDL Always Construct warning at par_reg.v(27): variable \"i\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"i\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 27 0 0 } }  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" "Res\[0\] 0 par_reg.v(15) " "Warning: Tied undriven net \"Res\[0\]\" at par_reg.v(15) to 0" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 15 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTrigger DTrigger:Dtrig1 " "Info: Elaborating entity \"DTrigger\" for hierarchy \"DTrigger:Dtrig1\"" {  } { { "par_reg.v" "Dtrig1" { Text "V:/lab_3/par_reg/par_reg.v" 19 -1 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dtrigger.v(16) " "Warning: Verilog HDL assignment warning at dtrigger.v(16): truncated value with size 32 to match size of target (1)" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 16 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data dtrigger.v(24) " "Warning: Verilog HDL Always Construct warning at dtrigger.v(24): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 24 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data dtrigger.v(25) " "Warning: Verilog HDL Always Construct warning at dtrigger.v(25): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 25 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Buf dtrigger.v(29) " "Warning: Verilog HDL Always Construct warning at dtrigger.v(29): variable \"Buf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 29 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "Buf dtrigger.v(12) " "Warning: Verilog HDL Always Construct warning at dtrigger.v(12): variable \"Buf\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"Buf\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 12 0 0 } }  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CLOCK " "Warning: No output dependent on input pin \"CLOCK\"" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 9 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DATA\[0\] " "Warning: No output dependent on input pin \"DATA\[0\]\"" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 7 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "EDY " "Warning: No output dependent on input pin \"EDY\"" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 9 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 01:08:49 2021 " "Info: Processing ended: Mon Apr 12 01:08:49 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
