
#include <avr/io.h>
PORT{BCDEF}, Port {BCDEF} Data Register, 76-78
DDR{BCDEF}, Port {BCDEF} Data Direction Register, 76-78
PIN{BCDEF}, Port {BCDEF} Input Pins Adress, 76-78
P{BCDEF}{12345678}, PIN {12345678} of Port {BCDEF}

TCNT1, Timer Counter 1
TCCR1A, Timer/Counter Control Register A T/C 1, 14.10.1
TCCR1B, Timer/Counter Control Register B T/C 1, 14.10.2
TCCR1C, Timer/Counter Control Register C T/C 1, 14.10.3
    WGM12, CS10

OCR1A, Output Compare Register A T/C 1, 14.10.9
TIMSK1, Timer Interrupt Mask T/C 1, 14.10.17
    OCIE1A, Output Compare A Intterupt Enable T/C 1
TIFR1, Timer Interrupt Flag Register T/C 1, 14.10.19


#define F_CPU 16000000UL
#include <util/delay.h>
_delay_ms(...)
_delay_us(...)

#include <avr/power.h>
clock_prescale_set(clock_div_1)

#include <avr/interrupt.h>
sei() 
cli()

ISR(TIMER0_COMPA_vect) {}

CTC mode (clear timer on compare match) 14.8.2
