

================================================================
== Vivado HLS Report for 'DCT_Block_proc'
================================================================
* Date:           Wed Oct 28 18:15:14 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  493|  493|  493|  493|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+-----+-----+-----+----------+
        |                             |                   |  Latency  |  Interval | Pipeline |
        |           Instance          |       Module      | min | max | min | max |   Type   |
        +-----------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_DCT_MAT_Multiply_fu_67   |DCT_MAT_Multiply   |  368|  368|  301|  301| dataflow |
        |grp_DCT_MAT_Multiply2_fu_99  |DCT_MAT_Multiply2  |  122|  122|   68|   68| dataflow |
        +-----------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     50|    8035|  15051|
|Memory           |        1|      -|    1024|     64|
|Multiplexer      |        -|      -|       -|    861|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     50|    9071|  15980|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     22|       8|     30|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+------+------+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------+---------+-------+------+------+
    |grp_DCT_MAT_Multiply_fu_67   |DCT_MAT_Multiply   |        0|     10|  4303|  7716|
    |grp_DCT_MAT_Multiply2_fu_99  |DCT_MAT_Multiply2  |        0|     40|  3732|  7335|
    +-----------------------------+-------------------+---------+-------+------+------+
    |Total                        |                   |        0|     50|  8035| 15051|
    +-----------------------------+-------------------+---------+-------+------+------+

    * Memory: 
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |         Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+
    |T_0_U     |DCT_Block_proc_T_0     |        0|  64|   4|     8|   32|     1|          256|
    |T_1_U     |DCT_Block_proc_T_1     |        0|  64|   4|     8|   32|     1|          256|
    |T_2_U     |DCT_Block_proc_T_2     |        0|  64|   4|     8|   32|     1|          256|
    |T_3_U     |DCT_Block_proc_T_3     |        0|  64|   4|     8|   32|     1|          256|
    |T_4_U     |DCT_Block_proc_T_4     |        0|  64|   4|     8|   32|     1|          256|
    |T_5_U     |DCT_Block_proc_T_5     |        0|  64|   4|     8|   32|     1|          256|
    |T_6_U     |DCT_Block_proc_T_6     |        0|  64|   4|     8|   32|     1|          256|
    |T_7_U     |DCT_Block_proc_T_7     |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_0_U  |DCT_Block_proc_Tinv_0  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_1_U  |DCT_Block_proc_Tinv_1  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_2_U  |DCT_Block_proc_Tinv_2  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_3_U  |DCT_Block_proc_Tinv_3  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_4_U  |DCT_Block_proc_Tinv_4  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_5_U  |DCT_Block_proc_Tinv_5  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_6_U  |DCT_Block_proc_Tinv_6  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_7_U  |DCT_Block_proc_Tinv_7  |        0|  64|   4|     8|   32|     1|          256|
    |temp_U    |DCT_Block_proc_temp    |        1|   0|   0|    64|   32|     1|         2048|
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                       |        1|1024|  64|   192|  544|    17|         6144|
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |cond_fu_130_p2  |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_bdd_222  |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   4|           9|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |T_0_address0                                          |   3|          3|    3|          9|
    |T_0_ce0                                               |   1|          3|    1|          3|
    |T_0_ce1                                               |   1|          2|    1|          2|
    |T_1_address0                                          |   3|          3|    3|          9|
    |T_1_ce0                                               |   1|          3|    1|          3|
    |T_1_ce1                                               |   1|          2|    1|          2|
    |T_2_address0                                          |   3|          3|    3|          9|
    |T_2_ce0                                               |   1|          3|    1|          3|
    |T_2_ce1                                               |   1|          2|    1|          2|
    |T_3_address0                                          |   3|          3|    3|          9|
    |T_3_ce0                                               |   1|          3|    1|          3|
    |T_3_ce1                                               |   1|          2|    1|          2|
    |T_4_address0                                          |   3|          3|    3|          9|
    |T_4_ce0                                               |   1|          3|    1|          3|
    |T_4_ce1                                               |   1|          2|    1|          2|
    |T_5_address0                                          |   3|          3|    3|          9|
    |T_5_ce0                                               |   1|          3|    1|          3|
    |T_5_ce1                                               |   1|          2|    1|          2|
    |T_6_address0                                          |   3|          3|    3|          9|
    |T_6_ce0                                               |   1|          3|    1|          3|
    |T_6_ce1                                               |   1|          2|    1|          2|
    |T_7_address0                                          |   3|          3|    3|          9|
    |T_7_ce0                                               |   1|          3|    1|          3|
    |T_7_ce1                                               |   1|          2|    1|          2|
    |Tinv_0_address0                                       |   3|          3|    3|          9|
    |Tinv_0_ce0                                            |   1|          3|    1|          3|
    |Tinv_0_ce1                                            |   1|          2|    1|          2|
    |Tinv_1_address0                                       |   3|          3|    3|          9|
    |Tinv_1_ce0                                            |   1|          3|    1|          3|
    |Tinv_1_ce1                                            |   1|          2|    1|          2|
    |Tinv_2_address0                                       |   3|          3|    3|          9|
    |Tinv_2_ce0                                            |   1|          3|    1|          3|
    |Tinv_2_ce1                                            |   1|          2|    1|          2|
    |Tinv_3_address0                                       |   3|          3|    3|          9|
    |Tinv_3_ce0                                            |   1|          3|    1|          3|
    |Tinv_3_ce1                                            |   1|          2|    1|          2|
    |Tinv_4_address0                                       |   3|          3|    3|          9|
    |Tinv_4_ce0                                            |   1|          3|    1|          3|
    |Tinv_4_ce1                                            |   1|          2|    1|          2|
    |Tinv_5_address0                                       |   3|          3|    3|          9|
    |Tinv_5_ce0                                            |   1|          3|    1|          3|
    |Tinv_5_ce1                                            |   1|          2|    1|          2|
    |Tinv_6_address0                                       |   3|          3|    3|          9|
    |Tinv_6_ce0                                            |   1|          3|    1|          3|
    |Tinv_6_ce1                                            |   1|          2|    1|          2|
    |Tinv_7_address0                                       |   3|          3|    3|          9|
    |Tinv_7_ce0                                            |   1|          3|    1|          3|
    |Tinv_7_ce1                                            |   1|          2|    1|          2|
    |X_read                                                |   1|          2|    1|          2|
    |Y_write                                               |   1|          2|    1|          2|
    |ap_NS_fsm                                             |   1|          7|    1|          7|
    |ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready  |   1|          2|    1|          2|
    |ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready   |   1|          2|    1|          2|
    |grp_DCT_MAT_Multiply2_fu_99_B_0_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_1_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_2_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_3_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_4_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_5_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_6_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_7_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_0_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_0_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_1_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_1_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_2_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_2_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_3_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_3_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_4_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_4_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_5_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_5_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_6_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_6_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_7_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_7_q1                     |  32|          3|   32|         96|
    |temp_address0                                         |   6|          3|    6|         18|
    |temp_ce0                                              |   1|          3|    1|          3|
    |temp_we0                                              |   1|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 861|        223|  861|       2566|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  6|   0|    6|          0|
    |ap_done_reg                                           |  1|   0|    1|          0|
    |ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready  |  1|   0|    1|          0|
    |ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready   |  1|   0|    1|          0|
    |cond_reg_136                                          |  1|   0|    1|          0|
    |grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg     |  1|   0|    1|          0|
    |grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg      |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 12|   0|   12|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |    function_r   |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |        X        |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |        X        |    pointer   |
|X_read       | out |    1|   ap_fifo  |        X        |    pointer   |
|Y_din        | out |   32|   ap_fifo  |        Y        |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |        Y        |    pointer   |
|Y_write      | out |    1|   ap_fifo  |        Y        |    pointer   |
+-------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!cond)
	5  / (cond)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_8 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: function_read [1/1] 0.00ns
newFuncRoot:2  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r)

ST_1: temp [1/1] 2.71ns
newFuncRoot:3  %temp = alloca [64 x float], align 4

ST_1: cond [1/1] 2.00ns
newFuncRoot:4  %cond = icmp eq i8 %function_read, 1

ST_1: stg_12 [1/1] 0.00ns
newFuncRoot:5  br i1 %cond, label %0, label %1

ST_1: stg_13 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, float* %X, [64 x float]* nocapture %temp)

ST_1: stg_14 [2/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, float* %X, [64 x float]* nocapture %temp)


 <State 2>: 0.00ns
ST_2: stg_15 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, float* %X, [64 x float]* nocapture %temp)


 <State 3>: 0.00ns
ST_3: stg_16 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply2([64 x float]* nocapture %temp, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, float* %Y)


 <State 4>: 0.00ns
ST_4: stg_17 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply2([64 x float]* nocapture %temp, [8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, float* %Y)

ST_4: stg_18 [1/1] 0.00ns
:2  br label %.ret.exitStub

ST_4: stg_19 [1/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply2([64 x float]* nocapture %temp, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, float* %Y)

ST_4: stg_20 [1/1] 0.00ns
:2  br label %.ret.exitStub

ST_4: stg_21 [1/1] 0.00ns
.ret.exitStub:0  ret void


 <State 5>: 0.00ns
ST_5: stg_22 [1/2] 0.00ns
:0  call fastcc void @DCT_MAT_Multiply([8 x float]* nocapture @Tinv_0, [8 x float]* nocapture @Tinv_1, [8 x float]* nocapture @Tinv_2, [8 x float]* nocapture @Tinv_3, [8 x float]* nocapture @Tinv_4, [8 x float]* nocapture @Tinv_5, [8 x float]* nocapture @Tinv_6, [8 x float]* nocapture @Tinv_7, float* %X, [64 x float]* nocapture %temp)


 <State 6>: 0.00ns
ST_6: stg_23 [2/2] 0.00ns
:1  call fastcc void @DCT_MAT_Multiply2([64 x float]* nocapture %temp, [8 x float]* nocapture @T_0, [8 x float]* nocapture @T_1, [8 x float]* nocapture @T_2, [8 x float]* nocapture @T_3, [8 x float]* nocapture @T_4, [8 x float]* nocapture @T_5, [8 x float]* nocapture @T_6, [8 x float]* nocapture @T_7, float* %Y)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x14c1c16160; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x14c1c163a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x14c1c164c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Tinv_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c156b0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c161f0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c15470; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c15350; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c13460; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c13bb0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c14300; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c1c14540; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14bea4cf80; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14bea4e180; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14bea36bf0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c6c05d20; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c6c059c0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c6c06470; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c6c05db0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x14c6c06500; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7         (specinterface) [ 0000000]
stg_8         (specinterface) [ 0000000]
function_read (read         ) [ 0000000]
temp          (alloca       ) [ 0011111]
cond          (icmp         ) [ 0111111]
stg_12        (br           ) [ 0000000]
stg_15        (call         ) [ 0000000]
stg_17        (call         ) [ 0000000]
stg_18        (br           ) [ 0000000]
stg_19        (call         ) [ 0000000]
stg_20        (br           ) [ 0000000]
stg_21        (ret          ) [ 0000000]
stg_22        (call         ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="function_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Tinv_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Tinv_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Tinv_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Tinv_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Tinv_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Tinv_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Tinv_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Tinv_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="T_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="T_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="T_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="T_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="T_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="T_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="T_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="T_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="temp_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="function_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_DCT_MAT_Multiply_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="0" index="4" bw="32" slack="0"/>
<pin id="73" dir="0" index="5" bw="32" slack="0"/>
<pin id="74" dir="0" index="6" bw="32" slack="0"/>
<pin id="75" dir="0" index="7" bw="32" slack="0"/>
<pin id="76" dir="0" index="8" bw="32" slack="0"/>
<pin id="77" dir="0" index="9" bw="32" slack="0"/>
<pin id="78" dir="0" index="10" bw="32" slack="0"/>
<pin id="79" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_13/1 stg_14/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_DCT_MAT_Multiply2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="32" slack="0"/>
<pin id="104" dir="0" index="4" bw="32" slack="0"/>
<pin id="105" dir="0" index="5" bw="32" slack="0"/>
<pin id="106" dir="0" index="6" bw="32" slack="0"/>
<pin id="107" dir="0" index="7" bw="32" slack="0"/>
<pin id="108" dir="0" index="8" bw="32" slack="0"/>
<pin id="109" dir="0" index="9" bw="32" slack="0"/>
<pin id="110" dir="0" index="10" bw="32" slack="0"/>
<pin id="111" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_16/3 stg_23/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cond_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="cond_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="3"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="80"><net_src comp="52" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="67" pin=5"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="67" pin=6"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="67" pin=7"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="67" pin=8"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="67" pin=9"/></net>

<net id="90"><net_src comp="56" pin="1"/><net_sink comp="67" pin=10"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="67" pin=5"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="67" pin=6"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="67" pin=7"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="67" pin=8"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="99" pin=7"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="99" pin=8"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="99" pin=9"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="99" pin=10"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="99" pin=7"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="99" pin=8"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="99" pin=9"/></net>

<net id="134"><net_src comp="60" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
	Port: Y | {3 4 6 }
	Port: Tinv_0 | {}
	Port: Tinv_1 | {}
	Port: Tinv_2 | {}
	Port: Tinv_3 | {}
	Port: Tinv_4 | {}
	Port: Tinv_5 | {}
	Port: Tinv_6 | {}
	Port: Tinv_7 | {}
	Port: T_0 | {}
	Port: T_1 | {}
	Port: T_2 | {}
	Port: T_3 | {}
	Port: T_4 | {}
	Port: T_5 | {}
	Port: T_6 | {}
	Port: T_7 | {}
  - Chain level:
	State 1
		stg_12 : 1
		stg_13 : 1
		stg_14 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |  grp_DCT_MAT_Multiply_fu_67 |    10   | 245.812 |  10496  |   6603  |
|          | grp_DCT_MAT_Multiply2_fu_99 |    40   |  39.275 |   4491  |   7405  |
|----------|-----------------------------|---------|---------|---------|---------|
|   icmp   |         cond_fu_130         |    0    |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |   function_read_read_fu_60  |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    50   | 285.087 |  14987  |  14011  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|temp|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|cond_reg_136|    1   |
+------------+--------+
|    Total   |    1   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|  grp_DCT_MAT_Multiply_fu_67 |  p1  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p2  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p3  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p4  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p5  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p6  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p7  |   2  |  32  |   64   ||    32   |
|  grp_DCT_MAT_Multiply_fu_67 |  p8  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p2  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p3  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p4  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p5  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p6  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p7  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p8  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_fu_99 |  p9  |   2  |  32  |   64   ||    32   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |  1024  ||  25.136 ||   512   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   50   |   285  |  14987 |  14011 |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   512  |
|  Register |    -   |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   50   |   310  |  14988 |  14523 |
+-----------+--------+--------+--------+--------+--------+
