
*** Running vivado
    with args -log design_1_LSTM_Top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_LSTM_Top_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_LSTM_Top_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fd_reality/AppData/Roaming/Xilinx/Vivado/LSTM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_LSTM_Top_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 874.863 ; gain = 234.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_LSTM_Top_0_1' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_LSTM_Top_0_1/synth/design_1_LSTM_Top_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top.v:79]
INFO: [Synth 8-6157] synthesizing module 'lipnet_lstm' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state19 bound to: 6'b000100 
	Parameter ap_ST_fsm_state20 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state23 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm.v:75]
INFO: [Synth 8-6157] synthesizing module 'lipnet_lstm_img_dat' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_img_dat.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lipnet_lstm_img_dat_ram' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_img_dat.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_img_dat.v:19]
INFO: [Synth 8-6155] done synthesizing module 'lipnet_lstm_img_dat_ram' (1#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_img_dat.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lipnet_lstm_img_dat' (2#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_img_dat.v:37]
INFO: [Synth 8-6157] synthesizing module 'lipnet_lstm_res' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_res.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lipnet_lstm_res_ram' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_res.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_res.v:24]
INFO: [Synth 8-6155] done synthesizing module 'lipnet_lstm_res_ram' (3#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_res.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lipnet_lstm_res' (4#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/lipnet_lstm_res.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 49'b0000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 49'b0000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 49'b0000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 49'b0000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 49'b0000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 49'b0000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 49'b0000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 49'b0000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 49'b0000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 49'b0000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 49'b0000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 49'b0000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 49'b0000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 49'b0000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 49'b0000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 49'b0000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 49'b0000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 49'b0000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 49'b0000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 49'b0000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 49'b0000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 49'b0000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 49'b0000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 49'b0000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 49'b0000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 49'b0000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 49'b0000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 49'b0000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 49'b0000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 49'b0000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 49'b0000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 49'b0000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 49'b0000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 49'b0000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 49'b0000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 49'b0000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 49'b0000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 49'b0000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 49'b0000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 49'b0000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 49'b0000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 49'b0000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 49'b0000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 49'b0000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 49'b0000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 49'b0001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 49'b0010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 49'b0100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 49'b1000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer.v:114]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_f.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5888 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_f.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5888 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_f.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_f.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_rom' (5#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_f.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f' (6#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_f.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_f' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_f.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_f_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_f.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_f.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_f_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_f.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_f_rom' (7#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_f.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_f' (8#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_f.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_i.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5888 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_i.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5888 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_i.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_i.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_rom' (9#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_i.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i' (10#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_i.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_i' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_i.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_i_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_i.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_i.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_i_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_i.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_i_rom' (11#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_i.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_i' (12#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_i.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_c' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_c.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5888 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_c_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_c.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5888 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_c.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_c.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_c_rom' (13#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_c.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_c' (14#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_c.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_c' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_c.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_c_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_c.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_c.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_c_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_c.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_c_rom' (15#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_c.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_c' (16#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_c.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_o' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_o.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5888 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_o_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5888 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_o.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_o_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_o.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_o_rom' (17#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_o' (18#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Weight0_o.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_o' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_o.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_o_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_o.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_o_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_o.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_o_rom' (19#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_o' (20#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias0_o.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias_lc' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias_lc.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias_lc_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias_lc.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias_lc.v:18]
INFO: [Synth 8-3876] $readmem data file './infer_Bias_lc_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias_lc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias_lc_rom' (21#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias_lc.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias_lc' (22#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_Bias_lc.v:39]
INFO: [Synth 8-6157] synthesizing module 'infer_gate_f' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_gate_f.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_gate_f_ram' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_gate_f.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_gate_f.v:22]
INFO: [Synth 8-6155] done synthesizing module 'infer_gate_f_ram' (23#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_gate_f.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_gate_f' (24#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_gate_f.v:48]
INFO: [Synth 8-6157] synthesizing module 'infer_stat_C' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_stat_C.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_stat_C_ram' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_stat_C.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_stat_C.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_stat_C_ram' (25#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_stat_C.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_stat_C' (26#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_stat_C.v:52]
INFO: [Synth 8-6157] synthesizing module 'infer_vec_i' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_vec_i.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 92 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_vec_i_ram' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_vec_i.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 92 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_vec_i.v:22]
INFO: [Synth 8-6155] done synthesizing module 'infer_vec_i_ram' (27#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_vec_i.v:6]
INFO: [Synth 8-6155] done synthesizing module 'infer_vec_i' (28#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/infer_vec_i.v:48]
INFO: [Synth 8-6157] synthesizing module 'tanh' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state61 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:68]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_fptrunc_dEe' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fptrunc_dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fptrunc_0_no_dsp_64' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fptrunc_0_no_dsp_64' (42#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_fptrunc_dEe' (43#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fptrunc_dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_fpext_32eOg' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fpext_32eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fpext_0_no_dsp_32' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fpext_0_no_dsp_32' (44#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_fpext_32eOg' (45#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fpext_32eOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_dsub_64nibs' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_dsub_64nibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_dsub_3_full_dsp_64' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dsub_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dsub_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_dsub_3_full_dsp_64' (62#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_dsub_64nibs' (63#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_dsub_64nibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_dadd_64nfYi' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_dadd_64nfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_dadd_3_full_dsp_64' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_dadd_3_full_dsp_64' (64#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_dadd_64nfYi' (65#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_dadd_64nfYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_ddiv_64ng8j' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_ddiv_64ng8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_ddiv_29_no_dsp_64' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_ddiv_29_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_ddiv_29_no_dsp_64' (71#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_ddiv_64ng8j' (72#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_ddiv_64ng8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_dexp_64nhbi' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_dexp_64nhbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_dexp_16_full_dsp_64' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dexp_16_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dexp_16_full_dsp_64.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_dexp_16_full_dsp_64' (87#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_dexp_16_full_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_dexp_64nhbi' (88#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_dexp_64nhbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'tanh' (89#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state61 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:51]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (90#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'gemvm' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm.v:10]
	Parameter ap_ST_fsm_state1 bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 48'b000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 48'b000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 48'b000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 48'b000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 48'b000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 48'b000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 48'b000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 48'b000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 48'b000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 48'b000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 48'b000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 48'b000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 48'b000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 48'b000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 48'b000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 48'b000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 48'b000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 48'b000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 48'b000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 48'b000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 48'b000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 48'b000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 48'b000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 48'b000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 48'b000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 48'b000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 48'b000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 48'b000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 48'b000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 48'b000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 48'b000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 48'b000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 48'b000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 48'b000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 48'b000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 48'b000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 48'b000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 48'b000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 48'b001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 48'b010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state469 bound to: 48'b100000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm.v:124]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_fadd_32nbkb' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fadd_32nbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fadd_3_full_dsp_32' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fadd_3_full_dsp_32' (96#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_fadd_32nbkb' (97#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fadd_32nbkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_fmul_32ncud' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fmul_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fmul_2_max_dsp_32' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fmul_2_max_dsp_32' (104#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_fmul_32ncud' (105#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/LSTM_Top_fmul_32ncud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gemvm' (106#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm.v:10]
INFO: [Synth 8-6157] synthesizing module 'gemvm1' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state329 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1.v:94]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_0' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_0.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_0_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_0.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_0_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_0_rom' (107#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_0' (108#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_1' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_1.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_1_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_1.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_1_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_1_rom' (109#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_1' (110#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_2' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_2.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_2_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_2.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_2_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_2_rom' (111#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_2' (112#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_3' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_3.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_3_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_3.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_3_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_3_rom' (113#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_3' (114#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_4' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_4.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_4_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_4.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_4_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_4_rom' (115#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_4' (116#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_5' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_5.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_5_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_5.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_5_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_5_rom' (117#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_5' (118#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_6' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_6.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_6_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_6.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_6_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_6_rom' (119#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_6' (120#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_6.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_7' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_7.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_7_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_7.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_7.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_7_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_7_rom' (121#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_7' (122#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_7.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_8' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_8.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_8_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_8.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_8_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_8_rom' (123#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_8' (124#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_8.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_9.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_9_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_9.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_9.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_9_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_9_rom' (125#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_9' (126#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_9.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_10' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_10.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_10_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_10.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_10.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_10_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_10_rom' (127#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_10' (128#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_10.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_11' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_11.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_11_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_11.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_11.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_11_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_11.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_11_rom' (129#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_11' (130#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_11.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_12' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_12.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_12_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_12.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_12.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_12_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_12_rom' (131#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_12' (132#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_12.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_13' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_13.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_13_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_13.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_13.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_13_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_13.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_13_rom' (133#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_13' (134#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_13.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_14' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_14.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_14_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_14.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_14.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_14_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_14.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_14_rom' (135#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_14' (136#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_14.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_15' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_15.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_15_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_15.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_15.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_15_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_15.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_15_rom' (137#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_15' (138#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_15.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_16' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_16.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_16_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_16.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_16.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_16_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_16_rom' (139#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_16' (140#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_16.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_17' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_17.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_17_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_17.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_17.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_17_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_17.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_17_rom' (141#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_17.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_17' (142#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_17.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_18' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_18.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_18_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_18.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_18.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_18_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_18_rom' (143#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_18.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_18' (144#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_18.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_19' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_19.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_19_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_19.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_19.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_19_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_19.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_19_rom' (145#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_19.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_19' (146#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_19.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_20' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_20.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_20_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_20.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_20.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_20_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_20.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_20_rom' (147#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_20.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_20' (148#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_20.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_21' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_21.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_21_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_21.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_21.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_21_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_21.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_21_rom' (149#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_21.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_21' (150#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_21.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_22' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_22.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_22_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_22.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_22.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_22_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_22.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_22_rom' (151#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_22.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_22' (152#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_22.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_23' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_23.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_23_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_23.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_23.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_23_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_23.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_23_rom' (153#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_23' (154#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_23.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_24' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_24.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_24_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_24.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_24.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_24_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_24.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_24_rom' (155#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_24.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_24' (156#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_24.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_25' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_25.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_25_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_25.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_25.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_25_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_25.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_25_rom' (157#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_25' (158#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_25.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_26' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_26.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_26_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_26.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_26.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_26_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_26.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_26_rom' (159#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_26.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_26' (160#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_26.v:39]
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_27' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_27.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemvm1_Weight_lc_27_rom' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_27.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_27.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_27_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_27.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_27_rom' (161#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_27.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_27' (162#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_27.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_28.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_28_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_28.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_28_rom' (163#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_28.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_28' (164#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_28.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_29.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_29_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_29.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_29_rom' (165#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_29.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_29' (166#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_29.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_30.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_30_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_30.v:21]
INFO: [Synth 8-6155] done synthesizing module 'gemvm1_Weight_lc_30_rom' (167#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_30.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_31.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_31_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_31.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_32.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_32_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_32.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_33.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_33_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_33.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_34.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_34_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_34.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_35.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_35_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_35.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_36.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_36_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_36.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_37.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_37_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_37.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_38.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_38_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_38.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_39.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_39_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_39.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_40.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_40_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_40.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_41.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_41_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_41.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_42.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_42_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_42.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_43.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_43_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_43.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_44.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_44_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_44.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_45.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_45_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_45.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_46.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_46_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_46.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_47.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_47_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_47.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_48.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_48_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_48.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_49.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_49_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_49.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_50.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_50_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_50.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_51.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_51_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_51.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_52.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_52_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_52.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_53.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_53_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_53.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_54.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_54_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_54.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_55.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_55_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_55.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_56.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_56_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_56.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_57.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_57_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_57.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_58.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_58_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_58.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_59.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_59_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_59.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_60.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_60_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_60.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_61.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_61_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_61.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_62.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_62_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_62.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_63.v:18]
INFO: [Synth 8-3876] $readmem data file './gemvm1_Weight_lc_63_rom.dat' is read successfully [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/gemvm1_Weight_lc_63.v:21]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/hprod.v:82]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/geva_1.v:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fdiv_14_no_dsp_32' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fdiv_14_no_dsp_32' (239#1) [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/ip/LSTM_Top_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
	Parameter W bound to: 33 - type: integer 
	Parameter W bound to: 33 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port B[7]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized220 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized220 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized220 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized224 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized224 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized224 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized222 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized222 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized222 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized218 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized218 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized218 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized216 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized216 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized216 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized6 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized214 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized214 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized214 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_div_exp__parameterized0 has unconnected port ROUND_EXP_INC
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized210 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized210 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized210 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized210 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized210 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized156 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized156 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1320.148 ; gain = 680.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1320.148 ; gain = 680.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1320.148 ; gain = 680.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1409.512 ; gain = 27.098
INFO: [Netlist 29-17] Analyzing 22959 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_LSTM_Top_0_1/constraints/LSTM_Top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_LSTM_Top_0_1/constraints/LSTM_Top_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/design_1_LSTM_Top_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/design_1_LSTM_Top_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1809.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  FDE => FDRE: 53 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.102 ; gain = 67.836
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:08 ; elapsed = 00:02:07 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:08 ; elapsed = 00:02:07 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/design_1_LSTM_Top_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:07 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter1_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1829]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter2_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1830]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter3_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1831]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter4_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1832]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter5_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1833]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter6_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1834]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter7_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1835]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter8_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1836]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter9_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1837]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter10_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1838]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter11_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1839]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter12_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1840]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter13_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1841]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter14_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1842]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter15_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1843]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter16_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1844]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter17_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1845]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter18_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1846]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter19_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1847]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter20_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1848]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter21_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1849]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter22_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1850]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter23_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1851]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter24_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1852]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter25_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1853]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter26_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1854]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter27_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1855]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter28_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1856]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter29_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1857]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter30_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1858]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter31_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1859]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter32_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1860]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter33_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1861]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter34_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1862]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter35_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1863]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter36_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1864]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter37_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1865]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter38_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1866]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter39_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1867]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter40_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1868]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter41_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1869]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter42_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1870]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter43_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1871]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter44_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1872]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter45_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1873]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter46_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1874]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter47_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1875]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter48_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1876]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter49_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1877]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter50_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1878]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter51_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1879]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter52_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1880]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter53_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1881]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter54_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1882]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter55_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1883]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter56_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1884]
INFO: [Synth 8-4471] merging register 'zext_ln94_reg_233_pp0_iter57_reg_reg[63:7]' into 'zext_ln94_reg_233_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1811]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter57_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1494]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter56_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1493]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter55_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1492]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter54_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1491]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter53_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1490]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter52_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1489]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter51_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1488]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter50_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1487]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter49_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1485]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter48_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1484]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter47_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1483]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter46_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1482]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter45_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1481]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter44_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1480]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter43_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1479]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter42_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1478]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter41_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1477]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter40_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1476]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter39_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1474]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter38_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1473]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter37_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1472]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter36_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1471]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter35_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1470]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter34_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1469]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter33_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1468]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter32_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1467]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter31_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1466]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter30_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter29_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1463]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter28_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1462]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter27_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1461]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter26_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1460]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter25_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1459]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter24_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1458]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter23_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1457]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter22_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1456]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter21_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1455]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter20_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1454]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter19_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1453]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter18_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1452]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter17_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1451]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter16_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1450]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter15_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1449]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter14_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1448]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter13_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1447]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter12_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1446]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter11_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1445]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter10_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1444]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter9_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1444]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter8_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1498]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter7_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1497]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter6_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1496]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter5_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1495]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1486]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1475]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1464]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1326]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_reg_233_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/tanh.v:1540]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter1_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1460]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter2_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1461]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter3_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1462]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter4_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1463]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter5_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1464]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter6_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1465]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter7_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1466]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter8_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1467]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter9_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1468]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter10_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1469]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter11_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1470]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter12_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1471]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter13_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1472]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter14_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1473]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter15_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1474]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter16_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1475]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter17_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1476]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter18_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1477]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter19_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1478]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter20_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1479]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter21_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1480]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter22_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1481]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter23_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1482]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter24_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1483]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter25_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1484]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter26_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1485]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter27_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1486]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter28_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1487]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter29_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1488]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter30_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1489]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter31_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1490]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter32_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1491]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter33_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1492]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter34_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1493]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter35_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1494]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter36_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1495]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter37_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1496]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter38_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1497]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter39_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1498]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter40_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1499]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter41_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1500]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter42_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1501]
INFO: [Synth 8-4471] merging register 'zext_ln79_reg_140_pp0_iter43_reg_reg[63:7]' into 'zext_ln79_reg_140_reg[63:7]' [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1502]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter57_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1178]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter56_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1177]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter55_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1176]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter54_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1175]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter53_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1174]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter52_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1173]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter51_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1172]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter50_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1171]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter49_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1169]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter48_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1168]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter47_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1167]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter46_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1166]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter45_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1165]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter44_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1164]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter43_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1163]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter42_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1162]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter41_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1161]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter40_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1160]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter39_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1158]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter38_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1157]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter37_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1156]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter36_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1155]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter35_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1154]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter34_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1153]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter33_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1152]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter32_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1151]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter31_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1150]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter30_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1149]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter29_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1147]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter28_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1146]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter27_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1145]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter26_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1144]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter25_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1143]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter24_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1142]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter23_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1141]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter22_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1140]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter21_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1139]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter20_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1138]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter19_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1137]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter18_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1136]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter17_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1135]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln79_reg_140_pp0_iter16_reg_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ipshared/fd0f/hdl/verilog/sigmoid.v:1134]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "lipnet_lstm_res_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "infer_stat_C_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_fptrunc_dEe:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fpext_32eOg:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_fpext_32eOg:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fpext_32eOg:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_fpext_32eOg:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fpext_32eOg:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_fpext_32eOg:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized3) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dsub_64nibs:/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_dsub_64nibs:/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dsub_64nibs:/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_dsub_64nibs:/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nfYi:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_dadd_64nfYi:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nfYi:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_dadd_64nfYi:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized57) to 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized57) to 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'LSTM_Top_ddiv_64ng8j:/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized3) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fadd_32nbkb:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized3) to 'LSTM_Top_fadd_32nbkb:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fadd_32nbkb:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_fadd_32nbkb:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fadd_32nbkb:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_fadd_32nbkb:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fmul_32ncud:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_fmul_32ncud:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fmul_32ncud:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'LSTM_Top_fmul_32ncud:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |LSTM_Top_ddiv_64ng8j |           3|     21183|
|2     |LSTM_Top_dexp_64nhbi |           5|      7972|
|3     |tanh__GC0            |           1|     21202|
|4     |sigmoid__GC0         |           1|      5062|
|5     |gemvm__GB0           |           1|     40588|
|6     |gemvm__GB1           |           1|     11002|
|7     |gemvm1__GB0          |           1|     36006|
|8     |gemvm1__GB1          |           1|      9259|
|9     |infer__GC0           |           1|      8672|
|10    |lipnet_lstm__GC0     |           1|      5647|
|11    |LSTM_Top__GC0        |           1|       861|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const1>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data281" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/stat_C_U/infer_stat_C_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/C_t_U/infer_stat_C_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/h_t_U/infer_stat_C_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/vec_tmp_U/infer_stat_C_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/res_U/lipnet_lstm_res_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[62]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[63]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[64]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[65]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[45] )
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[23]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[13]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[14]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[15]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[16]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[17]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[18]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[19]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1 /\g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20] )
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[46] )
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Fr_less_than_one_at_res_exp/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63] )
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]' (FDE) to 'LSTM_Top_dexp_64nhbi:/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LSTM_Top_dexp_64nhbi:/\LSTM_Top_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] )
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_sigmoid_fu_556i_2_2/\LSTM_Top_dadd_64nfYi_U15/din1_buf1_reg[44] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[50]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[48]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[46]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[45]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[44]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[43]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[34]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[35]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[37]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[36]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[38]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[39]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[41]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[40]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[32]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[30]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[29]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[28]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[25]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'inst/grp_sigmoid_fu_556i_2_2/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__2.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized11__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:45 ; elapsed = 00:05:07 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LSTM_Top_ddiv_64ng8j    |           3|     16832|
|2     |LSTM_Top_dexp_64nhbi    |           4|      7250|
|3     |tanh__GC0               |           1|     11924|
|4     |sigmoid__GC0            |           1|      3183|
|5     |gemvm__GB0              |           1|     39731|
|6     |gemvm__GB1              |           1|      3300|
|7     |gemvm1__GB0             |           1|     25170|
|8     |gemvm1__GB1             |           1|      7658|
|9     |infer__GC0              |           1|      7839|
|10    |lipnet_lstm__GC0        |           1|      3816|
|11    |LSTM_Top__GC0           |           1|       442|
|12    |LSTM_Top_dexp_64nhbi__1 |           1|      7019|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:04 ; elapsed = 00:05:27 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:31 ; elapsed = 00:05:54 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LSTM_Top_ddiv_64ng8j    |           2|     16559|
|2     |LSTM_Top_dexp_64nhbi    |           4|      7019|
|3     |tanh__GC0               |           1|     11854|
|4     |sigmoid__GC0            |           1|      3183|
|5     |gemvm__GB0              |           1|     39667|
|6     |gemvm__GB1              |           1|      3300|
|7     |gemvm1__GB0             |           1|     25169|
|8     |gemvm1__GB1             |           1|      7658|
|9     |infer__GC0              |           1|      7792|
|10    |lipnet_lstm__GC0        |           1|      3816|
|11    |LSTM_Top__GC0           |           1|       442|
|12    |LSTM_Top_dexp_64nhbi__1 |           1|      7019|
|13    |LSTM_Top_ddiv_64ng8j__1 |           1|     16328|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_f_U/infer_Bias0_f_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_f_U/infer_Bias0_f_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_f_U/infer_Bias0_f_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_f_U/infer_Bias0_f_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_i_U/infer_Weight0_i_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_i_U/infer_Bias0_i_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_i_U/infer_Bias0_i_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_i_U/infer_Bias0_i_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_i_U/infer_Bias0_i_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_c_U/infer_Weight0_c_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_c_U/infer_Bias0_c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_c_U/infer_Bias0_c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_c_U/infer_Bias0_c_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_c_U/infer_Bias0_c_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Weight0_o_U/infer_Weight0_o_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_o_U/infer_Bias0_o_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_o_U/infer_Bias0_o_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_o_U/infer_Bias0_o_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/Bias0_o_U/infer_Bias0_o_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/gate_f_U/infer_gate_f_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/gate_f_U/infer_gate_f_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/gate_i_U/infer_gate_f_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/gate_i_U/infer_gate_f_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/stat_C_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/stat_C_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/C_t_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/C_t_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/gate_o_U/infer_gate_f_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/gate_o_U/infer_gate_f_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/h_t_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/h_t_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/vec_i_U/infer_vec_i_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/vec_i_U/infer_vec_i_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/vec_tmp_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_infer_fu_335i_2_7/vec_tmp_U/infer_stat_C_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_lipnet_lstm_fu_196i_2_8/img_dat_U/lipnet_lstm_img_dat_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_lipnet_lstm_fu_196i_2_8/res_U/lipnet_lstm_res_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_lipnet_lstm_fu_196i_2_8/res_U/lipnet_lstm_res_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:11 ; elapsed = 00:06:39 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LSTM_Top_ddiv_64ng8j    |           2|     13458|
|2     |LSTM_Top_dexp_64nhbi    |           1|      4026|
|3     |tanh__GC0               |           1|      6990|
|4     |sigmoid__GC0            |           1|      2197|
|5     |gemvm__GB0              |           1|     19684|
|6     |gemvm__GB1              |           1|      1096|
|7     |gemvm1__GB0             |           1|     14556|
|8     |gemvm1__GB1             |           1|      1104|
|9     |infer__GC0              |           1|      3767|
|10    |lipnet_lstm__GC0        |           1|      3217|
|11    |LSTM_Top__GC0           |           1|       247|
|12    |LSTM_Top_dexp_64nhbi__1 |           1|      4026|
|13    |LSTM_Top_ddiv_64ng8j__1 |           1|     13354|
|14    |LSTM_Top_dexp_64nhbi__4 |           1|      4026|
|15    |LSTM_Top_dexp_64nhbi__5 |           1|      4026|
|16    |LSTM_Top_dexp_64nhbi__6 |           1|      4026|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/Weight0_f_U/infer_Weight0_f_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:47 ; elapsed = 00:07:15 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:47 ; elapsed = 00:07:16 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:12 ; elapsed = 00:07:40 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:12 ; elapsed = 00:07:40 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:14 ; elapsed = 00:07:43 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:15 ; elapsed = 00:07:43 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   525|
|2     |DSP48E1     |    10|
|3     |DSP48E1_1   |    10|
|4     |DSP48E1_10  |     5|
|5     |DSP48E1_11  |     5|
|6     |DSP48E1_12  |     5|
|7     |DSP48E1_13  |     5|
|8     |DSP48E1_14  |     5|
|9     |DSP48E1_15  |     6|
|10    |DSP48E1_16  |     6|
|11    |DSP48E1_17  |     6|
|12    |DSP48E1_18  |     6|
|13    |DSP48E1_2   |    10|
|14    |DSP48E1_3   |     5|
|15    |DSP48E1_4   |     5|
|16    |DSP48E1_5   |     5|
|17    |DSP48E1_6   |    46|
|18    |DSP48E1_7   |    10|
|19    |DSP48E1_8   |    20|
|20    |DSP48E1_9   |     5|
|21    |LUT1        |   477|
|22    |LUT2        |  2950|
|23    |LUT3        | 10957|
|24    |LUT4        |  2124|
|25    |LUT5        |  3595|
|26    |LUT6        | 13039|
|27    |MUXCY       | 11490|
|28    |MUXF7       |  2165|
|29    |MUXF8       |    40|
|30    |RAMB18E1    |     2|
|31    |RAMB18E1_1  |     1|
|32    |RAMB18E1_2  |     2|
|33    |RAMB18E1_3  |     2|
|34    |RAMB18E1_4  |     1|
|35    |RAMB18E1_5  |     2|
|36    |RAMB36E1    |     1|
|37    |RAMB36E1_1  |     1|
|38    |RAMB36E1_10 |     1|
|39    |RAMB36E1_11 |     1|
|40    |RAMB36E1_12 |     1|
|41    |RAMB36E1_13 |     1|
|42    |RAMB36E1_14 |     1|
|43    |RAMB36E1_15 |     1|
|44    |RAMB36E1_16 |     1|
|45    |RAMB36E1_17 |     1|
|46    |RAMB36E1_18 |     1|
|47    |RAMB36E1_19 |     1|
|48    |RAMB36E1_2  |     1|
|49    |RAMB36E1_20 |     1|
|50    |RAMB36E1_21 |     1|
|51    |RAMB36E1_22 |     1|
|52    |RAMB36E1_23 |     1|
|53    |RAMB36E1_24 |     1|
|54    |RAMB36E1_25 |     1|
|55    |RAMB36E1_26 |     1|
|56    |RAMB36E1_27 |     1|
|57    |RAMB36E1_28 |     1|
|58    |RAMB36E1_29 |     1|
|59    |RAMB36E1_3  |     1|
|60    |RAMB36E1_30 |     4|
|61    |RAMB36E1_31 |     4|
|62    |RAMB36E1_32 |     1|
|63    |RAMB36E1_33 |     1|
|64    |RAMB36E1_4  |     1|
|65    |RAMB36E1_5  |     1|
|66    |RAMB36E1_6  |     1|
|67    |RAMB36E1_7  |     1|
|68    |RAMB36E1_8  |     1|
|69    |RAMB36E1_9  |     1|
|70    |SRL16E      |  4440|
|71    |SRLC32E     |   141|
|72    |XORCY       | 10214|
|73    |FDE         |    53|
|74    |FDRE        | 32547|
|75    |FDSE        |    55|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:15 ; elapsed = 00:07:43 . Memory (MB): peak = 1877.102 ; gain = 1237.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 323 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:14 ; elapsed = 00:06:53 . Memory (MB): peak = 1877.102 ; gain = 680.266
Synthesis Optimization Complete : Time (s): cpu = 00:07:15 ; elapsed = 00:07:45 . Memory (MB): peak = 1877.102 ; gain = 1237.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1877.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24712 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1945.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3142 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3089 instances
  FDE => FDRE: 53 instances

INFO: [Common 17-83] Releasing license: Synthesis
1104 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:10 ; elapsed = 00:08:41 . Memory (MB): peak = 1945.578 ; gain = 1608.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1945.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/design_1_LSTM_Top_0_1_synth_1/design_1_LSTM_Top_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1945.578 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.578 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.578 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_LSTM_Top_0_1, cache-ID = 9c67a44e1e821dc2
INFO: [Coretcl 2-1174] Renamed 2828 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1945.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/design_1_LSTM_Top_0_1_synth_1/design_1_LSTM_Top_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1945.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_LSTM_Top_0_1_utilization_synth.rpt -pb design_1_LSTM_Top_0_1_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.578 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 12:08:49 2022...
