#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct  3 15:27:45 2024
# Process ID: 73056
# Current directory: S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1
# Command line: vivado.exe -log TopMi400EamPoc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopMi400EamPoc.tcl -notrace
# Log file: S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc.vdi
# Journal file: S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1\vivado.jou
# Running On        :BDCGEHARRIS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :AMD Ryzen 7 PRO 7840U w/ Radeon 780M Graphics  
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33585 MB
# Swap memory       :29100 MB
# Total Virtual     :62685 MB
# Available Virtual :20337 MB
#-----------------------------------------------------------
source TopMi400EamPoc.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 556.008 ; gain = 197.969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/projects/mi400-eam-poc/source/Axi4FabricBridge.ipgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top TopMi400EamPoc -part xcau25p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau25p-ffvb676-2-e
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_axis_dwidth_converter_0_0/PcieBridge_axis_dwidth_converter_0_0.dcp' for cell 'PcieBridge_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.dcp' for cell 'PcieBridge_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_util_ds_buf_0/PcieBridge_util_ds_buf_0.dcp' for cell 'PcieBridge_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint 's:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/PcieBridge_xdma_0_0.dcp' for cell 'PcieBridge_i/xdma_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1740.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 675 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: PcieBridge_i/util_ds_buf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_gt.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst'
create_clock: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.754 ; gain = 35.488
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_gt.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_impl_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_impl_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:225]
set_switching_activity: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3888.207 ; gain = 1952.453
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1839' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:232]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1840' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:234]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1857' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:236]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:247]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:248]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:252]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:253]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:255]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:256]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc:257]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/PcieBridge_xdma_0_0_board.xdc] for cell 'PcieBridge_i/xdma_0/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/PcieBridge_xdma_0_0_board.xdc] for cell 'PcieBridge_i/xdma_0/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'PcieBridge_i/xdma_0/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1840' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc:120]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1857' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc:122]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1858' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc:124]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/source/PcieBridge_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'PcieBridge_i/xdma_0/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_util_ds_buf_0/PcieBridge_util_ds_buf_0_board.xdc] for cell 'PcieBridge_i/util_ds_buf/U0'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_util_ds_buf_0/PcieBridge_util_ds_buf_0_board.xdc] for cell 'PcieBridge_i/util_ds_buf/U0'
Parsing XDC File [S:/projects/mi400-eam-poc/source/io_constraints.xdc]
Finished Parsing XDC File [S:/projects/mi400-eam-poc/source/io_constraints.xdc]
Parsing XDC File [S:/projects/mi400-eam-poc/source/clock_constraints.xdc]
Finished Parsing XDC File [S:/projects/mi400-eam-poc/source/clock_constraints.xdc]
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/PcieBridge_xdma_0_0_pcie4_ip_board.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/PcieBridge_xdma_0_0_pcie4_ip_board.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:62]
INFO: [Timing 38-2] Deriving generated clocks [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:73]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-54' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc:73]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_xdma_0_0/ip_0/synth/PcieBridge_xdma_0_0_pcie4_ip_late.xdc] for cell 'PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.xdc] for cell 'PcieBridge_i/mdm_0/U0'
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.xdc:5]
Finished Parsing XDC File [s:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.gen/sources_1/bd/PcieBridge/ip/PcieBridge_mdm_0_0/PcieBridge_mdm_0_0.xdc] for cell 'PcieBridge_i/mdm_0/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 61 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3888.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 35 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 130 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

19 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 3888.207 ; gain = 3263.824
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3888.207 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0 [See S:/projects/mi400-eam-poc/source/clock_constraints.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1b3443660

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3888.207 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b3443660

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3888.207 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b3443660

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3888.207 ; gain = 0.000
Phase 1 Initialization | Checksum: 1b3443660

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3888.207 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b3443660

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 3888.207 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b3443660

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.785 . Memory (MB): peak = 3888.207 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b3443660

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.795 . Memory (MB): peak = 3888.207 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 99 pins
INFO: [Opt 31-138] Pushed 37 inverter(s) to 3361 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a9494f78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3888.207 ; gain = 0.000
Retarget | Checksum: 1a9494f78
INFO: [Opt 31-389] Phase Retarget created 172 cells and removed 1296 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 18 load pin(s).
Phase 4 Constant propagation | Checksum: 2551ce493

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3888.207 ; gain = 0.000
Constant propagation | Checksum: 2551ce493
INFO: [Opt 31-389] Phase Constant propagation created 320 cells and removed 735 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24936fcab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3888.207 ; gain = 0.000
Sweep | Checksum: 24936fcab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2965 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 24936fcab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000
BUFG optimization | Checksum: 24936fcab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24936fcab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000
Shift Register Optimization | Checksum: 24936fcab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2943e6bf3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000
Post Processing Netlist | Checksum: 2943e6bf3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ff9157ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3888.207 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ff9157ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000
Phase 9 Finalization | Checksum: 1ff9157ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             172  |            1296  |                                              3  |
|  Constant propagation         |             320  |             735  |                                              1  |
|  Sweep                        |               0  |            2965  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ff9157ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3888.207 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 32 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 256199315

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 3931.484 ; gain = 0.000
Ending Power Optimization Task | Checksum: 256199315

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3931.484 ; gain = 43.277

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18f3f2b1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3931.484 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 18f3f2b1f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3931.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3931.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18f3f2b1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3931.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3931.484 ; gain = 43.277
INFO: [Vivado 12-24828] Executing command : report_drc -file TopMi400EamPoc_drc_opted.rpt -pb TopMi400EamPoc_drc_opted.pb -rpx TopMi400EamPoc_drc_opted.rpx
Command: report_drc -file TopMi400EamPoc_drc_opted.rpt -pb TopMi400EamPoc_drc_opted.pb -rpx TopMi400EamPoc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3931.484 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3931.484 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3931.484 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 3931.484 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3931.484 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3931.484 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 3931.484 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/.Xil/Vivado-73056-BDCGEHARRIS01/dcp0'.
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3931.484 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3931.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 178f6b9b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3931.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3931.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18a0a6ff2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3931.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c308bf1a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3931.484 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c308bf1a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3931.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c308bf1a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3931.484 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 202814c27

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3931.484 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bdecc7ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3931.484 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1bdecc7ef

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3962.137 ; gain = 30.652

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 289a7a695

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3965.406 ; gain = 33.922

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 289a7a695

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3965.406 ; gain = 33.922
Phase 2.1.1 Partition Driven Placement | Checksum: 289a7a695

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3965.406 ; gain = 33.922
Phase 2.1 Floorplanning | Checksum: 1e2c3499e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3965.406 ; gain = 33.922

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e2c3499e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3965.406 ; gain = 33.922

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e2c3499e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3965.406 ; gain = 33.922

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2d1e832b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 4096.172 ; gain = 164.688

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 581 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 184 nets or LUTs. Breaked 0 LUT, combined 184 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 25 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 99 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 99 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 4096.172 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4096.172 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            184  |                   184  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    19  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            184  |                   203  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2b0745740

Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 4096.172 ; gain = 164.688
Phase 2.4 Global Placement Core | Checksum: 2918eafbd

Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 4096.172 ; gain = 164.688
Phase 2 Global Placement | Checksum: 2918eafbd

Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 4096.172 ; gain = 164.688

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 3589d4d50

Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 4096.172 ; gain = 164.688

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2141a13a2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 4096.172 ; gain = 164.688

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 29747c5d5

Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 4096.172 ; gain = 164.688

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2aab9a9b6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 4120.691 ; gain = 189.207
Phase 3.3.2 Slice Area Swap | Checksum: 2aab9a9b6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 4121.758 ; gain = 190.273
Phase 3.3 Small Shape DP | Checksum: 2e2c33229

Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 4148.895 ; gain = 217.410

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 317692569

Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4148.895 ; gain = 217.410

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 22ea695f9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4148.895 ; gain = 217.410
Phase 3 Detail Placement | Checksum: 22ea695f9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4148.895 ; gain = 217.410

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27f091558

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.926 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bf4f3649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.523 . Memory (MB): peak = 4206.164 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2498ec6d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.685 . Memory (MB): peak = 4206.164 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27f091558

Time (s): cpu = 00:01:56 ; elapsed = 00:02:14 . Memory (MB): peak = 4206.164 ; gain = 274.680

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.926. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2f2ab7523

Time (s): cpu = 00:01:56 ; elapsed = 00:02:15 . Memory (MB): peak = 4206.164 ; gain = 274.680

Time (s): cpu = 00:01:56 ; elapsed = 00:02:15 . Memory (MB): peak = 4206.164 ; gain = 274.680
Phase 4.1 Post Commit Optimization | Checksum: 2f2ab7523

Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 4206.164 ; gain = 274.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4227.922 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2dfb8e949

Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 4227.922 ; gain = 296.438

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2dfb8e949

Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 4227.922 ; gain = 296.438
Phase 4.3 Placer Reporting | Checksum: 2dfb8e949

Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 4227.922 ; gain = 296.438

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4227.922 ; gain = 0.000

Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 4227.922 ; gain = 296.438
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22181fb34

Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 4227.922 ; gain = 296.438
Ending Placer Task | Checksum: 1255a76d3

Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 4227.922 ; gain = 296.438
88 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:28 . Memory (MB): peak = 4227.922 ; gain = 296.438
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file TopMi400EamPoc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4227.922 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file TopMi400EamPoc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 4227.922 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopMi400EamPoc_utilization_placed.rpt -pb TopMi400EamPoc_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4227.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4227.922 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4227.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4227.922 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.926 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4227.922 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4227.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4227.922 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4227.922 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4227.922 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/.Xil/Vivado-73056-BDCGEHARRIS01/dcp2'.
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 27f76af5 ConstDB: 0 ShapeSum: 25884d8a RouteDB: d7dabe54
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 4227.922 ; gain = 0.000
Post Restoration Checksum: NetGraph: a3d14129 | NumContArr: 5c7661a6 | Constraints: 69b8fe92 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22ca99bfe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4227.922 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22ca99bfe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4227.922 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22ca99bfe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4227.922 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2a12a77fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4250.367 ; gain = 22.445

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b77a0687

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4250.367 ; gain = 22.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.975  | TNS=0.000  | WHS=-1.849 | THS=-203.878|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00145517 %
  Global Horizontal Routing Utilization  = 0.00190811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23008
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20234
  Number of Partially Routed Nets     = 2774
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 285caf6db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 285caf6db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: dd42a683

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4301.406 ; gain = 73.484
Phase 4 Initial Routing | Checksum: cb671b70

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4125
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.580  | TNS=0.000  | WHS=-0.638 | THS=-0.982 |

Phase 5.1 Global Iteration 0 | Checksum: 296176385

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.578  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 19c08acca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4301.406 ; gain = 73.484
Phase 5 Rip-up And Reroute | Checksum: 19c08acca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 19c08acca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 19c08acca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4301.406 ; gain = 73.484
Phase 6 Delay and Skew Optimization | Checksum: 19c08acca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.580  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18b2fcb22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4301.406 ; gain = 73.484
Phase 7 Post Hold Fix | Checksum: 18b2fcb22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26778 %
  Global Horizontal Routing Utilization  = 1.55804 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 18b2fcb22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18b2fcb22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X0Y7/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y1/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X0Y1/COM2_REFCLKOUT1
Phase 10 Depositing Routes | Checksum: 18b2fcb22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 18b2fcb22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 18b2fcb22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4301.406 ; gain = 73.484

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.580  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 18b2fcb22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4301.406 ; gain = 73.484
Total Elapsed time in route_design: 36.661 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1855be555

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4301.406 ; gain = 73.484
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1855be555

Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4301.406 ; gain = 73.484

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 4301.406 ; gain = 73.484
INFO: [Vivado 12-24828] Executing command : report_drc -file TopMi400EamPoc_drc_routed.rpt -pb TopMi400EamPoc_drc_routed.pb -rpx TopMi400EamPoc_drc_routed.rpx
Command: report_drc -file TopMi400EamPoc_drc_routed.rpt -pb TopMi400EamPoc_drc_routed.pb -rpx TopMi400EamPoc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file TopMi400EamPoc_methodology_drc_routed.rpt -pb TopMi400EamPoc_methodology_drc_routed.pb -rpx TopMi400EamPoc_methodology_drc_routed.rpx
Command: report_methodology -file TopMi400EamPoc_methodology_drc_routed.rpt -pb TopMi400EamPoc_methodology_drc_routed.pb -rpx TopMi400EamPoc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4301.406 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file TopMi400EamPoc_timing_summary_routed.rpt -pb TopMi400EamPoc_timing_summary_routed.pb -rpx TopMi400EamPoc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4301.406 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file TopMi400EamPoc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file TopMi400EamPoc_route_status.rpt -pb TopMi400EamPoc_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file TopMi400EamPoc_power_routed.rpt -pb TopMi400EamPoc_power_summary_routed.pb -rpx TopMi400EamPoc_power_routed.rpx
Command: report_power -file TopMi400EamPoc_power_routed.rpt -pb TopMi400EamPoc_power_summary_routed.pb -rpx TopMi400EamPoc_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4301.406 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file TopMi400EamPoc_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file TopMi400EamPoc_bus_skew_routed.rpt -pb TopMi400EamPoc_bus_skew_routed.pb -rpx TopMi400EamPoc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4301.406 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4301.406 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4301.406 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4301.406 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 4301.406 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4301.406 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4301.406 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4301.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 15:33:48 2024...
#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct  3 15:36:25 2024
# Process ID: 51244
# Current directory: S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1
# Command line: vivado.exe -log TopMi400EamPoc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopMi400EamPoc.tcl -notrace
# Log file: S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1/TopMi400EamPoc.vdi
# Journal file: S:/projects/mi400-eam-poc/proj-golden/mi400-eam-poc-golden.runs/impl_1\vivado.jou
# Running On        :BDCGEHARRIS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :AMD Ryzen 7 PRO 7840U w/ Radeon 780M Graphics  
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33585 MB
# Swap memory       :29100 MB
# Total Virtual     :62685 MB
# Available Virtual :17370 MB
#-----------------------------------------------------------
source TopMi400EamPoc.tcl -notrace
Command: open_checkpoint TopMi400EamPoc_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 372.520 ; gain = 6.285
INFO: [Device 21-403] Loading part xcau25p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1670.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 657 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1818.695 ; gain = 8.195
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3590.102 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3590.102 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3590.102 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3590.102 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 3590.102 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3590.102 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3590.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3590.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 35 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 126 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 3590.102 ; gain = 3231.680
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <PcieBridge_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <PcieBridge_i/xdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force TopMi400EamPoc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopMi400EamPoc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3637.742 ; gain = 47.641
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 15:37:54 2024...
