INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:44:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.480ns period=6.960ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.480ns period=6.960ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.960ns  (clk rise@6.960ns - clk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.249ns (34.432%)  route 4.283ns (65.568%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.443 - 6.960 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2255, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X59Y169        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, routed)          0.442     1.166    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X57Y169        LUT5 (Prop_lut5_I0_O)        0.043     1.209 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.209    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X57Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.460 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.460    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X57Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.509 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.509    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X57Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.558 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.558    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X57Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.607 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.607    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X57Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.656 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.656    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X57Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.763 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[2]
                         net (fo=64, routed)          0.448     2.212    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_5
    SLICE_X60Y177        LUT4 (Prop_lut4_I1_O)        0.118     2.330 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_71/O
                         net (fo=1, routed)           0.402     2.732    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_71_n_0
    SLICE_X58Y175        LUT6 (Prop_lut6_I5_O)        0.043     2.775 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_43/O
                         net (fo=1, routed)           0.292     3.067    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_43_n_0
    SLICE_X59Y175        LUT6 (Prop_lut6_I2_O)        0.043     3.110 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=10, routed)          0.368     3.478    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X55Y174        LUT4 (Prop_lut4_I3_O)        0.043     3.521 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11/O
                         net (fo=12, routed)          0.277     3.798    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11_n_0
    SLICE_X56Y175        LUT6 (Prop_lut6_I0_O)        0.043     3.841 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=42, routed)          0.310     4.151    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X54Y173        LUT6 (Prop_lut6_I1_O)        0.043     4.194 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.348     4.541    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X54Y176        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.817 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.817    addf0/operator/ltOp_carry__0_n_0
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.867 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.867    addf0/operator/ltOp_carry__1_n_0
    SLICE_X54Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.917 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.917    addf0/operator/ltOp_carry__2_n_0
    SLICE_X54Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.039 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.414     5.453    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X55Y178        LUT2 (Prop_lut2_I0_O)        0.135     5.588 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.588    addf0/operator/ps_c1_reg[3][0]
    SLICE_X55Y178        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.264     5.852 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.413     6.265    addf0/operator/RightShifterComponent/O[2]
    SLICE_X55Y180        LUT4 (Prop_lut4_I3_O)        0.120     6.385 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.144     6.529    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X55Y180        LUT5 (Prop_lut5_I0_O)        0.043     6.572 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.208     6.780    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X53Y179        LUT3 (Prop_lut3_I1_O)        0.043     6.823 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.217     7.040    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X52Y179        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.960     6.960 r  
                                                      0.000     6.960 r  clk (IN)
                         net (fo=2255, unset)         0.483     7.443    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y179        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.443    
                         clock uncertainty           -0.035     7.407    
    SLICE_X52Y179        FDRE (Setup_fdre_C_R)       -0.295     7.112    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  0.073    




