<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › au88x0 › au88x0_synth.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>au88x0_synth.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU Library General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Someday its supposed to make use of the WT DMA engine</span>
<span class="cm"> * for a Wavetable synthesizer.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;au88x0.h&quot;</span>
<span class="cp">#include &quot;au88x0_wt.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">vortex_fifo_setwtvalid</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fifo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">vortex_connection_adb_mixin</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">channel</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">source</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mixin</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">vortex_connection_mixin_mix</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mixin</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mix</span><span class="p">,</span> <span class="kt">int</span> <span class="n">a</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">vortex_fifo_wtinitialize</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fifo</span><span class="p">,</span> <span class="kt">int</span> <span class="n">j</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wt</span><span class="p">,</span>
			    <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="cm">/* WT */</span>

<span class="cm">/* Put 2 WT channels together for one stereo interlaced channel. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vortex_wt_setstereo</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="n">u32</span> <span class="n">wt</span><span class="p">,</span> <span class="n">u32</span> <span class="n">stereo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">temp</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>temp = hwread(vortex->mmio, 0x80 + ((wt >> 0x5)&lt;&lt; 0xf) + (((wt &amp; 0x1f) >> 1) &lt;&lt; 2));</p></td><td class="code"><div class="highlight"><pre>	<span class="n">temp</span> <span class="o">=</span> <span class="n">hwread</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_STEREO</span><span class="p">(</span><span class="n">wt</span><span class="p">));</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xfe</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">stereo</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>hwwrite(vortex->mmio, 0x80 + ((wt >> 0x5)&lt;&lt; 0xf) + (((wt &amp; 0x1f) >> 1) &lt;&lt; 2), temp);</p></td><td class="code"><div class="highlight"><pre>	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_STEREO</span><span class="p">(</span><span class="n">wt</span><span class="p">),</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Join to mixdown route. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vortex_wt_setdsout</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="n">u32</span> <span class="n">wt</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">temp</span><span class="p">;</span>

	<span class="cm">/* There is one DSREG register for each bank (32 voices each). */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">hwread</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DSREG</span><span class="p">((</span><span class="n">wt</span> <span class="o">&gt;=</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">wt</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="o">~</span><span class="p">(</span><span class="n">wt</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DSREG</span><span class="p">((</span><span class="n">wt</span> <span class="o">&gt;=</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Setup WT route. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">vortex_wt_allocroute</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wt</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wt_voice_t</span> <span class="o">*</span><span class="n">voice</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">wt_voice</span><span class="p">[</span><span class="n">wt</span><span class="p">]);</span>
	<span class="kt">int</span> <span class="n">temp</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>FIXME: WT audio routing.</p></td><td class="code"><div class="highlight"><pre>	<span class="k">if</span> <span class="p">(</span><span class="n">nr_ch</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vortex_fifo_wtinitialize</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">vortex_fifo_setwtvalid</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">vortex_wt_setstereo</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">wt</span><span class="p">,</span> <span class="n">nr_ch</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">vortex_fifo_setwtvalid</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">wt</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	
	<span class="cm">/* Set mixdown mode. */</span>
	<span class="n">vortex_wt_setdsout</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Set other parameter registers. */</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_SRAMP</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x880000</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><p>hwwrite(vortex->mmio, WT_GMODE(0), 0xffffffff);</p></td><td class="code"><div class="highlight"><pre><span class="cp">#ifdef CHIP_AU8830</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_SRAMP</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mh">0x880000</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><p>hwwrite(vortex->mmio, WT_GMODE(1), 0xffffffff);</p></td><td class="code"><div class="highlight"><pre><span class="cp">#endif</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">hwread</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;vortex: WT PARM3: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><p>hwwrite(vortex->mmio, WT_PARM(wt, 3), temp);</p></td><td class="code"><div class="highlight"><pre>	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;vortex: WT GMODE: %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hwread</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_GMODE</span><span class="p">(</span><span class="n">wt</span><span class="p">)));</span>

	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="mh">0xcff1c810</span><span class="p">);</span>

	<span class="n">voice</span><span class="o">-&gt;</span><span class="n">parm0</span> <span class="o">=</span> <span class="n">voice</span><span class="o">-&gt;</span><span class="n">parm1</span> <span class="o">=</span> <span class="mh">0xcfb23e2f</span><span class="p">;</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">voice</span><span class="o">-&gt;</span><span class="n">parm0</span><span class="p">);</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="n">voice</span><span class="o">-&gt;</span><span class="n">parm1</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;vortex: WT GMODE 2 : %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hwread</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_GMODE</span><span class="p">(</span><span class="n">wt</span><span class="p">)));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vortex_wt_connect</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ii</span><span class="p">,</span> <span class="n">mix</span><span class="p">;</span>

<span class="cp">#define NR_WTROUTES 6</span>
<span class="cp">#ifdef CHIP_AU8830</span>
<span class="cp">#define NR_WTBLOCKS 2</span>
<span class="cp">#else</span>
<span class="cp">#define NR_WTBLOCKS 1</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_WTBLOCKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">ii</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ii</span> <span class="o">&lt;</span> <span class="n">NR_WTROUTES</span><span class="p">;</span> <span class="n">ii</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mix</span> <span class="o">=</span>
			    <span class="n">vortex_adb_checkinout</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span>
						  <span class="n">vortex</span><span class="o">-&gt;</span><span class="n">fixed_res</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span>
						  <span class="n">VORTEX_RESOURCE_MIXIN</span><span class="p">);</span>
			<span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mixwt</span><span class="p">[(</span><span class="n">i</span> <span class="o">*</span> <span class="n">NR_WTROUTES</span><span class="p">)</span> <span class="o">+</span> <span class="n">ii</span><span class="p">]</span> <span class="o">=</span> <span class="n">mix</span><span class="p">;</span>

			<span class="n">vortex_route</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span>
				     <span class="n">ADB_WTOUT</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">ii</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">),</span> <span class="n">ADB_MIXIN</span><span class="p">(</span><span class="n">mix</span><span class="p">));</span>

			<span class="n">vortex_connection_mixin_mix</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span> <span class="n">mix</span><span class="p">,</span>
						    <span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mixplayb</span><span class="p">[</span><span class="n">ii</span> <span class="o">%</span> <span class="mi">2</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">VORTEX_IS_QUAD</span><span class="p">(</span><span class="n">vortex</span><span class="p">))</span>
				<span class="n">vortex_connection_mixin_mix</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span>
							    <span class="n">mix</span><span class="p">,</span>
							    <span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mixplayb</span><span class="p">[</span><span class="mi">2</span> <span class="o">+</span>
								     <span class="p">(</span><span class="n">ii</span> <span class="o">%</span> <span class="mi">2</span><span class="p">)],</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_WT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_RUN</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Read WT Register */</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">static int vortex_wt_GetReg(vortex_t * vortex, char reg, int wt)</span>
<span class="c">{</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>int eax, esi;</p></td><td class="code"><div class="highlight"><pre><span class="c">	if (reg == 4) {</span>
<span class="c">		return hwread(vortex-&gt;mmio, WT_PARM(wt, 3));</span>
<span class="c">	}</span>
<span class="c">	if (reg == 7) {</span>
<span class="c">		return hwread(vortex-&gt;mmio, WT_GMODE(wt));</span>
<span class="c">	}</span>

<span class="c">	return 0;</span>
<span class="c">}</span>

<span class="c">/* WT hardware abstraction layer generic register interface. */</span>
<span class="c">static int</span>
<span class="c">vortex_wt_SetReg2(vortex_t * vortex, unsigned char reg, int wt,</span>
<span class="c">		  u16 val)</span>
<span class="c">{</span>
<span class="c">	/*</span>
<span class="c">	   int eax, edx;</span>

<span class="c">	   if (wt &gt;= NR_WT)  // 0x40 -&gt; NR_WT</span>
<span class="c">	   return 0;</span>

<span class="c">	   if ((reg - 0x20) &gt; 0) {</span>
<span class="c">	   if ((reg - 0x21) != 0) </span>
<span class="c">	   return 0;</span>
<span class="c">	   eax = ((((b &amp; 0xff) &lt;&lt; 0xb) + (edx &amp; 0xff)) &lt;&lt; 4) + 0x208; // param 2</span>
<span class="c">	   } else {</span>
<span class="c">	   eax = ((((b &amp; 0xff) &lt;&lt; 0xb) + (edx &amp; 0xff)) &lt;&lt; 4) + 0x20a; // param 3</span>
<span class="c">	   }</span>
<span class="c">	   hwwrite(vortex-&gt;mmio, eax, c);</span>
<span class="c">	 */</span>
<span class="c">	return 1;</span>
<span class="c">}</span>

<span class="c">/*public: static void __thiscall CWTHal::SetReg(unsigned char,int,unsigned long) */</span>
<span class="cp">#endif</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wt</span><span class="p">,</span>
		 <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ecx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="o">||</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;=</span> <span class="mi">10</span><span class="p">))</span> <span class="o">||</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="mh">0xc</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wt</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">NR_WT</span> <span class="o">/</span> <span class="n">NR_WT_PB</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span>
			    <span class="p">(</span><span class="s">&quot;vortex: WT SetReg: bank out of range. reg=0x%x, wt=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">reg</span><span class="p">,</span> <span class="n">wt</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wt</span> <span class="o">&gt;=</span> <span class="n">NR_WT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;vortex: WT SetReg: voice out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;</span> <span class="mh">0xc</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Voice specific parameters */</span>
	<span class="k">case</span> <span class="mi">0</span>:		<span class="cm">/* running */</span>
		<span class="cm">/*</span>
<span class="cm">		printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">		       WT_RUN(wt), (int)val);</span>
<span class="cm">		*/</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_RUN</span><span class="p">(</span><span class="n">wt</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:		<span class="cm">/* param 0 */</span>
		<span class="cm">/*</span>
<span class="cm">		printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">		       WT_PARM(wt,0), (int)val);</span>
<span class="cm">		*/</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:		<span class="cm">/* param 1 */</span>
		<span class="cm">/*</span>
<span class="cm">		printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">		       WT_PARM(wt,1), (int)val);</span>
<span class="cm">		*/</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:		<span class="cm">/* param 2 */</span>
		<span class="cm">/*</span>
<span class="cm">		printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">		       WT_PARM(wt,2), (int)val);</span>
<span class="cm">		*/</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:		<span class="cm">/* param 3 */</span>
		<span class="cm">/*</span>
<span class="cm">		printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">		       WT_PARM(wt,3), (int)val);</span>
<span class="cm">		*/</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_PARM</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:		<span class="cm">/* mute */</span>
		<span class="cm">/*</span>
<span class="cm">		printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">		       WT_MUTE(wt), (int)val);</span>
<span class="cm">		*/</span>
		<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_MUTE</span><span class="p">(</span><span class="n">wt</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xb</span>:
		<span class="p">{</span>		<span class="cm">/* delay */</span>
			<span class="cm">/*</span>
<span class="cm">			printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;,</span>
<span class="cm">			       WT_DELAY(wt,0), (int)val);</span>
<span class="cm">			*/</span>
			<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
			<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">WT_DELAY</span><span class="p">(</span><span class="n">wt</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">return</span> <span class="mh">0xc</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* Global WT block parameters */</span>
	<span class="k">case</span> <span class="mi">5</span>:		<span class="cm">/* sramp */</span>
		<span class="n">ecx</span> <span class="o">=</span> <span class="n">WT_SRAMP</span><span class="p">(</span><span class="n">wt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:		<span class="cm">/* aramp */</span>
		<span class="n">ecx</span> <span class="o">=</span> <span class="n">WT_ARAMP</span><span class="p">(</span><span class="n">wt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">9</span>:		<span class="cm">/* mramp */</span>
		<span class="n">ecx</span> <span class="o">=</span> <span class="n">WT_MRAMP</span><span class="p">(</span><span class="n">wt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xa</span>:		<span class="cm">/* ctrl */</span>
		<span class="n">ecx</span> <span class="o">=</span> <span class="n">WT_CTRL</span><span class="p">(</span><span class="n">wt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xc</span>:		<span class="cm">/* ds_reg */</span>
		<span class="n">ecx</span> <span class="o">=</span> <span class="n">WT_DSREG</span><span class="p">(</span><span class="n">wt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	printk(KERN_DEBUG &quot;vortex: WT SetReg(0x%x) = 0x%08x\n&quot;, ecx, (int)val);</span>
<span class="cm">	*/</span>
	<span class="n">hwwrite</span><span class="p">(</span><span class="n">vortex</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vortex_wt_init</span><span class="p">(</span><span class="n">vortex_t</span> <span class="o">*</span> <span class="n">vortex</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">var4</span><span class="p">,</span> <span class="n">var8</span><span class="p">,</span> <span class="n">varc</span><span class="p">,</span> <span class="n">var10</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">edi</span><span class="p">;</span>

	<span class="n">var10</span> <span class="o">&amp;=</span> <span class="mh">0xFFFFFFE3</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">|=</span> <span class="mh">0x22</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">&amp;=</span> <span class="mh">0xFFFFFEBF</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">|=</span> <span class="mh">0x200</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">&amp;=</span> <span class="mh">0xfffffffe</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">&amp;=</span> <span class="mh">0xfffffbff</span><span class="p">;</span>
	<span class="n">var10</span> <span class="o">|=</span> <span class="mh">0x1800</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><p>var10 = 0x1AA2</p></td><td class="code"><div class="highlight"><pre>	<span class="n">var4</span> <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">;</span>
	<span class="n">varc</span> <span class="o">=</span> <span class="mh">0x00830000</span><span class="p">;</span>
	<span class="n">var8</span> <span class="o">=</span> <span class="mh">0x00830000</span><span class="p">;</span>

	<span class="cm">/* Init Bank registers. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">edi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">edi</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">NR_WT</span> <span class="o">/</span> <span class="n">NR_WT_PB</span><span class="p">);</span> <span class="n">edi</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0xc</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* ds_reg */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="n">var10</span><span class="p">);</span>	<span class="cm">/* ctrl  */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="n">var4</span><span class="p">);</span>	<span class="cm">/* mramp */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="n">varc</span><span class="p">);</span>	<span class="cm">/* aramp */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x5</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="n">var8</span><span class="p">);</span>	<span class="cm">/* sramp */</span>
	<span class="p">}</span>
	<span class="cm">/* Init Voice registers. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">edi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">edi</span> <span class="o">&lt;</span> <span class="n">NR_WT</span><span class="p">;</span> <span class="n">edi</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* param 3 0x20c */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* param 2 0x208 */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* param 1 0x204 */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* param 0 0x200 */</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0xb</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* delay 0x400 - 0x40c */</span>
	<span class="p">}</span>
	<span class="n">var10</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">edi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">edi</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">NR_WT</span> <span class="o">/</span> <span class="n">NR_WT_PB</span><span class="p">);</span> <span class="n">edi</span><span class="o">++</span><span class="p">)</span>
		<span class="n">vortex_wt_SetReg</span><span class="p">(</span><span class="n">vortex</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">,</span> <span class="n">edi</span><span class="p">,</span> <span class="n">var10</span><span class="p">);</span>	<span class="cm">/* ctrl */</span>
<span class="p">}</span>

<span class="cm">/* Extract of CAdbTopology::SetVolume(struct _ASPVOLUME *) */</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">static void vortex_wt_SetVolume(vortex_t * vortex, int wt, int vol[])</span>
<span class="c">{</span>
<span class="c">	wt_voice_t *voice = &amp;(vortex-&gt;wt_voice[wt]);</span>
<span class="c">	int ecx = vol[1], eax = vol[0];</span>

<span class="c">	/* This is pure guess */</span>
<span class="c">	voice-&gt;parm0 &amp;= 0xff00ffff;</span>
<span class="c">	voice-&gt;parm0 |= (vol[0] &amp; 0xff) &lt;&lt; 0x10;</span>
<span class="c">	voice-&gt;parm1 &amp;= 0xff00ffff;</span>
<span class="c">	voice-&gt;parm1 |= (vol[1] &amp; 0xff) &lt;&lt; 0x10;</span>

<span class="c">	/* This is real */</span>
<span class="c">	hwwrite(vortex, WT_PARM(wt, 0), voice-&gt;parm0);</span>
<span class="c">	hwwrite(vortex, WT_PARM(wt, 1), voice-&gt;parm0);</span>

<span class="c">	if (voice-&gt;this_1D0 &amp; 4) {</span>
<span class="c">		eax &gt;&gt;= 8;</span>
<span class="c">		ecx = eax;</span>
<span class="c">		if (ecx &lt; 0x80)</span>
<span class="c">			ecx = 0x7f;</span>
<span class="c">		voice-&gt;parm3 &amp;= 0xFFFFC07F;</span>
<span class="c">		voice-&gt;parm3 |= (ecx &amp; 0x7f) &lt;&lt; 7;</span>
<span class="c">		voice-&gt;parm3 &amp;= 0xFFFFFF80;</span>
<span class="c">		voice-&gt;parm3 |= (eax &amp; 0x7f);</span>
<span class="c">	} else {</span>
<span class="c">		voice-&gt;parm3 &amp;= 0xFFE03FFF;</span>
<span class="c">		voice-&gt;parm3 |= (eax &amp; 0xFE00) &lt;&lt; 5;</span>
<span class="c">	}</span>

<span class="c">	hwwrite(vortex, WT_PARM(wt, 3), voice-&gt;parm3);</span>
<span class="c">}</span>

<span class="c">/* Extract of CAdbTopology::SetFrequency(unsigned long arg_0) */</span>
<span class="c">static void vortex_wt_SetFrequency(vortex_t * vortex, int wt, unsigned int sr)</span>
<span class="c">{</span>
<span class="c">	wt_voice_t *voice = &amp;(vortex-&gt;wt_voice[wt]);</span>
<span class="c">	u32 eax, edx;</span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><p>FIXME: 64 bit operation.</p></td><td class="code"><div class="highlight"><pre><span class="c">	eax = ((sr &lt;&lt; 0xf) * 0x57619F1) &amp; 0xffffffff;</span>
<span class="c">	edx = (((sr &lt;&lt; 0xf) * 0x57619F1)) &gt;&gt; 0x20;</span>

<span class="c">	edx &gt;&gt;= 0xa;</span>
<span class="c">	edx &lt;&lt;= 1;</span>
<span class="c">	if (edx) {</span>
<span class="c">		if (edx &amp; 0x0FFF80000)</span>
<span class="c">			eax = 0x7fff;</span>
<span class="c">		else {</span>
<span class="c">			edx &lt;&lt;= 0xd;</span>
<span class="c">			eax = 7;</span>
<span class="c">			while ((edx &amp; 0x80000000) == 0) {</span>
<span class="c">				edx &lt;&lt;= 1;</span>
<span class="c">				eax--;</span>
<span class="c">				if (eax == 0)</span>
<span class="c">					break;</span>
<span class="c">			}</span>
<span class="c">			if (eax)</span>
<span class="c">				edx &lt;&lt;= 1;</span>
<span class="c">			eax &lt;&lt;= 0xc;</span>
<span class="c">			edx &gt;&gt;= 0x14;</span>
<span class="c">			eax |= edx;</span>
<span class="c">		}</span>
<span class="c">	} else</span>
<span class="c">		eax = 0;</span>
<span class="c">	voice-&gt;parm0 &amp;= 0xffff0001;</span>
<span class="c">	voice-&gt;parm0 |= (eax &amp; 0x7fff) &lt;&lt; 1;</span>
<span class="c">	voice-&gt;parm1 = voice-&gt;parm0 | 1;</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><p>Wt: this<em>1D4
AuWt::WriteReg((ulong)(this</em>1DC&lt;&lt;4)+0x200, (ulong)this<em>1E4);
AuWt::WriteReg((ulong)(this</em>1DC&lt;&lt;4)+0x204, (ulong)this_1E8);</p></td><td class="code"><div class="highlight"><pre><span class="c">	hwwrite(vortex-&gt;mmio, WT_PARM(wt, 0), voice-&gt;parm0);</span>
<span class="c">	hwwrite(vortex-&gt;mmio, WT_PARM(wt, 1), voice-&gt;parm1);</span>
<span class="c">}</span>
<span class="cp">#endif</span>

<span class="cm">/* End of File */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
