$date
	Mon Nov 30 10:48:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! valid $end
$var reg 1 " clk $end
$var reg 1 # read $end
$var reg 1 $ reset $end
$var reg 1 % sig $end
$scope module u $end
$var wire 1 " clk $end
$var wire 1 # read $end
$var wire 1 $ reset $end
$var wire 1 % sig $end
$var reg 1 & sig_buf $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
0$
0#
0"
x!
$end
#1
0!
1$
#2
0$
#5
1"
#10
0"
#15
1"
#20
0"
#25
1!
0&
1"
1%
#27
0%
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#57
1#
#60
0"
#65
0!
1"
#67
0#
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#267
