Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alexrkas\Desktop\EE371\Lab4\processor.qsys --synthesis=VERILOG --output-directory=C:\Users\alexrkas\Desktop\EE371\Lab4\processor\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab4/processor.qsys
Progress: Reading input file
Progress: Adding characterReceived [altera_avalon_pio 17.1]
Progress: Parameterizing module characterReceived
Progress: Adding characterSent [altera_avalon_pio 17.1]
Progress: Parameterizing module characterSent
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding load [altera_avalon_pio 17.1]
Progress: Parameterizing module load
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_mem
Progress: Adding parallelInput [altera_avalon_pio 17.1]
Progress: Parameterizing module parallelInput
Progress: Adding parallelOutput [altera_avalon_pio 17.1]
Progress: Parameterizing module parallelOutput
Progress: Adding sys_clk_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding transmitEnable [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitEnable
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.characterReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processor.characterSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: processor.cpu: Nios II Classic cores are no longer recommended for new projects
Info: processor.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: processor.parallelInput: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processor.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: processor.sysid: Time stamp will be automatically updated when this component is generated.
Info: processor: Generating processor "processor" for QUARTUS_SYNTH
Info: characterReceived: Starting RTL generation for module 'processor_characterReceived'
Info: characterReceived:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_characterReceived --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0032_characterReceived_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0032_characterReceived_gen//processor_characterReceived_component_configuration.pl  --do_build_sim=0  ]
Info: characterReceived: Done RTL generation for module 'processor_characterReceived'
Info: characterReceived: "processor" instantiated altera_avalon_pio "characterReceived"
Info: cpu: Starting RTL generation for module 'processor_cpu'
Info: cpu:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_cpu --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0033_cpu_gen/ --quartus_bindir=C:/intelfpga/17.1/quartus/bin64 --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0033_cpu_gen//processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.03.05 17:30:32 (*) Starting Nios II generation
Info: cpu: # 2018.03.05 17:30:32 (*)   Checking for plaintext license.
Info: cpu: # 2018.03.05 17:30:32 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/17.1/quartus/bin64
Info: cpu: # 2018.03.05 17:30:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.03.05 17:30:33 (*)   Plaintext license not found.
Info: cpu: # 2018.03.05 17:30:33 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.03.05 17:30:33 (*)   Couldn't query license setup in Quartus directory C:/intelfpga/17.1/quartus/bin64
Info: cpu: # 2018.03.05 17:30:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.03.05 17:30:33 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.03.05 17:30:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.03.05 17:30:33 (*)   Creating all objects for CPU
Info: cpu: # 2018.03.05 17:30:34 (*)     Pipeline frontend
Info: cpu: # 2018.03.05 17:30:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.03.05 17:30:38 (*)   Creating encrypted RTL
Info: cpu: # 2018.03.05 17:30:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'processor_cpu'
Info: cpu: "processor" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'processor_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0034_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0034_jtag_uart_gen//processor_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'processor_jtag_uart'
Info: jtag_uart: "processor" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: load: Starting RTL generation for module 'processor_load'
Info: load:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_load --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0035_load_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0035_load_gen//processor_load_component_configuration.pl  --do_build_sim=0  ]
Info: load: Done RTL generation for module 'processor_load'
Info: load: "processor" instantiated altera_avalon_pio "load"
Info: onchip_mem: Starting RTL generation for module 'processor_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_mem --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0036_onchip_mem_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0036_onchip_mem_gen//processor_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'processor_onchip_mem'
Info: onchip_mem: "processor" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: parallelInput: Starting RTL generation for module 'processor_parallelInput'
Info: parallelInput:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_parallelInput --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0037_parallelInput_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0037_parallelInput_gen//processor_parallelInput_component_configuration.pl  --do_build_sim=0  ]
Info: parallelInput: Done RTL generation for module 'processor_parallelInput'
Info: parallelInput: "processor" instantiated altera_avalon_pio "parallelInput"
Info: parallelOutput: Starting RTL generation for module 'processor_parallelOutput'
Info: parallelOutput:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_parallelOutput --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0038_parallelOutput_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0038_parallelOutput_gen//processor_parallelOutput_component_configuration.pl  --do_build_sim=0  ]
Info: parallelOutput: Done RTL generation for module 'processor_parallelOutput'
Info: parallelOutput: "processor" instantiated altera_avalon_pio "parallelOutput"
Info: sys_clk_timer: Starting RTL generation for module 'processor_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=processor_sys_clk_timer --dir=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0039_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/alexrkas/AppData/Local/Temp/alt7596_4306176309770624022.dir/0039_sys_clk_timer_gen//processor_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'processor_sys_clk_timer'
Info: sys_clk_timer: "processor" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "processor" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processor" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/Users/alexrkas/Desktop/EE371/Lab4/processor/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/alexrkas/Desktop/EE371/Lab4/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/alexrkas/Desktop/EE371/Lab4/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/alexrkas/Desktop/EE371/Lab4/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: processor: Done "processor" with 33 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
