$comment
	File created using the following command:
		vcd file aula13.msim.vcd -direction
$end
$date
	Wed Oct 26 19:09:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula13_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Ctrl_write $end
$var wire 1 # Funct [5] $end
$var wire 1 $ Funct [4] $end
$var wire 1 % Funct [3] $end
$var wire 1 & Funct [2] $end
$var wire 1 ' Funct [1] $end
$var wire 1 ( Funct [0] $end
$var wire 1 ) Instru_opcode [5] $end
$var wire 1 * Instru_opcode [4] $end
$var wire 1 + Instru_opcode [3] $end
$var wire 1 , Instru_opcode [2] $end
$var wire 1 - Instru_opcode [1] $end
$var wire 1 . Instru_opcode [0] $end
$var wire 1 / PC_OUT [31] $end
$var wire 1 0 PC_OUT [30] $end
$var wire 1 1 PC_OUT [29] $end
$var wire 1 2 PC_OUT [28] $end
$var wire 1 3 PC_OUT [27] $end
$var wire 1 4 PC_OUT [26] $end
$var wire 1 5 PC_OUT [25] $end
$var wire 1 6 PC_OUT [24] $end
$var wire 1 7 PC_OUT [23] $end
$var wire 1 8 PC_OUT [22] $end
$var wire 1 9 PC_OUT [21] $end
$var wire 1 : PC_OUT [20] $end
$var wire 1 ; PC_OUT [19] $end
$var wire 1 < PC_OUT [18] $end
$var wire 1 = PC_OUT [17] $end
$var wire 1 > PC_OUT [16] $end
$var wire 1 ? PC_OUT [15] $end
$var wire 1 @ PC_OUT [14] $end
$var wire 1 A PC_OUT [13] $end
$var wire 1 B PC_OUT [12] $end
$var wire 1 C PC_OUT [11] $end
$var wire 1 D PC_OUT [10] $end
$var wire 1 E PC_OUT [9] $end
$var wire 1 F PC_OUT [8] $end
$var wire 1 G PC_OUT [7] $end
$var wire 1 H PC_OUT [6] $end
$var wire 1 I PC_OUT [5] $end
$var wire 1 J PC_OUT [4] $end
$var wire 1 K PC_OUT [3] $end
$var wire 1 L PC_OUT [2] $end
$var wire 1 M PC_OUT [1] $end
$var wire 1 N PC_OUT [0] $end
$var wire 1 O Rs_End [4] $end
$var wire 1 P Rs_End [3] $end
$var wire 1 Q Rs_End [2] $end
$var wire 1 R Rs_End [1] $end
$var wire 1 S Rs_End [0] $end
$var wire 1 T RS_OUT [31] $end
$var wire 1 U RS_OUT [30] $end
$var wire 1 V RS_OUT [29] $end
$var wire 1 W RS_OUT [28] $end
$var wire 1 X RS_OUT [27] $end
$var wire 1 Y RS_OUT [26] $end
$var wire 1 Z RS_OUT [25] $end
$var wire 1 [ RS_OUT [24] $end
$var wire 1 \ RS_OUT [23] $end
$var wire 1 ] RS_OUT [22] $end
$var wire 1 ^ RS_OUT [21] $end
$var wire 1 _ RS_OUT [20] $end
$var wire 1 ` RS_OUT [19] $end
$var wire 1 a RS_OUT [18] $end
$var wire 1 b RS_OUT [17] $end
$var wire 1 c RS_OUT [16] $end
$var wire 1 d RS_OUT [15] $end
$var wire 1 e RS_OUT [14] $end
$var wire 1 f RS_OUT [13] $end
$var wire 1 g RS_OUT [12] $end
$var wire 1 h RS_OUT [11] $end
$var wire 1 i RS_OUT [10] $end
$var wire 1 j RS_OUT [9] $end
$var wire 1 k RS_OUT [8] $end
$var wire 1 l RS_OUT [7] $end
$var wire 1 m RS_OUT [6] $end
$var wire 1 n RS_OUT [5] $end
$var wire 1 o RS_OUT [4] $end
$var wire 1 p RS_OUT [3] $end
$var wire 1 q RS_OUT [2] $end
$var wire 1 r RS_OUT [1] $end
$var wire 1 s RS_OUT [0] $end
$var wire 1 t Rt_End [4] $end
$var wire 1 u Rt_End [3] $end
$var wire 1 v Rt_End [2] $end
$var wire 1 w Rt_End [1] $end
$var wire 1 x Rt_End [0] $end
$var wire 1 y RT_OUT [31] $end
$var wire 1 z RT_OUT [30] $end
$var wire 1 { RT_OUT [29] $end
$var wire 1 | RT_OUT [28] $end
$var wire 1 } RT_OUT [27] $end
$var wire 1 ~ RT_OUT [26] $end
$var wire 1 !! RT_OUT [25] $end
$var wire 1 "! RT_OUT [24] $end
$var wire 1 #! RT_OUT [23] $end
$var wire 1 $! RT_OUT [22] $end
$var wire 1 %! RT_OUT [21] $end
$var wire 1 &! RT_OUT [20] $end
$var wire 1 '! RT_OUT [19] $end
$var wire 1 (! RT_OUT [18] $end
$var wire 1 )! RT_OUT [17] $end
$var wire 1 *! RT_OUT [16] $end
$var wire 1 +! RT_OUT [15] $end
$var wire 1 ,! RT_OUT [14] $end
$var wire 1 -! RT_OUT [13] $end
$var wire 1 .! RT_OUT [12] $end
$var wire 1 /! RT_OUT [11] $end
$var wire 1 0! RT_OUT [10] $end
$var wire 1 1! RT_OUT [9] $end
$var wire 1 2! RT_OUT [8] $end
$var wire 1 3! RT_OUT [7] $end
$var wire 1 4! RT_OUT [6] $end
$var wire 1 5! RT_OUT [5] $end
$var wire 1 6! RT_OUT [4] $end
$var wire 1 7! RT_OUT [3] $end
$var wire 1 8! RT_OUT [2] $end
$var wire 1 9! RT_OUT [1] $end
$var wire 1 :! RT_OUT [0] $end
$var wire 1 ;! Sel_ULA [1] $end
$var wire 1 <! Sel_ULA [0] $end
$var wire 1 =! ULAA_OUT [31] $end
$var wire 1 >! ULAA_OUT [30] $end
$var wire 1 ?! ULAA_OUT [29] $end
$var wire 1 @! ULAA_OUT [28] $end
$var wire 1 A! ULAA_OUT [27] $end
$var wire 1 B! ULAA_OUT [26] $end
$var wire 1 C! ULAA_OUT [25] $end
$var wire 1 D! ULAA_OUT [24] $end
$var wire 1 E! ULAA_OUT [23] $end
$var wire 1 F! ULAA_OUT [22] $end
$var wire 1 G! ULAA_OUT [21] $end
$var wire 1 H! ULAA_OUT [20] $end
$var wire 1 I! ULAA_OUT [19] $end
$var wire 1 J! ULAA_OUT [18] $end
$var wire 1 K! ULAA_OUT [17] $end
$var wire 1 L! ULAA_OUT [16] $end
$var wire 1 M! ULAA_OUT [15] $end
$var wire 1 N! ULAA_OUT [14] $end
$var wire 1 O! ULAA_OUT [13] $end
$var wire 1 P! ULAA_OUT [12] $end
$var wire 1 Q! ULAA_OUT [11] $end
$var wire 1 R! ULAA_OUT [10] $end
$var wire 1 S! ULAA_OUT [9] $end
$var wire 1 T! ULAA_OUT [8] $end
$var wire 1 U! ULAA_OUT [7] $end
$var wire 1 V! ULAA_OUT [6] $end
$var wire 1 W! ULAA_OUT [5] $end
$var wire 1 X! ULAA_OUT [4] $end
$var wire 1 Y! ULAA_OUT [3] $end
$var wire 1 Z! ULAA_OUT [2] $end
$var wire 1 [! ULAA_OUT [1] $end
$var wire 1 \! ULAA_OUT [0] $end

$scope module i1 $end
$var wire 1 ]! gnd $end
$var wire 1 ^! vcc $end
$var wire 1 _! unknown $end
$var wire 1 `! devoe $end
$var wire 1 a! devclrn $end
$var wire 1 b! devpor $end
$var wire 1 c! ww_devoe $end
$var wire 1 d! ww_devclrn $end
$var wire 1 e! ww_devpor $end
$var wire 1 f! ww_CLOCK_50 $end
$var wire 1 g! ww_Ctrl_write $end
$var wire 1 h! ww_Sel_ULA [1] $end
$var wire 1 i! ww_Sel_ULA [0] $end
$var wire 1 j! ww_Instru_opcode [5] $end
$var wire 1 k! ww_Instru_opcode [4] $end
$var wire 1 l! ww_Instru_opcode [3] $end
$var wire 1 m! ww_Instru_opcode [2] $end
$var wire 1 n! ww_Instru_opcode [1] $end
$var wire 1 o! ww_Instru_opcode [0] $end
$var wire 1 p! ww_Funct [5] $end
$var wire 1 q! ww_Funct [4] $end
$var wire 1 r! ww_Funct [3] $end
$var wire 1 s! ww_Funct [2] $end
$var wire 1 t! ww_Funct [1] $end
$var wire 1 u! ww_Funct [0] $end
$var wire 1 v! ww_ULAA_OUT [31] $end
$var wire 1 w! ww_ULAA_OUT [30] $end
$var wire 1 x! ww_ULAA_OUT [29] $end
$var wire 1 y! ww_ULAA_OUT [28] $end
$var wire 1 z! ww_ULAA_OUT [27] $end
$var wire 1 {! ww_ULAA_OUT [26] $end
$var wire 1 |! ww_ULAA_OUT [25] $end
$var wire 1 }! ww_ULAA_OUT [24] $end
$var wire 1 ~! ww_ULAA_OUT [23] $end
$var wire 1 !" ww_ULAA_OUT [22] $end
$var wire 1 "" ww_ULAA_OUT [21] $end
$var wire 1 #" ww_ULAA_OUT [20] $end
$var wire 1 $" ww_ULAA_OUT [19] $end
$var wire 1 %" ww_ULAA_OUT [18] $end
$var wire 1 &" ww_ULAA_OUT [17] $end
$var wire 1 '" ww_ULAA_OUT [16] $end
$var wire 1 (" ww_ULAA_OUT [15] $end
$var wire 1 )" ww_ULAA_OUT [14] $end
$var wire 1 *" ww_ULAA_OUT [13] $end
$var wire 1 +" ww_ULAA_OUT [12] $end
$var wire 1 ," ww_ULAA_OUT [11] $end
$var wire 1 -" ww_ULAA_OUT [10] $end
$var wire 1 ." ww_ULAA_OUT [9] $end
$var wire 1 /" ww_ULAA_OUT [8] $end
$var wire 1 0" ww_ULAA_OUT [7] $end
$var wire 1 1" ww_ULAA_OUT [6] $end
$var wire 1 2" ww_ULAA_OUT [5] $end
$var wire 1 3" ww_ULAA_OUT [4] $end
$var wire 1 4" ww_ULAA_OUT [3] $end
$var wire 1 5" ww_ULAA_OUT [2] $end
$var wire 1 6" ww_ULAA_OUT [1] $end
$var wire 1 7" ww_ULAA_OUT [0] $end
$var wire 1 8" ww_RS_OUT [31] $end
$var wire 1 9" ww_RS_OUT [30] $end
$var wire 1 :" ww_RS_OUT [29] $end
$var wire 1 ;" ww_RS_OUT [28] $end
$var wire 1 <" ww_RS_OUT [27] $end
$var wire 1 =" ww_RS_OUT [26] $end
$var wire 1 >" ww_RS_OUT [25] $end
$var wire 1 ?" ww_RS_OUT [24] $end
$var wire 1 @" ww_RS_OUT [23] $end
$var wire 1 A" ww_RS_OUT [22] $end
$var wire 1 B" ww_RS_OUT [21] $end
$var wire 1 C" ww_RS_OUT [20] $end
$var wire 1 D" ww_RS_OUT [19] $end
$var wire 1 E" ww_RS_OUT [18] $end
$var wire 1 F" ww_RS_OUT [17] $end
$var wire 1 G" ww_RS_OUT [16] $end
$var wire 1 H" ww_RS_OUT [15] $end
$var wire 1 I" ww_RS_OUT [14] $end
$var wire 1 J" ww_RS_OUT [13] $end
$var wire 1 K" ww_RS_OUT [12] $end
$var wire 1 L" ww_RS_OUT [11] $end
$var wire 1 M" ww_RS_OUT [10] $end
$var wire 1 N" ww_RS_OUT [9] $end
$var wire 1 O" ww_RS_OUT [8] $end
$var wire 1 P" ww_RS_OUT [7] $end
$var wire 1 Q" ww_RS_OUT [6] $end
$var wire 1 R" ww_RS_OUT [5] $end
$var wire 1 S" ww_RS_OUT [4] $end
$var wire 1 T" ww_RS_OUT [3] $end
$var wire 1 U" ww_RS_OUT [2] $end
$var wire 1 V" ww_RS_OUT [1] $end
$var wire 1 W" ww_RS_OUT [0] $end
$var wire 1 X" ww_RT_OUT [31] $end
$var wire 1 Y" ww_RT_OUT [30] $end
$var wire 1 Z" ww_RT_OUT [29] $end
$var wire 1 [" ww_RT_OUT [28] $end
$var wire 1 \" ww_RT_OUT [27] $end
$var wire 1 ]" ww_RT_OUT [26] $end
$var wire 1 ^" ww_RT_OUT [25] $end
$var wire 1 _" ww_RT_OUT [24] $end
$var wire 1 `" ww_RT_OUT [23] $end
$var wire 1 a" ww_RT_OUT [22] $end
$var wire 1 b" ww_RT_OUT [21] $end
$var wire 1 c" ww_RT_OUT [20] $end
$var wire 1 d" ww_RT_OUT [19] $end
$var wire 1 e" ww_RT_OUT [18] $end
$var wire 1 f" ww_RT_OUT [17] $end
$var wire 1 g" ww_RT_OUT [16] $end
$var wire 1 h" ww_RT_OUT [15] $end
$var wire 1 i" ww_RT_OUT [14] $end
$var wire 1 j" ww_RT_OUT [13] $end
$var wire 1 k" ww_RT_OUT [12] $end
$var wire 1 l" ww_RT_OUT [11] $end
$var wire 1 m" ww_RT_OUT [10] $end
$var wire 1 n" ww_RT_OUT [9] $end
$var wire 1 o" ww_RT_OUT [8] $end
$var wire 1 p" ww_RT_OUT [7] $end
$var wire 1 q" ww_RT_OUT [6] $end
$var wire 1 r" ww_RT_OUT [5] $end
$var wire 1 s" ww_RT_OUT [4] $end
$var wire 1 t" ww_RT_OUT [3] $end
$var wire 1 u" ww_RT_OUT [2] $end
$var wire 1 v" ww_RT_OUT [1] $end
$var wire 1 w" ww_RT_OUT [0] $end
$var wire 1 x" ww_Rs_End [4] $end
$var wire 1 y" ww_Rs_End [3] $end
$var wire 1 z" ww_Rs_End [2] $end
$var wire 1 {" ww_Rs_End [1] $end
$var wire 1 |" ww_Rs_End [0] $end
$var wire 1 }" ww_Rt_End [4] $end
$var wire 1 ~" ww_Rt_End [3] $end
$var wire 1 !# ww_Rt_End [2] $end
$var wire 1 "# ww_Rt_End [1] $end
$var wire 1 ## ww_Rt_End [0] $end
$var wire 1 $# ww_PC_OUT [31] $end
$var wire 1 %# ww_PC_OUT [30] $end
$var wire 1 &# ww_PC_OUT [29] $end
$var wire 1 '# ww_PC_OUT [28] $end
$var wire 1 (# ww_PC_OUT [27] $end
$var wire 1 )# ww_PC_OUT [26] $end
$var wire 1 *# ww_PC_OUT [25] $end
$var wire 1 +# ww_PC_OUT [24] $end
$var wire 1 ,# ww_PC_OUT [23] $end
$var wire 1 -# ww_PC_OUT [22] $end
$var wire 1 .# ww_PC_OUT [21] $end
$var wire 1 /# ww_PC_OUT [20] $end
$var wire 1 0# ww_PC_OUT [19] $end
$var wire 1 1# ww_PC_OUT [18] $end
$var wire 1 2# ww_PC_OUT [17] $end
$var wire 1 3# ww_PC_OUT [16] $end
$var wire 1 4# ww_PC_OUT [15] $end
$var wire 1 5# ww_PC_OUT [14] $end
$var wire 1 6# ww_PC_OUT [13] $end
$var wire 1 7# ww_PC_OUT [12] $end
$var wire 1 8# ww_PC_OUT [11] $end
$var wire 1 9# ww_PC_OUT [10] $end
$var wire 1 :# ww_PC_OUT [9] $end
$var wire 1 ;# ww_PC_OUT [8] $end
$var wire 1 <# ww_PC_OUT [7] $end
$var wire 1 =# ww_PC_OUT [6] $end
$var wire 1 ># ww_PC_OUT [5] $end
$var wire 1 ?# ww_PC_OUT [4] $end
$var wire 1 @# ww_PC_OUT [3] $end
$var wire 1 A# ww_PC_OUT [2] $end
$var wire 1 B# ww_PC_OUT [1] $end
$var wire 1 C# ww_PC_OUT [0] $end
$var wire 1 D# \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E# \CLOCK_50~input_o\ $end
$var wire 1 F# \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 G# \REG_PC|DOUT[0]~0_combout\ $end
$var wire 1 H# \somador|Add0~25_sumout\ $end
$var wire 1 I# \REG_PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 J# \somador|Add0~26\ $end
$var wire 1 K# \somador|Add0~5_sumout\ $end
$var wire 1 L# \REG_PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 M# \somador|Add0~6\ $end
$var wire 1 N# \somador|Add0~1_sumout\ $end
$var wire 1 O# \REG_PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 P# \somador|Add0~2\ $end
$var wire 1 Q# \somador|Add0~13_sumout\ $end
$var wire 1 R# \REG_PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 S# \somador|Add0~14\ $end
$var wire 1 T# \somador|Add0~9_sumout\ $end
$var wire 1 U# \REG_PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 V# \somador|Add0~10\ $end
$var wire 1 W# \somador|Add0~21_sumout\ $end
$var wire 1 X# \somador|Add0~22\ $end
$var wire 1 Y# \somador|Add0~17_sumout\ $end
$var wire 1 Z# \ROM1|memROM~0_combout\ $end
$var wire 1 [# \ROM1|memROM~1_combout\ $end
$var wire 1 \# \ROM1|memROM~2_combout\ $end
$var wire 1 ]# \ROM1|memROM~3_combout\ $end
$var wire 1 ^# \REG_PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 _# \BANCO_REG|saidaA[1]~0_combout\ $end
$var wire 1 `# \Sel_ULA[0]~input_o\ $end
$var wire 1 a# \Sel_ULA[1]~input_o\ $end
$var wire 1 b# \BANCO_REG|saidaA[0]~1_combout\ $end
$var wire 1 c# \REG_PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 d# \BANCO_REG|registrador~1062_combout\ $end
$var wire 1 e# \ROM1|memROM~4_combout\ $end
$var wire 1 f# \BANCO_REG|registrador~38feeder_combout\ $end
$var wire 1 g# \Ctrl_write~input_o\ $end
$var wire 1 h# \BANCO_REG|registrador~1088_combout\ $end
$var wire 1 i# \BANCO_REG|registrador~38_q\ $end
$var wire 1 j# \BANCO_REG|registrador~1063_combout\ $end
$var wire 1 k# \ULA1|Add0~130_cout\ $end
$var wire 1 l# \ULA1|Add0~1_sumout\ $end
$var wire 1 m# \BANCO_REG|registrador~294feeder_combout\ $end
$var wire 1 n# \BANCO_REG|registrador~1089_combout\ $end
$var wire 1 o# \BANCO_REG|registrador~294_q\ $end
$var wire 1 p# \BANCO_REG|saidaA[0]~2_combout\ $end
$var wire 1 q# \BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 r# \ULA1|saida[0]~0_combout\ $end
$var wire 1 s# \ULA1|saida[0]~1_combout\ $end
$var wire 1 t# \BANCO_REG|registrador~295feeder_combout\ $end
$var wire 1 u# \BANCO_REG|saidaA[1]~3_combout\ $end
$var wire 1 v# \ULA1|Add0~5_wirecell_combout\ $end
$var wire 1 w# \ULA1|saida[1]~2_wirecell_combout\ $end
$var wire 1 x# \BANCO_REG|registrador~39_q\ $end
$var wire 1 y# \BANCO_REG|saidaB[1]~1_combout\ $end
$var wire 1 z# \ULA1|saida[1]~2_combout\ $end
$var wire 1 {# \BANCO_REG|registrador~295_q\ $end
$var wire 1 |# \BANCO_REG|registrador~1064_combout\ $end
$var wire 1 }# \ULA1|Add0~2\ $end
$var wire 1 ~# \ULA1|Add0~5_sumout\ $end
$var wire 1 !$ \ULA1|saida[1]~3_combout\ $end
$var wire 1 "$ \BANCO_REG|registrador~40feeder_combout\ $end
$var wire 1 #$ \BANCO_REG|registrador~40_q\ $end
$var wire 1 $$ \BANCO_REG|registrador~1065_combout\ $end
$var wire 1 %$ \ULA1|Add0~6\ $end
$var wire 1 &$ \ULA1|Add0~9_sumout\ $end
$var wire 1 '$ \BANCO_REG|registrador~296feeder_combout\ $end
$var wire 1 ($ \BANCO_REG|registrador~296_q\ $end
$var wire 1 )$ \BANCO_REG|saidaA[2]~4_combout\ $end
$var wire 1 *$ \BANCO_REG|saidaB[2]~2_combout\ $end
$var wire 1 +$ \ULA1|saida[2]~4_combout\ $end
$var wire 1 ,$ \ULA1|saida[2]~5_combout\ $end
$var wire 1 -$ \BANCO_REG|registrador~297feeder_combout\ $end
$var wire 1 .$ \ULA1|Add0~13_wirecell_combout\ $end
$var wire 1 /$ \ULA1|saida[3]~6_wirecell_combout\ $end
$var wire 1 0$ \BANCO_REG|registrador~41_q\ $end
$var wire 1 1$ \BANCO_REG|saidaB[3]~3_combout\ $end
$var wire 1 2$ \ULA1|saida[3]~6_combout\ $end
$var wire 1 3$ \BANCO_REG|registrador~297_q\ $end
$var wire 1 4$ \BANCO_REG|saidaA[3]~5_combout\ $end
$var wire 1 5$ \BANCO_REG|registrador~1066_combout\ $end
$var wire 1 6$ \ULA1|Add0~10\ $end
$var wire 1 7$ \ULA1|Add0~13_sumout\ $end
$var wire 1 8$ \ULA1|saida[3]~7_combout\ $end
$var wire 1 9$ \BANCO_REG|registrador~298feeder_combout\ $end
$var wire 1 :$ \BANCO_REG|registrador~42feeder_combout\ $end
$var wire 1 ;$ \BANCO_REG|registrador~42_q\ $end
$var wire 1 <$ \BANCO_REG|saidaB[4]~4_combout\ $end
$var wire 1 =$ \ULA1|saida[4]~8_combout\ $end
$var wire 1 >$ \BANCO_REG|registrador~298_q\ $end
$var wire 1 ?$ \BANCO_REG|saidaA[4]~6_combout\ $end
$var wire 1 @$ \BANCO_REG|registrador~1067_combout\ $end
$var wire 1 A$ \ULA1|Add0~14\ $end
$var wire 1 B$ \ULA1|Add0~17_sumout\ $end
$var wire 1 C$ \ULA1|saida[4]~9_combout\ $end
$var wire 1 D$ \BANCO_REG|registrador~299feeder_combout\ $end
$var wire 1 E$ \ULA1|Add0~21_wirecell_combout\ $end
$var wire 1 F$ \ULA1|saida[5]~10_wirecell_combout\ $end
$var wire 1 G$ \BANCO_REG|registrador~43_q\ $end
$var wire 1 H$ \BANCO_REG|saidaB[5]~5_combout\ $end
$var wire 1 I$ \ULA1|saida[5]~10_combout\ $end
$var wire 1 J$ \BANCO_REG|registrador~299_q\ $end
$var wire 1 K$ \BANCO_REG|saidaA[5]~7_combout\ $end
$var wire 1 L$ \BANCO_REG|registrador~1068_combout\ $end
$var wire 1 M$ \ULA1|Add0~18\ $end
$var wire 1 N$ \ULA1|Add0~21_sumout\ $end
$var wire 1 O$ \ULA1|saida[5]~11_combout\ $end
$var wire 1 P$ \BANCO_REG|registrador~300feeder_combout\ $end
$var wire 1 Q$ \BANCO_REG|registrador~44feeder_combout\ $end
$var wire 1 R$ \BANCO_REG|registrador~44_q\ $end
$var wire 1 S$ \BANCO_REG|saidaB[6]~6_combout\ $end
$var wire 1 T$ \ULA1|saida[6]~12_combout\ $end
$var wire 1 U$ \BANCO_REG|registrador~300_q\ $end
$var wire 1 V$ \BANCO_REG|saidaA[6]~8_combout\ $end
$var wire 1 W$ \BANCO_REG|registrador~1069_combout\ $end
$var wire 1 X$ \ULA1|Add0~22\ $end
$var wire 1 Y$ \ULA1|Add0~25_sumout\ $end
$var wire 1 Z$ \ULA1|saida[6]~13_combout\ $end
$var wire 1 [$ \ULA1|Add0~29_wirecell_combout\ $end
$var wire 1 \$ \BANCO_REG|registrador~301feeder_combout\ $end
$var wire 1 ]$ \BANCO_REG|registrador~301_q\ $end
$var wire 1 ^$ \BANCO_REG|saidaB[7]~7_combout\ $end
$var wire 1 _$ \BANCO_REG|saidaA[7]~9_combout\ $end
$var wire 1 `$ \ULA1|saida[7]~14_combout\ $end
$var wire 1 a$ \ULA1|saida[7]~14_wirecell_combout\ $end
$var wire 1 b$ \BANCO_REG|registrador~45_q\ $end
$var wire 1 c$ \BANCO_REG|registrador~1070_combout\ $end
$var wire 1 d$ \ULA1|Add0~26\ $end
$var wire 1 e$ \ULA1|Add0~29_sumout\ $end
$var wire 1 f$ \ULA1|saida[7]~15_combout\ $end
$var wire 1 g$ \BANCO_REG|registrador~46feeder_combout\ $end
$var wire 1 h$ \BANCO_REG|registrador~302feeder_combout\ $end
$var wire 1 i$ \BANCO_REG|registrador~302_q\ $end
$var wire 1 j$ \BANCO_REG|saidaA[8]~10_combout\ $end
$var wire 1 k$ \BANCO_REG|saidaB[8]~8_combout\ $end
$var wire 1 l$ \ULA1|saida[8]~16_combout\ $end
$var wire 1 m$ \BANCO_REG|registrador~46_q\ $end
$var wire 1 n$ \BANCO_REG|registrador~1071_combout\ $end
$var wire 1 o$ \ULA1|Add0~30\ $end
$var wire 1 p$ \ULA1|Add0~33_sumout\ $end
$var wire 1 q$ \ULA1|saida[8]~17_combout\ $end
$var wire 1 r$ \ULA1|Add0~37_wirecell_combout\ $end
$var wire 1 s$ \ULA1|saida[9]~18_wirecell_combout\ $end
$var wire 1 t$ \BANCO_REG|registrador~47_q\ $end
$var wire 1 u$ \BANCO_REG|registrador~1072_combout\ $end
$var wire 1 v$ \ULA1|Add0~34\ $end
$var wire 1 w$ \ULA1|Add0~37_sumout\ $end
$var wire 1 x$ \BANCO_REG|registrador~303feeder_combout\ $end
$var wire 1 y$ \BANCO_REG|registrador~303_q\ $end
$var wire 1 z$ \BANCO_REG|saidaA[9]~11_combout\ $end
$var wire 1 {$ \BANCO_REG|saidaB[9]~9_combout\ $end
$var wire 1 |$ \ULA1|saida[9]~18_combout\ $end
$var wire 1 }$ \ULA1|saida[9]~19_combout\ $end
$var wire 1 ~$ \BANCO_REG|registrador~48feeder_combout\ $end
$var wire 1 !% \BANCO_REG|registrador~48_q\ $end
$var wire 1 "% \BANCO_REG|registrador~1073_combout\ $end
$var wire 1 #% \ULA1|Add0~38\ $end
$var wire 1 $% \ULA1|Add0~41_sumout\ $end
$var wire 1 %% \BANCO_REG|registrador~304feeder_combout\ $end
$var wire 1 &% \BANCO_REG|registrador~304_q\ $end
$var wire 1 '% \BANCO_REG|saidaA[10]~12_combout\ $end
$var wire 1 (% \BANCO_REG|saidaB[10]~10_combout\ $end
$var wire 1 )% \ULA1|saida[10]~20_combout\ $end
$var wire 1 *% \ULA1|saida[10]~21_combout\ $end
$var wire 1 +% \BANCO_REG|registrador~305feeder_combout\ $end
$var wire 1 ,% \ULA1|Add0~45_wirecell_combout\ $end
$var wire 1 -% \ULA1|saida[11]~22_wirecell_combout\ $end
$var wire 1 .% \BANCO_REG|registrador~49_q\ $end
$var wire 1 /% \BANCO_REG|saidaB[11]~11_combout\ $end
$var wire 1 0% \ULA1|saida[11]~22_combout\ $end
$var wire 1 1% \BANCO_REG|registrador~305_q\ $end
$var wire 1 2% \BANCO_REG|saidaA[11]~13_combout\ $end
$var wire 1 3% \BANCO_REG|registrador~1074_combout\ $end
$var wire 1 4% \ULA1|Add0~42\ $end
$var wire 1 5% \ULA1|Add0~45_sumout\ $end
$var wire 1 6% \ULA1|saida[11]~23_combout\ $end
$var wire 1 7% \BANCO_REG|registrador~306feeder_combout\ $end
$var wire 1 8% \BANCO_REG|registrador~50feeder_combout\ $end
$var wire 1 9% \BANCO_REG|registrador~50_q\ $end
$var wire 1 :% \BANCO_REG|saidaB[12]~12_combout\ $end
$var wire 1 ;% \ULA1|saida[12]~24_combout\ $end
$var wire 1 <% \BANCO_REG|registrador~306_q\ $end
$var wire 1 =% \BANCO_REG|saidaA[12]~14_combout\ $end
$var wire 1 >% \BANCO_REG|registrador~1075_combout\ $end
$var wire 1 ?% \ULA1|Add0~46\ $end
$var wire 1 @% \ULA1|Add0~49_sumout\ $end
$var wire 1 A% \ULA1|saida[12]~25_combout\ $end
$var wire 1 B% \BANCO_REG|registrador~307feeder_combout\ $end
$var wire 1 C% \ULA1|Add0~53_wirecell_combout\ $end
$var wire 1 D% \ULA1|saida[13]~26_wirecell_combout\ $end
$var wire 1 E% \BANCO_REG|registrador~51_q\ $end
$var wire 1 F% \BANCO_REG|saidaB[13]~13_combout\ $end
$var wire 1 G% \ULA1|saida[13]~26_combout\ $end
$var wire 1 H% \BANCO_REG|registrador~307_q\ $end
$var wire 1 I% \BANCO_REG|saidaA[13]~15_combout\ $end
$var wire 1 J% \BANCO_REG|registrador~1076_combout\ $end
$var wire 1 K% \ULA1|Add0~50\ $end
$var wire 1 L% \ULA1|Add0~53_sumout\ $end
$var wire 1 M% \ULA1|saida[13]~27_combout\ $end
$var wire 1 N% \BANCO_REG|registrador~308feeder_combout\ $end
$var wire 1 O% \BANCO_REG|registrador~52feeder_combout\ $end
$var wire 1 P% \BANCO_REG|registrador~52_q\ $end
$var wire 1 Q% \BANCO_REG|saidaB[14]~14_combout\ $end
$var wire 1 R% \ULA1|saida[14]~28_combout\ $end
$var wire 1 S% \BANCO_REG|registrador~308_q\ $end
$var wire 1 T% \BANCO_REG|saidaA[14]~16_combout\ $end
$var wire 1 U% \BANCO_REG|registrador~1077_combout\ $end
$var wire 1 V% \ULA1|Add0~54\ $end
$var wire 1 W% \ULA1|Add0~57_sumout\ $end
$var wire 1 X% \ULA1|saida[14]~29_combout\ $end
$var wire 1 Y% \BANCO_REG|registrador~309feeder_combout\ $end
$var wire 1 Z% \ULA1|Add0~61_wirecell_combout\ $end
$var wire 1 [% \ULA1|saida[15]~30_wirecell_combout\ $end
$var wire 1 \% \BANCO_REG|registrador~53_q\ $end
$var wire 1 ]% \BANCO_REG|saidaB[15]~15_combout\ $end
$var wire 1 ^% \ULA1|saida[15]~30_combout\ $end
$var wire 1 _% \BANCO_REG|registrador~309_q\ $end
$var wire 1 `% \BANCO_REG|saidaA[15]~17_combout\ $end
$var wire 1 a% \BANCO_REG|registrador~1078_combout\ $end
$var wire 1 b% \ULA1|Add0~58\ $end
$var wire 1 c% \ULA1|Add0~61_sumout\ $end
$var wire 1 d% \ULA1|saida[15]~31_combout\ $end
$var wire 1 e% \BANCO_REG|registrador~54feeder_combout\ $end
$var wire 1 f% \BANCO_REG|registrador~54_q\ $end
$var wire 1 g% \BANCO_REG|registrador~1079_combout\ $end
$var wire 1 h% \ULA1|Add0~62\ $end
$var wire 1 i% \ULA1|Add0~65_sumout\ $end
$var wire 1 j% \BANCO_REG|registrador~310feeder_combout\ $end
$var wire 1 k% \BANCO_REG|registrador~310_q\ $end
$var wire 1 l% \BANCO_REG|saidaA[16]~18_combout\ $end
$var wire 1 m% \BANCO_REG|saidaB[16]~16_combout\ $end
$var wire 1 n% \ULA1|saida[16]~32_combout\ $end
$var wire 1 o% \ULA1|saida[16]~33_combout\ $end
$var wire 1 p% \BANCO_REG|registrador~311feeder_combout\ $end
$var wire 1 q% \BANCO_REG|registrador~311_q\ $end
$var wire 1 r% \BANCO_REG|saidaA[17]~19_combout\ $end
$var wire 1 s% \BANCO_REG|registrador~1080_combout\ $end
$var wire 1 t% \ULA1|Add0~66\ $end
$var wire 1 u% \ULA1|Add0~69_sumout\ $end
$var wire 1 v% \ULA1|Add0~69_wirecell_combout\ $end
$var wire 1 w% \ULA1|saida[17]~34_wirecell_combout\ $end
$var wire 1 x% \BANCO_REG|registrador~55_q\ $end
$var wire 1 y% \BANCO_REG|saidaB[17]~17_combout\ $end
$var wire 1 z% \ULA1|saida[17]~34_combout\ $end
$var wire 1 {% \ULA1|saida[17]~35_combout\ $end
$var wire 1 |% \BANCO_REG|registrador~312feeder_combout\ $end
$var wire 1 }% \BANCO_REG|registrador~56feeder_combout\ $end
$var wire 1 ~% \BANCO_REG|registrador~56_q\ $end
$var wire 1 !& \BANCO_REG|saidaB[18]~18_combout\ $end
$var wire 1 "& \ULA1|saida[18]~36_combout\ $end
$var wire 1 #& \BANCO_REG|registrador~312_q\ $end
$var wire 1 $& \BANCO_REG|saidaA[18]~20_combout\ $end
$var wire 1 %& \BANCO_REG|registrador~1081_combout\ $end
$var wire 1 && \ULA1|Add0~70\ $end
$var wire 1 '& \ULA1|Add0~73_sumout\ $end
$var wire 1 (& \ULA1|saida[18]~37_combout\ $end
$var wire 1 )& \ULA1|Add0~77_wirecell_combout\ $end
$var wire 1 *& \BANCO_REG|registrador~313feeder_combout\ $end
$var wire 1 +& \BANCO_REG|registrador~313_q\ $end
$var wire 1 ,& \BANCO_REG|saidaA[19]~21_combout\ $end
$var wire 1 -& \BANCO_REG|saidaB[19]~19_combout\ $end
$var wire 1 .& \ULA1|saida[19]~38_combout\ $end
$var wire 1 /& \ULA1|saida[19]~38_wirecell_combout\ $end
$var wire 1 0& \BANCO_REG|registrador~57_q\ $end
$var wire 1 1& \BANCO_REG|registrador~1082_combout\ $end
$var wire 1 2& \ULA1|Add0~74\ $end
$var wire 1 3& \ULA1|Add0~77_sumout\ $end
$var wire 1 4& \ULA1|saida[19]~39_combout\ $end
$var wire 1 5& \BANCO_REG|registrador~58feeder_combout\ $end
$var wire 1 6& \BANCO_REG|registrador~58_q\ $end
$var wire 1 7& \BANCO_REG|registrador~1083_combout\ $end
$var wire 1 8& \ULA1|Add0~78\ $end
$var wire 1 9& \ULA1|Add0~81_sumout\ $end
$var wire 1 :& \BANCO_REG|registrador~314feeder_combout\ $end
$var wire 1 ;& \BANCO_REG|registrador~314_q\ $end
$var wire 1 <& \BANCO_REG|saidaA[20]~22_combout\ $end
$var wire 1 =& \BANCO_REG|saidaB[20]~20_combout\ $end
$var wire 1 >& \ULA1|saida[20]~40_combout\ $end
$var wire 1 ?& \ULA1|saida[20]~41_combout\ $end
$var wire 1 @& \BANCO_REG|registrador~315feeder_combout\ $end
$var wire 1 A& \ULA1|Add0~85_wirecell_combout\ $end
$var wire 1 B& \ULA1|saida[21]~42_wirecell_combout\ $end
$var wire 1 C& \BANCO_REG|registrador~59_q\ $end
$var wire 1 D& \BANCO_REG|saidaB[21]~21_combout\ $end
$var wire 1 E& \ULA1|saida[21]~42_combout\ $end
$var wire 1 F& \BANCO_REG|registrador~315_q\ $end
$var wire 1 G& \BANCO_REG|saidaA[21]~23_combout\ $end
$var wire 1 H& \BANCO_REG|registrador~1084_combout\ $end
$var wire 1 I& \ULA1|Add0~82\ $end
$var wire 1 J& \ULA1|Add0~85_sumout\ $end
$var wire 1 K& \ULA1|saida[21]~43_combout\ $end
$var wire 1 L& \BANCO_REG|registrador~316feeder_combout\ $end
$var wire 1 M& \BANCO_REG|registrador~60feeder_combout\ $end
$var wire 1 N& \BANCO_REG|registrador~60_q\ $end
$var wire 1 O& \BANCO_REG|saidaB[22]~22_combout\ $end
$var wire 1 P& \ULA1|saida[22]~44_combout\ $end
$var wire 1 Q& \BANCO_REG|registrador~316_q\ $end
$var wire 1 R& \BANCO_REG|saidaA[22]~24_combout\ $end
$var wire 1 S& \BANCO_REG|registrador~1085_combout\ $end
$var wire 1 T& \ULA1|Add0~86\ $end
$var wire 1 U& \ULA1|Add0~89_sumout\ $end
$var wire 1 V& \ULA1|saida[22]~45_combout\ $end
$var wire 1 W& \ULA1|Add0~93_wirecell_combout\ $end
$var wire 1 X& \ULA1|saida[23]~46_wirecell_combout\ $end
$var wire 1 Y& \BANCO_REG|registrador~61_q\ $end
$var wire 1 Z& \BANCO_REG|registrador~1086_combout\ $end
$var wire 1 [& \ULA1|Add0~90\ $end
$var wire 1 \& \ULA1|Add0~93_sumout\ $end
$var wire 1 ]& \BANCO_REG|registrador~317feeder_combout\ $end
$var wire 1 ^& \BANCO_REG|registrador~317_q\ $end
$var wire 1 _& \BANCO_REG|saidaA[23]~25_combout\ $end
$var wire 1 `& \BANCO_REG|saidaB[23]~23_combout\ $end
$var wire 1 a& \ULA1|saida[23]~46_combout\ $end
$var wire 1 b& \ULA1|saida[23]~47_combout\ $end
$var wire 1 c& \BANCO_REG|registrador~318feeder_combout\ $end
$var wire 1 d& \BANCO_REG|saidaA[24]~26_combout\ $end
$var wire 1 e& \BANCO_REG|registrador~62feeder_combout\ $end
$var wire 1 f& \BANCO_REG|registrador~62_q\ $end
$var wire 1 g& \BANCO_REG|saidaB[24]~24_combout\ $end
$var wire 1 h& \ULA1|saida[24]~48_combout\ $end
$var wire 1 i& \BANCO_REG|registrador~318_q\ $end
$var wire 1 j& \BANCO_REG|registrador~1087_combout\ $end
$var wire 1 k& \ULA1|Add0~94\ $end
$var wire 1 l& \ULA1|Add0~97_sumout\ $end
$var wire 1 m& \ULA1|saida[24]~49_combout\ $end
$var wire 1 n& \BANCO_REG|registrador~319feeder_combout\ $end
$var wire 1 o& \BANCO_REG|saidaB[25]~25_combout\ $end
$var wire 1 p& \ULA1|saida[25]~50_combout\ $end
$var wire 1 q& \BANCO_REG|registrador~319_q\ $end
$var wire 1 r& \BANCO_REG|saidaA[25]~27_combout\ $end
$var wire 1 s& \ULA1|Add0~101_wirecell_combout\ $end
$var wire 1 t& \ULA1|saida[25]~50_wirecell_combout\ $end
$var wire 1 u& \BANCO_REG|registrador~63_q\ $end
$var wire 1 v& \BANCO_REG|registrador~1090_combout\ $end
$var wire 1 w& \ULA1|Add0~98\ $end
$var wire 1 x& \ULA1|Add0~101_sumout\ $end
$var wire 1 y& \ULA1|saida[25]~51_combout\ $end
$var wire 1 z& \BANCO_REG|registrador~64feeder_combout\ $end
$var wire 1 {& \BANCO_REG|registrador~64_q\ $end
$var wire 1 |& \BANCO_REG|registrador~1091_combout\ $end
$var wire 1 }& \ULA1|Add0~102\ $end
$var wire 1 ~& \ULA1|Add0~105_sumout\ $end
$var wire 1 !' \BANCO_REG|registrador~320feeder_combout\ $end
$var wire 1 "' \BANCO_REG|registrador~320_q\ $end
$var wire 1 #' \BANCO_REG|saidaA[26]~28_combout\ $end
$var wire 1 $' \BANCO_REG|saidaB[26]~26_combout\ $end
$var wire 1 %' \ULA1|saida[26]~52_combout\ $end
$var wire 1 &' \ULA1|saida[26]~53_combout\ $end
$var wire 1 '' \ULA1|Add0~109_wirecell_combout\ $end
$var wire 1 (' \ULA1|saida[27]~54_wirecell_combout\ $end
$var wire 1 )' \BANCO_REG|registrador~65_q\ $end
$var wire 1 *' \BANCO_REG|registrador~1092_combout\ $end
$var wire 1 +' \BANCO_REG|saidaA[27]~29_combout\ $end
$var wire 1 ,' \ULA1|Add0~106\ $end
$var wire 1 -' \ULA1|Add0~109_sumout\ $end
$var wire 1 .' \BANCO_REG|registrador~321feeder_combout\ $end
$var wire 1 /' \BANCO_REG|registrador~321_q\ $end
$var wire 1 0' \BANCO_REG|saidaB[27]~27_combout\ $end
$var wire 1 1' \ULA1|saida[27]~54_combout\ $end
$var wire 1 2' \ULA1|saida[27]~55_combout\ $end
$var wire 1 3' \BANCO_REG|saidaA[28]~30_combout\ $end
$var wire 1 4' \BANCO_REG|registrador~66feeder_combout\ $end
$var wire 1 5' \BANCO_REG|registrador~66_q\ $end
$var wire 1 6' \BANCO_REG|registrador~1093_combout\ $end
$var wire 1 7' \ULA1|Add0~110\ $end
$var wire 1 8' \ULA1|Add0~113_sumout\ $end
$var wire 1 9' \BANCO_REG|registrador~322feeder_combout\ $end
$var wire 1 :' \BANCO_REG|registrador~322_q\ $end
$var wire 1 ;' \BANCO_REG|saidaB[28]~28_combout\ $end
$var wire 1 <' \ULA1|saida[28]~56_combout\ $end
$var wire 1 =' \ULA1|saida[28]~57_combout\ $end
$var wire 1 >' \BANCO_REG|registrador~323feeder_combout\ $end
$var wire 1 ?' \BANCO_REG|saidaB[29]~29_combout\ $end
$var wire 1 @' \ULA1|saida[29]~58_combout\ $end
$var wire 1 A' \BANCO_REG|registrador~323_q\ $end
$var wire 1 B' \BANCO_REG|saidaA[29]~31_combout\ $end
$var wire 1 C' \ULA1|Add0~117_wirecell_combout\ $end
$var wire 1 D' \ULA1|saida[29]~58_wirecell_combout\ $end
$var wire 1 E' \BANCO_REG|registrador~67_q\ $end
$var wire 1 F' \BANCO_REG|registrador~1094_combout\ $end
$var wire 1 G' \ULA1|Add0~114\ $end
$var wire 1 H' \ULA1|Add0~117_sumout\ $end
$var wire 1 I' \ULA1|saida[29]~59_combout\ $end
$var wire 1 J' \BANCO_REG|registrador~68feeder_combout\ $end
$var wire 1 K' \BANCO_REG|registrador~68_q\ $end
$var wire 1 L' \BANCO_REG|registrador~1095_combout\ $end
$var wire 1 M' \ULA1|Add0~118\ $end
$var wire 1 N' \ULA1|Add0~121_sumout\ $end
$var wire 1 O' \BANCO_REG|registrador~324feeder_combout\ $end
$var wire 1 P' \BANCO_REG|registrador~324_q\ $end
$var wire 1 Q' \BANCO_REG|saidaA[30]~32_combout\ $end
$var wire 1 R' \BANCO_REG|saidaB[30]~30_combout\ $end
$var wire 1 S' \ULA1|saida[30]~60_combout\ $end
$var wire 1 T' \ULA1|saida[30]~61_combout\ $end
$var wire 1 U' \ULA1|Add0~125_wirecell_combout\ $end
$var wire 1 V' \BANCO_REG|registrador~325_q\ $end
$var wire 1 W' \BANCO_REG|saidaA[31]~33_combout\ $end
$var wire 1 X' \BANCO_REG|saidaB[31]~31_combout\ $end
$var wire 1 Y' \ULA1|saida[31]~62_combout\ $end
$var wire 1 Z' \ULA1|saida[31]~62_wirecell_combout\ $end
$var wire 1 [' \BANCO_REG|registrador~69_q\ $end
$var wire 1 \' \BANCO_REG|registrador~1096_combout\ $end
$var wire 1 ]' \ULA1|Add0~122\ $end
$var wire 1 ^' \ULA1|Add0~125_sumout\ $end
$var wire 1 _' \ULA1|saida[31]~63_combout\ $end
$var wire 1 `' \ROM1|memROM~5_combout\ $end
$var wire 1 a' \REG_PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 b' \somador|Add0~18\ $end
$var wire 1 c' \somador|Add0~29_sumout\ $end
$var wire 1 d' \somador|Add0~30\ $end
$var wire 1 e' \somador|Add0~33_sumout\ $end
$var wire 1 f' \REG_PC|DOUT[10]~DUPLICATE_q\ $end
$var wire 1 g' \somador|Add0~34\ $end
$var wire 1 h' \somador|Add0~37_sumout\ $end
$var wire 1 i' \somador|Add0~38\ $end
$var wire 1 j' \somador|Add0~41_sumout\ $end
$var wire 1 k' \REG_PC|DOUT[12]~DUPLICATE_q\ $end
$var wire 1 l' \somador|Add0~42\ $end
$var wire 1 m' \somador|Add0~45_sumout\ $end
$var wire 1 n' \somador|Add0~46\ $end
$var wire 1 o' \somador|Add0~49_sumout\ $end
$var wire 1 p' \REG_PC|DOUT[14]~DUPLICATE_q\ $end
$var wire 1 q' \somador|Add0~50\ $end
$var wire 1 r' \somador|Add0~53_sumout\ $end
$var wire 1 s' \somador|Add0~54\ $end
$var wire 1 t' \somador|Add0~57_sumout\ $end
$var wire 1 u' \REG_PC|DOUT[16]~DUPLICATE_q\ $end
$var wire 1 v' \somador|Add0~58\ $end
$var wire 1 w' \somador|Add0~61_sumout\ $end
$var wire 1 x' \REG_PC|DOUT[17]~DUPLICATE_q\ $end
$var wire 1 y' \somador|Add0~62\ $end
$var wire 1 z' \somador|Add0~65_sumout\ $end
$var wire 1 {' \somador|Add0~66\ $end
$var wire 1 |' \somador|Add0~69_sumout\ $end
$var wire 1 }' \somador|Add0~70\ $end
$var wire 1 ~' \somador|Add0~73_sumout\ $end
$var wire 1 !( \REG_PC|DOUT[20]~DUPLICATE_q\ $end
$var wire 1 "( \somador|Add0~74\ $end
$var wire 1 #( \somador|Add0~77_sumout\ $end
$var wire 1 $( \REG_PC|DOUT[21]~DUPLICATE_q\ $end
$var wire 1 %( \somador|Add0~78\ $end
$var wire 1 &( \somador|Add0~81_sumout\ $end
$var wire 1 '( \REG_PC|DOUT[22]~DUPLICATE_q\ $end
$var wire 1 (( \somador|Add0~82\ $end
$var wire 1 )( \somador|Add0~85_sumout\ $end
$var wire 1 *( \somador|Add0~86\ $end
$var wire 1 +( \somador|Add0~89_sumout\ $end
$var wire 1 ,( \REG_PC|DOUT[24]~DUPLICATE_q\ $end
$var wire 1 -( \somador|Add0~90\ $end
$var wire 1 .( \somador|Add0~93_sumout\ $end
$var wire 1 /( \REG_PC|DOUT[25]~DUPLICATE_q\ $end
$var wire 1 0( \somador|Add0~94\ $end
$var wire 1 1( \somador|Add0~97_sumout\ $end
$var wire 1 2( \REG_PC|DOUT[26]~DUPLICATE_q\ $end
$var wire 1 3( \somador|Add0~98\ $end
$var wire 1 4( \somador|Add0~101_sumout\ $end
$var wire 1 5( \REG_PC|DOUT[27]~DUPLICATE_q\ $end
$var wire 1 6( \somador|Add0~102\ $end
$var wire 1 7( \somador|Add0~105_sumout\ $end
$var wire 1 8( \REG_PC|DOUT[28]~DUPLICATE_q\ $end
$var wire 1 9( \somador|Add0~106\ $end
$var wire 1 :( \somador|Add0~109_sumout\ $end
$var wire 1 ;( \somador|Add0~110\ $end
$var wire 1 <( \somador|Add0~113_sumout\ $end
$var wire 1 =( \somador|Add0~114\ $end
$var wire 1 >( \somador|Add0~117_sumout\ $end
$var wire 1 ?( \REG_PC|DOUT[31]~DUPLICATE_q\ $end
$var wire 1 @( \somador|Add0~118\ $end
$var wire 1 A( \somador|Add0~121_sumout\ $end
$var wire 1 B( \REG_PC|DOUT\ [31] $end
$var wire 1 C( \REG_PC|DOUT\ [30] $end
$var wire 1 D( \REG_PC|DOUT\ [29] $end
$var wire 1 E( \REG_PC|DOUT\ [28] $end
$var wire 1 F( \REG_PC|DOUT\ [27] $end
$var wire 1 G( \REG_PC|DOUT\ [26] $end
$var wire 1 H( \REG_PC|DOUT\ [25] $end
$var wire 1 I( \REG_PC|DOUT\ [24] $end
$var wire 1 J( \REG_PC|DOUT\ [23] $end
$var wire 1 K( \REG_PC|DOUT\ [22] $end
$var wire 1 L( \REG_PC|DOUT\ [21] $end
$var wire 1 M( \REG_PC|DOUT\ [20] $end
$var wire 1 N( \REG_PC|DOUT\ [19] $end
$var wire 1 O( \REG_PC|DOUT\ [18] $end
$var wire 1 P( \REG_PC|DOUT\ [17] $end
$var wire 1 Q( \REG_PC|DOUT\ [16] $end
$var wire 1 R( \REG_PC|DOUT\ [15] $end
$var wire 1 S( \REG_PC|DOUT\ [14] $end
$var wire 1 T( \REG_PC|DOUT\ [13] $end
$var wire 1 U( \REG_PC|DOUT\ [12] $end
$var wire 1 V( \REG_PC|DOUT\ [11] $end
$var wire 1 W( \REG_PC|DOUT\ [10] $end
$var wire 1 X( \REG_PC|DOUT\ [9] $end
$var wire 1 Y( \REG_PC|DOUT\ [8] $end
$var wire 1 Z( \REG_PC|DOUT\ [7] $end
$var wire 1 [( \REG_PC|DOUT\ [6] $end
$var wire 1 \( \REG_PC|DOUT\ [5] $end
$var wire 1 ]( \REG_PC|DOUT\ [4] $end
$var wire 1 ^( \REG_PC|DOUT\ [3] $end
$var wire 1 _( \REG_PC|DOUT\ [2] $end
$var wire 1 `( \REG_PC|DOUT\ [1] $end
$var wire 1 a( \REG_PC|DOUT\ [0] $end
$var wire 1 b( \REG_PC|ALT_INV_DOUT[31]~DUPLICATE_q\ $end
$var wire 1 c( \REG_PC|ALT_INV_DOUT[28]~DUPLICATE_q\ $end
$var wire 1 d( \REG_PC|ALT_INV_DOUT[27]~DUPLICATE_q\ $end
$var wire 1 e( \REG_PC|ALT_INV_DOUT[26]~DUPLICATE_q\ $end
$var wire 1 f( \REG_PC|ALT_INV_DOUT[25]~DUPLICATE_q\ $end
$var wire 1 g( \REG_PC|ALT_INV_DOUT[24]~DUPLICATE_q\ $end
$var wire 1 h( \REG_PC|ALT_INV_DOUT[22]~DUPLICATE_q\ $end
$var wire 1 i( \REG_PC|ALT_INV_DOUT[21]~DUPLICATE_q\ $end
$var wire 1 j( \REG_PC|ALT_INV_DOUT[20]~DUPLICATE_q\ $end
$var wire 1 k( \REG_PC|ALT_INV_DOUT[17]~DUPLICATE_q\ $end
$var wire 1 l( \REG_PC|ALT_INV_DOUT[16]~DUPLICATE_q\ $end
$var wire 1 m( \REG_PC|ALT_INV_DOUT[14]~DUPLICATE_q\ $end
$var wire 1 n( \REG_PC|ALT_INV_DOUT[12]~DUPLICATE_q\ $end
$var wire 1 o( \REG_PC|ALT_INV_DOUT[10]~DUPLICATE_q\ $end
$var wire 1 p( \REG_PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 q( \REG_PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 r( \REG_PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 s( \REG_PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 t( \REG_PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 u( \REG_PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 v( \REG_PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 w( \REG_PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 x( \ALT_INV_Ctrl_write~input_o\ $end
$var wire 1 y( \ALT_INV_Sel_ULA[0]~input_o\ $end
$var wire 1 z( \ALT_INV_Sel_ULA[1]~input_o\ $end
$var wire 1 {( \BANCO_REG|ALT_INV_registrador~1096_combout\ $end
$var wire 1 |( \BANCO_REG|ALT_INV_registrador~1095_combout\ $end
$var wire 1 }( \BANCO_REG|ALT_INV_registrador~1094_combout\ $end
$var wire 1 ~( \BANCO_REG|ALT_INV_registrador~1093_combout\ $end
$var wire 1 !) \BANCO_REG|ALT_INV_registrador~1092_combout\ $end
$var wire 1 ") \BANCO_REG|ALT_INV_registrador~1091_combout\ $end
$var wire 1 #) \BANCO_REG|ALT_INV_registrador~1090_combout\ $end
$var wire 1 $) \REG_PC|ALT_INV_DOUT\ [30] $end
$var wire 1 %) \REG_PC|ALT_INV_DOUT\ [29] $end
$var wire 1 &) \REG_PC|ALT_INV_DOUT\ [28] $end
$var wire 1 ') \REG_PC|ALT_INV_DOUT\ [27] $end
$var wire 1 () \REG_PC|ALT_INV_DOUT\ [26] $end
$var wire 1 )) \REG_PC|ALT_INV_DOUT\ [25] $end
$var wire 1 *) \REG_PC|ALT_INV_DOUT\ [24] $end
$var wire 1 +) \REG_PC|ALT_INV_DOUT\ [23] $end
$var wire 1 ,) \REG_PC|ALT_INV_DOUT\ [22] $end
$var wire 1 -) \REG_PC|ALT_INV_DOUT\ [21] $end
$var wire 1 .) \REG_PC|ALT_INV_DOUT\ [20] $end
$var wire 1 /) \REG_PC|ALT_INV_DOUT\ [19] $end
$var wire 1 0) \REG_PC|ALT_INV_DOUT\ [18] $end
$var wire 1 1) \REG_PC|ALT_INV_DOUT\ [17] $end
$var wire 1 2) \REG_PC|ALT_INV_DOUT\ [16] $end
$var wire 1 3) \REG_PC|ALT_INV_DOUT\ [15] $end
$var wire 1 4) \REG_PC|ALT_INV_DOUT\ [14] $end
$var wire 1 5) \REG_PC|ALT_INV_DOUT\ [13] $end
$var wire 1 6) \REG_PC|ALT_INV_DOUT\ [12] $end
$var wire 1 7) \REG_PC|ALT_INV_DOUT\ [11] $end
$var wire 1 8) \REG_PC|ALT_INV_DOUT\ [10] $end
$var wire 1 9) \REG_PC|ALT_INV_DOUT\ [9] $end
$var wire 1 :) \REG_PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ;) \REG_PC|ALT_INV_DOUT\ [7] $end
$var wire 1 <) \REG_PC|ALT_INV_DOUT\ [6] $end
$var wire 1 =) \REG_PC|ALT_INV_DOUT\ [5] $end
$var wire 1 >) \REG_PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ?) \REG_PC|ALT_INV_DOUT\ [3] $end
$var wire 1 @) \REG_PC|ALT_INV_DOUT\ [2] $end
$var wire 1 A) \REG_PC|ALT_INV_DOUT\ [1] $end
$var wire 1 B) \REG_PC|ALT_INV_DOUT\ [0] $end
$var wire 1 C) \ULA1|ALT_INV_saida[31]~62_combout\ $end
$var wire 1 D) \BANCO_REG|ALT_INV_saidaA[31]~33_combout\ $end
$var wire 1 E) \BANCO_REG|ALT_INV_saidaB[31]~31_combout\ $end
$var wire 1 F) \ULA1|ALT_INV_saida[30]~60_combout\ $end
$var wire 1 G) \BANCO_REG|ALT_INV_saidaA[30]~32_combout\ $end
$var wire 1 H) \BANCO_REG|ALT_INV_saidaB[30]~30_combout\ $end
$var wire 1 I) \ULA1|ALT_INV_saida[29]~58_combout\ $end
$var wire 1 J) \BANCO_REG|ALT_INV_saidaA[29]~31_combout\ $end
$var wire 1 K) \BANCO_REG|ALT_INV_saidaB[29]~29_combout\ $end
$var wire 1 L) \ULA1|ALT_INV_saida[28]~56_combout\ $end
$var wire 1 M) \BANCO_REG|ALT_INV_saidaA[28]~30_combout\ $end
$var wire 1 N) \BANCO_REG|ALT_INV_saidaB[28]~28_combout\ $end
$var wire 1 O) \ULA1|ALT_INV_saida[27]~54_combout\ $end
$var wire 1 P) \BANCO_REG|ALT_INV_saidaA[27]~29_combout\ $end
$var wire 1 Q) \BANCO_REG|ALT_INV_saidaB[27]~27_combout\ $end
$var wire 1 R) \ULA1|ALT_INV_saida[26]~52_combout\ $end
$var wire 1 S) \BANCO_REG|ALT_INV_saidaA[26]~28_combout\ $end
$var wire 1 T) \BANCO_REG|ALT_INV_saidaB[26]~26_combout\ $end
$var wire 1 U) \ULA1|ALT_INV_saida[25]~50_combout\ $end
$var wire 1 V) \BANCO_REG|ALT_INV_saidaA[25]~27_combout\ $end
$var wire 1 W) \BANCO_REG|ALT_INV_saidaB[25]~25_combout\ $end
$var wire 1 X) \ULA1|ALT_INV_saida[24]~48_combout\ $end
$var wire 1 Y) \BANCO_REG|ALT_INV_saidaA[24]~26_combout\ $end
$var wire 1 Z) \BANCO_REG|ALT_INV_saidaB[24]~24_combout\ $end
$var wire 1 [) \BANCO_REG|ALT_INV_registrador~1087_combout\ $end
$var wire 1 \) \ULA1|ALT_INV_saida[23]~46_combout\ $end
$var wire 1 ]) \BANCO_REG|ALT_INV_saidaA[23]~25_combout\ $end
$var wire 1 ^) \BANCO_REG|ALT_INV_saidaB[23]~23_combout\ $end
$var wire 1 _) \BANCO_REG|ALT_INV_registrador~1086_combout\ $end
$var wire 1 `) \ULA1|ALT_INV_saida[22]~44_combout\ $end
$var wire 1 a) \BANCO_REG|ALT_INV_saidaA[22]~24_combout\ $end
$var wire 1 b) \BANCO_REG|ALT_INV_saidaB[22]~22_combout\ $end
$var wire 1 c) \BANCO_REG|ALT_INV_registrador~1085_combout\ $end
$var wire 1 d) \ULA1|ALT_INV_saida[21]~42_combout\ $end
$var wire 1 e) \BANCO_REG|ALT_INV_saidaA[21]~23_combout\ $end
$var wire 1 f) \BANCO_REG|ALT_INV_saidaB[21]~21_combout\ $end
$var wire 1 g) \BANCO_REG|ALT_INV_registrador~1084_combout\ $end
$var wire 1 h) \ULA1|ALT_INV_saida[20]~40_combout\ $end
$var wire 1 i) \BANCO_REG|ALT_INV_saidaA[20]~22_combout\ $end
$var wire 1 j) \BANCO_REG|ALT_INV_saidaB[20]~20_combout\ $end
$var wire 1 k) \BANCO_REG|ALT_INV_registrador~1083_combout\ $end
$var wire 1 l) \ULA1|ALT_INV_saida[19]~38_combout\ $end
$var wire 1 m) \BANCO_REG|ALT_INV_saidaA[19]~21_combout\ $end
$var wire 1 n) \BANCO_REG|ALT_INV_saidaB[19]~19_combout\ $end
$var wire 1 o) \BANCO_REG|ALT_INV_registrador~1082_combout\ $end
$var wire 1 p) \ULA1|ALT_INV_saida[18]~36_combout\ $end
$var wire 1 q) \BANCO_REG|ALT_INV_saidaA[18]~20_combout\ $end
$var wire 1 r) \BANCO_REG|ALT_INV_saidaB[18]~18_combout\ $end
$var wire 1 s) \BANCO_REG|ALT_INV_registrador~1081_combout\ $end
$var wire 1 t) \ULA1|ALT_INV_saida[17]~34_combout\ $end
$var wire 1 u) \BANCO_REG|ALT_INV_saidaA[17]~19_combout\ $end
$var wire 1 v) \BANCO_REG|ALT_INV_saidaB[17]~17_combout\ $end
$var wire 1 w) \BANCO_REG|ALT_INV_registrador~1080_combout\ $end
$var wire 1 x) \ULA1|ALT_INV_saida[16]~32_combout\ $end
$var wire 1 y) \BANCO_REG|ALT_INV_saidaA[16]~18_combout\ $end
$var wire 1 z) \BANCO_REG|ALT_INV_saidaB[16]~16_combout\ $end
$var wire 1 {) \BANCO_REG|ALT_INV_registrador~1079_combout\ $end
$var wire 1 |) \ULA1|ALT_INV_saida[15]~30_combout\ $end
$var wire 1 }) \BANCO_REG|ALT_INV_saidaA[15]~17_combout\ $end
$var wire 1 ~) \BANCO_REG|ALT_INV_saidaB[15]~15_combout\ $end
$var wire 1 !* \BANCO_REG|ALT_INV_registrador~1078_combout\ $end
$var wire 1 "* \ULA1|ALT_INV_saida[14]~28_combout\ $end
$var wire 1 #* \BANCO_REG|ALT_INV_saidaA[14]~16_combout\ $end
$var wire 1 $* \BANCO_REG|ALT_INV_saidaB[14]~14_combout\ $end
$var wire 1 %* \BANCO_REG|ALT_INV_registrador~1077_combout\ $end
$var wire 1 &* \ULA1|ALT_INV_saida[13]~26_combout\ $end
$var wire 1 '* \BANCO_REG|ALT_INV_saidaA[13]~15_combout\ $end
$var wire 1 (* \BANCO_REG|ALT_INV_saidaB[13]~13_combout\ $end
$var wire 1 )* \BANCO_REG|ALT_INV_registrador~1076_combout\ $end
$var wire 1 ** \ULA1|ALT_INV_saida[12]~24_combout\ $end
$var wire 1 +* \BANCO_REG|ALT_INV_saidaA[12]~14_combout\ $end
$var wire 1 ,* \BANCO_REG|ALT_INV_saidaB[12]~12_combout\ $end
$var wire 1 -* \BANCO_REG|ALT_INV_registrador~1075_combout\ $end
$var wire 1 .* \ULA1|ALT_INV_saida[11]~22_combout\ $end
$var wire 1 /* \BANCO_REG|ALT_INV_saidaA[11]~13_combout\ $end
$var wire 1 0* \BANCO_REG|ALT_INV_saidaB[11]~11_combout\ $end
$var wire 1 1* \BANCO_REG|ALT_INV_registrador~1074_combout\ $end
$var wire 1 2* \ULA1|ALT_INV_saida[10]~20_combout\ $end
$var wire 1 3* \BANCO_REG|ALT_INV_saidaA[10]~12_combout\ $end
$var wire 1 4* \BANCO_REG|ALT_INV_saidaB[10]~10_combout\ $end
$var wire 1 5* \BANCO_REG|ALT_INV_registrador~1073_combout\ $end
$var wire 1 6* \ULA1|ALT_INV_saida[9]~18_combout\ $end
$var wire 1 7* \BANCO_REG|ALT_INV_saidaA[9]~11_combout\ $end
$var wire 1 8* \BANCO_REG|ALT_INV_saidaB[9]~9_combout\ $end
$var wire 1 9* \BANCO_REG|ALT_INV_registrador~1072_combout\ $end
$var wire 1 :* \ULA1|ALT_INV_saida[8]~16_combout\ $end
$var wire 1 ;* \BANCO_REG|ALT_INV_saidaA[8]~10_combout\ $end
$var wire 1 <* \BANCO_REG|ALT_INV_saidaB[8]~8_combout\ $end
$var wire 1 =* \BANCO_REG|ALT_INV_registrador~1071_combout\ $end
$var wire 1 >* \ULA1|ALT_INV_saida[7]~14_combout\ $end
$var wire 1 ?* \BANCO_REG|ALT_INV_saidaA[7]~9_combout\ $end
$var wire 1 @* \BANCO_REG|ALT_INV_saidaB[7]~7_combout\ $end
$var wire 1 A* \BANCO_REG|ALT_INV_registrador~1070_combout\ $end
$var wire 1 B* \ULA1|ALT_INV_saida[6]~12_combout\ $end
$var wire 1 C* \BANCO_REG|ALT_INV_saidaA[6]~8_combout\ $end
$var wire 1 D* \BANCO_REG|ALT_INV_saidaB[6]~6_combout\ $end
$var wire 1 E* \BANCO_REG|ALT_INV_registrador~1069_combout\ $end
$var wire 1 F* \ULA1|ALT_INV_saida[5]~10_combout\ $end
$var wire 1 G* \BANCO_REG|ALT_INV_saidaA[5]~7_combout\ $end
$var wire 1 H* \BANCO_REG|ALT_INV_saidaB[5]~5_combout\ $end
$var wire 1 I* \BANCO_REG|ALT_INV_registrador~1068_combout\ $end
$var wire 1 J* \ULA1|ALT_INV_saida[4]~8_combout\ $end
$var wire 1 K* \BANCO_REG|ALT_INV_saidaA[4]~6_combout\ $end
$var wire 1 L* \BANCO_REG|ALT_INV_saidaB[4]~4_combout\ $end
$var wire 1 M* \BANCO_REG|ALT_INV_registrador~1067_combout\ $end
$var wire 1 N* \ULA1|ALT_INV_saida[3]~6_combout\ $end
$var wire 1 O* \BANCO_REG|ALT_INV_saidaA[3]~5_combout\ $end
$var wire 1 P* \BANCO_REG|ALT_INV_saidaB[3]~3_combout\ $end
$var wire 1 Q* \BANCO_REG|ALT_INV_registrador~1066_combout\ $end
$var wire 1 R* \ULA1|ALT_INV_saida[2]~4_combout\ $end
$var wire 1 S* \BANCO_REG|ALT_INV_saidaA[2]~4_combout\ $end
$var wire 1 T* \BANCO_REG|ALT_INV_saidaB[2]~2_combout\ $end
$var wire 1 U* \BANCO_REG|ALT_INV_registrador~1065_combout\ $end
$var wire 1 V* \ULA1|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 W* \BANCO_REG|ALT_INV_saidaA[1]~3_combout\ $end
$var wire 1 X* \BANCO_REG|ALT_INV_saidaB[1]~1_combout\ $end
$var wire 1 Y* \BANCO_REG|ALT_INV_registrador~1064_combout\ $end
$var wire 1 Z* \ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 [* \BANCO_REG|ALT_INV_saidaA[0]~2_combout\ $end
$var wire 1 \* \BANCO_REG|ALT_INV_saidaA[0]~1_combout\ $end
$var wire 1 ]* \BANCO_REG|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 ^* \BANCO_REG|ALT_INV_registrador~1063_combout\ $end
$var wire 1 _* \BANCO_REG|ALT_INV_registrador~1062_combout\ $end
$var wire 1 `* \BANCO_REG|ALT_INV_saidaA[1]~0_combout\ $end
$var wire 1 a* \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 b* \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 c* \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 d* \ULA1|ALT_INV_Add0~125_sumout\ $end
$var wire 1 e* \BANCO_REG|ALT_INV_registrador~325_q\ $end
$var wire 1 f* \BANCO_REG|ALT_INV_registrador~69_q\ $end
$var wire 1 g* \ULA1|ALT_INV_Add0~121_sumout\ $end
$var wire 1 h* \BANCO_REG|ALT_INV_registrador~324_q\ $end
$var wire 1 i* \BANCO_REG|ALT_INV_registrador~68_q\ $end
$var wire 1 j* \ULA1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 k* \BANCO_REG|ALT_INV_registrador~323_q\ $end
$var wire 1 l* \BANCO_REG|ALT_INV_registrador~67_q\ $end
$var wire 1 m* \ULA1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 n* \BANCO_REG|ALT_INV_registrador~322_q\ $end
$var wire 1 o* \BANCO_REG|ALT_INV_registrador~66_q\ $end
$var wire 1 p* \ULA1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 q* \BANCO_REG|ALT_INV_registrador~321_q\ $end
$var wire 1 r* \BANCO_REG|ALT_INV_registrador~65_q\ $end
$var wire 1 s* \ULA1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 t* \BANCO_REG|ALT_INV_registrador~320_q\ $end
$var wire 1 u* \BANCO_REG|ALT_INV_registrador~64_q\ $end
$var wire 1 v* \ULA1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 w* \BANCO_REG|ALT_INV_registrador~319_q\ $end
$var wire 1 x* \BANCO_REG|ALT_INV_registrador~63_q\ $end
$var wire 1 y* \ULA1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 z* \BANCO_REG|ALT_INV_registrador~318_q\ $end
$var wire 1 {* \BANCO_REG|ALT_INV_registrador~62_q\ $end
$var wire 1 |* \ULA1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 }* \BANCO_REG|ALT_INV_registrador~317_q\ $end
$var wire 1 ~* \BANCO_REG|ALT_INV_registrador~61_q\ $end
$var wire 1 !+ \ULA1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 "+ \BANCO_REG|ALT_INV_registrador~316_q\ $end
$var wire 1 #+ \BANCO_REG|ALT_INV_registrador~60_q\ $end
$var wire 1 $+ \ULA1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 %+ \BANCO_REG|ALT_INV_registrador~315_q\ $end
$var wire 1 &+ \BANCO_REG|ALT_INV_registrador~59_q\ $end
$var wire 1 '+ \ULA1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 (+ \BANCO_REG|ALT_INV_registrador~314_q\ $end
$var wire 1 )+ \BANCO_REG|ALT_INV_registrador~58_q\ $end
$var wire 1 *+ \ULA1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 ++ \BANCO_REG|ALT_INV_registrador~313_q\ $end
$var wire 1 ,+ \BANCO_REG|ALT_INV_registrador~57_q\ $end
$var wire 1 -+ \ULA1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 .+ \BANCO_REG|ALT_INV_registrador~312_q\ $end
$var wire 1 /+ \BANCO_REG|ALT_INV_registrador~56_q\ $end
$var wire 1 0+ \ULA1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 1+ \BANCO_REG|ALT_INV_registrador~311_q\ $end
$var wire 1 2+ \BANCO_REG|ALT_INV_registrador~55_q\ $end
$var wire 1 3+ \ULA1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 4+ \BANCO_REG|ALT_INV_registrador~310_q\ $end
$var wire 1 5+ \BANCO_REG|ALT_INV_registrador~54_q\ $end
$var wire 1 6+ \ULA1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 7+ \BANCO_REG|ALT_INV_registrador~309_q\ $end
$var wire 1 8+ \BANCO_REG|ALT_INV_registrador~53_q\ $end
$var wire 1 9+ \ULA1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 :+ \BANCO_REG|ALT_INV_registrador~308_q\ $end
$var wire 1 ;+ \BANCO_REG|ALT_INV_registrador~52_q\ $end
$var wire 1 <+ \ULA1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 =+ \BANCO_REG|ALT_INV_registrador~307_q\ $end
$var wire 1 >+ \BANCO_REG|ALT_INV_registrador~51_q\ $end
$var wire 1 ?+ \ULA1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 @+ \BANCO_REG|ALT_INV_registrador~306_q\ $end
$var wire 1 A+ \BANCO_REG|ALT_INV_registrador~50_q\ $end
$var wire 1 B+ \ULA1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 C+ \BANCO_REG|ALT_INV_registrador~305_q\ $end
$var wire 1 D+ \BANCO_REG|ALT_INV_registrador~49_q\ $end
$var wire 1 E+ \ULA1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 F+ \BANCO_REG|ALT_INV_registrador~304_q\ $end
$var wire 1 G+ \BANCO_REG|ALT_INV_registrador~48_q\ $end
$var wire 1 H+ \ULA1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 I+ \BANCO_REG|ALT_INV_registrador~303_q\ $end
$var wire 1 J+ \BANCO_REG|ALT_INV_registrador~47_q\ $end
$var wire 1 K+ \ULA1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 L+ \BANCO_REG|ALT_INV_registrador~302_q\ $end
$var wire 1 M+ \BANCO_REG|ALT_INV_registrador~46_q\ $end
$var wire 1 N+ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 O+ \BANCO_REG|ALT_INV_registrador~301_q\ $end
$var wire 1 P+ \BANCO_REG|ALT_INV_registrador~45_q\ $end
$var wire 1 Q+ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 R+ \BANCO_REG|ALT_INV_registrador~300_q\ $end
$var wire 1 S+ \BANCO_REG|ALT_INV_registrador~44_q\ $end
$var wire 1 T+ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 U+ \BANCO_REG|ALT_INV_registrador~299_q\ $end
$var wire 1 V+ \BANCO_REG|ALT_INV_registrador~43_q\ $end
$var wire 1 W+ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 X+ \BANCO_REG|ALT_INV_registrador~298_q\ $end
$var wire 1 Y+ \BANCO_REG|ALT_INV_registrador~42_q\ $end
$var wire 1 Z+ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 [+ \BANCO_REG|ALT_INV_registrador~297_q\ $end
$var wire 1 \+ \BANCO_REG|ALT_INV_registrador~41_q\ $end
$var wire 1 ]+ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ^+ \BANCO_REG|ALT_INV_registrador~296_q\ $end
$var wire 1 _+ \BANCO_REG|ALT_INV_registrador~40_q\ $end
$var wire 1 `+ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 a+ \BANCO_REG|ALT_INV_registrador~295_q\ $end
$var wire 1 b+ \BANCO_REG|ALT_INV_registrador~39_q\ $end
$var wire 1 c+ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 d+ \BANCO_REG|ALT_INV_registrador~294_q\ $end
$var wire 1 e+ \BANCO_REG|ALT_INV_registrador~38_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
1r
0s
0t
1u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
19!
1:!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
1[!
1\!
1!
1"
0]!
1^!
x_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
xD#
1E#
1F#
1G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
1\#
0]#
0^#
1_#
0`#
1a#
1b#
0c#
0d#
1e#
1f#
1g#
0h#
0i#
1j#
1k#
1l#
1m#
1n#
0o#
0p#
1q#
1r#
1s#
1t#
1u#
0v#
0w#
0x#
1y#
1z#
0{#
1|#
0}#
1~#
1!$
1"$
0#$
0$$
0%$
1&$
1'$
0($
0)$
0*$
0+$
0,$
1-$
0.$
0/$
00$
11$
12$
03$
14$
15$
06$
17$
18$
19$
1:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
1B$
0C$
1D$
0E$
1F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
1N$
0O$
1P$
1Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
1Y$
0Z$
0[$
1\$
0]$
0^$
0_$
0`$
1a$
0b$
0c$
0d$
1e$
0f$
1g$
1h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
1p$
0q$
0r$
1s$
0t$
0u$
0v$
1w$
1x$
0y$
0z$
0{$
0|$
0}$
1~$
0!%
0"%
0#%
1$%
1%%
0&%
0'%
0(%
0)%
0*%
1+%
0,%
1-%
0.%
0/%
00%
01%
02%
03%
04%
15%
06%
17%
18%
09%
0:%
0;%
0<%
0=%
0>%
0?%
1@%
0A%
1B%
0C%
1D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
1L%
0M%
1N%
1O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
1W%
0X%
1Y%
0Z%
1[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
1c%
0d%
1e%
0f%
0g%
0h%
1i%
1j%
0k%
0l%
0m%
0n%
0o%
1p%
0q%
0r%
0s%
0t%
1u%
0v%
1w%
0x%
0y%
0z%
0{%
1|%
1}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
1'&
0(&
0)&
1*&
0+&
0,&
0-&
0.&
1/&
00&
01&
02&
13&
04&
15&
06&
07&
08&
19&
1:&
0;&
0<&
0=&
0>&
0?&
1@&
0A&
1B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
1J&
0K&
1L&
1M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
1U&
0V&
0W&
1X&
0Y&
0Z&
0[&
1\&
1]&
0^&
0_&
0`&
0a&
0b&
1c&
0d&
1e&
0f&
0g&
0h&
0i&
0j&
0k&
1l&
0m&
1n&
0o&
0p&
0q&
0r&
0s&
1t&
0u&
0v&
0w&
1x&
0y&
1z&
0{&
0|&
0}&
1~&
1!'
0"'
0#'
0$'
0%'
0&'
0''
1('
0)'
0*'
0+'
0,'
1-'
1.'
0/'
00'
01'
02'
03'
14'
05'
06'
07'
18'
19'
0:'
0;'
0<'
0='
1>'
0?'
0@'
0A'
0B'
0C'
1D'
0E'
0F'
0G'
1H'
0I'
1J'
0K'
0L'
0M'
1N'
1O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
1Z'
0['
0\'
0]'
1^'
0_'
1`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
1b(
1c(
1d(
1e(
1f(
1g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
1p(
1q(
1r(
1s(
1t(
1u(
1v(
1w(
0x(
1y(
0z(
1{(
1|(
1}(
1~(
1!)
1")
1#)
1C)
1D)
1E)
1F)
1G)
1H)
1I)
1J)
1K)
1L)
1M)
1N)
1O)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1\)
1])
1^)
1_)
1`)
1a)
1b)
1c)
1d)
1e)
1f)
1g)
1h)
1i)
1j)
1k)
1l)
1m)
1n)
1o)
1p)
1q)
1r)
1s)
1t)
1u)
1v)
1w)
1x)
1y)
1z)
1{)
1|)
1})
1~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
16*
17*
18*
19*
1:*
1;*
1<*
1=*
1>*
1?*
1@*
1A*
1B*
1C*
1D*
1E*
1F*
1G*
1H*
1I*
1J*
1K*
1L*
1M*
0N*
0O*
0P*
0Q*
1R*
1S*
1T*
1U*
0V*
0W*
0X*
0Y*
0Z*
1[*
0\*
0]*
0^*
1_*
0`*
0a*
0b*
0c*
0d*
1e*
1f*
0g*
1h*
1i*
0j*
1k*
1l*
0m*
1n*
1o*
0p*
1q*
1r*
0s*
1t*
1u*
0v*
1w*
1x*
0y*
1z*
1{*
0|*
1}*
1~*
0!+
1"+
1#+
0$+
1%+
1&+
0'+
1(+
1)+
0*+
1++
1,+
0-+
1.+
1/+
00+
11+
12+
03+
14+
15+
06+
17+
18+
09+
1:+
1;+
0<+
1=+
1>+
0?+
1@+
1A+
0B+
1C+
1D+
0E+
1F+
1G+
0H+
1I+
1J+
0K+
1L+
1M+
0N+
1O+
1P+
0Q+
1R+
1S+
0T+
1U+
1V+
0W+
1X+
1Y+
0Z+
1[+
1\+
0]+
1^+
1_+
0`+
1a+
1b+
0c+
1d+
1e+
1;!
0<!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
14"
05"
16"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
1v"
1w"
0x"
1y"
0z"
0{"
1|"
0}"
1~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
1$)
1%)
x&)
x')
x()
x))
x*)
1+)
x,)
x-)
x.)
1/)
10)
x1)
x2)
13)
x4)
15)
x6)
17)
x8)
19)
x:)
1;)
1<)
1=)
1>)
1?)
1@)
xA)
1B)
$end
#20000
0!
0f!
0E#
0F#
#40000
1!
1<!
1f!
1i!
1`#
1E#
1F#
0y(
0r#
1a(
1o#
1{#
13$
0[+
0a+
0d+
0B)
1Z*
0s#
0G#
1H#
1C#
1N
07"
0\!
#60000
0!
0f!
0E#
0F#
#80000
1!
0<!
0;!
1f!
0i!
0h!
0a#
0`#
1E#
1F#
1y(
1z(
1s#
1,$
1C$
1O$
1Z$
1f$
1q$
1}$
1*%
16%
1A%
1M%
1X%
1d%
1o%
1{%
1(&
14&
1?&
1K&
1V&
1b&
1m&
1y&
1&'
12'
1='
1I'
1T'
1_'
1r#
0a(
1I#
1($
1>$
1J$
1U$
1]$
1i$
1y$
1&%
11%
1<%
1H%
1S%
1_%
1k%
1q%
1#&
1+&
1;&
1F&
1Q&
1^&
1i&
1q&
1"'
1/'
1:'
1A'
1P'
1V'
1`(
0e*
0h*
0k*
0n*
0q*
0t*
0w*
0z*
0}*
0"+
0%+
0(+
0++
0.+
01+
04+
07+
0:+
0=+
0@+
0C+
0F+
0I+
0L+
0O+
0R+
0U+
0X+
0^+
0q(
1B)
0Z*
1G#
1B#
0C#
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
15"
17"
0N
1M
1\!
1Z!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
1>!
1=!
#100000
0!
0f!
0E#
0F#
#120000
1!
0"
1f!
0g!
0g#
1E#
1F#
1x(
0n#
1a(
0B)
0G#
0H#
1J#
1C#
1K#
1N
#140000
0!
0f!
0E#
0F#
#160000
1!
1f!
1E#
1F#
0a(
0I#
1L#
1_(
0`(
0@)
0v(
1q(
1B)
1G#
0J#
0K#
1M#
1]#
0b#
0`'
0Z#
1c*
1\*
0B#
1A#
0C#
1N#
1K#
0M#
1p#
1)$
1?$
1K$
1V$
1_$
1j$
1z$
1'%
12%
1=%
1I%
1T%
1`%
1l%
1r%
1$&
1,&
1<&
1G&
1R&
1_&
1d&
1r&
1#'
1+'
13'
1B'
1Q'
1W'
1$$
1*$
1<$
1@$
1H$
1L$
1S$
1W$
1^$
1c$
1k$
1n$
1u$
1{$
1"%
1(%
1/%
13%
1:%
1>%
1F%
1J%
1Q%
1U%
1]%
1a%
1g%
1m%
1s%
1y%
1!&
1%&
1-&
11&
17&
1=&
1D&
1H&
1O&
1S&
1Z&
1`&
1g&
1j&
1o&
1v&
1|&
1$'
1*'
10'
16'
1;'
1?'
1F'
1L'
1R'
1X'
1\'
0N
0M
1L
0N#
0{(
0E)
0H)
0|(
0}(
0K)
0N)
0~(
0Q)
0!)
0T)
0")
0#)
0W)
0[)
0Z)
0^)
0_)
0c)
0b)
0g)
0f)
0j)
0k)
0o)
0n)
0s)
0r)
0v)
0w)
0z)
0{)
0!*
0~)
0%*
0$*
0)*
0(*
0-*
0,*
01*
00*
04*
05*
08*
09*
0=*
0<*
0A*
0@*
0E*
0D*
0I*
0H*
0M*
0L*
0T*
0U*
0D)
0G)
0J)
0M)
0P)
0S)
0V)
0Y)
0])
0a)
0e)
0i)
0m)
0q)
0u)
0y)
0})
0#*
0'*
0+*
0/*
03*
07*
0;*
0?*
0C*
0G*
0K*
0S*
0[*
0"#
0|"
1s!
0l#
1}#
1+$
1=$
1I$
1T$
1`$
1l$
1|$
1)%
10%
1;%
1G%
1R%
1^%
1n%
1z%
1"&
1.&
1>&
1E&
1P&
1a&
1h&
1p&
1%'
11'
1<'
1@'
1S'
1Y'
0w
0S
1&
0C)
0F)
0I)
0L)
0O)
0R)
0U)
0X)
0\)
0`)
0d)
0h)
0l)
0p)
0t)
0x)
0|)
0"*
0&*
0**
0.*
02*
06*
0:*
0>*
0B*
0F*
0J*
0R*
1c+
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1u"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1U"
1W"
0~#
1%$
0f#
0m#
0s#
0F$
0a$
0s$
0-%
0D%
0[%
0w%
0/&
0B&
0X&
0t&
0('
0D'
0Z'
1`+
18!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1y
1s
1q
1o
1n
1m
1l
1k
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
0&$
16$
0t#
1v#
0!$
1]+
07$
1A$
0"$
0'$
0,$
1Z+
07"
0B$
1M$
0-$
1.$
08$
1W+
0\!
06"
0N$
1X$
09$
0:$
0C$
1T+
0[!
05"
0Y$
1d$
0D$
1E$
0O$
1Q+
0Z!
04"
0e$
1o$
0P$
0Q$
0Z$
1N+
0Y!
03"
0p$
1v$
1[$
0\$
0f$
1K+
0X!
02"
0w$
1#%
0g$
0h$
0q$
1H+
0W!
01"
0$%
14%
1r$
0x$
0}$
1E+
0V!
00"
05%
1?%
0~$
0%%
0*%
1B+
0U!
0/"
0@%
1K%
0+%
1,%
06%
1?+
0T!
0."
0L%
1V%
07%
08%
0A%
1<+
0S!
0-"
0W%
1b%
0B%
1C%
0M%
19+
0R!
0,"
0c%
1h%
0N%
0O%
0X%
16+
0Q!
0+"
0i%
1t%
0Y%
1Z%
0d%
13+
0P!
0*"
0u%
1&&
0e%
0j%
0o%
10+
0O!
0)"
0'&
12&
0p%
1v%
0{%
1-+
0N!
0("
03&
18&
0|%
0}%
0(&
1*+
0M!
0'"
09&
1I&
1)&
0*&
04&
1'+
0L!
0&"
0J&
1T&
05&
0:&
0?&
1$+
0K!
0%"
0U&
1[&
0@&
1A&
0K&
1!+
0J!
0$"
0\&
1k&
0L&
0M&
0V&
1|*
0I!
0#"
0l&
1w&
1W&
0]&
0b&
1y*
0H!
0""
0x&
1}&
0c&
0e&
0m&
1v*
0G!
0!"
0~&
1,'
0n&
1s&
0y&
1s*
0F!
0~!
0-'
17'
0z&
0!'
0&'
1p*
0E!
0}!
08'
1G'
1''
0.'
02'
1m*
0D!
0|!
0H'
1M'
04'
09'
0='
1j*
0C!
0{!
0N'
1]'
0>'
1C'
0I'
1g*
0B!
0z!
0^'
0J'
0O'
0T'
1d*
0A!
0y!
1U'
0_'
0@!
0x!
0?!
0w!
0>!
0v!
0=!
#180000
0!
0f!
0E#
0F#
#200000
1!
1f!
1E#
1F#
1a(
0B)
0G#
1H#
1C#
1N
#220000
0!
0f!
0E#
0F#
#240000
1!
1f!
1E#
1F#
0a(
1I#
1`(
0q(
1B)
1G#
1B#
0C#
0N
1M
#260000
0!
0f!
0E#
0F#
#280000
1!
1f!
1E#
1F#
1a(
0B)
0G#
0H#
1J#
1C#
0K#
1M#
1N
1N#
#300000
0!
0f!
0E#
0F#
#320000
1!
1f!
1E#
1F#
0a(
0I#
0L#
1O#
0_(
1^(
0`(
0?)
1@)
0w(
1v(
1q(
1B)
1G#
0J#
1K#
0M#
0N#
1P#
0]#
1Z#
0c*
0B#
1@#
0A#
0C#
1Q#
1N#
0P#
0K#
1[#
0$$
0*$
0<$
0@$
0H$
0L$
0S$
0W$
0^$
0c$
0k$
0n$
0u$
0{$
0"%
0(%
0/%
03%
0:%
0>%
0F%
0J%
0Q%
0U%
0]%
0a%
0g%
0m%
0s%
0y%
0!&
0%&
0-&
01&
07&
0=&
0D&
0H&
0O&
0S&
0Z&
0`&
0g&
0j&
0o&
0v&
0|&
0$'
0*'
00'
06'
0;'
0?'
0F'
0L'
0R'
0X'
0\'
0N
0M
0L
1K
0Q#
1{(
1E)
1H)
1|(
1}(
1K)
1N)
1~(
1Q)
1!)
1T)
1")
1#)
1W)
1[)
1Z)
1^)
1_)
1c)
1b)
1g)
1f)
1j)
1k)
1o)
1n)
1s)
1r)
1v)
1w)
1z)
1{)
1!*
1~)
1%*
1$*
1)*
1(*
1-*
1,*
11*
10*
14*
15*
18*
19*
1=*
1<*
1A*
1@*
1E*
1D*
1I*
1H*
1M*
1L*
1T*
1U*
1"#
0s!
1&$
0+$
0=$
1B$
0I$
1N$
0T$
1Y$
0`$
1e$
0l$
1p$
1w$
0|$
1$%
0)%
00%
15%
0;%
1@%
0G%
1L%
0R%
1W%
0^%
1c%
1i%
0n%
1u%
0z%
0"&
1'&
0.&
13&
19&
0>&
0E&
1J&
0P&
1U&
1\&
0a&
0h&
1l&
0p&
1x&
1~&
0%'
1-'
01'
18'
0<'
0@'
1H'
1N'
0S'
0Y'
1^'
1w
0&
0d*
1C)
1F)
0g*
0j*
1I)
1L)
0m*
1O)
0p*
1R)
0s*
0v*
1U)
0y*
1X)
1\)
0|*
0!+
1`)
0$+
1d)
1h)
0'+
0*+
1l)
0-+
1p)
1t)
00+
1x)
03+
06+
1|)
09+
1"*
0<+
1&*
0?+
1**
0B+
1.*
12*
0E+
16*
0H+
0K+
1:*
0N+
1>*
0Q+
1B*
0T+
1F*
0W+
1J*
1R*
0]+
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0u"
1t!
1"$
1'$
1,$
19$
1:$
1C$
1F$
1D$
0E$
1O$
1P$
1Q$
1Z$
1a$
0[$
1\$
1f$
1g$
1h$
1q$
0r$
1x$
1s$
1}$
1~$
1%%
1*%
1-%
1+%
0,%
16%
17%
18%
1A%
1D%
1B%
0C%
1M%
1N%
1O%
1X%
1[%
1Y%
0Z%
1d%
1e%
1j%
1o%
1p%
0v%
1w%
1{%
1|%
1}%
1(&
1/&
0)&
1*&
14&
15&
1:&
1?&
1B&
1@&
0A&
1K&
1L&
1M&
1V&
0W&
1]&
1X&
1b&
1c&
1e&
1m&
1t&
1n&
0s&
1y&
1z&
1!'
1&'
0''
1.'
1('
12'
14'
19'
1='
1D'
1>'
0C'
1I'
1J'
1O'
1T'
1Z'
0U'
1_'
08!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
1'
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
15"
1Z!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
1>!
1=!
#340000
0!
0f!
0E#
0F#
#360000
1!
1f!
1E#
1F#
1a(
0B)
0G#
1H#
1C#
1N
#380000
0!
0f!
0E#
0F#
#400000
1!
1f!
1E#
1F#
0a(
1I#
1`(
0q(
1B)
1G#
1B#
0C#
0N
1M
#420000
0!
0f!
0E#
0F#
#440000
1!
1f!
1E#
1F#
1a(
0B)
0G#
0H#
1J#
1C#
1K#
1N
#460000
0!
0f!
0E#
0F#
#480000
1!
1f!
1E#
1F#
0a(
0I#
1L#
1_(
0`(
0@)
0v(
1q(
1B)
1G#
0J#
0K#
1M#
1d#
0e#
0Z#
0_#
1`*
1c*
1a*
0_*
0B#
1A#
0C#
0N#
1P#
1K#
0M#
1l#
1~#
17$
0p#
0u#
0)$
04$
0?$
0K$
0V$
0_$
0j$
0z$
0'%
02%
0=%
0I%
0T%
0`%
0l%
0r%
0$&
0,&
0<&
0G&
0R&
0_&
0d&
0[#
0j#
0q#
0y#
01$
1L$
1c$
1u$
13%
1J%
1a%
1s%
11&
1H&
1Z&
0r&
1v&
0#'
1*'
0+'
03'
0B'
1F'
0Q'
0W'
1\'
0N
0M
1L
1N#
0P#
1Q#
0{(
1D)
1G)
0}(
1J)
1M)
1P)
0!)
1S)
0#)
1V)
0_)
0g)
0o)
0w)
0!*
0)*
01*
09*
0A*
0I*
1P*
1X*
1]*
1^*
1Y)
1])
1a)
1e)
1i)
1m)
1q)
1u)
1y)
1})
1#*
1'*
1+*
1/*
13*
17*
1;*
1?*
1C*
1G*
1K*
1O*
1S*
1W*
1[*
0Z+
0`+
0c+
0p!
0y"
0~"
0"#
1f#
1m#
1s#
1t#
0v#
1!$
1-$
0.$
18$
0~#
0&$
07$
0B$
0Y$
0p$
0$%
0@%
0W%
0i%
0'&
09&
0U&
0l&
0l#
0r#
0z#
02$
0N$
0e$
0w$
05%
0L%
0c%
0u%
03&
0J&
0\&
0x&
0~&
0-'
08'
0H'
0N'
0^'
0Q#
0#
0P
0w
0u
1d*
1g*
1j*
1m*
1p*
1s*
1v*
1|*
1$+
1*+
10+
16+
1<+
1B+
1H+
1N+
1T+
1N*
1V*
1Z*
1c+
1y*
1!+
1'+
1-+
13+
19+
1?+
1E+
1K+
1Q+
1W+
1Z+
1]+
1`+
08"
09"
0:"
0;"
0<"
0="
0>"
0t"
0v"
0w"
0t!
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0t#
1v#
0"$
0'$
0,$
0-$
1.$
09$
0:$
0C$
0P$
0Q$
0Z$
0g$
0h$
0q$
0~$
0%%
0*%
07%
08%
0A%
0N%
0O%
0X%
0e%
0j%
0o%
0|%
0}%
0(&
05&
0:&
0?&
0L&
0M&
0V&
0c&
0e&
0m&
0f#
0m#
0s#
1w#
0!$
1/$
08$
0D$
1E$
0O$
1[$
0\$
0f$
1r$
0x$
0}$
0+%
1,%
06%
0B%
1C%
0M%
0Y%
1Z%
0d%
0p%
1v%
0{%
1)&
0*&
04&
0@&
1A&
0K&
1W&
0]&
0b&
0n&
1s&
0y&
0z&
0!'
0&'
1''
0.'
02'
04'
09'
0='
0>'
1C'
0I'
0J'
0O'
0T'
1U'
0_'
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0:!
09!
07!
0'
14"
16"
17"
1\!
1[!
1Y!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0~!
0""
0$"
0&"
0("
0*"
0,"
0."
00"
02"
04"
06"
07"
0}!
0!"
0#"
0%"
0'"
0)"
0+"
0-"
0/"
01"
03"
05"
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
#500000
0!
0f!
0E#
0F#
#520000
1!
1f!
1E#
1F#
1a(
0B)
0G#
1H#
1C#
1N
#540000
0!
0f!
0E#
0F#
#560000
1!
1f!
1E#
1F#
0a(
1I#
1`(
0q(
1B)
1G#
1B#
0C#
0N
1M
#580000
0!
0f!
0E#
0F#
#600000
1!
1f!
1E#
1F#
1a(
0B)
0G#
0H#
1J#
1C#
0K#
1M#
1N
0N#
1P#
1Q#
#620000
0!
0f!
0E#
0F#
#640000
1!
1f!
1E#
1F#
0a(
0I#
0L#
0O#
1R#
0_(
1](
0^(
0`(
1?)
0>)
1@)
0t(
1w(
1v(
1q(
1B)
1G#
0J#
1K#
0M#
1N#
0P#
0Q#
1S#
0B#
0@#
1?#
0A#
0C#
1T#
1Q#
0S#
0N#
0K#
0N
0M
0L
0K
1J
0T#
#660000
0!
0f!
0E#
0F#
#680000
1!
1f!
1E#
1F#
1a(
0B)
0G#
1H#
1C#
1N
#700000
0!
0f!
0E#
0F#
#720000
1!
1f!
1E#
1F#
0a(
1I#
1`(
0q(
1B)
1G#
1B#
0C#
0N
1M
#740000
0!
0f!
0E#
0F#
#760000
1!
1f!
1E#
1F#
1a(
0B)
0G#
0H#
1J#
1C#
1K#
1N
#780000
0!
0f!
0E#
0F#
#800000
1!
1f!
1E#
1F#
0a(
0I#
1L#
1_(
0`(
0@)
0v(
1q(
1B)
1G#
0J#
0K#
1M#
0B#
1A#
0C#
1N#
1K#
0M#
0N
0M
1L
0N#
#820000
0!
0f!
0E#
0F#
#840000
1!
1f!
1E#
1F#
1a(
0B)
0G#
1H#
1C#
1N
#860000
0!
0f!
0E#
0F#
#880000
1!
1f!
1E#
1F#
0a(
1I#
1`(
0q(
1B)
1G#
1B#
0C#
0N
1M
#900000
0!
0f!
0E#
0F#
#920000
1!
1f!
1E#
1F#
1a(
0B)
0G#
0H#
1J#
1C#
0K#
1M#
1N
1N#
#940000
0!
0f!
0E#
0F#
#960000
1!
1f!
1E#
1F#
0a(
0I#
0L#
1O#
0_(
1^(
0`(
0?)
1@)
0w(
1v(
1q(
1B)
1G#
0J#
1K#
0M#
0N#
1P#
0B#
1@#
0A#
0C#
0Q#
1S#
1N#
0P#
0K#
0N
0M
0L
1K
1Q#
0S#
1T#
0T#
#980000
0!
0f!
0E#
0F#
#1000000
