// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/05/2024 02:05:05"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ProcessorMIPS (
	ValueSelect,
	GClock,
	GResetBar,
	MuxOut,
	InstructionOut,
	BranchOut,
	ZeroOut,
	MemWriteOut,
	RegWriteOut);
input 	[2:0] ValueSelect;
input 	GClock;
input 	GResetBar;
output 	[7:0] MuxOut;
output 	[31:0] InstructionOut;
output 	BranchOut;
output 	ZeroOut;
output 	MemWriteOut;
output 	RegWriteOut;

// Design Ports Information
// MuxOut[0]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[1]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[2]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[4]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[5]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[6]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[7]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[0]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[1]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[2]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[3]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[4]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[5]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[6]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[8]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[9]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[10]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[11]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[12]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[13]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[14]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[15]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[16]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[17]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[18]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[19]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[20]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[21]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[22]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[23]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[24]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[25]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[26]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[27]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[28]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[29]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[30]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[31]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZeroOut	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteOut	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[2]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[0]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[1]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GResetBar	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[7]~1_combout ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[7]~1_combout ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[6]~5_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[6]~6_combout ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[5]~9_combout ;
wire \RegFile|readData2|o_out[5]~8_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[4]~13_combout ;
wire \RegFile|readData2|o_out[4]~13_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[3]~16_combout ;
wire \RegFile|readData2|o_out[3]~16_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[2]~22_combout ;
wire \RegFile|readData2|o_out[2]~20_combout ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[1]~25_combout ;
wire \RegFile|readData2|o_out[1]~24_combout ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[0]~29_combout ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[0]~31_combout ;
wire \ALUCon|Mux1~0_combout ;
wire \OutputMux|o_out[0]~1_combout ;
wire \OutputMux|o_out[3]~11_combout ;
wire \RegFile|gen_Reg~2_combout ;
wire \PCReg|gen_dFF:3:dFF_inst|int_q~1_combout ;
wire \PCReg|gen_dFF:3:dFF_inst|int_q~3_combout ;
wire \BranchCalc|gen_Add:4:Add_inst|S~combout ;
wire \PCNorm|gen_Add:5:Add_inst|S~combout ;
wire \PCNorm|gen_Add:6:Add_inst|S~combout ;
wire \BranchCalc|gen_Add:5:Add_inst|Cout~0_combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~2_combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~3_combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~4_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder_combout ;
wire \MuxOut[0]~output_o ;
wire \MuxOut[1]~output_o ;
wire \MuxOut[2]~output_o ;
wire \MuxOut[3]~output_o ;
wire \MuxOut[4]~output_o ;
wire \MuxOut[5]~output_o ;
wire \MuxOut[6]~output_o ;
wire \MuxOut[7]~output_o ;
wire \InstructionOut[0]~output_o ;
wire \InstructionOut[1]~output_o ;
wire \InstructionOut[2]~output_o ;
wire \InstructionOut[3]~output_o ;
wire \InstructionOut[4]~output_o ;
wire \InstructionOut[5]~output_o ;
wire \InstructionOut[6]~output_o ;
wire \InstructionOut[7]~output_o ;
wire \InstructionOut[8]~output_o ;
wire \InstructionOut[9]~output_o ;
wire \InstructionOut[10]~output_o ;
wire \InstructionOut[11]~output_o ;
wire \InstructionOut[12]~output_o ;
wire \InstructionOut[13]~output_o ;
wire \InstructionOut[14]~output_o ;
wire \InstructionOut[15]~output_o ;
wire \InstructionOut[16]~output_o ;
wire \InstructionOut[17]~output_o ;
wire \InstructionOut[18]~output_o ;
wire \InstructionOut[19]~output_o ;
wire \InstructionOut[20]~output_o ;
wire \InstructionOut[21]~output_o ;
wire \InstructionOut[22]~output_o ;
wire \InstructionOut[23]~output_o ;
wire \InstructionOut[24]~output_o ;
wire \InstructionOut[25]~output_o ;
wire \InstructionOut[26]~output_o ;
wire \InstructionOut[27]~output_o ;
wire \InstructionOut[28]~output_o ;
wire \InstructionOut[29]~output_o ;
wire \InstructionOut[30]~output_o ;
wire \InstructionOut[31]~output_o ;
wire \BranchOut~output_o ;
wire \ZeroOut~output_o ;
wire \MemWriteOut~output_o ;
wire \RegWriteOut~output_o ;
wire \ValueSelect[2]~input_o ;
wire \ValueSelect[0]~input_o ;
wire \ValueSelect[1]~input_o ;
wire \OutputMux|comb~3_combout ;
wire \GClock~input_o ;
wire \GClock~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \PCNorm|gen_Add:4:Add_inst|S~combout ;
wire \PCNorm|gen_Add:4:Add_inst|Cout~0_combout ;
wire \PCNorm|gen_Add:5:Add_inst|Cout~0_combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ;
wire \RegFile|readData2|comb~3_combout ;
wire \RegFile|readData2|comb~5_combout ;
wire \RegFile|readData1|comb~0_combout ;
wire \GResetBar~input_o ;
wire \GResetBar~inputclkctrl_outclk ;
wire \muxWriteReg|O[1]~0_combout ;
wire \muxWriteReg|O[2]~1_combout ;
wire \ProcessorCntrl|Jump~0_combout ;
wire \ProcessorCntrl|dec0~0_combout ;
wire \RegFile|gen_Reg~0_combout ;
wire \RegFile|gen_Reg~7_combout ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|readData2|comb~4_combout ;
wire \RegFile|readData2|o_out[3]~18_combout ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg~8_combout ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg~9_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|readData2|comb~6_combout ;
wire \RegFile|readData2|o_out[3]~19_combout ;
wire \RegFile|gen_Reg~5_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|readData2|comb~2_combout ;
wire \RegFile|readData2|o_out[3]~17_combout ;
wire \RegFile|gen_Reg~6_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[4]~14_combout ;
wire \RegFile|gen_Reg~3_combout ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|readData2|comb~0_combout ;
wire \RegFile|readData2|o_out[4]~12_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[4]~15_combout ;
wire \muxMem|O[7]~6_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[7]~2_combout ;
wire \RegFile|readData2|comb~7_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[7]~3_combout ;
wire \RegFile|gen_Reg~1_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q ;
wire \RegFile|readData2|comb~1_combout ;
wire \RegFile|readData2|o_out[7]~0_combout ;
wire \muxMem|O[2]~1_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[2]~22_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[2]~23_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[2]~21_combout ;
wire \muxMem|O[6]~5_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[6]~5_combout ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[6]~7_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[6]~4_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1_combout ;
wire \ALUCon|Mux1~1_combout ;
wire \ALUCon|Mux4~2_combout ;
wire \RegFile|readData1|comb~1_combout ;
wire \RegFile|readData1|o_out[6]~4_combout ;
wire \RegFile|readData1|comb~4_combout ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData1|comb~5_combout ;
wire \RegFile|readData1|o_out[6]~6_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q ;
wire \RegFile|readData1|comb~7_combout ;
wire \RegFile|readData1|comb~6_combout ;
wire \RegFile|readData1|o_out[6]~7_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2_combout ;
wire \muxALUB|O[5]~2_combout ;
wire \muxALUB|O[4]~3_combout ;
wire \muxALUB|O[3]~4_combout ;
wire \muxALUB|O[2]~5_combout ;
wire \RegFile|gen_Reg~4_combout ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|readData1|comb~2_combout ;
wire \RegFile|readData1|o_out[2]~21_combout ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[2]~20_combout ;
wire \RegFile|readData1|o_out[2]~23_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[1]~26_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[1]~24_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[1]~27_combout ;
wire \muxALUB|O[1]~6_combout ;
wire \muxALUB|O[0]~7_combout ;
wire \RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[0]~28_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[0]~31_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[0]~30_combout ;
wire \ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0_combout ;
wire \ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout ;
wire \ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout ;
wire \ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout ;
wire \ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[5]~8_combout ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[5]~10_combout ;
wire \RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[5]~11_combout ;
wire \ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout ;
wire \muxMem|O[5]~4_combout ;
wire \RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[5]~11_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[5]~9_combout ;
wire \RegFile|readData2|o_out[5]~10_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ;
wire \muxMem|O[4]~3_combout ;
wire \RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[4]~12_combout ;
wire \RegFile|readData1|o_out[4]~14_combout ;
wire \RegFile|readData1|o_out[4]~15_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ;
wire \muxMem|O[1]~0_combout ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[1]~26_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[1]~25_combout ;
wire \RegFile|readData2|o_out[1]~27_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ;
wire \muxMem|O[0]~7_combout ;
wire \RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[0]~29_combout ;
wire \RegFile|readData2|o_out[0]~28_combout ;
wire \RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q ;
wire \RegFile|readData2|o_out[0]~30_combout ;
wire \muxMem|O[3]~2_combout ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ;
wire \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|readData1|comb~3_combout ;
wire \RegFile|readData1|o_out[3]~17_combout ;
wire \RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q ;
wire \RegFile|readData1|o_out[3]~18_combout ;
wire \RegFile|readData1|o_out[3]~19_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ;
wire \ALUCom|o_zero~1_combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~0_combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~feeder_combout ;
wire \ProcessorCntrl|Jump~combout ;
wire \PCReg|gen_dFF:7:dFF_inst|int_q~q ;
wire \BranchCalc|gen_Add:6:Add_inst|S~combout ;
wire \PCReg|gen_dFF:6:dFF_inst|int_q~0_combout ;
wire \PCReg|gen_dFF:6:dFF_inst|int_q~q ;
wire \PCNorm|gen_Add:3:Add_inst|Cout~0_combout ;
wire \BranchCalc|gen_Add:3:Add_inst|Cout~0_combout ;
wire \BranchCalc|gen_Add:4:Add_inst|Cout~0_combout ;
wire \BranchCalc|gen_Add:5:Add_inst|S~combout ;
wire \PCReg|gen_dFF:5:dFF_inst|int_q~0_combout ;
wire \PCReg|gen_dFF:5:dFF_inst|int_q~q ;
wire \ProcessorCntrl|MemWrite~0_combout ;
wire \ProcessorCntrl|MemRead~combout ;
wire \ProcessorCntrl|MemWrite~combout ;
wire \ProcessorCntrl|ALUSrc~combout ;
wire \ALUCom|LU|muxComb|O[7]~0_combout ;
wire \RegFile|readData1|o_out[7]~0_combout ;
wire \RegFile|readData1|o_out[7]~2_combout ;
wire \RegFile|readData1|o_out[7]~3_combout ;
wire \ALUCom|LU|muxComb|O[7]~1_combout ;
wire \ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0_combout ;
wire \muxALUB|O[7]~0_combout ;
wire \ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ;
wire \comb~0_combout ;
wire \PCReg|gen_dFF:4:dFF_inst|int_q~0_combout ;
wire \PCReg|gen_dFF:4:dFF_inst|int_q~q ;
wire \ALUCon|Mux2~0_combout ;
wire \ALUCon|Mux5~2_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0_combout ;
wire \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ;
wire \ALUCom|o_zero~0_combout ;
wire \PCReg|gen_dFF:3:dFF_inst|int_q~2_combout ;
wire \PCReg|gen_dFF:3:dFF_inst|int_q~0_combout ;
wire \PCReg|gen_dFF:3:dFF_inst|int_q~feeder_combout ;
wire \PCReg|gen_dFF:3:dFF_inst|int_q~q ;
wire \JumpMux|O[2]~0_combout ;
wire \JumpMux|O[2]~1_combout ;
wire \JumpMux|O[2]~2_combout ;
wire \PCReg|gen_dFF:2:dFF_inst|int_q~q ;
wire \ProcessorCntrl|ALUOp[0]~0_combout ;
wire \ALUCon|Mux3~0_combout ;
wire \ALUCon|Mux3~1_combout ;
wire \ALUCom|int_Control~combout ;
wire \ALUCom|muxFinal|O[0]~0_combout ;
wire \ALUCom|muxFinal|O[0]~1_combout ;
wire \ALUCom|muxFinal|O[0]~2_combout ;
wire \muxALUB|O[6]~1_combout ;
wire \ALUCom|SLT|LessThan0~1_cout ;
wire \ALUCom|SLT|LessThan0~3_cout ;
wire \ALUCom|SLT|LessThan0~5_cout ;
wire \ALUCom|SLT|LessThan0~7_cout ;
wire \ALUCom|SLT|LessThan0~9_cout ;
wire \ALUCom|SLT|LessThan0~11_cout ;
wire \ALUCom|SLT|LessThan0~13_cout ;
wire \ALUCom|SLT|LessThan0~14_combout ;
wire \ALUCom|muxFinal|O[0]~3_combout ;
wire \OutputMux|comb~0_combout ;
wire \OutputMux|in4|gen_And:0:and1to1_inst|o_out~combout ;
wire \OutputMux|comb~2_combout ;
wire \OutputMux|o_out[0]~2_combout ;
wire \OutputMux|o_out[0]~3_combout ;
wire \OutputMux|o_out[0]~0_combout ;
wire \OutputMux|o_out[1]~4_combout ;
wire \OutputMux|o_out[1]~5_combout ;
wire \OutputMux|o_out[1]~6_combout ;
wire \OutputMux|o_out[2]~8_combout ;
wire \OutputMux|comb~4_combout ;
wire \OutputMux|o_out[2]~7_combout ;
wire \OutputMux|o_out[2]~9_combout ;
wire \OutputMux|o_out[2]~10_combout ;
wire \OutputMux|o_out[3]~12_combout ;
wire \OutputMux|o_out[3]~13_combout ;
wire \OutputMux|o_out[3]~14_combout ;
wire \OutputMux|o_out[4]~17_combout ;
wire \OutputMux|o_out[4]~16_combout ;
wire \OutputMux|comb~1_combout ;
wire \OutputMux|o_out[4]~15_combout ;
wire \OutputMux|o_out[4]~18_combout ;
wire \OutputMux|o_out[5]~19_combout ;
wire \OutputMux|o_out[5]~20_combout ;
wire \OutputMux|o_out[5]~21_combout ;
wire \OutputMux|o_out[5]~22_combout ;
wire \OutputMux|o_out[6]~25_combout ;
wire \OutputMux|o_out[6]~23_combout ;
wire \OutputMux|o_out[6]~24_combout ;
wire \OutputMux|o_out[6]~26_combout ;
wire \OutputMux|o_out~28_combout ;
wire \OutputMux|o_out~27_combout ;
wire \OutputMux|o_out~29_combout ;
wire \ALUCom|o_zero~2_combout ;
wire \ProcessorCntrl|RegWrite~combout ;
wire [7:0] \RegFile|readData2|o_out ;
wire [31:0] \InstructMem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \RegFile|readData1|o_out ;
wire [7:0] \RAM|altsyncram_component|auto_generated|q_a ;

wire [17:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \InstructMem|altsyncram_component|auto_generated|q_a [0] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \InstructMem|altsyncram_component|auto_generated|q_a [1] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \InstructMem|altsyncram_component|auto_generated|q_a [2] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \InstructMem|altsyncram_component|auto_generated|q_a [3] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \InstructMem|altsyncram_component|auto_generated|q_a [4] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \InstructMem|altsyncram_component|auto_generated|q_a [5] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \InstructMem|altsyncram_component|auto_generated|q_a [6] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \InstructMem|altsyncram_component|auto_generated|q_a [7] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \InstructMem|altsyncram_component|auto_generated|q_a [8] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \InstructMem|altsyncram_component|auto_generated|q_a [9] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \InstructMem|altsyncram_component|auto_generated|q_a [10] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \InstructMem|altsyncram_component|auto_generated|q_a [11] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \InstructMem|altsyncram_component|auto_generated|q_a [12] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \InstructMem|altsyncram_component|auto_generated|q_a [13] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \InstructMem|altsyncram_component|auto_generated|q_a [14] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \InstructMem|altsyncram_component|auto_generated|q_a [15] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \InstructMem|altsyncram_component|auto_generated|q_a [16] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \InstructMem|altsyncram_component|auto_generated|q_a [17] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \InstructMem|altsyncram_component|auto_generated|q_a [18] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \InstructMem|altsyncram_component|auto_generated|q_a [19] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \InstructMem|altsyncram_component|auto_generated|q_a [20] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \InstructMem|altsyncram_component|auto_generated|q_a [21] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \InstructMem|altsyncram_component|auto_generated|q_a [22] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \InstructMem|altsyncram_component|auto_generated|q_a [23] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \InstructMem|altsyncram_component|auto_generated|q_a [24] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \InstructMem|altsyncram_component|auto_generated|q_a [25] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \InstructMem|altsyncram_component|auto_generated|q_a [26] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \InstructMem|altsyncram_component|auto_generated|q_a [27] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \InstructMem|altsyncram_component|auto_generated|q_a [28] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \InstructMem|altsyncram_component|auto_generated|q_a [29] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \InstructMem|altsyncram_component|auto_generated|q_a [30] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \InstructMem|altsyncram_component|auto_generated|q_a [31] = \InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: FF_X12_Y18_N15
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[7]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[7]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \RegFile|readData1|o_out[7]~1 (
// Equation(s):
// \RegFile|readData1|o_out[7]~1_combout  = (\RegFile|readData1|comb~3_combout  & ((\RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData1|comb~2_combout )))) # 
// (!\RegFile|readData1|comb~3_combout  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData1|comb~2_combout ))))

	.dataa(\RegFile|readData1|comb~3_combout ),
	.datab(\RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[7]~1 .lut_mask = 16'hF888;
defparam \RegFile|readData1|o_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[7]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \RegFile|readData2|o_out[7]~1 (
// Equation(s):
// \RegFile|readData2|o_out[7]~1_combout  = (\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~2_combout ) # ((\RegFile|readData2|comb~3_combout  & \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q )))) # 
// (!\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (((\RegFile|readData2|comb~3_combout  & \RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q ))))

	.dataa(\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~2_combout ),
	.datac(\RegFile|readData2|comb~3_combout ),
	.datad(\RegFile|gen_Reg:2:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[7]~1 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \RegFile|readData1|o_out[6]~5 (
// Equation(s):
// \RegFile|readData1|o_out[6]~5_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData1|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~3_combout ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[6]~5 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \RegFile|readData2|o_out[6]~6 (
// Equation(s):
// \RegFile|readData2|o_out[6]~6_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout )))) # 
// (!\RegFile|readData2|comb~4_combout  & (\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~5_combout ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[6]~6 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \RegFile|readData1|o_out[5]~9 (
// Equation(s):
// \RegFile|readData1|o_out[5]~9_combout  = (\RegFile|readData1|comb~3_combout  & ((\RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData1|comb~2_combout )))) # 
// (!\RegFile|readData1|comb~3_combout  & (\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ))))

	.dataa(\RegFile|readData1|comb~3_combout ),
	.datab(\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[5]~9 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \RegFile|readData2|o_out[5]~8 (
// Equation(s):
// \RegFile|readData2|o_out[5]~8_combout  = (\RegFile|readData2|comb~1_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout )))) # (!\RegFile|readData2|comb~1_combout  & 
// ((\RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData2|comb~0_combout ))))

	.dataa(\RegFile|readData2|comb~1_combout ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[5]~8 .lut_mask = 16'hDC50;
defparam \RegFile|readData2|o_out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \RegFile|readData1|o_out[4]~13 (
// Equation(s):
// \RegFile|readData1|o_out[4]~13_combout  = (\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ) # ((\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData1|comb~3_combout )))) # 
// (!\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (\RegFile|readData1|comb~3_combout )))

	.dataa(\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~3_combout ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[4]~13 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \RegFile|readData2|o_out[4]~13 (
// Equation(s):
// \RegFile|readData2|o_out[4]~13_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[4]~13 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \RegFile|readData1|o_out[3]~16 (
// Equation(s):
// \RegFile|readData1|o_out[3]~16_combout  = (\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~0_combout ) # ((\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q  & !\RegFile|readData1|comb~1_combout )))) # 
// (!\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((!\RegFile|readData1|comb~1_combout ))))

	.dataa(\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~0_combout ),
	.datad(\RegFile|readData1|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[3]~16 .lut_mask = 16'hA0EC;
defparam \RegFile|readData1|o_out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \RegFile|readData2|o_out[3]~16 (
// Equation(s):
// \RegFile|readData2|o_out[3]~16_combout  = (\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout ) # ((\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q  & !\RegFile|readData2|comb~1_combout )))) # 
// (!\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((!\RegFile|readData2|comb~1_combout ))))

	.dataa(\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\RegFile|readData2|comb~0_combout ),
	.datad(\RegFile|readData2|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[3]~16 .lut_mask = 16'hA0EC;
defparam \RegFile|readData2|o_out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[2]~1_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \RegFile|readData1|o_out[2]~22 (
// Equation(s):
// \RegFile|readData1|o_out[2]~22_combout  = (\RegFile|readData1|comb~5_combout  & ((\RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData1|comb~4_combout )))) # 
// (!\RegFile|readData1|comb~5_combout  & (\RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ))))

	.dataa(\RegFile|readData1|comb~5_combout ),
	.datab(\RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[2]~22 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \RegFile|readData2|o_out[2]~20 (
// Equation(s):
// \RegFile|readData2|o_out[2]~20_combout  = (\RegFile|readData2|comb~1_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout )))) # (!\RegFile|readData2|comb~1_combout  & 
// ((\RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData2|comb~0_combout ))))

	.dataa(\RegFile|readData2|comb~1_combout ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[2]~20 .lut_mask = 16'hDC50;
defparam \RegFile|readData2|o_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \RegFile|readData1|o_out[1]~25 (
// Equation(s):
// \RegFile|readData1|o_out[1]~25_combout  = (\RegFile|readData1|comb~3_combout  & ((\RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData1|comb~2_combout )))) # 
// (!\RegFile|readData1|comb~3_combout  & (\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ))))

	.dataa(\RegFile|readData1|comb~3_combout ),
	.datab(\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[1]~25 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \RegFile|readData2|o_out[1]~24 (
// Equation(s):
// \RegFile|readData2|o_out[1]~24_combout  = (\RegFile|readData2|comb~1_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout )))) # (!\RegFile|readData2|comb~1_combout  & 
// ((\RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData2|comb~0_combout ))))

	.dataa(\RegFile|readData2|comb~1_combout ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[1]~24 .lut_mask = 16'hDC50;
defparam \RegFile|readData2|o_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \RegFile|readData1|o_out[0]~29 (
// Equation(s):
// \RegFile|readData1|o_out[0]~29_combout  = (\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ) # ((\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~3_combout )))) # 
// (!\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~3_combout ))))

	.dataa(\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~2_combout ),
	.datac(\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~3_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[0]~29 .lut_mask = 16'hF888;
defparam \RegFile|readData1|o_out[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \RegFile|readData2|o_out[0]~31 (
// Equation(s):
// \RegFile|readData2|o_out[0]~31_combout  = (\RegFile|readData2|comb~6_combout  & ((\RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData2|comb~7_combout )))) # 
// (!\RegFile|readData2|comb~6_combout  & (((\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData2|comb~7_combout ))))

	.dataa(\RegFile|readData2|comb~6_combout ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~7_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[0]~31 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \ALUCon|Mux1~0 (
// Equation(s):
// \ALUCon|Mux1~0_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [5] & !\InstructMem|altsyncram_component|auto_generated|q_a [4])

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\ALUCon|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux1~0 .lut_mask = 16'h00AA;
defparam \ALUCon|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \OutputMux|o_out[0]~1 (
// Equation(s):
// \OutputMux|o_out[0]~1_combout  = (\OutputMux|comb~1_combout  & ((\RegFile|readData1|o_out [0]) # ((\OutputMux|o_out[0]~0_combout  & \ProcessorCntrl|ALUOp[0]~0_combout )))) # (!\OutputMux|comb~1_combout  & (\OutputMux|o_out[0]~0_combout  & 
// (\ProcessorCntrl|ALUOp[0]~0_combout )))

	.dataa(\OutputMux|comb~1_combout ),
	.datab(\OutputMux|o_out[0]~0_combout ),
	.datac(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.datad(\RegFile|readData1|o_out [0]),
	.cin(gnd),
	.combout(\OutputMux|o_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[0]~1 .lut_mask = 16'hEAC0;
defparam \OutputMux|o_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \OutputMux|o_out[3]~11 (
// Equation(s):
// \OutputMux|o_out[3]~11_combout  = (\RegFile|readData1|o_out [3] & ((\OutputMux|comb~1_combout ) # ((\OutputMux|o_out[0]~0_combout  & \ProcessorCntrl|MemRead~combout )))) # (!\RegFile|readData1|o_out [3] & (\OutputMux|o_out[0]~0_combout  & 
// ((\ProcessorCntrl|MemRead~combout ))))

	.dataa(\RegFile|readData1|o_out [3]),
	.datab(\OutputMux|o_out[0]~0_combout ),
	.datac(\OutputMux|comb~1_combout ),
	.datad(\ProcessorCntrl|MemRead~combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[3]~11 .lut_mask = 16'hECA0;
defparam \OutputMux|o_out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \RegFile|gen_Reg~2 (
// Equation(s):
// \RegFile|gen_Reg~2_combout  = (\ProcessorCntrl|dec0~0_combout  & (!\InstructMem|altsyncram_component|auto_generated|q_a [16])) # (!\ProcessorCntrl|dec0~0_combout  & (((!\InstructMem|altsyncram_component|auto_generated|q_a [11] & 
// \ProcessorCntrl|MemRead~combout ))))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~2 .lut_mask = 16'h5530;
defparam \RegFile|gen_Reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \PCReg|gen_dFF:3:dFF_inst|int_q~1 (
// Equation(s):
// \PCReg|gen_dFF:3:dFF_inst|int_q~1_combout  = (\ProcessorCntrl|ALUOp[0]~0_combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [3] $ (((!\PCReg|gen_dFF:2:dFF_inst|int_q~q  & !\InstructMem|altsyncram_component|auto_generated|q_a [2]))))) # 
// (!\ProcessorCntrl|ALUOp[0]~0_combout  & (!\PCReg|gen_dFF:2:dFF_inst|int_q~q ))

	.dataa(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datab(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:3:dFF_inst|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~1 .lut_mask = 16'hD915;
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \PCReg|gen_dFF:3:dFF_inst|int_q~3 (
// Equation(s):
// \PCReg|gen_dFF:3:dFF_inst|int_q~3_combout  = \PCReg|gen_dFF:3:dFF_inst|int_q~q  $ (\PCReg|gen_dFF:2:dFF_inst|int_q~q )

	.dataa(gnd),
	.datab(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:3:dFF_inst|int_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~3 .lut_mask = 16'h3C3C;
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \BranchCalc|gen_Add:4:Add_inst|S (
// Equation(s):
// \BranchCalc|gen_Add:4:Add_inst|S~combout  = \PCReg|gen_dFF:4:dFF_inst|int_q~q  $ (\PCNorm|gen_Add:3:Add_inst|Cout~0_combout  $ (\InstructMem|altsyncram_component|auto_generated|q_a [4] $ (\BranchCalc|gen_Add:3:Add_inst|Cout~0_combout )))

	.dataa(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.datab(\PCNorm|gen_Add:3:Add_inst|Cout~0_combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BranchCalc|gen_Add:3:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\BranchCalc|gen_Add:4:Add_inst|S~combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|gen_Add:4:Add_inst|S .lut_mask = 16'h6996;
defparam \BranchCalc|gen_Add:4:Add_inst|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \PCNorm|gen_Add:5:Add_inst|S (
// Equation(s):
// \PCNorm|gen_Add:5:Add_inst|S~combout  = \PCReg|gen_dFF:5:dFF_inst|int_q~q  $ (((\PCReg|gen_dFF:3:dFF_inst|int_q~q  & (\PCReg|gen_dFF:2:dFF_inst|int_q~q  & \PCReg|gen_dFF:4:dFF_inst|int_q~q ))))

	.dataa(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\PCReg|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\PCNorm|gen_Add:5:Add_inst|S~combout ),
	.cout());
// synopsys translate_off
defparam \PCNorm|gen_Add:5:Add_inst|S .lut_mask = 16'h6CCC;
defparam \PCNorm|gen_Add:5:Add_inst|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \PCNorm|gen_Add:6:Add_inst|S (
// Equation(s):
// \PCNorm|gen_Add:6:Add_inst|S~combout  = \PCNorm|gen_Add:5:Add_inst|Cout~0_combout  $ (\PCReg|gen_dFF:6:dFF_inst|int_q~q )

	.dataa(gnd),
	.datab(\PCNorm|gen_Add:5:Add_inst|Cout~0_combout ),
	.datac(\PCReg|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCNorm|gen_Add:6:Add_inst|S~combout ),
	.cout());
// synopsys translate_off
defparam \PCNorm|gen_Add:6:Add_inst|S .lut_mask = 16'h3C3C;
defparam \PCNorm|gen_Add:6:Add_inst|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \BranchCalc|gen_Add:5:Add_inst|Cout~0 (
// Equation(s):
// \BranchCalc|gen_Add:5:Add_inst|Cout~0_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [5] & ((\BranchCalc|gen_Add:4:Add_inst|Cout~0_combout ) # (\PCReg|gen_dFF:5:dFF_inst|int_q~q  $ (\PCNorm|gen_Add:4:Add_inst|Cout~0_combout )))) # 
// (!\InstructMem|altsyncram_component|auto_generated|q_a [5] & (\BranchCalc|gen_Add:4:Add_inst|Cout~0_combout  & (\PCReg|gen_dFF:5:dFF_inst|int_q~q  $ (\PCNorm|gen_Add:4:Add_inst|Cout~0_combout ))))

	.dataa(\PCReg|gen_dFF:5:dFF_inst|int_q~q ),
	.datab(\PCNorm|gen_Add:4:Add_inst|Cout~0_combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\BranchCalc|gen_Add:4:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\BranchCalc|gen_Add:5:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|gen_Add:5:Add_inst|Cout~0 .lut_mask = 16'hF660;
defparam \BranchCalc|gen_Add:5:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \PCReg|gen_dFF:7:dFF_inst|int_q~2 (
// Equation(s):
// \PCReg|gen_dFF:7:dFF_inst|int_q~2_combout  = (\BranchCalc|gen_Add:5:Add_inst|Cout~0_combout  & ((\PCNorm|gen_Add:5:Add_inst|Cout~0_combout  & ((!\InstructMem|altsyncram_component|auto_generated|q_a [6]) # (!\PCReg|gen_dFF:6:dFF_inst|int_q~q ))) # 
// (!\PCNorm|gen_Add:5:Add_inst|Cout~0_combout  & ((\PCReg|gen_dFF:6:dFF_inst|int_q~q ) # (\InstructMem|altsyncram_component|auto_generated|q_a [6]))))) # (!\BranchCalc|gen_Add:5:Add_inst|Cout~0_combout  & ((\PCNorm|gen_Add:5:Add_inst|Cout~0_combout  & 
// ((\PCReg|gen_dFF:6:dFF_inst|int_q~q ) # (\InstructMem|altsyncram_component|auto_generated|q_a [6]))) # (!\PCNorm|gen_Add:5:Add_inst|Cout~0_combout  & (\PCReg|gen_dFF:6:dFF_inst|int_q~q  & \InstructMem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\BranchCalc|gen_Add:5:Add_inst|Cout~0_combout ),
	.datab(\PCNorm|gen_Add:5:Add_inst|Cout~0_combout ),
	.datac(\PCReg|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:7:dFF_inst|int_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~2 .lut_mask = 16'h7EE8;
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \PCReg|gen_dFF:7:dFF_inst|int_q~3 (
// Equation(s):
// \PCReg|gen_dFF:7:dFF_inst|int_q~3_combout  = \InstructMem|altsyncram_component|auto_generated|q_a [7] $ (\PCReg|gen_dFF:7:dFF_inst|int_q~q  $ (\PCReg|gen_dFF:7:dFF_inst|int_q~2_combout ))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\PCReg|gen_dFF:7:dFF_inst|int_q~q ),
	.datad(\PCReg|gen_dFF:7:dFF_inst|int_q~2_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:7:dFF_inst|int_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~3 .lut_mask = 16'hA55A;
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \PCReg|gen_dFF:7:dFF_inst|int_q~4 (
// Equation(s):
// \PCReg|gen_dFF:7:dFF_inst|int_q~4_combout  = (\ProcessorCntrl|ALUOp[0]~0_combout  & ((\ALUCom|o_zero~0_combout  & ((\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ))) # (!\ALUCom|o_zero~0_combout  & (\PCReg|gen_dFF:7:dFF_inst|int_q~3_combout )))) # 
// (!\ProcessorCntrl|ALUOp[0]~0_combout  & (((\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ))))

	.dataa(\PCReg|gen_dFF:7:dFF_inst|int_q~3_combout ),
	.datab(\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ),
	.datac(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.datad(\ALUCom|o_zero~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:7:dFF_inst|int_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~4 .lut_mask = 16'hCCAC;
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout  = \muxMem|O[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[3]~2_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout  = \muxMem|O[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[3]~2_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout  = \muxMem|O[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[6]~5_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout  = \muxMem|O[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[6]~5_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder_combout  = \muxMem|O[7]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[7]~6_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:7:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \MuxOut[0]~output (
	.i(\OutputMux|o_out[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[0]~output .bus_hold = "false";
defparam \MuxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \MuxOut[1]~output (
	.i(\OutputMux|o_out[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[1]~output .bus_hold = "false";
defparam \MuxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \MuxOut[2]~output (
	.i(\OutputMux|o_out[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[2]~output .bus_hold = "false";
defparam \MuxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \MuxOut[3]~output (
	.i(\OutputMux|o_out[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[3]~output .bus_hold = "false";
defparam \MuxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \MuxOut[4]~output (
	.i(\OutputMux|o_out[4]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[4]~output .bus_hold = "false";
defparam \MuxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \MuxOut[5]~output (
	.i(\OutputMux|o_out[5]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[5]~output .bus_hold = "false";
defparam \MuxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \MuxOut[6]~output (
	.i(\OutputMux|o_out[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[6]~output .bus_hold = "false";
defparam \MuxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \MuxOut[7]~output (
	.i(\OutputMux|o_out~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[7]~output .bus_hold = "false";
defparam \MuxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \InstructionOut[0]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[0]~output .bus_hold = "false";
defparam \InstructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \InstructionOut[1]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[1]~output .bus_hold = "false";
defparam \InstructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \InstructionOut[2]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[2]~output .bus_hold = "false";
defparam \InstructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \InstructionOut[3]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[3]~output .bus_hold = "false";
defparam \InstructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \InstructionOut[4]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[4]~output .bus_hold = "false";
defparam \InstructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \InstructionOut[5]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[5]~output .bus_hold = "false";
defparam \InstructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \InstructionOut[6]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[6]~output .bus_hold = "false";
defparam \InstructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \InstructionOut[7]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[7]~output .bus_hold = "false";
defparam \InstructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \InstructionOut[8]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[8]~output .bus_hold = "false";
defparam \InstructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \InstructionOut[9]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[9]~output .bus_hold = "false";
defparam \InstructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \InstructionOut[10]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[10]~output .bus_hold = "false";
defparam \InstructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \InstructionOut[11]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[11]~output .bus_hold = "false";
defparam \InstructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \InstructionOut[12]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[12]~output .bus_hold = "false";
defparam \InstructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \InstructionOut[13]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[13]~output .bus_hold = "false";
defparam \InstructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \InstructionOut[14]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[14]~output .bus_hold = "false";
defparam \InstructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \InstructionOut[15]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[15]~output .bus_hold = "false";
defparam \InstructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \InstructionOut[16]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[16]~output .bus_hold = "false";
defparam \InstructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \InstructionOut[17]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[17]~output .bus_hold = "false";
defparam \InstructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \InstructionOut[18]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[18]~output .bus_hold = "false";
defparam \InstructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \InstructionOut[19]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[19]~output .bus_hold = "false";
defparam \InstructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \InstructionOut[20]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[20]~output .bus_hold = "false";
defparam \InstructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \InstructionOut[21]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[21]~output .bus_hold = "false";
defparam \InstructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \InstructionOut[22]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[22]~output .bus_hold = "false";
defparam \InstructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \InstructionOut[23]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[23]~output .bus_hold = "false";
defparam \InstructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \InstructionOut[24]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[24]~output .bus_hold = "false";
defparam \InstructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \InstructionOut[25]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[25]~output .bus_hold = "false";
defparam \InstructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \InstructionOut[26]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[26]~output .bus_hold = "false";
defparam \InstructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \InstructionOut[27]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[27]~output .bus_hold = "false";
defparam \InstructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \InstructionOut[28]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[28]~output .bus_hold = "false";
defparam \InstructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \InstructionOut[29]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[29]~output .bus_hold = "false";
defparam \InstructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \InstructionOut[30]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[30]~output .bus_hold = "false";
defparam \InstructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \InstructionOut[31]~output (
	.i(\InstructMem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[31]~output .bus_hold = "false";
defparam \InstructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \BranchOut~output (
	.i(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \ZeroOut~output (
	.i(!\ALUCom|o_zero~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \MemWriteOut~output (
	.i(\ProcessorCntrl|MemWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \RegWriteOut~output (
	.i(\ProcessorCntrl|RegWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \ValueSelect[2]~input (
	.i(ValueSelect[2]),
	.ibar(gnd),
	.o(\ValueSelect[2]~input_o ));
// synopsys translate_off
defparam \ValueSelect[2]~input .bus_hold = "false";
defparam \ValueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \ValueSelect[0]~input (
	.i(ValueSelect[0]),
	.ibar(gnd),
	.o(\ValueSelect[0]~input_o ));
// synopsys translate_off
defparam \ValueSelect[0]~input .bus_hold = "false";
defparam \ValueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \ValueSelect[1]~input (
	.i(ValueSelect[1]),
	.ibar(gnd),
	.o(\ValueSelect[1]~input_o ));
// synopsys translate_off
defparam \ValueSelect[1]~input .bus_hold = "false";
defparam \ValueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \OutputMux|comb~3 (
// Equation(s):
// \OutputMux|comb~3_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~3 .lut_mask = 16'h0030;
defparam \OutputMux|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \PCNorm|gen_Add:4:Add_inst|S (
// Equation(s):
// \PCNorm|gen_Add:4:Add_inst|S~combout  = \PCReg|gen_dFF:4:dFF_inst|int_q~q  $ (((\PCReg|gen_dFF:3:dFF_inst|int_q~q  & \PCReg|gen_dFF:2:dFF_inst|int_q~q )))

	.dataa(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(gnd),
	.datad(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\PCNorm|gen_Add:4:Add_inst|S~combout ),
	.cout());
// synopsys translate_off
defparam \PCNorm|gen_Add:4:Add_inst|S .lut_mask = 16'h7788;
defparam \PCNorm|gen_Add:4:Add_inst|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \PCNorm|gen_Add:4:Add_inst|Cout~0 (
// Equation(s):
// \PCNorm|gen_Add:4:Add_inst|Cout~0_combout  = (\PCReg|gen_dFF:3:dFF_inst|int_q~q  & (\PCReg|gen_dFF:4:dFF_inst|int_q~q  & \PCReg|gen_dFF:2:dFF_inst|int_q~q ))

	.dataa(gnd),
	.datab(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\PCNorm|gen_Add:4:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCNorm|gen_Add:4:Add_inst|Cout~0 .lut_mask = 16'hC000;
defparam \PCNorm|gen_Add:4:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \PCNorm|gen_Add:5:Add_inst|Cout~0 (
// Equation(s):
// \PCNorm|gen_Add:5:Add_inst|Cout~0_combout  = (\PCReg|gen_dFF:3:dFF_inst|int_q~q  & (\PCReg|gen_dFF:5:dFF_inst|int_q~q  & (\PCReg|gen_dFF:2:dFF_inst|int_q~q  & \PCReg|gen_dFF:4:dFF_inst|int_q~q )))

	.dataa(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\PCReg|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\PCNorm|gen_Add:5:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCNorm|gen_Add:5:Add_inst|Cout~0 .lut_mask = 16'h8000;
defparam \PCNorm|gen_Add:5:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \PCReg|gen_dFF:7:dFF_inst|int_q~1 (
// Equation(s):
// \PCReg|gen_dFF:7:dFF_inst|int_q~1_combout  = \PCReg|gen_dFF:7:dFF_inst|int_q~q  $ (((\PCReg|gen_dFF:6:dFF_inst|int_q~q  & \PCNorm|gen_Add:5:Add_inst|Cout~0_combout )))

	.dataa(\PCReg|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(gnd),
	.datac(\PCReg|gen_dFF:7:dFF_inst|int_q~q ),
	.datad(\PCNorm|gen_Add:5:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~1 .lut_mask = 16'h5AF0;
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \InstructMem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\PCReg|gen_dFF:7:dFF_inst|int_q~q ,\PCReg|gen_dFF:6:dFF_inst|int_q~q ,\PCReg|gen_dFF:5:dFF_inst|int_q~q ,\PCReg|gen_dFF:4:dFF_inst|int_q~q ,\PCReg|gen_dFF:3:dFF_inst|int_q~q ,\PCReg|gen_dFF:2:dFF_inst|int_q~q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\InstructMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instruction.mif";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM1Port:InstructMem|altsyncram:altsyncram_component|altsyncram_4ia1:auto_generated|ALTSYNCRAM";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \InstructMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001021FFFA00000000000000000000000000001022FFFF0000000000000000000000000000AC01000300000000000000000000000000000043082000000000000000000000000000008C03000100000000000000000000000000008C020000;
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \RegFile|readData2|comb~3 (
// Equation(s):
// \RegFile|readData2|comb~3_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [18] & (!\InstructMem|altsyncram_component|auto_generated|q_a [16] & \InstructMem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~3 .lut_mask = 16'h0500;
defparam \RegFile|readData2|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \RegFile|readData2|comb~5 (
// Equation(s):
// \RegFile|readData2|comb~5_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [18] & (!\InstructMem|altsyncram_component|auto_generated|q_a [17] & !\InstructMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~5 .lut_mask = 16'h000C;
defparam \RegFile|readData2|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \RegFile|readData1|comb~0 (
// Equation(s):
// \RegFile|readData1|comb~0_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [21] & (!\InstructMem|altsyncram_component|auto_generated|q_a [23] & !\InstructMem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~0 .lut_mask = 16'h000C;
defparam \RegFile|readData1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \GResetBar~input (
	.i(GResetBar),
	.ibar(gnd),
	.o(\GResetBar~input_o ));
// synopsys translate_off
defparam \GResetBar~input .bus_hold = "false";
defparam \GResetBar~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \GResetBar~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GResetBar~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GResetBar~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GResetBar~inputclkctrl .clock_type = "global clock";
defparam \GResetBar~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \muxWriteReg|O[1]~0 (
// Equation(s):
// \muxWriteReg|O[1]~0_combout  = (\ProcessorCntrl|dec0~0_combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [17])) # (!\ProcessorCntrl|dec0~0_combout  & ((\InstructMem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\ProcessorCntrl|dec0~0_combout ),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\muxWriteReg|O[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxWriteReg|O[1]~0 .lut_mask = 16'hDD88;
defparam \muxWriteReg|O[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \muxWriteReg|O[2]~1 (
// Equation(s):
// \muxWriteReg|O[2]~1_combout  = (\ProcessorCntrl|dec0~0_combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [18])) # (!\ProcessorCntrl|dec0~0_combout  & ((\InstructMem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\ProcessorCntrl|dec0~0_combout ),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\muxWriteReg|O[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxWriteReg|O[2]~1 .lut_mask = 16'hDD88;
defparam \muxWriteReg|O[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \ProcessorCntrl|Jump~0 (
// Equation(s):
// \ProcessorCntrl|Jump~0_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [26] & (!\InstructMem|altsyncram_component|auto_generated|q_a [31] & (!\InstructMem|altsyncram_component|auto_generated|q_a [30] & 
// !\InstructMem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\ProcessorCntrl|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|Jump~0 .lut_mask = 16'h0001;
defparam \ProcessorCntrl|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \ProcessorCntrl|dec0~0 (
// Equation(s):
// \ProcessorCntrl|dec0~0_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [27] & (!\InstructMem|altsyncram_component|auto_generated|q_a [28] & \ProcessorCntrl|Jump~0_combout ))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\ProcessorCntrl|Jump~0_combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|dec0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|dec0~0 .lut_mask = 16'h0300;
defparam \ProcessorCntrl|dec0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \RegFile|gen_Reg~0 (
// Equation(s):
// \RegFile|gen_Reg~0_combout  = (\ProcessorCntrl|dec0~0_combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [16])) # (!\ProcessorCntrl|dec0~0_combout  & (((\InstructMem|altsyncram_component|auto_generated|q_a [11] & 
// \ProcessorCntrl|MemRead~combout ))))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~0 .lut_mask = 16'hAAC0;
defparam \RegFile|gen_Reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \RegFile|gen_Reg~7 (
// Equation(s):
// \RegFile|gen_Reg~7_combout  = (!\muxWriteReg|O[1]~0_combout  & (\muxWriteReg|O[2]~1_combout  & \RegFile|gen_Reg~0_combout ))

	.dataa(gnd),
	.datab(\muxWriteReg|O[1]~0_combout ),
	.datac(\muxWriteReg|O[2]~1_combout ),
	.datad(\RegFile|gen_Reg~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~7 .lut_mask = 16'h3000;
defparam \RegFile|gen_Reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[3]~2_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \RegFile|readData2|comb~4 (
// Equation(s):
// \RegFile|readData2|comb~4_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [18] & (!\InstructMem|altsyncram_component|auto_generated|q_a [17] & \InstructMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~4 .lut_mask = 16'h0C00;
defparam \RegFile|readData2|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \RegFile|readData2|o_out[3]~18 (
// Equation(s):
// \RegFile|readData2|o_out[3]~18_combout  = (\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~5_combout ) # ((\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData2|comb~4_combout )))) # 
// (!\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData2|comb~4_combout ))))

	.dataa(\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~5_combout ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[3]~18 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout  = \muxMem|O[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[3]~2_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \RegFile|gen_Reg~8 (
// Equation(s):
// \RegFile|gen_Reg~8_combout  = (\RegFile|gen_Reg~2_combout  & (\muxWriteReg|O[2]~1_combout  & \muxWriteReg|O[1]~0_combout ))

	.dataa(\RegFile|gen_Reg~2_combout ),
	.datab(\muxWriteReg|O[2]~1_combout ),
	.datac(gnd),
	.datad(\muxWriteReg|O[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~8 .lut_mask = 16'h8800;
defparam \RegFile|gen_Reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \RegFile|gen_Reg~9 (
// Equation(s):
// \RegFile|gen_Reg~9_combout  = (\muxWriteReg|O[1]~0_combout  & (\muxWriteReg|O[2]~1_combout  & \RegFile|gen_Reg~0_combout ))

	.dataa(gnd),
	.datab(\muxWriteReg|O[1]~0_combout ),
	.datac(\muxWriteReg|O[2]~1_combout ),
	.datad(\RegFile|gen_Reg~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~9 .lut_mask = 16'hC000;
defparam \RegFile|gen_Reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[3]~2_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \RegFile|readData2|comb~6 (
// Equation(s):
// \RegFile|readData2|comb~6_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [17] & (\InstructMem|altsyncram_component|auto_generated|q_a [18] & \InstructMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~6 .lut_mask = 16'h8800;
defparam \RegFile|readData2|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \RegFile|readData2|o_out[3]~19 (
// Equation(s):
// \RegFile|readData2|o_out[3]~19_combout  = (\RegFile|readData2|comb~7_combout  & ((\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout )))) # 
// (!\RegFile|readData2|comb~7_combout  & (((\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout ))))

	.dataa(\RegFile|readData2|comb~7_combout ),
	.datab(\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[3]~19 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \RegFile|gen_Reg~5 (
// Equation(s):
// \RegFile|gen_Reg~5_combout  = (\muxWriteReg|O[1]~0_combout  & (!\muxWriteReg|O[2]~1_combout  & \RegFile|gen_Reg~0_combout ))

	.dataa(gnd),
	.datab(\muxWriteReg|O[1]~0_combout ),
	.datac(\muxWriteReg|O[2]~1_combout ),
	.datad(\RegFile|gen_Reg~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~5 .lut_mask = 16'h0C00;
defparam \RegFile|gen_Reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[3]~2_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \RegFile|readData2|comb~2 (
// Equation(s):
// \RegFile|readData2|comb~2_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [18] & (\InstructMem|altsyncram_component|auto_generated|q_a [17] & \InstructMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~2 .lut_mask = 16'h4400;
defparam \RegFile|readData2|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \RegFile|readData2|o_out[3]~17 (
// Equation(s):
// \RegFile|readData2|o_out[3]~17_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[3]~17 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \RegFile|readData2|o_out[3] (
// Equation(s):
// \RegFile|readData2|o_out [3] = (\RegFile|readData2|o_out[3]~16_combout ) # ((\RegFile|readData2|o_out[3]~18_combout ) # ((\RegFile|readData2|o_out[3]~19_combout ) # (\RegFile|readData2|o_out[3]~17_combout )))

	.dataa(\RegFile|readData2|o_out[3]~16_combout ),
	.datab(\RegFile|readData2|o_out[3]~18_combout ),
	.datac(\RegFile|readData2|o_out[3]~19_combout ),
	.datad(\RegFile|readData2|o_out[3]~17_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [3]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[3] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \RegFile|gen_Reg~6 (
// Equation(s):
// \RegFile|gen_Reg~6_combout  = (\RegFile|gen_Reg~2_combout  & (\muxWriteReg|O[2]~1_combout  & !\muxWriteReg|O[1]~0_combout ))

	.dataa(\RegFile|gen_Reg~2_combout ),
	.datab(\muxWriteReg|O[2]~1_combout ),
	.datac(gnd),
	.datad(\muxWriteReg|O[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~6 .lut_mask = 16'h0088;
defparam \RegFile|gen_Reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \RegFile|readData2|o_out[4]~14 (
// Equation(s):
// \RegFile|readData2|o_out[4]~14_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout )))) # 
// (!\RegFile|readData2|comb~4_combout  & (\RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~5_combout ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[4]~14 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \RegFile|gen_Reg~3 (
// Equation(s):
// \RegFile|gen_Reg~3_combout  = (\RegFile|gen_Reg~2_combout  & (!\muxWriteReg|O[2]~1_combout  & !\muxWriteReg|O[1]~0_combout ))

	.dataa(\RegFile|gen_Reg~2_combout ),
	.datab(\muxWriteReg|O[2]~1_combout ),
	.datac(gnd),
	.datad(\muxWriteReg|O[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~3 .lut_mask = 16'h0022;
defparam \RegFile|gen_Reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \RegFile|readData2|comb~0 (
// Equation(s):
// \RegFile|readData2|comb~0_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [18] & (!\InstructMem|altsyncram_component|auto_generated|q_a [17] & \InstructMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~0 .lut_mask = 16'h0300;
defparam \RegFile|readData2|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \RegFile|readData2|o_out[4]~12 (
// Equation(s):
// \RegFile|readData2|o_out[4]~12_combout  = (\RegFile|readData2|comb~1_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout )))) # (!\RegFile|readData2|comb~1_combout  & 
// ((\RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData2|comb~0_combout ))))

	.dataa(\RegFile|readData2|comb~1_combout ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[4]~12 .lut_mask = 16'hDC50;
defparam \RegFile|readData2|o_out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder_combout  = \muxMem|O[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[4]~3_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \RegFile|readData2|o_out[4]~15 (
// Equation(s):
// \RegFile|readData2|o_out[4]~15_combout  = (\RegFile|readData2|comb~7_combout  & ((\RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout )))) # 
// (!\RegFile|readData2|comb~7_combout  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~6_combout ))))

	.dataa(\RegFile|readData2|comb~7_combout ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[4]~15 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \RegFile|readData2|o_out[4] (
// Equation(s):
// \RegFile|readData2|o_out [4] = (\RegFile|readData2|o_out[4]~13_combout ) # ((\RegFile|readData2|o_out[4]~14_combout ) # ((\RegFile|readData2|o_out[4]~12_combout ) # (\RegFile|readData2|o_out[4]~15_combout )))

	.dataa(\RegFile|readData2|o_out[4]~13_combout ),
	.datab(\RegFile|readData2|o_out[4]~14_combout ),
	.datac(\RegFile|readData2|o_out[4]~12_combout ),
	.datad(\RegFile|readData2|o_out[4]~15_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [4]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[4] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ProcessorCntrl|MemWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\RegFile|readData2|o_out [7],\RegFile|readData2|o_out [6],\RegFile|readData2|o_out [5],\RegFile|readData2|o_out [4],\RegFile|readData2|o_out [3],\RegFile|readData2|o_out [2],\RegFile|readData2|o_out [1],\RegFile|readData2|o_out [0]}),
	.portaaddr({\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ,\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout ,\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ,\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ,
\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ,\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ,\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ,\ALUCom|muxFinal|O[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_81h1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \muxMem|O[7]~6 (
// Equation(s):
// \muxMem|O[7]~6_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [7])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout )))

	.dataa(\ProcessorCntrl|MemRead~combout ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\muxMem|O[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[7]~6 .lut_mask = 16'hF5A0;
defparam \muxMem|O[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[7]~6_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[7]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \RegFile|readData2|o_out[7]~2 (
// Equation(s):
// \RegFile|readData2|o_out[7]~2_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout )))) # 
// (!\RegFile|readData2|comb~4_combout  & (\RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~5_combout ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[7]~2 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \RegFile|readData2|comb~7 (
// Equation(s):
// \RegFile|readData2|comb~7_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [17] & (!\InstructMem|altsyncram_component|auto_generated|q_a [16] & \InstructMem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~7 .lut_mask = 16'h0A00;
defparam \RegFile|readData2|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[7]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \RegFile|readData2|o_out[7]~3 (
// Equation(s):
// \RegFile|readData2|o_out[7]~3_combout  = (\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~7_combout ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout )))) # 
// (!\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout ))))

	.dataa(\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~7_combout ),
	.datac(\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[7]~3 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \RegFile|gen_Reg~1 (
// Equation(s):
// \RegFile|gen_Reg~1_combout  = (!\muxWriteReg|O[1]~0_combout  & (!\muxWriteReg|O[2]~1_combout  & \RegFile|gen_Reg~0_combout ))

	.dataa(gnd),
	.datab(\muxWriteReg|O[1]~0_combout ),
	.datac(\muxWriteReg|O[2]~1_combout ),
	.datad(\RegFile|gen_Reg~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~1 .lut_mask = 16'h0300;
defparam \RegFile|gen_Reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[7]~6_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \RegFile|readData2|comb~1 (
// Equation(s):
// \RegFile|readData2|comb~1_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [18]) # ((\InstructMem|altsyncram_component|auto_generated|q_a [16]) # (\InstructMem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\RegFile|readData2|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|comb~1 .lut_mask = 16'hFFEE;
defparam \RegFile|readData2|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \RegFile|readData2|o_out[7]~0 (
// Equation(s):
// \RegFile|readData2|o_out[7]~0_combout  = (\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData2|comb~0_combout )) # (!\RegFile|readData2|comb~1_combout ))) # 
// (!\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (\RegFile|readData2|comb~0_combout )))

	.dataa(\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|readData2|comb~0_combout ),
	.datad(\RegFile|readData2|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[7]~0 .lut_mask = 16'hC0EA;
defparam \RegFile|readData2|o_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \RegFile|readData2|o_out[7] (
// Equation(s):
// \RegFile|readData2|o_out [7] = (\RegFile|readData2|o_out[7]~1_combout ) # ((\RegFile|readData2|o_out[7]~2_combout ) # ((\RegFile|readData2|o_out[7]~3_combout ) # (\RegFile|readData2|o_out[7]~0_combout )))

	.dataa(\RegFile|readData2|o_out[7]~1_combout ),
	.datab(\RegFile|readData2|o_out[7]~2_combout ),
	.datac(\RegFile|readData2|o_out[7]~3_combout ),
	.datad(\RegFile|readData2|o_out[7]~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [7]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[7] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \muxMem|O[2]~1 (
// Equation(s):
// \muxMem|O[2]~1_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [2])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[2]~1 .lut_mask = 16'hCFC0;
defparam \muxMem|O[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~1_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~1_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \RegFile|readData2|o_out[2]~22 (
// Equation(s):
// \RegFile|readData2|o_out[2]~22_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout )))) # 
// (!\RegFile|readData2|comb~4_combout  & (\RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~5_combout ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|gen_Reg:4:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[2]~22 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder_combout  = \muxMem|O[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxMem|O[2]~1_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~1_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \RegFile|readData2|o_out[2]~23 (
// Equation(s):
// \RegFile|readData2|o_out[2]~23_combout  = (\RegFile|readData2|comb~7_combout  & ((\RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout )))) # 
// (!\RegFile|readData2|comb~7_combout  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~6_combout ))))

	.dataa(\RegFile|readData2|comb~7_combout ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[2]~23 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~1_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \RegFile|readData2|o_out[2]~21 (
// Equation(s):
// \RegFile|readData2|o_out[2]~21_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[2]~21 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \RegFile|readData2|o_out[2] (
// Equation(s):
// \RegFile|readData2|o_out [2] = (\RegFile|readData2|o_out[2]~20_combout ) # ((\RegFile|readData2|o_out[2]~22_combout ) # ((\RegFile|readData2|o_out[2]~23_combout ) # (\RegFile|readData2|o_out[2]~21_combout )))

	.dataa(\RegFile|readData2|o_out[2]~20_combout ),
	.datab(\RegFile|readData2|o_out[2]~22_combout ),
	.datac(\RegFile|readData2|o_out[2]~23_combout ),
	.datad(\RegFile|readData2|o_out[2]~21_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [2]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[2] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \muxMem|O[6]~5 (
// Equation(s):
// \muxMem|O[6]~5_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [6])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout )))

	.dataa(\ProcessorCntrl|MemRead~combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[6]~5 .lut_mask = 16'hDD88;
defparam \muxMem|O[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[6]~5_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \RegFile|readData2|o_out[6]~5 (
// Equation(s):
// \RegFile|readData2|o_out[6]~5_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[6]~5 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[6]~5_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \RegFile|readData2|o_out[6]~7 (
// Equation(s):
// \RegFile|readData2|o_out[6]~7_combout  = (\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~6_combout ) # ((\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData2|comb~7_combout )))) # 
// (!\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (\RegFile|readData2|comb~7_combout )))

	.dataa(\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datac(\RegFile|readData2|comb~7_combout ),
	.datad(\RegFile|readData2|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[6]~7 .lut_mask = 16'hEAC0;
defparam \RegFile|readData2|o_out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[6]~5_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[6]~5_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \RegFile|readData2|o_out[6]~4 (
// Equation(s):
// \RegFile|readData2|o_out[6]~4_combout  = (\RegFile|readData2|comb~1_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout )))) # (!\RegFile|readData2|comb~1_combout  & 
// ((\RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData2|comb~0_combout ))))

	.dataa(\RegFile|readData2|comb~1_combout ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[6]~4 .lut_mask = 16'hDC50;
defparam \RegFile|readData2|o_out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \RegFile|readData2|o_out[6] (
// Equation(s):
// \RegFile|readData2|o_out [6] = (\RegFile|readData2|o_out[6]~6_combout ) # ((\RegFile|readData2|o_out[6]~5_combout ) # ((\RegFile|readData2|o_out[6]~7_combout ) # (\RegFile|readData2|o_out[6]~4_combout )))

	.dataa(\RegFile|readData2|o_out[6]~6_combout ),
	.datab(\RegFile|readData2|o_out[6]~5_combout ),
	.datac(\RegFile|readData2|o_out[6]~7_combout ),
	.datad(\RegFile|readData2|o_out[6]~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [6]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[6] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [6])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [6])))

	.dataa(gnd),
	.datab(\ProcessorCntrl|ALUSrc~combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RegFile|readData2|o_out [6]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1 .lut_mask = 16'hF3C0;
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \ALUCon|Mux1~1 (
// Equation(s):
// \ALUCon|Mux1~1_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [2]) # ((\InstructMem|altsyncram_component|auto_generated|q_a [0]) # ((\InstructMem|altsyncram_component|auto_generated|q_a [3] & 
// !\InstructMem|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ALUCon|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux1~1 .lut_mask = 16'hFFF2;
defparam \ALUCon|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \ALUCon|Mux4~2 (
// Equation(s):
// \ALUCon|Mux4~2_combout  = ((\InstructMem|altsyncram_component|auto_generated|q_a [5] & (!\InstructMem|altsyncram_component|auto_generated|q_a [4] & !\ALUCon|Mux1~1_combout ))) # (!\ProcessorCntrl|dec0~0_combout )

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ALUCon|Mux1~1_combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\ALUCon|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux4~2 .lut_mask = 16'h02FF;
defparam \ALUCon|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \RegFile|readData1|comb~1 (
// Equation(s):
// \RegFile|readData1|comb~1_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [23]) # ((\InstructMem|altsyncram_component|auto_generated|q_a [21]) # (\InstructMem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~1 .lut_mask = 16'hFFFC;
defparam \RegFile|readData1|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \RegFile|readData1|o_out[6]~4 (
// Equation(s):
// \RegFile|readData1|o_out[6]~4_combout  = (\RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (((\RegFile|readData1|comb~0_combout  & \RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q )) # (!\RegFile|readData1|comb~1_combout ))) # 
// (!\RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (\RegFile|readData1|comb~0_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q )))

	.dataa(\RegFile|gen_Reg:0:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~0_combout ),
	.datac(\RegFile|gen_Reg:1:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[6]~4 .lut_mask = 16'hC0EA;
defparam \RegFile|readData1|o_out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \RegFile|readData1|comb~4 (
// Equation(s):
// \RegFile|readData1|comb~4_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [21] & (\InstructMem|altsyncram_component|auto_generated|q_a [23] & !\InstructMem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~4 .lut_mask = 16'h00C0;
defparam \RegFile|readData1|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[6]~5_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \RegFile|readData1|comb~5 (
// Equation(s):
// \RegFile|readData1|comb~5_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [21] & (\InstructMem|altsyncram_component|auto_generated|q_a [23] & !\InstructMem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~5 .lut_mask = 16'h0030;
defparam \RegFile|readData1|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \RegFile|readData1|o_out[6]~6 (
// Equation(s):
// \RegFile|readData1|o_out[6]~6_combout  = (\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~5_combout ) # ((\RegFile|readData1|comb~4_combout  & \RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q )))) # 
// (!\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (\RegFile|readData1|comb~4_combout  & (\RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q )))

	.dataa(\RegFile|gen_Reg:4:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~4_combout ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[6]~6 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout  = \muxMem|O[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxMem|O[6]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \RegFile|readData1|comb~7 (
// Equation(s):
// \RegFile|readData1|comb~7_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [22] & (\InstructMem|altsyncram_component|auto_generated|q_a [23] & !\InstructMem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~7 .lut_mask = 16'h00A0;
defparam \RegFile|readData1|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \RegFile|readData1|comb~6 (
// Equation(s):
// \RegFile|readData1|comb~6_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [22] & (\InstructMem|altsyncram_component|auto_generated|q_a [23] & \InstructMem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~6 .lut_mask = 16'hA000;
defparam \RegFile|readData1|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \RegFile|readData1|o_out[6]~7 (
// Equation(s):
// \RegFile|readData1|o_out[6]~7_combout  = (\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~7_combout ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q  & \RegFile|readData1|comb~6_combout )))) # 
// (!\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~6_combout ))))

	.dataa(\RegFile|gen_Reg:6:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:6:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~7_combout ),
	.datad(\RegFile|readData1|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[6]~7 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \RegFile|readData1|o_out[6] (
// Equation(s):
// \RegFile|readData1|o_out [6] = (\RegFile|readData1|o_out[6]~5_combout ) # ((\RegFile|readData1|o_out[6]~4_combout ) # ((\RegFile|readData1|o_out[6]~6_combout ) # (\RegFile|readData1|o_out[6]~7_combout )))

	.dataa(\RegFile|readData1|o_out[6]~5_combout ),
	.datab(\RegFile|readData1|o_out[6]~4_combout ),
	.datac(\RegFile|readData1|o_out[6]~6_combout ),
	.datad(\RegFile|readData1|o_out[6]~7_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [6]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[6] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2_combout  = (\ALUCon|Mux5~2_combout  & ((\RegFile|readData1|o_out [6]) # ((\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1_combout  & !\ALUCon|Mux4~2_combout )))) # (!\ALUCon|Mux5~2_combout  & 
// (\RegFile|readData1|o_out [6] & ((\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1_combout ) # (\ALUCon|Mux4~2_combout ))))

	.dataa(\ALUCon|Mux5~2_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~1_combout ),
	.datac(\ALUCon|Mux4~2_combout ),
	.datad(\RegFile|readData1|o_out [6]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2 .lut_mask = 16'hFE08;
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \muxALUB|O[5]~2 (
// Equation(s):
// \muxALUB|O[5]~2_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [5])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [5])))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [5]),
	.cin(gnd),
	.combout(\muxALUB|O[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[5]~2 .lut_mask = 16'hCFC0;
defparam \muxALUB|O[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \muxALUB|O[4]~3 (
// Equation(s):
// \muxALUB|O[4]~3_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [4])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [4])))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [4]),
	.cin(gnd),
	.combout(\muxALUB|O[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[4]~3 .lut_mask = 16'hCFC0;
defparam \muxALUB|O[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \muxALUB|O[3]~4 (
// Equation(s):
// \muxALUB|O[3]~4_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [3])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [3])))

	.dataa(gnd),
	.datab(\ProcessorCntrl|ALUSrc~combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\RegFile|readData2|o_out [3]),
	.cin(gnd),
	.combout(\muxALUB|O[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[3]~4 .lut_mask = 16'hF3C0;
defparam \muxALUB|O[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \muxALUB|O[2]~5 (
// Equation(s):
// \muxALUB|O[2]~5_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [2])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [2])))

	.dataa(gnd),
	.datab(\ProcessorCntrl|ALUSrc~combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\RegFile|readData2|o_out [2]),
	.cin(gnd),
	.combout(\muxALUB|O[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[2]~5 .lut_mask = 16'hF3C0;
defparam \muxALUB|O[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \RegFile|gen_Reg~4 (
// Equation(s):
// \RegFile|gen_Reg~4_combout  = (\RegFile|gen_Reg~2_combout  & (!\muxWriteReg|O[2]~1_combout  & \muxWriteReg|O[1]~0_combout ))

	.dataa(\RegFile|gen_Reg~2_combout ),
	.datab(\muxWriteReg|O[2]~1_combout ),
	.datac(gnd),
	.datad(\muxWriteReg|O[1]~0_combout ),
	.cin(gnd),
	.combout(\RegFile|gen_Reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg~4 .lut_mask = 16'h2200;
defparam \RegFile|gen_Reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~1_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \RegFile|readData1|comb~2 (
// Equation(s):
// \RegFile|readData1|comb~2_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [22] & (!\InstructMem|altsyncram_component|auto_generated|q_a [23] & \InstructMem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~2 .lut_mask = 16'h2200;
defparam \RegFile|readData1|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \RegFile|readData1|o_out[2]~21 (
// Equation(s):
// \RegFile|readData1|o_out[2]~21_combout  = (\RegFile|readData1|comb~3_combout  & ((\RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData1|comb~2_combout )))) # 
// (!\RegFile|readData1|comb~3_combout  & (\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ))))

	.dataa(\RegFile|readData1|comb~3_combout ),
	.datab(\RegFile|gen_Reg:3:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:2:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[2]~21 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[2]~1_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \RegFile|readData1|o_out[2]~20 (
// Equation(s):
// \RegFile|readData1|o_out[2]~20_combout  = (\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~0_combout ) # ((\RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q  & !\RegFile|readData1|comb~1_combout )))) # 
// (!\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q  & !\RegFile|readData1|comb~1_combout ))))

	.dataa(\RegFile|gen_Reg:1:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~0_combout ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[2]~20 .lut_mask = 16'h88F8;
defparam \RegFile|readData1|o_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \RegFile|readData1|o_out[2]~23 (
// Equation(s):
// \RegFile|readData1|o_out[2]~23_combout  = (\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~6_combout ) # ((\RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q  & \RegFile|readData1|comb~7_combout )))) # 
// (!\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q  & (\RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q  & (\RegFile|readData1|comb~7_combout )))

	.dataa(\RegFile|gen_Reg:7:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:6:register_inst|gen_dFF:2:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~7_combout ),
	.datad(\RegFile|readData1|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[2]~23 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \RegFile|readData1|o_out[2] (
// Equation(s):
// \RegFile|readData1|o_out [2] = (\RegFile|readData1|o_out[2]~22_combout ) # ((\RegFile|readData1|o_out[2]~21_combout ) # ((\RegFile|readData1|o_out[2]~20_combout ) # (\RegFile|readData1|o_out[2]~23_combout )))

	.dataa(\RegFile|readData1|o_out[2]~22_combout ),
	.datab(\RegFile|readData1|o_out[2]~21_combout ),
	.datac(\RegFile|readData1|o_out[2]~20_combout ),
	.datad(\RegFile|readData1|o_out[2]~23_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [2]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[2] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \RegFile|readData1|o_out[1]~26 (
// Equation(s):
// \RegFile|readData1|o_out[1]~26_combout  = (\RegFile|readData1|comb~5_combout  & ((\RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData1|comb~4_combout )))) # 
// (!\RegFile|readData1|comb~5_combout  & (\RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ))))

	.dataa(\RegFile|readData1|comb~5_combout ),
	.datab(\RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[1]~26 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \RegFile|readData1|o_out[1]~24 (
// Equation(s):
// \RegFile|readData1|o_out[1]~24_combout  = (\RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q  & (((\RegFile|readData1|comb~0_combout  & \RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q )) # (!\RegFile|readData1|comb~1_combout ))) # 
// (!\RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q  & (\RegFile|readData1|comb~0_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q )))

	.dataa(\RegFile|gen_Reg:0:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~0_combout ),
	.datac(\RegFile|gen_Reg:1:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[1]~24 .lut_mask = 16'hC0EA;
defparam \RegFile|readData1|o_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[1]~0_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \RegFile|readData1|o_out[1]~27 (
// Equation(s):
// \RegFile|readData1|o_out[1]~27_combout  = (\RegFile|readData1|comb~6_combout  & ((\RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData1|comb~7_combout )))) # 
// (!\RegFile|readData1|comb~6_combout  & (((\RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData1|comb~7_combout ))))

	.dataa(\RegFile|readData1|comb~6_combout ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~7_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[1]~27 .lut_mask = 16'hF888;
defparam \RegFile|readData1|o_out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \RegFile|readData1|o_out[1] (
// Equation(s):
// \RegFile|readData1|o_out [1] = (\RegFile|readData1|o_out[1]~25_combout ) # ((\RegFile|readData1|o_out[1]~26_combout ) # ((\RegFile|readData1|o_out[1]~24_combout ) # (\RegFile|readData1|o_out[1]~27_combout )))

	.dataa(\RegFile|readData1|o_out[1]~25_combout ),
	.datab(\RegFile|readData1|o_out[1]~26_combout ),
	.datac(\RegFile|readData1|o_out[1]~24_combout ),
	.datad(\RegFile|readData1|o_out[1]~27_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [1]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[1] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \muxALUB|O[1]~6 (
// Equation(s):
// \muxALUB|O[1]~6_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [1])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [1])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\RegFile|readData2|o_out [1]),
	.datad(\ProcessorCntrl|ALUSrc~combout ),
	.cin(gnd),
	.combout(\muxALUB|O[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[1]~6 .lut_mask = 16'hAAF0;
defparam \muxALUB|O[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \muxALUB|O[0]~7 (
// Equation(s):
// \muxALUB|O[0]~7_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [0])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [0])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ProcessorCntrl|ALUSrc~combout ),
	.datac(gnd),
	.datad(\RegFile|readData2|o_out [0]),
	.cin(gnd),
	.combout(\muxALUB|O[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[0]~7 .lut_mask = 16'hBB88;
defparam \muxALUB|O[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \RegFile|readData1|o_out[0]~28 (
// Equation(s):
// \RegFile|readData1|o_out[0]~28_combout  = (\RegFile|readData1|comb~1_combout  & (((\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~0_combout )))) # (!\RegFile|readData1|comb~1_combout  & 
// ((\RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~0_combout ))))

	.dataa(\RegFile|readData1|comb~1_combout ),
	.datab(\RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[0]~28 .lut_mask = 16'hF444;
defparam \RegFile|readData1|o_out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[0]~7_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \RegFile|readData1|o_out[0]~31 (
// Equation(s):
// \RegFile|readData1|o_out[0]~31_combout  = (\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~7_combout ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~6_combout )))) # 
// (!\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q  & (\RegFile|readData1|comb~6_combout )))

	.dataa(\RegFile|gen_Reg:6:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~6_combout ),
	.datad(\RegFile|readData1|comb~7_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[0]~31 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \RegFile|readData1|o_out[0]~30 (
// Equation(s):
// \RegFile|readData1|o_out[0]~30_combout  = (\RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~5_combout )))) # 
// (!\RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData1|comb~5_combout ))))

	.dataa(\RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~4_combout ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[0]~30 .lut_mask = 16'hF888;
defparam \RegFile|readData1|o_out[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \RegFile|readData1|o_out[0] (
// Equation(s):
// \RegFile|readData1|o_out [0] = (\RegFile|readData1|o_out[0]~29_combout ) # ((\RegFile|readData1|o_out[0]~28_combout ) # ((\RegFile|readData1|o_out[0]~31_combout ) # (\RegFile|readData1|o_out[0]~30_combout )))

	.dataa(\RegFile|readData1|o_out[0]~29_combout ),
	.datab(\RegFile|readData1|o_out[0]~28_combout ),
	.datac(\RegFile|readData1|o_out[0]~31_combout ),
	.datad(\RegFile|readData1|o_out[0]~30_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [0]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[0] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0_combout  = (\muxALUB|O[0]~7_combout  & ((\RegFile|readData1|o_out [0]))) # (!\muxALUB|O[0]~7_combout  & (\ALUCon|Mux3~1_combout ))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\muxALUB|O[0]~7_combout ),
	.datac(gnd),
	.datad(\RegFile|readData1|o_out [0]),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0 .lut_mask = 16'hEE22;
defparam \ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout  = (\RegFile|readData1|o_out [1] & ((\ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0_combout ) # (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[1]~6_combout )))) # (!\RegFile|readData1|o_out [1] & 
// (\ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0_combout  & (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[1]~6_combout ))))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\RegFile|readData1|o_out [1]),
	.datac(\muxALUB|O[1]~6_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:0:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0 .lut_mask = 16'hDE48;
defparam \ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout  = (\RegFile|readData1|o_out [2] & ((\ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout ) # (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[2]~5_combout )))) # (!\RegFile|readData1|o_out [2] & 
// (\ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout  & (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[2]~5_combout ))))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\muxALUB|O[2]~5_combout ),
	.datac(\RegFile|readData1|o_out [2]),
	.datad(\ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0 .lut_mask = 16'hF660;
defparam \ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout  = (\RegFile|readData1|o_out [3] & ((\ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout ) # (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[3]~4_combout )))) # (!\RegFile|readData1|o_out [3] & 
// (\ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout  & (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[3]~4_combout ))))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\muxALUB|O[3]~4_combout ),
	.datac(\RegFile|readData1|o_out [3]),
	.datad(\ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0 .lut_mask = 16'hF660;
defparam \ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout  = (\RegFile|readData1|o_out [4] & ((\ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout ) # (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[4]~3_combout )))) # (!\RegFile|readData1|o_out [4] & 
// (\ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout  & (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[4]~3_combout ))))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\muxALUB|O[4]~3_combout ),
	.datac(\RegFile|readData1|o_out [4]),
	.datad(\ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0 .lut_mask = 16'hF660;
defparam \ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N13
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \RegFile|readData1|o_out[5]~8 (
// Equation(s):
// \RegFile|readData1|o_out[5]~8_combout  = (\RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData1|comb~0_combout )) # (!\RegFile|readData1|comb~1_combout ))) # 
// (!\RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~0_combout ))))

	.dataa(\RegFile|gen_Reg:0:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~1_combout ),
	.datad(\RegFile|readData1|comb~0_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[5]~8 .lut_mask = 16'hCE0A;
defparam \RegFile|readData1|o_out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\muxMem|O[5]~4_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \RegFile|readData1|o_out[5]~10 (
// Equation(s):
// \RegFile|readData1|o_out[5]~10_combout  = (\RegFile|readData1|comb~5_combout  & ((\RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData1|comb~4_combout )))) # 
// (!\RegFile|readData1|comb~5_combout  & (\RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ))))

	.dataa(\RegFile|readData1|comb~5_combout ),
	.datab(\RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[5]~10 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \RegFile|readData1|o_out[5]~11 (
// Equation(s):
// \RegFile|readData1|o_out[5]~11_combout  = (\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~7_combout ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData1|comb~6_combout )))) # 
// (!\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~6_combout ))))

	.dataa(\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~7_combout ),
	.datad(\RegFile|readData1|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[5]~11 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \RegFile|readData1|o_out[5] (
// Equation(s):
// \RegFile|readData1|o_out [5] = (\RegFile|readData1|o_out[5]~9_combout ) # ((\RegFile|readData1|o_out[5]~8_combout ) # ((\RegFile|readData1|o_out[5]~10_combout ) # (\RegFile|readData1|o_out[5]~11_combout )))

	.dataa(\RegFile|readData1|o_out[5]~9_combout ),
	.datab(\RegFile|readData1|o_out[5]~8_combout ),
	.datac(\RegFile|readData1|o_out[5]~10_combout ),
	.datad(\RegFile|readData1|o_out[5]~11_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [5]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[5] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout  = (\ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout  & ((\RegFile|readData1|o_out [5]) # (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[5]~2_combout )))) # (!\ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout  & 
// (\RegFile|readData1|o_out [5] & (\ALUCon|Mux3~1_combout  $ (\muxALUB|O[5]~2_combout ))))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\muxALUB|O[5]~2_combout ),
	.datac(\ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout ),
	.datad(\RegFile|readData1|o_out [5]),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0 .lut_mask = 16'hF660;
defparam \ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0_combout  = \muxALUB|O[6]~1_combout  $ (\ALUCon|Mux3~1_combout  $ (\ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout ))

	.dataa(\muxALUB|O[6]~1_combout ),
	.datab(gnd),
	.datac(\ALUCon|Mux3~1_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0 .lut_mask = 16'hA55A;
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout  = (\ALUCon|Mux4~2_combout  & (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2_combout  $ (\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0_combout )))) 
// # (!\ALUCon|Mux4~2_combout  & (\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2_combout ))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~2_combout ),
	.datac(\ALUCom|int_Control~combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3 .lut_mask = 16'h464C;
defparam \ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \muxMem|O[5]~4 (
// Equation(s):
// \muxMem|O[5]~4_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [5])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout )))

	.dataa(\ProcessorCntrl|MemRead~combout ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[5]~4 .lut_mask = 16'hF5A0;
defparam \muxMem|O[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \RegFile|readData2|o_out[5]~11 (
// Equation(s):
// \RegFile|readData2|o_out[5]~11_combout  = (\RegFile|readData2|comb~6_combout  & ((\RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData2|comb~7_combout )))) # 
// (!\RegFile|readData2|comb~6_combout  & (\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~7_combout ))))

	.dataa(\RegFile|readData2|comb~6_combout ),
	.datab(\RegFile|gen_Reg:6:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:7:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~7_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[5]~11 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[5]~4_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \RegFile|readData2|o_out[5]~9 (
// Equation(s):
// \RegFile|readData2|o_out[5]~9_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[5]~9 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \RegFile|readData2|o_out[5]~10 (
// Equation(s):
// \RegFile|readData2|o_out[5]~10_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout )))) # 
// (!\RegFile|readData2|comb~4_combout  & (((\RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|gen_Reg:5:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:5:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[5]~10 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \RegFile|readData2|o_out[5] (
// Equation(s):
// \RegFile|readData2|o_out [5] = (\RegFile|readData2|o_out[5]~8_combout ) # ((\RegFile|readData2|o_out[5]~11_combout ) # ((\RegFile|readData2|o_out[5]~9_combout ) # (\RegFile|readData2|o_out[5]~10_combout )))

	.dataa(\RegFile|readData2|o_out[5]~8_combout ),
	.datab(\RegFile|readData2|o_out[5]~11_combout ),
	.datac(\RegFile|readData2|o_out[5]~9_combout ),
	.datad(\RegFile|readData2|o_out[5]~10_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [5]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[5] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [5])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [5])))

	.dataa(\ProcessorCntrl|ALUSrc~combout ),
	.datab(gnd),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\RegFile|readData2|o_out [5]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1 .lut_mask = 16'hF5A0;
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2_combout  = (\ALUCon|Mux4~2_combout  & (((\RegFile|readData1|o_out [5])))) # (!\ALUCon|Mux4~2_combout  & ((\ALUCon|Mux5~2_combout  & ((\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1_combout ) # 
// (\RegFile|readData1|o_out [5]))) # (!\ALUCon|Mux5~2_combout  & (\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1_combout  & \RegFile|readData1|o_out [5]))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCon|Mux5~2_combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~1_combout ),
	.datad(\RegFile|readData1|o_out [5]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2 .lut_mask = 16'hFE40;
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0_combout  = \muxALUB|O[5]~2_combout  $ (\ALUCon|Mux3~1_combout  $ (\ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout ))

	.dataa(gnd),
	.datab(\muxALUB|O[5]~2_combout ),
	.datac(\ALUCon|Mux3~1_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:4:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0 .lut_mask = 16'hC33C;
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout  = (\ALUCon|Mux4~2_combout  & (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2_combout  $ (\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0_combout )))) 
// # (!\ALUCon|Mux4~2_combout  & (((\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2_combout ))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|int_Control~combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~2_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3 .lut_mask = 16'h5270;
defparam \ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \muxMem|O[4]~3 (
// Equation(s):
// \muxMem|O[4]~3_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [4])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout )))

	.dataa(gnd),
	.datab(\ProcessorCntrl|MemRead~combout ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[4]~3 .lut_mask = 16'hF3C0;
defparam \muxMem|O[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[4]~3_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \RegFile|readData1|o_out[4]~12 (
// Equation(s):
// \RegFile|readData1|o_out[4]~12_combout  = (\RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (((\RegFile|readData1|comb~0_combout  & \RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q )) # (!\RegFile|readData1|comb~1_combout ))) # 
// (!\RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (\RegFile|readData1|comb~0_combout  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q )))

	.dataa(\RegFile|gen_Reg:0:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~0_combout ),
	.datac(\RegFile|gen_Reg:1:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[4]~12 .lut_mask = 16'hC0EA;
defparam \RegFile|readData1|o_out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \RegFile|readData1|o_out[4]~14 (
// Equation(s):
// \RegFile|readData1|o_out[4]~14_combout  = (\RegFile|readData1|comb~5_combout  & ((\RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData1|comb~4_combout )))) # 
// (!\RegFile|readData1|comb~5_combout  & (\RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ))))

	.dataa(\RegFile|readData1|comb~5_combout ),
	.datab(\RegFile|gen_Reg:5:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[4]~14 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \RegFile|readData1|o_out[4]~15 (
// Equation(s):
// \RegFile|readData1|o_out[4]~15_combout  = (\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~6_combout ) # ((\RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q  & \RegFile|readData1|comb~7_combout )))) # 
// (!\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (\RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q  & (\RegFile|readData1|comb~7_combout )))

	.dataa(\RegFile|gen_Reg:7:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:6:register_inst|gen_dFF:4:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~7_combout ),
	.datad(\RegFile|readData1|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[4]~15 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \RegFile|readData1|o_out[4] (
// Equation(s):
// \RegFile|readData1|o_out [4] = (\RegFile|readData1|o_out[4]~13_combout ) # ((\RegFile|readData1|o_out[4]~12_combout ) # ((\RegFile|readData1|o_out[4]~14_combout ) # (\RegFile|readData1|o_out[4]~15_combout )))

	.dataa(\RegFile|readData1|o_out[4]~13_combout ),
	.datab(\RegFile|readData1|o_out[4]~12_combout ),
	.datac(\RegFile|readData1|o_out[4]~14_combout ),
	.datad(\RegFile|readData1|o_out[4]~15_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [4]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[4] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [4])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [4])))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [4]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1 .lut_mask = 16'hCFC0;
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2_combout  = (\ALUCon|Mux5~2_combout  & ((\RegFile|readData1|o_out [4]) # ((!\ALUCon|Mux4~2_combout  & \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1_combout )))) # (!\ALUCon|Mux5~2_combout  & 
// (\RegFile|readData1|o_out [4] & ((\ALUCon|Mux4~2_combout ) # (\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1_combout ))))

	.dataa(\ALUCon|Mux5~2_combout ),
	.datab(\RegFile|readData1|o_out [4]),
	.datac(\ALUCon|Mux4~2_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~1_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2 .lut_mask = 16'hCEC8;
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0_combout  = \ALUCon|Mux3~1_combout  $ (\muxALUB|O[4]~3_combout  $ (\ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout ))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\muxALUB|O[4]~3_combout ),
	.datac(gnd),
	.datad(\ALUCom|AU|Unit|gen_Add:3:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0 .lut_mask = 16'h9966;
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout  = (\ALUCon|Mux4~2_combout  & (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2_combout  $ (\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0_combout )))) 
// # (!\ALUCon|Mux4~2_combout  & (\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2_combout ))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~2_combout ),
	.datac(\ALUCom|int_Control~combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3 .lut_mask = 16'h464C;
defparam \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \muxMem|O[1]~0 (
// Equation(s):
// \muxMem|O[1]~0_combout  = (\ProcessorCntrl|MemRead~combout  & ((\RAM|altsyncram_component|auto_generated|q_a [1]))) # (!\ProcessorCntrl|MemRead~combout  & (\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ))

	.dataa(\ProcessorCntrl|MemRead~combout ),
	.datab(gnd),
	.datac(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\muxMem|O[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[1]~0 .lut_mask = 16'hFA50;
defparam \muxMem|O[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \RegFile|readData2|o_out[1]~26 (
// Equation(s):
// \RegFile|readData2|o_out[1]~26_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q ) # ((\RegFile|readData2|comb~5_combout  & \RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q )))) # 
// (!\RegFile|readData2|comb~4_combout  & (\RegFile|readData2|comb~5_combout  & ((\RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|readData2|comb~5_combout ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|gen_Reg:4:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[1]~26 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[1]~0_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \RegFile|readData2|o_out[1]~25 (
// Equation(s):
// \RegFile|readData2|o_out[1]~25_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[1]~25 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \RegFile|readData2|o_out[1]~27 (
// Equation(s):
// \RegFile|readData2|o_out[1]~27_combout  = (\RegFile|readData2|comb~7_combout  & ((\RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q  & \RegFile|readData2|comb~6_combout )))) # 
// (!\RegFile|readData2|comb~7_combout  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~6_combout ))))

	.dataa(\RegFile|readData2|comb~7_combout ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:6:register_inst|gen_dFF:1:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[1]~27 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \RegFile|readData2|o_out[1] (
// Equation(s):
// \RegFile|readData2|o_out [1] = (\RegFile|readData2|o_out[1]~24_combout ) # ((\RegFile|readData2|o_out[1]~26_combout ) # ((\RegFile|readData2|o_out[1]~25_combout ) # (\RegFile|readData2|o_out[1]~27_combout )))

	.dataa(\RegFile|readData2|o_out[1]~24_combout ),
	.datab(\RegFile|readData2|o_out[1]~26_combout ),
	.datac(\RegFile|readData2|o_out[1]~25_combout ),
	.datad(\RegFile|readData2|o_out[1]~27_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [1]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[1] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [1])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [1])))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [1]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2 .lut_mask = 16'hCFC0;
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3_combout  = (\ALUCon|Mux4~2_combout  & (((\RegFile|readData1|o_out [1])))) # (!\ALUCon|Mux4~2_combout  & ((\ALUCon|Mux5~2_combout  & ((\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2_combout ) # 
// (\RegFile|readData1|o_out [1]))) # (!\ALUCon|Mux5~2_combout  & (\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2_combout  & \RegFile|readData1|o_out [1]))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCon|Mux5~2_combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~2_combout ),
	.datad(\RegFile|readData1|o_out [1]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3 .lut_mask = 16'hFE40;
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5_combout  = \muxALUB|O[1]~6_combout  $ (((\muxALUB|O[0]~7_combout  & (\ALUCon|Mux3~1_combout  $ (\RegFile|readData1|o_out [0])))))

	.dataa(\muxALUB|O[1]~6_combout ),
	.datab(\ALUCon|Mux3~1_combout ),
	.datac(\muxALUB|O[0]~7_combout ),
	.datad(\RegFile|readData1|o_out [0]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5 .lut_mask = 16'h9A6A;
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout  = (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3_combout  $ (((\ALUCon|Mux4~2_combout  & \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5_combout 
// )))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|int_Control~combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~3_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~5_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4 .lut_mask = 16'h1230;
defparam \ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \muxMem|O[0]~7 (
// Equation(s):
// \muxMem|O[0]~7_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [0])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|O[0]~3_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\ALUCom|muxFinal|O[0]~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[0]~7 .lut_mask = 16'hCFC0;
defparam \muxMem|O[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \RegFile|readData2|o_out[0]~29 (
// Equation(s):
// \RegFile|readData2|o_out[0]~29_combout  = (\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~3_combout ) # ((\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout )))) # 
// (!\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData2|comb~2_combout ))))

	.dataa(\RegFile|gen_Reg:2:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~3_combout ),
	.datac(\RegFile|gen_Reg:3:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[0]~29 .lut_mask = 16'hF888;
defparam \RegFile|readData2|o_out[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \RegFile|readData2|o_out[0]~28 (
// Equation(s):
// \RegFile|readData2|o_out[0]~28_combout  = (\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~0_combout ) # ((\RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q  & !\RegFile|readData2|comb~1_combout )))) # 
// (!\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q  & !\RegFile|readData2|comb~1_combout ))))

	.dataa(\RegFile|gen_Reg:1:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datab(\RegFile|readData2|comb~0_combout ),
	.datac(\RegFile|gen_Reg:0:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[0]~28 .lut_mask = 16'h88F8;
defparam \RegFile|readData2|o_out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[0]~7_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \RegFile|readData2|o_out[0]~30 (
// Equation(s):
// \RegFile|readData2|o_out[0]~30_combout  = (\RegFile|readData2|comb~4_combout  & ((\RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q  & \RegFile|readData2|comb~5_combout )))) # 
// (!\RegFile|readData2|comb~4_combout  & (\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q  & ((\RegFile|readData2|comb~5_combout ))))

	.dataa(\RegFile|readData2|comb~4_combout ),
	.datab(\RegFile|gen_Reg:4:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:5:register_inst|gen_dFF:0:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[0]~30 .lut_mask = 16'hECA0;
defparam \RegFile|readData2|o_out[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \RegFile|readData2|o_out[0] (
// Equation(s):
// \RegFile|readData2|o_out [0] = (\RegFile|readData2|o_out[0]~31_combout ) # ((\RegFile|readData2|o_out[0]~29_combout ) # ((\RegFile|readData2|o_out[0]~28_combout ) # (\RegFile|readData2|o_out[0]~30_combout )))

	.dataa(\RegFile|readData2|o_out[0]~31_combout ),
	.datab(\RegFile|readData2|o_out[0]~29_combout ),
	.datac(\RegFile|readData2|o_out[0]~28_combout ),
	.datad(\RegFile|readData2|o_out[0]~30_combout ),
	.cin(gnd),
	.combout(\RegFile|readData2|o_out [0]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData2|o_out[0] .lut_mask = 16'hFFFE;
defparam \RegFile|readData2|o_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \muxMem|O[3]~2 (
// Equation(s):
// \muxMem|O[3]~2_combout  = (\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [3])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout )))

	.dataa(gnd),
	.datab(\ProcessorCntrl|MemRead~combout ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\muxMem|O[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxMem|O[3]~2 .lut_mask = 16'hF3C0;
defparam \muxMem|O[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder (
// Equation(s):
// \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout  = \muxMem|O[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxMem|O[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .lut_mask = 16'hF0F0;
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|gen_Reg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \RegFile|readData1|comb~3 (
// Equation(s):
// \RegFile|readData1|comb~3_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [22] & (!\InstructMem|altsyncram_component|auto_generated|q_a [21] & !\InstructMem|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\RegFile|readData1|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|comb~3 .lut_mask = 16'h0022;
defparam \RegFile|readData1|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \RegFile|readData1|o_out[3]~17 (
// Equation(s):
// \RegFile|readData1|o_out[3]~17_combout  = (\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~2_combout ) # ((\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData1|comb~3_combout )))) # 
// (!\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (\RegFile|readData1|comb~3_combout )))

	.dataa(\RegFile|gen_Reg:3:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:2:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~3_combout ),
	.datad(\RegFile|readData1|comb~2_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[3]~17 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxMem|O[3]~2_combout ),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|gen_Reg~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \RegFile|readData1|o_out[3]~18 (
// Equation(s):
// \RegFile|readData1|o_out[3]~18_combout  = (\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ) # ((\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData1|comb~5_combout )))) # 
// (!\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData1|comb~5_combout ))))

	.dataa(\RegFile|gen_Reg:5:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|readData1|comb~4_combout ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~5_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[3]~18 .lut_mask = 16'hF888;
defparam \RegFile|readData1|o_out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \RegFile|readData1|o_out[3]~19 (
// Equation(s):
// \RegFile|readData1|o_out[3]~19_combout  = (\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~7_combout ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q  & \RegFile|readData1|comb~6_combout )))) # 
// (!\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~6_combout ))))

	.dataa(\RegFile|gen_Reg:6:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~7_combout ),
	.datad(\RegFile|readData1|comb~6_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[3]~19 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \RegFile|readData1|o_out[3] (
// Equation(s):
// \RegFile|readData1|o_out [3] = (\RegFile|readData1|o_out[3]~16_combout ) # ((\RegFile|readData1|o_out[3]~17_combout ) # ((\RegFile|readData1|o_out[3]~18_combout ) # (\RegFile|readData1|o_out[3]~19_combout )))

	.dataa(\RegFile|readData1|o_out[3]~16_combout ),
	.datab(\RegFile|readData1|o_out[3]~17_combout ),
	.datac(\RegFile|readData1|o_out[3]~18_combout ),
	.datad(\RegFile|readData1|o_out[3]~19_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [3]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[3] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [3])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [3])))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [3]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1 .lut_mask = 16'hCFC0;
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2_combout  = (\ALUCon|Mux5~2_combout  & ((\RegFile|readData1|o_out [3]) # ((!\ALUCon|Mux4~2_combout  & \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1_combout )))) # (!\ALUCon|Mux5~2_combout  & 
// (\RegFile|readData1|o_out [3] & ((\ALUCon|Mux4~2_combout ) # (\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1_combout ))))

	.dataa(\ALUCon|Mux5~2_combout ),
	.datab(\RegFile|readData1|o_out [3]),
	.datac(\ALUCon|Mux4~2_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~1_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2 .lut_mask = 16'hCEC8;
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0_combout  = \ALUCon|Mux3~1_combout  $ (\muxALUB|O[3]~4_combout  $ (\ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout ))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(gnd),
	.datac(\muxALUB|O[3]~4_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:2:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0 .lut_mask = 16'hA55A;
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout  = (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2_combout  $ (((\ALUCon|Mux4~2_combout  & \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0_combout 
// )))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|int_Control~combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~2_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3 .lut_mask = 16'h1230;
defparam \ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \ALUCom|o_zero~1 (
// Equation(s):
// \ALUCom|o_zero~1_combout  = (\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ) # ((\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ) # ((\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ) # 
// (\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout )))

	.dataa(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\ALUCom|o_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|o_zero~1 .lut_mask = 16'hFFFE;
defparam \ALUCom|o_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \PCReg|gen_dFF:7:dFF_inst|int_q~0 (
// Equation(s):
// \PCReg|gen_dFF:7:dFF_inst|int_q~0_combout  = (\ALUCom|o_zero~1_combout  & (((\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout )))) # (!\ALUCom|o_zero~1_combout  & ((\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout  & 
// ((\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ))) # (!\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout  & (\PCReg|gen_dFF:7:dFF_inst|int_q~4_combout ))))

	.dataa(\PCReg|gen_dFF:7:dFF_inst|int_q~4_combout ),
	.datab(\PCReg|gen_dFF:7:dFF_inst|int_q~1_combout ),
	.datac(\ALUCom|o_zero~1_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:7:dFF_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~0 .lut_mask = 16'hCCCA;
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \PCReg|gen_dFF:7:dFF_inst|int_q~feeder (
// Equation(s):
// \PCReg|gen_dFF:7:dFF_inst|int_q~feeder_combout  = \PCReg|gen_dFF:7:dFF_inst|int_q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|gen_dFF:7:dFF_inst|int_q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:7:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|gen_dFF:7:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \ProcessorCntrl|Jump (
// Equation(s):
// \ProcessorCntrl|Jump~combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [27] & (!\InstructMem|altsyncram_component|auto_generated|q_a [28] & \ProcessorCntrl|Jump~0_combout ))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\ProcessorCntrl|Jump~0_combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|Jump~combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|Jump .lut_mask = 16'h0C00;
defparam \ProcessorCntrl|Jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \PCReg|gen_dFF:7:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|gen_dFF:7:dFF_inst|int_q~feeder_combout ),
	.asdata(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcessorCntrl|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|gen_dFF:7:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|gen_dFF:7:dFF_inst|int_q .is_wysiwyg = "true";
defparam \PCReg|gen_dFF:7:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \BranchCalc|gen_Add:6:Add_inst|S (
// Equation(s):
// \BranchCalc|gen_Add:6:Add_inst|S~combout  = \BranchCalc|gen_Add:5:Add_inst|Cout~0_combout  $ (\PCNorm|gen_Add:5:Add_inst|Cout~0_combout  $ (\PCReg|gen_dFF:6:dFF_inst|int_q~q  $ (\InstructMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\BranchCalc|gen_Add:5:Add_inst|Cout~0_combout ),
	.datab(\PCNorm|gen_Add:5:Add_inst|Cout~0_combout ),
	.datac(\PCReg|gen_dFF:6:dFF_inst|int_q~q ),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\BranchCalc|gen_Add:6:Add_inst|S~combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|gen_Add:6:Add_inst|S .lut_mask = 16'h6996;
defparam \BranchCalc|gen_Add:6:Add_inst|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \PCReg|gen_dFF:6:dFF_inst|int_q~0 (
// Equation(s):
// \PCReg|gen_dFF:6:dFF_inst|int_q~0_combout  = (\comb~0_combout  & ((\BranchCalc|gen_Add:6:Add_inst|S~combout ))) # (!\comb~0_combout  & (\PCNorm|gen_Add:6:Add_inst|S~combout ))

	.dataa(\PCNorm|gen_Add:6:Add_inst|S~combout ),
	.datab(\BranchCalc|gen_Add:6:Add_inst|S~combout ),
	.datac(gnd),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:6:dFF_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:6:dFF_inst|int_q~0 .lut_mask = 16'hCCAA;
defparam \PCReg|gen_dFF:6:dFF_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \PCReg|gen_dFF:6:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|gen_dFF:6:dFF_inst|int_q~0_combout ),
	.asdata(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcessorCntrl|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|gen_dFF:6:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|gen_dFF:6:dFF_inst|int_q .is_wysiwyg = "true";
defparam \PCReg|gen_dFF:6:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \PCNorm|gen_Add:3:Add_inst|Cout~0 (
// Equation(s):
// \PCNorm|gen_Add:3:Add_inst|Cout~0_combout  = (\PCReg|gen_dFF:3:dFF_inst|int_q~q  & \PCReg|gen_dFF:2:dFF_inst|int_q~q )

	.dataa(gnd),
	.datab(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(gnd),
	.datad(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\PCNorm|gen_Add:3:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCNorm|gen_Add:3:Add_inst|Cout~0 .lut_mask = 16'hCC00;
defparam \PCNorm|gen_Add:3:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \BranchCalc|gen_Add:3:Add_inst|Cout~0 (
// Equation(s):
// \BranchCalc|gen_Add:3:Add_inst|Cout~0_combout  = (\PCReg|gen_dFF:3:dFF_inst|int_q~q  & (!\PCReg|gen_dFF:2:dFF_inst|int_q~q  & ((\InstructMem|altsyncram_component|auto_generated|q_a [3]) # (\InstructMem|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\PCReg|gen_dFF:3:dFF_inst|int_q~q  & (\InstructMem|altsyncram_component|auto_generated|q_a [3] & ((\PCReg|gen_dFF:2:dFF_inst|int_q~q ) # (\InstructMem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datab(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BranchCalc|gen_Add:3:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|gen_Add:3:Add_inst|Cout~0 .lut_mask = 16'h7460;
defparam \BranchCalc|gen_Add:3:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \BranchCalc|gen_Add:4:Add_inst|Cout~0 (
// Equation(s):
// \BranchCalc|gen_Add:4:Add_inst|Cout~0_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [4] & ((\BranchCalc|gen_Add:3:Add_inst|Cout~0_combout ) # (\PCReg|gen_dFF:4:dFF_inst|int_q~q  $ (\PCNorm|gen_Add:3:Add_inst|Cout~0_combout )))) # 
// (!\InstructMem|altsyncram_component|auto_generated|q_a [4] & (\BranchCalc|gen_Add:3:Add_inst|Cout~0_combout  & (\PCReg|gen_dFF:4:dFF_inst|int_q~q  $ (\PCNorm|gen_Add:3:Add_inst|Cout~0_combout ))))

	.dataa(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.datab(\PCNorm|gen_Add:3:Add_inst|Cout~0_combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BranchCalc|gen_Add:3:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\BranchCalc|gen_Add:4:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|gen_Add:4:Add_inst|Cout~0 .lut_mask = 16'hF660;
defparam \BranchCalc|gen_Add:4:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \BranchCalc|gen_Add:5:Add_inst|S (
// Equation(s):
// \BranchCalc|gen_Add:5:Add_inst|S~combout  = \PCReg|gen_dFF:5:dFF_inst|int_q~q  $ (\PCNorm|gen_Add:4:Add_inst|Cout~0_combout  $ (\InstructMem|altsyncram_component|auto_generated|q_a [5] $ (\BranchCalc|gen_Add:4:Add_inst|Cout~0_combout )))

	.dataa(\PCReg|gen_dFF:5:dFF_inst|int_q~q ),
	.datab(\PCNorm|gen_Add:4:Add_inst|Cout~0_combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\BranchCalc|gen_Add:4:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\BranchCalc|gen_Add:5:Add_inst|S~combout ),
	.cout());
// synopsys translate_off
defparam \BranchCalc|gen_Add:5:Add_inst|S .lut_mask = 16'h6996;
defparam \BranchCalc|gen_Add:5:Add_inst|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \PCReg|gen_dFF:5:dFF_inst|int_q~0 (
// Equation(s):
// \PCReg|gen_dFF:5:dFF_inst|int_q~0_combout  = (\comb~0_combout  & ((\BranchCalc|gen_Add:5:Add_inst|S~combout ))) # (!\comb~0_combout  & (\PCNorm|gen_Add:5:Add_inst|S~combout ))

	.dataa(\PCNorm|gen_Add:5:Add_inst|S~combout ),
	.datab(\BranchCalc|gen_Add:5:Add_inst|S~combout ),
	.datac(gnd),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:5:dFF_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:5:dFF_inst|int_q~0 .lut_mask = 16'hCCAA;
defparam \PCReg|gen_dFF:5:dFF_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \PCReg|gen_dFF:5:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|gen_dFF:5:dFF_inst|int_q~0_combout ),
	.asdata(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcessorCntrl|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|gen_dFF:5:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|gen_dFF:5:dFF_inst|int_q .is_wysiwyg = "true";
defparam \PCReg|gen_dFF:5:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \ProcessorCntrl|MemWrite~0 (
// Equation(s):
// \ProcessorCntrl|MemWrite~0_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [30] & (\InstructMem|altsyncram_component|auto_generated|q_a [27] & (!\InstructMem|altsyncram_component|auto_generated|q_a [28] & 
// \InstructMem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\ProcessorCntrl|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|MemWrite~0 .lut_mask = 16'h0400;
defparam \ProcessorCntrl|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \ProcessorCntrl|MemRead (
// Equation(s):
// \ProcessorCntrl|MemRead~combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [31] & (!\InstructMem|altsyncram_component|auto_generated|q_a [29] & \ProcessorCntrl|MemWrite~0_combout ))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ProcessorCntrl|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|MemRead~combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|MemRead .lut_mask = 16'h0C00;
defparam \ProcessorCntrl|MemRead .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \ProcessorCntrl|MemWrite (
// Equation(s):
// \ProcessorCntrl|MemWrite~combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [31] & (\InstructMem|altsyncram_component|auto_generated|q_a [29] & \ProcessorCntrl|MemWrite~0_combout ))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ProcessorCntrl|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|MemWrite~combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|MemWrite .lut_mask = 16'hC000;
defparam \ProcessorCntrl|MemWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \ProcessorCntrl|ALUSrc (
// Equation(s):
// \ProcessorCntrl|ALUSrc~combout  = (\ProcessorCntrl|Jump~combout ) # ((\ProcessorCntrl|ALUOp[0]~0_combout ) # ((\ProcessorCntrl|MemRead~combout ) # (\ProcessorCntrl|MemWrite~combout )))

	.dataa(\ProcessorCntrl|Jump~combout ),
	.datab(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\ProcessorCntrl|MemWrite~combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|ALUSrc~combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|ALUSrc .lut_mask = 16'hFFFE;
defparam \ProcessorCntrl|ALUSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \ALUCom|LU|muxComb|O[7]~0 (
// Equation(s):
// \ALUCom|LU|muxComb|O[7]~0_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [7])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [7])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [7]),
	.cin(gnd),
	.combout(\ALUCom|LU|muxComb|O[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|LU|muxComb|O[7]~0 .lut_mask = 16'hAFA0;
defparam \ALUCom|LU|muxComb|O[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \RegFile|readData1|o_out[7]~0 (
// Equation(s):
// \RegFile|readData1|o_out[7]~0_combout  = (\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (((\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData1|comb~0_combout )) # (!\RegFile|readData1|comb~1_combout ))) # 
// (!\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (\RegFile|readData1|comb~0_combout )))

	.dataa(\RegFile|gen_Reg:0:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:1:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~0_combout ),
	.datad(\RegFile|readData1|comb~1_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[7]~0 .lut_mask = 16'hC0EA;
defparam \RegFile|readData1|o_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \RegFile|readData1|o_out[7]~2 (
// Equation(s):
// \RegFile|readData1|o_out[7]~2_combout  = (\RegFile|readData1|comb~5_combout  & ((\RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q ) # ((\RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData1|comb~4_combout )))) # 
// (!\RegFile|readData1|comb~5_combout  & (\RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~4_combout ))))

	.dataa(\RegFile|readData1|comb~5_combout ),
	.datab(\RegFile|gen_Reg:5:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|gen_Reg:4:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datad(\RegFile|readData1|comb~4_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[7]~2 .lut_mask = 16'hECA0;
defparam \RegFile|readData1|o_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \RegFile|readData1|o_out[7]~3 (
// Equation(s):
// \RegFile|readData1|o_out[7]~3_combout  = (\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q  & ((\RegFile|readData1|comb~7_combout ) # ((\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q  & \RegFile|readData1|comb~6_combout )))) # 
// (!\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q  & (\RegFile|readData1|comb~6_combout )))

	.dataa(\RegFile|gen_Reg:6:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datab(\RegFile|gen_Reg:7:register_inst|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|comb~6_combout ),
	.datad(\RegFile|readData1|comb~7_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[7]~3 .lut_mask = 16'hEAC0;
defparam \RegFile|readData1|o_out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \RegFile|readData1|o_out[7] (
// Equation(s):
// \RegFile|readData1|o_out [7] = (\RegFile|readData1|o_out[7]~1_combout ) # ((\RegFile|readData1|o_out[7]~0_combout ) # ((\RegFile|readData1|o_out[7]~2_combout ) # (\RegFile|readData1|o_out[7]~3_combout )))

	.dataa(\RegFile|readData1|o_out[7]~1_combout ),
	.datab(\RegFile|readData1|o_out[7]~0_combout ),
	.datac(\RegFile|readData1|o_out[7]~2_combout ),
	.datad(\RegFile|readData1|o_out[7]~3_combout ),
	.cin(gnd),
	.combout(\RegFile|readData1|o_out [7]),
	.cout());
// synopsys translate_off
defparam \RegFile|readData1|o_out[7] .lut_mask = 16'hFFFE;
defparam \RegFile|readData1|o_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \ALUCom|LU|muxComb|O[7]~1 (
// Equation(s):
// \ALUCom|LU|muxComb|O[7]~1_combout  = (\ALUCon|Mux5~2_combout  & ((\ALUCom|LU|muxComb|O[7]~0_combout ) # (\RegFile|readData1|o_out [7]))) # (!\ALUCon|Mux5~2_combout  & (\ALUCom|LU|muxComb|O[7]~0_combout  & \RegFile|readData1|o_out [7]))

	.dataa(\ALUCon|Mux5~2_combout ),
	.datab(gnd),
	.datac(\ALUCom|LU|muxComb|O[7]~0_combout ),
	.datad(\RegFile|readData1|o_out [7]),
	.cin(gnd),
	.combout(\ALUCom|LU|muxComb|O[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|LU|muxComb|O[7]~1 .lut_mask = 16'hFAA0;
defparam \ALUCom|LU|muxComb|O[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0_combout  = (\RegFile|readData1|o_out [6] & ((\ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout ) # (\muxALUB|O[6]~1_combout  $ (\ALUCon|Mux3~1_combout )))) # (!\RegFile|readData1|o_out [6] & 
// (\ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout  & (\muxALUB|O[6]~1_combout  $ (\ALUCon|Mux3~1_combout ))))

	.dataa(\muxALUB|O[6]~1_combout ),
	.datab(\RegFile|readData1|o_out [6]),
	.datac(\ALUCon|Mux3~1_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:5:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0 .lut_mask = 16'hDE48;
defparam \ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \muxALUB|O[7]~0 (
// Equation(s):
// \muxALUB|O[7]~0_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [7])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [7])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [7]),
	.cin(gnd),
	.combout(\muxALUB|O[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[7]~0 .lut_mask = 16'hAFA0;
defparam \muxALUB|O[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0 (
// Equation(s):
// \ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0_combout  = \ALUCon|Mux3~1_combout  $ (\RegFile|readData1|o_out [7] $ (\ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0_combout  $ (\muxALUB|O[7]~0_combout )))

	.dataa(\ALUCon|Mux3~1_combout ),
	.datab(\RegFile|readData1|o_out [7]),
	.datac(\ALUCom|AU|Unit|gen_Add:6:Add_inst|Cout~0_combout ),
	.datad(\muxALUB|O[7]~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0 .lut_mask = 16'h6996;
defparam \ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout  = (\ALUCon|Mux4~2_combout  & (!\ALUCom|int_Control~combout  & ((\ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0_combout )))) # (!\ALUCon|Mux4~2_combout  & (((\ALUCom|LU|muxComb|O[7]~1_combout ))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|int_Control~combout ),
	.datac(\ALUCom|LU|muxComb|O[7]~1_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:7:Add_inst|S~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0 .lut_mask = 16'h7250;
defparam \ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (!\ALUCom|o_zero~0_combout  & (\ProcessorCntrl|ALUOp[0]~0_combout  & (!\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout  & !\ALUCom|o_zero~1_combout )))

	.dataa(\ALUCom|o_zero~0_combout ),
	.datab(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.datad(\ALUCom|o_zero~1_combout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h0004;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \PCReg|gen_dFF:4:dFF_inst|int_q~0 (
// Equation(s):
// \PCReg|gen_dFF:4:dFF_inst|int_q~0_combout  = (\comb~0_combout  & (\BranchCalc|gen_Add:4:Add_inst|S~combout )) # (!\comb~0_combout  & ((\PCNorm|gen_Add:4:Add_inst|S~combout )))

	.dataa(\BranchCalc|gen_Add:4:Add_inst|S~combout ),
	.datab(\PCNorm|gen_Add:4:Add_inst|S~combout ),
	.datac(gnd),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:4:dFF_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:4:dFF_inst|int_q~0 .lut_mask = 16'hAACC;
defparam \PCReg|gen_dFF:4:dFF_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \PCReg|gen_dFF:4:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|gen_dFF:4:dFF_inst|int_q~0_combout ),
	.asdata(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcessorCntrl|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|gen_dFF:4:dFF_inst|int_q .is_wysiwyg = "true";
defparam \PCReg|gen_dFF:4:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \ALUCon|Mux2~0 (
// Equation(s):
// \ALUCon|Mux2~0_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [3] & (\InstructMem|altsyncram_component|auto_generated|q_a [1] & (!\InstructMem|altsyncram_component|auto_generated|q_a [2] & 
// !\InstructMem|altsyncram_component|auto_generated|q_a [0]))) # (!\InstructMem|altsyncram_component|auto_generated|q_a [3] & (!\InstructMem|altsyncram_component|auto_generated|q_a [1] & (\InstructMem|altsyncram_component|auto_generated|q_a [2] & 
// \InstructMem|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ALUCon|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux2~0 .lut_mask = 16'h1008;
defparam \ALUCon|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \ALUCon|Mux5~2 (
// Equation(s):
// \ALUCon|Mux5~2_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [5] & (!\InstructMem|altsyncram_component|auto_generated|q_a [4] & (\ALUCon|Mux2~0_combout  & \ProcessorCntrl|dec0~0_combout )))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ALUCon|Mux2~0_combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\ALUCon|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux5~2 .lut_mask = 16'h2000;
defparam \ALUCon|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [2])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [2])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\ProcessorCntrl|ALUSrc~combout ),
	.datad(\RegFile|readData2|o_out [2]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1 .lut_mask = 16'hAFA0;
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2_combout  = (\ALUCon|Mux4~2_combout  & (((\RegFile|readData1|o_out [2])))) # (!\ALUCon|Mux4~2_combout  & ((\ALUCon|Mux5~2_combout  & ((\RegFile|readData1|o_out [2]) # 
// (\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1_combout ))) # (!\ALUCon|Mux5~2_combout  & (\RegFile|readData1|o_out [2] & \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1_combout ))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCon|Mux5~2_combout ),
	.datac(\RegFile|readData1|o_out [2]),
	.datad(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~1_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2 .lut_mask = 16'hF4E0;
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0_combout  = \muxALUB|O[2]~5_combout  $ (\ALUCon|Mux3~1_combout  $ (\ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout ))

	.dataa(\muxALUB|O[2]~5_combout ),
	.datab(gnd),
	.datac(\ALUCon|Mux3~1_combout ),
	.datad(\ALUCom|AU|Unit|gen_Add:1:Add_inst|Cout~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0 .lut_mask = 16'hA55A;
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3 (
// Equation(s):
// \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout  = (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2_combout  $ (((\ALUCon|Mux4~2_combout  & \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0_combout 
// )))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCom|int_Control~combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~2_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3 .lut_mask = 16'h1230;
defparam \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \ALUCom|o_zero~0 (
// Equation(s):
// \ALUCom|o_zero~0_combout  = (\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ) # ((\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ) # (\ALUCom|muxFinal|O[0]~3_combout ))

	.dataa(gnd),
	.datab(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ),
	.datac(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ),
	.datad(\ALUCom|muxFinal|O[0]~3_combout ),
	.cin(gnd),
	.combout(\ALUCom|o_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|o_zero~0 .lut_mask = 16'hFFFC;
defparam \ALUCom|o_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \PCReg|gen_dFF:3:dFF_inst|int_q~2 (
// Equation(s):
// \PCReg|gen_dFF:3:dFF_inst|int_q~2_combout  = \PCReg|gen_dFF:3:dFF_inst|int_q~q  $ (((\ALUCom|o_zero~0_combout  & ((\PCReg|gen_dFF:2:dFF_inst|int_q~q ))) # (!\ALUCom|o_zero~0_combout  & (!\PCReg|gen_dFF:3:dFF_inst|int_q~1_combout ))))

	.dataa(\PCReg|gen_dFF:3:dFF_inst|int_q~1_combout ),
	.datab(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datac(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datad(\ALUCom|o_zero~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:3:dFF_inst|int_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~2 .lut_mask = 16'h3C99;
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \PCReg|gen_dFF:3:dFF_inst|int_q~0 (
// Equation(s):
// \PCReg|gen_dFF:3:dFF_inst|int_q~0_combout  = (\ALUCom|o_zero~1_combout  & (\PCReg|gen_dFF:3:dFF_inst|int_q~3_combout )) # (!\ALUCom|o_zero~1_combout  & ((\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout  & 
// (\PCReg|gen_dFF:3:dFF_inst|int_q~3_combout )) # (!\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout  & ((\PCReg|gen_dFF:3:dFF_inst|int_q~2_combout )))))

	.dataa(\PCReg|gen_dFF:3:dFF_inst|int_q~3_combout ),
	.datab(\PCReg|gen_dFF:3:dFF_inst|int_q~2_combout ),
	.datac(\ALUCom|o_zero~1_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:3:dFF_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~0 .lut_mask = 16'hAAAC;
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \PCReg|gen_dFF:3:dFF_inst|int_q~feeder (
// Equation(s):
// \PCReg|gen_dFF:3:dFF_inst|int_q~feeder_combout  = \PCReg|gen_dFF:3:dFF_inst|int_q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCReg|gen_dFF:3:dFF_inst|int_q~0_combout ),
	.cin(gnd),
	.combout(\PCReg|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~feeder .lut_mask = 16'hFF00;
defparam \PCReg|gen_dFF:3:dFF_inst|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \PCReg|gen_dFF:3:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PCReg|gen_dFF:3:dFF_inst|int_q~feeder_combout ),
	.asdata(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ProcessorCntrl|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|gen_dFF:3:dFF_inst|int_q .is_wysiwyg = "true";
defparam \PCReg|gen_dFF:3:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \JumpMux|O[2]~0 (
// Equation(s):
// \JumpMux|O[2]~0_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [28] & (\ProcessorCntrl|Jump~0_combout  & \InstructMem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\ProcessorCntrl|Jump~0_combout ),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\JumpMux|O[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~0 .lut_mask = 16'h5000;
defparam \JumpMux|O[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \JumpMux|O[2]~1 (
// Equation(s):
// \JumpMux|O[2]~1_combout  = (\comb~0_combout  & ((\ProcessorCntrl|Jump~combout ) # (\PCReg|gen_dFF:2:dFF_inst|int_q~q  $ (\InstructMem|altsyncram_component|auto_generated|q_a [2])))) # (!\comb~0_combout  & (\PCReg|gen_dFF:2:dFF_inst|int_q~q ))

	.dataa(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.datab(\ProcessorCntrl|Jump~combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~1 .lut_mask = 16'hDEAA;
defparam \JumpMux|O[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \JumpMux|O[2]~2 (
// Equation(s):
// \JumpMux|O[2]~2_combout  = (\JumpMux|O[2]~0_combout  & ((\InstructMem|altsyncram_component|auto_generated|q_a [0]) # ((\comb~0_combout  & !\JumpMux|O[2]~1_combout )))) # (!\JumpMux|O[2]~0_combout  & (((!\JumpMux|O[2]~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\JumpMux|O[2]~0_combout ),
	.datad(\JumpMux|O[2]~1_combout ),
	.cin(gnd),
	.combout(\JumpMux|O[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \JumpMux|O[2]~2 .lut_mask = 16'hC0EF;
defparam \JumpMux|O[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \PCReg|gen_dFF:2:dFF_inst|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\JumpMux|O[2]~2_combout ),
	.asdata(vcc),
	.clrn(\GResetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCReg|gen_dFF:2:dFF_inst|int_q .is_wysiwyg = "true";
defparam \PCReg|gen_dFF:2:dFF_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \ProcessorCntrl|ALUOp[0]~0 (
// Equation(s):
// \ProcessorCntrl|ALUOp[0]~0_combout  = (!\InstructMem|altsyncram_component|auto_generated|q_a [27] & (\InstructMem|altsyncram_component|auto_generated|q_a [28] & \ProcessorCntrl|Jump~0_combout ))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\ProcessorCntrl|Jump~0_combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|ALUOp[0]~0 .lut_mask = 16'h3000;
defparam \ProcessorCntrl|ALUOp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \ALUCon|Mux3~0 (
// Equation(s):
// \ALUCon|Mux3~0_combout  = (\InstructMem|altsyncram_component|auto_generated|q_a [1] & (!\InstructMem|altsyncram_component|auto_generated|q_a [2] & !\InstructMem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\InstructMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ALUCon|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux3~0 .lut_mask = 16'h000C;
defparam \ALUCon|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \ALUCon|Mux3~1 (
// Equation(s):
// \ALUCon|Mux3~1_combout  = (\ProcessorCntrl|dec0~0_combout  & (\ALUCon|Mux1~0_combout  & ((\ALUCon|Mux3~0_combout )))) # (!\ProcessorCntrl|dec0~0_combout  & (((\ProcessorCntrl|ALUOp[0]~0_combout ))))

	.dataa(\ALUCon|Mux1~0_combout ),
	.datab(\ProcessorCntrl|ALUOp[0]~0_combout ),
	.datac(\ALUCon|Mux3~0_combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\ALUCon|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCon|Mux3~1 .lut_mask = 16'hA0CC;
defparam \ALUCon|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \ALUCom|int_Control (
// Equation(s):
// \ALUCom|int_Control~combout  = (\ALUCon|Mux3~1_combout  & (\ALUCon|Mux5~2_combout  & \ALUCon|Mux4~2_combout ))

	.dataa(gnd),
	.datab(\ALUCon|Mux3~1_combout ),
	.datac(\ALUCon|Mux5~2_combout ),
	.datad(\ALUCon|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ALUCom|int_Control~combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|int_Control .lut_mask = 16'hC000;
defparam \ALUCom|int_Control .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \ALUCom|muxFinal|O[0]~0 (
// Equation(s):
// \ALUCom|muxFinal|O[0]~0_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [0])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [0])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ProcessorCntrl|ALUSrc~combout ),
	.datac(gnd),
	.datad(\RegFile|readData2|o_out [0]),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|O[0]~0 .lut_mask = 16'hBB88;
defparam \ALUCom|muxFinal|O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \ALUCom|muxFinal|O[0]~1 (
// Equation(s):
// \ALUCom|muxFinal|O[0]~1_combout  = \RegFile|readData1|o_out [0] $ (((\muxALUB|O[0]~7_combout  & \ALUCon|Mux4~2_combout )))

	.dataa(gnd),
	.datab(\muxALUB|O[0]~7_combout ),
	.datac(\RegFile|readData1|o_out [0]),
	.datad(\ALUCon|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|O[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|O[0]~1 .lut_mask = 16'h3CF0;
defparam \ALUCom|muxFinal|O[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \ALUCom|muxFinal|O[0]~2 (
// Equation(s):
// \ALUCom|muxFinal|O[0]~2_combout  = (\ALUCon|Mux4~2_combout  & (((\ALUCom|muxFinal|O[0]~1_combout )))) # (!\ALUCon|Mux4~2_combout  & ((\ALUCon|Mux5~2_combout  & ((\ALUCom|muxFinal|O[0]~0_combout ) # (\ALUCom|muxFinal|O[0]~1_combout ))) # 
// (!\ALUCon|Mux5~2_combout  & (\ALUCom|muxFinal|O[0]~0_combout  & \ALUCom|muxFinal|O[0]~1_combout ))))

	.dataa(\ALUCon|Mux4~2_combout ),
	.datab(\ALUCon|Mux5~2_combout ),
	.datac(\ALUCom|muxFinal|O[0]~0_combout ),
	.datad(\ALUCom|muxFinal|O[0]~1_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|O[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|O[0]~2 .lut_mask = 16'hFE40;
defparam \ALUCom|muxFinal|O[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \muxALUB|O[6]~1 (
// Equation(s):
// \muxALUB|O[6]~1_combout  = (\ProcessorCntrl|ALUSrc~combout  & (\InstructMem|altsyncram_component|auto_generated|q_a [6])) # (!\ProcessorCntrl|ALUSrc~combout  & ((\RegFile|readData2|o_out [6])))

	.dataa(gnd),
	.datab(\ProcessorCntrl|ALUSrc~combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RegFile|readData2|o_out [6]),
	.cin(gnd),
	.combout(\muxALUB|O[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxALUB|O[6]~1 .lut_mask = 16'hF3C0;
defparam \muxALUB|O[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~1 (
// Equation(s):
// \ALUCom|SLT|LessThan0~1_cout  = CARRY((!\RegFile|readData1|o_out [0] & \muxALUB|O[0]~7_combout ))

	.dataa(\RegFile|readData1|o_out [0]),
	.datab(\muxALUB|O[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~1 .lut_mask = 16'h0044;
defparam \ALUCom|SLT|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~3 (
// Equation(s):
// \ALUCom|SLT|LessThan0~3_cout  = CARRY((\RegFile|readData1|o_out [1] & ((!\ALUCom|SLT|LessThan0~1_cout ) # (!\muxALUB|O[1]~6_combout ))) # (!\RegFile|readData1|o_out [1] & (!\muxALUB|O[1]~6_combout  & !\ALUCom|SLT|LessThan0~1_cout )))

	.dataa(\RegFile|readData1|o_out [1]),
	.datab(\muxALUB|O[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUCom|SLT|LessThan0~1_cout ),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALUCom|SLT|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~5 (
// Equation(s):
// \ALUCom|SLT|LessThan0~5_cout  = CARRY((\RegFile|readData1|o_out [2] & (\muxALUB|O[2]~5_combout  & !\ALUCom|SLT|LessThan0~3_cout )) # (!\RegFile|readData1|o_out [2] & ((\muxALUB|O[2]~5_combout ) # (!\ALUCom|SLT|LessThan0~3_cout ))))

	.dataa(\RegFile|readData1|o_out [2]),
	.datab(\muxALUB|O[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUCom|SLT|LessThan0~3_cout ),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~5 .lut_mask = 16'h004D;
defparam \ALUCom|SLT|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~7 (
// Equation(s):
// \ALUCom|SLT|LessThan0~7_cout  = CARRY((\RegFile|readData1|o_out [3] & ((!\ALUCom|SLT|LessThan0~5_cout ) # (!\muxALUB|O[3]~4_combout ))) # (!\RegFile|readData1|o_out [3] & (!\muxALUB|O[3]~4_combout  & !\ALUCom|SLT|LessThan0~5_cout )))

	.dataa(\RegFile|readData1|o_out [3]),
	.datab(\muxALUB|O[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUCom|SLT|LessThan0~5_cout ),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~7 .lut_mask = 16'h002B;
defparam \ALUCom|SLT|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~9 (
// Equation(s):
// \ALUCom|SLT|LessThan0~9_cout  = CARRY((\RegFile|readData1|o_out [4] & (\muxALUB|O[4]~3_combout  & !\ALUCom|SLT|LessThan0~7_cout )) # (!\RegFile|readData1|o_out [4] & ((\muxALUB|O[4]~3_combout ) # (!\ALUCom|SLT|LessThan0~7_cout ))))

	.dataa(\RegFile|readData1|o_out [4]),
	.datab(\muxALUB|O[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUCom|SLT|LessThan0~7_cout ),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALUCom|SLT|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~11 (
// Equation(s):
// \ALUCom|SLT|LessThan0~11_cout  = CARRY((\RegFile|readData1|o_out [5] & ((!\ALUCom|SLT|LessThan0~9_cout ) # (!\muxALUB|O[5]~2_combout ))) # (!\RegFile|readData1|o_out [5] & (!\muxALUB|O[5]~2_combout  & !\ALUCom|SLT|LessThan0~9_cout )))

	.dataa(\RegFile|readData1|o_out [5]),
	.datab(\muxALUB|O[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUCom|SLT|LessThan0~9_cout ),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~11 .lut_mask = 16'h002B;
defparam \ALUCom|SLT|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~13 (
// Equation(s):
// \ALUCom|SLT|LessThan0~13_cout  = CARRY((\RegFile|readData1|o_out [6] & (\muxALUB|O[6]~1_combout  & !\ALUCom|SLT|LessThan0~11_cout )) # (!\RegFile|readData1|o_out [6] & ((\muxALUB|O[6]~1_combout ) # (!\ALUCom|SLT|LessThan0~11_cout ))))

	.dataa(\RegFile|readData1|o_out [6]),
	.datab(\muxALUB|O[6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALUCom|SLT|LessThan0~11_cout ),
	.combout(),
	.cout(\ALUCom|SLT|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~13 .lut_mask = 16'h004D;
defparam \ALUCom|SLT|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \ALUCom|SLT|LessThan0~14 (
// Equation(s):
// \ALUCom|SLT|LessThan0~14_combout  = (\RegFile|readData1|o_out [7] & (\ALUCom|SLT|LessThan0~13_cout  & \muxALUB|O[7]~0_combout )) # (!\RegFile|readData1|o_out [7] & ((\ALUCom|SLT|LessThan0~13_cout ) # (\muxALUB|O[7]~0_combout )))

	.dataa(gnd),
	.datab(\RegFile|readData1|o_out [7]),
	.datac(gnd),
	.datad(\muxALUB|O[7]~0_combout ),
	.cin(\ALUCom|SLT|LessThan0~13_cout ),
	.combout(\ALUCom|SLT|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|SLT|LessThan0~14 .lut_mask = 16'hF330;
defparam \ALUCom|SLT|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \ALUCom|muxFinal|O[0]~3 (
// Equation(s):
// \ALUCom|muxFinal|O[0]~3_combout  = (\ALUCom|int_Control~combout  & ((\ALUCom|SLT|LessThan0~14_combout ))) # (!\ALUCom|int_Control~combout  & (\ALUCom|muxFinal|O[0]~2_combout ))

	.dataa(gnd),
	.datab(\ALUCom|int_Control~combout ),
	.datac(\ALUCom|muxFinal|O[0]~2_combout ),
	.datad(\ALUCom|SLT|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\ALUCom|muxFinal|O[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|muxFinal|O[0]~3 .lut_mask = 16'hFC30;
defparam \ALUCom|muxFinal|O[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \OutputMux|comb~0 (
// Equation(s):
// \OutputMux|comb~0_combout  = (\ValueSelect[2]~input_o  & (!\ValueSelect[1]~input_o  & !\ValueSelect[0]~input_o ))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\ValueSelect[1]~input_o ),
	.datac(gnd),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~0 .lut_mask = 16'h0022;
defparam \OutputMux|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \OutputMux|in4|gen_And:0:and1to1_inst|o_out (
// Equation(s):
// \OutputMux|in4|gen_And:0:and1to1_inst|o_out~combout  = (\OutputMux|comb~0_combout  & ((\ProcessorCntrl|MemRead~combout  & (\RAM|altsyncram_component|auto_generated|q_a [0])) # (!\ProcessorCntrl|MemRead~combout  & ((\ALUCom|muxFinal|O[0]~3_combout )))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ALUCom|muxFinal|O[0]~3_combout ),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\OutputMux|comb~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|in4|gen_And:0:and1to1_inst|o_out~combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|in4|gen_And:0:and1to1_inst|o_out .lut_mask = 16'hAC00;
defparam \OutputMux|in4|gen_And:0:and1to1_inst|o_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \OutputMux|comb~2 (
// Equation(s):
// \OutputMux|comb~2_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~2 .lut_mask = 16'h3000;
defparam \OutputMux|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \OutputMux|o_out[0]~2 (
// Equation(s):
// \OutputMux|o_out[0]~2_combout  = (\OutputMux|o_out[0]~1_combout ) # ((\OutputMux|comb~2_combout  & \RegFile|readData2|o_out [0]))

	.dataa(\OutputMux|o_out[0]~1_combout ),
	.datab(\OutputMux|comb~2_combout ),
	.datac(gnd),
	.datad(\RegFile|readData2|o_out [0]),
	.cin(gnd),
	.combout(\OutputMux|o_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[0]~2 .lut_mask = 16'hEEAA;
defparam \OutputMux|o_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \OutputMux|o_out[0]~3 (
// Equation(s):
// \OutputMux|o_out[0]~3_combout  = (\OutputMux|in4|gen_And:0:and1to1_inst|o_out~combout ) # ((\OutputMux|o_out[0]~2_combout ) # ((\OutputMux|comb~3_combout  & \ALUCom|muxFinal|O[0]~3_combout )))

	.dataa(\OutputMux|comb~3_combout ),
	.datab(\OutputMux|in4|gen_And:0:and1to1_inst|o_out~combout ),
	.datac(\OutputMux|o_out[0]~2_combout ),
	.datad(\ALUCom|muxFinal|O[0]~3_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[0]~3 .lut_mask = 16'hFEFC;
defparam \OutputMux|o_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \OutputMux|o_out[0]~0 (
// Equation(s):
// \OutputMux|o_out[0]~0_combout  = (\ValueSelect[2]~input_o  & ((\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o )))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|o_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[0]~0 .lut_mask = 16'hCCC0;
defparam \OutputMux|o_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \OutputMux|o_out[1]~4 (
// Equation(s):
// \OutputMux|o_out[1]~4_combout  = (\OutputMux|comb~1_combout  & ((\RegFile|readData1|o_out [1]) # ((\OutputMux|o_out[0]~0_combout  & \ProcessorCntrl|dec0~0_combout )))) # (!\OutputMux|comb~1_combout  & (((\OutputMux|o_out[0]~0_combout  & 
// \ProcessorCntrl|dec0~0_combout ))))

	.dataa(\OutputMux|comb~1_combout ),
	.datab(\RegFile|readData1|o_out [1]),
	.datac(\OutputMux|o_out[0]~0_combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[1]~4 .lut_mask = 16'hF888;
defparam \OutputMux|o_out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \OutputMux|o_out[1]~5 (
// Equation(s):
// \OutputMux|o_out[1]~5_combout  = (\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout  & ((\OutputMux|comb~3_combout ) # ((\RegFile|readData2|o_out [1] & \OutputMux|comb~2_combout )))) # 
// (!\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout  & (((\RegFile|readData2|o_out [1] & \OutputMux|comb~2_combout ))))

	.dataa(\ALUCom|muxFinal|muxA|gen_And:1:and1to1_inst|o_out~4_combout ),
	.datab(\OutputMux|comb~3_combout ),
	.datac(\RegFile|readData2|o_out [1]),
	.datad(\OutputMux|comb~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[1]~5 .lut_mask = 16'hF888;
defparam \OutputMux|o_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \OutputMux|o_out[1]~6 (
// Equation(s):
// \OutputMux|o_out[1]~6_combout  = (\OutputMux|o_out[1]~4_combout ) # ((\OutputMux|o_out[1]~5_combout ) # ((\muxMem|O[1]~0_combout  & \OutputMux|comb~0_combout )))

	.dataa(\muxMem|O[1]~0_combout ),
	.datab(\OutputMux|o_out[1]~4_combout ),
	.datac(\OutputMux|comb~0_combout ),
	.datad(\OutputMux|o_out[1]~5_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[1]~6 .lut_mask = 16'hFFEC;
defparam \OutputMux|o_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \OutputMux|o_out[2]~8 (
// Equation(s):
// \OutputMux|o_out[2]~8_combout  = (\ProcessorCntrl|ALUSrc~combout  & ((\OutputMux|o_out[0]~0_combout ) # ((\RegFile|readData2|o_out [2] & \OutputMux|comb~2_combout )))) # (!\ProcessorCntrl|ALUSrc~combout  & (\RegFile|readData2|o_out [2] & 
// ((\OutputMux|comb~2_combout ))))

	.dataa(\ProcessorCntrl|ALUSrc~combout ),
	.datab(\RegFile|readData2|o_out [2]),
	.datac(\OutputMux|o_out[0]~0_combout ),
	.datad(\OutputMux|comb~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[2]~8 .lut_mask = 16'hECA0;
defparam \OutputMux|o_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \OutputMux|comb~4 (
// Equation(s):
// \OutputMux|comb~4_combout  = (\ValueSelect[2]~input_o ) # ((\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~4 .lut_mask = 16'hFFFC;
defparam \OutputMux|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \OutputMux|o_out[2]~7 (
// Equation(s):
// \OutputMux|o_out[2]~7_combout  = (\OutputMux|comb~1_combout  & ((\RegFile|readData1|o_out [2]) # ((!\OutputMux|comb~4_combout  & \PCReg|gen_dFF:2:dFF_inst|int_q~q )))) # (!\OutputMux|comb~1_combout  & (!\OutputMux|comb~4_combout  & 
// ((\PCReg|gen_dFF:2:dFF_inst|int_q~q ))))

	.dataa(\OutputMux|comb~1_combout ),
	.datab(\OutputMux|comb~4_combout ),
	.datac(\RegFile|readData1|o_out [2]),
	.datad(\PCReg|gen_dFF:2:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\OutputMux|o_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[2]~7 .lut_mask = 16'hB3A0;
defparam \OutputMux|o_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \OutputMux|o_out[2]~9 (
// Equation(s):
// \OutputMux|o_out[2]~9_combout  = (\OutputMux|o_out[2]~8_combout ) # ((\OutputMux|o_out[2]~7_combout ) # ((\OutputMux|comb~3_combout  & \ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout )))

	.dataa(\OutputMux|comb~3_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:2:and1to1_inst|o_out~3_combout ),
	.datac(\OutputMux|o_out[2]~8_combout ),
	.datad(\OutputMux|o_out[2]~7_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[2]~9 .lut_mask = 16'hFFF8;
defparam \OutputMux|o_out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \OutputMux|o_out[2]~10 (
// Equation(s):
// \OutputMux|o_out[2]~10_combout  = (\OutputMux|o_out[2]~9_combout ) # ((\OutputMux|comb~0_combout  & \muxMem|O[2]~1_combout ))

	.dataa(\OutputMux|o_out[2]~9_combout ),
	.datab(\OutputMux|comb~0_combout ),
	.datac(gnd),
	.datad(\muxMem|O[2]~1_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[2]~10 .lut_mask = 16'hEEAA;
defparam \OutputMux|o_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \OutputMux|o_out[3]~12 (
// Equation(s):
// \OutputMux|o_out[3]~12_combout  = (\OutputMux|comb~2_combout  & ((\RegFile|readData2|o_out [3]) # ((!\OutputMux|comb~4_combout  & \PCReg|gen_dFF:3:dFF_inst|int_q~q )))) # (!\OutputMux|comb~2_combout  & (!\OutputMux|comb~4_combout  & 
// (\PCReg|gen_dFF:3:dFF_inst|int_q~q )))

	.dataa(\OutputMux|comb~2_combout ),
	.datab(\OutputMux|comb~4_combout ),
	.datac(\PCReg|gen_dFF:3:dFF_inst|int_q~q ),
	.datad(\RegFile|readData2|o_out [3]),
	.cin(gnd),
	.combout(\OutputMux|o_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[3]~12 .lut_mask = 16'hBA30;
defparam \OutputMux|o_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \OutputMux|o_out[3]~13 (
// Equation(s):
// \OutputMux|o_out[3]~13_combout  = (\OutputMux|o_out[3]~11_combout ) # ((\OutputMux|o_out[3]~12_combout ) # ((\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout  & \OutputMux|comb~3_combout )))

	.dataa(\OutputMux|o_out[3]~11_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:3:and1to1_inst|o_out~3_combout ),
	.datac(\OutputMux|comb~3_combout ),
	.datad(\OutputMux|o_out[3]~12_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[3]~13 .lut_mask = 16'hFFEA;
defparam \OutputMux|o_out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \OutputMux|o_out[3]~14 (
// Equation(s):
// \OutputMux|o_out[3]~14_combout  = (\OutputMux|o_out[3]~13_combout ) # ((\OutputMux|comb~0_combout  & \muxMem|O[3]~2_combout ))

	.dataa(\OutputMux|o_out[3]~13_combout ),
	.datab(\OutputMux|comb~0_combout ),
	.datac(gnd),
	.datad(\muxMem|O[3]~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[3]~14 .lut_mask = 16'hEEAA;
defparam \OutputMux|o_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \OutputMux|o_out[4]~17 (
// Equation(s):
// \OutputMux|o_out[4]~17_combout  = (\muxMem|O[4]~3_combout  & ((\OutputMux|comb~0_combout ) # ((\OutputMux|comb~3_combout  & \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout )))) # (!\muxMem|O[4]~3_combout  & (((\OutputMux|comb~3_combout  & 
// \ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ))))

	.dataa(\muxMem|O[4]~3_combout ),
	.datab(\OutputMux|comb~0_combout ),
	.datac(\OutputMux|comb~3_combout ),
	.datad(\ALUCom|muxFinal|muxA|gen_And:4:and1to1_inst|o_out~3_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[4]~17 .lut_mask = 16'hF888;
defparam \OutputMux|o_out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \OutputMux|o_out[4]~16 (
// Equation(s):
// \OutputMux|o_out[4]~16_combout  = (\RegFile|readData2|o_out [4] & ((\OutputMux|comb~2_combout ) # ((!\OutputMux|comb~4_combout  & \PCReg|gen_dFF:4:dFF_inst|int_q~q )))) # (!\RegFile|readData2|o_out [4] & (!\OutputMux|comb~4_combout  & 
// (\PCReg|gen_dFF:4:dFF_inst|int_q~q )))

	.dataa(\RegFile|readData2|o_out [4]),
	.datab(\OutputMux|comb~4_combout ),
	.datac(\PCReg|gen_dFF:4:dFF_inst|int_q~q ),
	.datad(\OutputMux|comb~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[4]~16 .lut_mask = 16'hBA30;
defparam \OutputMux|o_out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \OutputMux|comb~1 (
// Equation(s):
// \OutputMux|comb~1_combout  = (!\ValueSelect[2]~input_o  & (!\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMux|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|comb~1 .lut_mask = 16'h0300;
defparam \OutputMux|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \OutputMux|o_out[4]~15 (
// Equation(s):
// \OutputMux|o_out[4]~15_combout  = (\RegFile|readData1|o_out [4] & ((\OutputMux|comb~1_combout ) # ((\OutputMux|o_out[0]~0_combout  & \ProcessorCntrl|MemRead~combout )))) # (!\RegFile|readData1|o_out [4] & (\OutputMux|o_out[0]~0_combout  & 
// (\ProcessorCntrl|MemRead~combout )))

	.dataa(\RegFile|readData1|o_out [4]),
	.datab(\OutputMux|o_out[0]~0_combout ),
	.datac(\ProcessorCntrl|MemRead~combout ),
	.datad(\OutputMux|comb~1_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[4]~15 .lut_mask = 16'hEAC0;
defparam \OutputMux|o_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \OutputMux|o_out[4]~18 (
// Equation(s):
// \OutputMux|o_out[4]~18_combout  = (\OutputMux|o_out[4]~17_combout ) # ((\OutputMux|o_out[4]~16_combout ) # (\OutputMux|o_out[4]~15_combout ))

	.dataa(\OutputMux|o_out[4]~17_combout ),
	.datab(\OutputMux|o_out[4]~16_combout ),
	.datac(gnd),
	.datad(\OutputMux|o_out[4]~15_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[4]~18 .lut_mask = 16'hFFEE;
defparam \OutputMux|o_out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \OutputMux|o_out[5]~19 (
// Equation(s):
// \OutputMux|o_out[5]~19_combout  = (\OutputMux|comb~4_combout  & (\ProcessorCntrl|Jump~combout  & (\OutputMux|o_out[0]~0_combout ))) # (!\OutputMux|comb~4_combout  & ((\PCReg|gen_dFF:5:dFF_inst|int_q~q ) # ((\ProcessorCntrl|Jump~combout  & 
// \OutputMux|o_out[0]~0_combout ))))

	.dataa(\OutputMux|comb~4_combout ),
	.datab(\ProcessorCntrl|Jump~combout ),
	.datac(\OutputMux|o_out[0]~0_combout ),
	.datad(\PCReg|gen_dFF:5:dFF_inst|int_q~q ),
	.cin(gnd),
	.combout(\OutputMux|o_out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[5]~19 .lut_mask = 16'hD5C0;
defparam \OutputMux|o_out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \OutputMux|o_out[5]~20 (
// Equation(s):
// \OutputMux|o_out[5]~20_combout  = (\OutputMux|o_out[5]~19_combout ) # ((\RegFile|readData1|o_out [5] & \OutputMux|comb~1_combout ))

	.dataa(\RegFile|readData1|o_out [5]),
	.datab(gnd),
	.datac(\OutputMux|o_out[5]~19_combout ),
	.datad(\OutputMux|comb~1_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[5]~20 .lut_mask = 16'hFAF0;
defparam \OutputMux|o_out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \OutputMux|o_out[5]~21 (
// Equation(s):
// \OutputMux|o_out[5]~21_combout  = (\muxMem|O[5]~4_combout  & ((\OutputMux|comb~0_combout ) # ((\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout  & \OutputMux|comb~3_combout )))) # (!\muxMem|O[5]~4_combout  & 
// (\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout  & ((\OutputMux|comb~3_combout ))))

	.dataa(\muxMem|O[5]~4_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:5:and1to1_inst|o_out~3_combout ),
	.datac(\OutputMux|comb~0_combout ),
	.datad(\OutputMux|comb~3_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[5]~21 .lut_mask = 16'hECA0;
defparam \OutputMux|o_out[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \OutputMux|o_out[5]~22 (
// Equation(s):
// \OutputMux|o_out[5]~22_combout  = (\OutputMux|o_out[5]~20_combout ) # ((\OutputMux|o_out[5]~21_combout ) # ((\RegFile|readData2|o_out [5] & \OutputMux|comb~2_combout )))

	.dataa(\OutputMux|o_out[5]~20_combout ),
	.datab(\RegFile|readData2|o_out [5]),
	.datac(\OutputMux|o_out[5]~21_combout ),
	.datad(\OutputMux|comb~2_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[5]~22 .lut_mask = 16'hFEFA;
defparam \OutputMux|o_out[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \OutputMux|o_out[6]~25 (
// Equation(s):
// \OutputMux|o_out[6]~25_combout  = (\muxMem|O[6]~5_combout  & ((\OutputMux|comb~0_combout ) # ((\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout  & \OutputMux|comb~3_combout )))) # (!\muxMem|O[6]~5_combout  & 
// (\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout  & ((\OutputMux|comb~3_combout ))))

	.dataa(\muxMem|O[6]~5_combout ),
	.datab(\ALUCom|muxFinal|muxA|gen_And:6:and1to1_inst|o_out~3_combout ),
	.datac(\OutputMux|comb~0_combout ),
	.datad(\OutputMux|comb~3_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[6]~25 .lut_mask = 16'hECA0;
defparam \OutputMux|o_out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \OutputMux|o_out[6]~23 (
// Equation(s):
// \OutputMux|o_out[6]~23_combout  = (\OutputMux|comb~1_combout  & ((\RegFile|readData1|o_out [6]) # ((\OutputMux|o_out[0]~0_combout  & \ProcessorCntrl|dec0~0_combout )))) # (!\OutputMux|comb~1_combout  & (((\OutputMux|o_out[0]~0_combout  & 
// \ProcessorCntrl|dec0~0_combout ))))

	.dataa(\OutputMux|comb~1_combout ),
	.datab(\RegFile|readData1|o_out [6]),
	.datac(\OutputMux|o_out[0]~0_combout ),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[6]~23 .lut_mask = 16'hF888;
defparam \OutputMux|o_out[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \OutputMux|o_out[6]~24 (
// Equation(s):
// \OutputMux|o_out[6]~24_combout  = (\PCReg|gen_dFF:6:dFF_inst|int_q~q  & (((\OutputMux|comb~2_combout  & \RegFile|readData2|o_out [6])) # (!\OutputMux|comb~4_combout ))) # (!\PCReg|gen_dFF:6:dFF_inst|int_q~q  & (\OutputMux|comb~2_combout  & 
// (\RegFile|readData2|o_out [6])))

	.dataa(\PCReg|gen_dFF:6:dFF_inst|int_q~q ),
	.datab(\OutputMux|comb~2_combout ),
	.datac(\RegFile|readData2|o_out [6]),
	.datad(\OutputMux|comb~4_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[6]~24 .lut_mask = 16'hC0EA;
defparam \OutputMux|o_out[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \OutputMux|o_out[6]~26 (
// Equation(s):
// \OutputMux|o_out[6]~26_combout  = (\OutputMux|o_out[6]~25_combout ) # ((\OutputMux|o_out[6]~23_combout ) # (\OutputMux|o_out[6]~24_combout ))

	.dataa(gnd),
	.datab(\OutputMux|o_out[6]~25_combout ),
	.datac(\OutputMux|o_out[6]~23_combout ),
	.datad(\OutputMux|o_out[6]~24_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out[6]~26 .lut_mask = 16'hFFFC;
defparam \OutputMux|o_out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \OutputMux|o_out~28 (
// Equation(s):
// \OutputMux|o_out~28_combout  = (\OutputMux|comb~3_combout  & ((\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ) # ((\OutputMux|comb~2_combout  & \RegFile|readData2|o_out [7])))) # (!\OutputMux|comb~3_combout  & (\OutputMux|comb~2_combout  & 
// (\RegFile|readData2|o_out [7])))

	.dataa(\OutputMux|comb~3_combout ),
	.datab(\OutputMux|comb~2_combout ),
	.datac(\RegFile|readData2|o_out [7]),
	.datad(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out~28 .lut_mask = 16'hEAC0;
defparam \OutputMux|o_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \OutputMux|o_out~27 (
// Equation(s):
// \OutputMux|o_out~27_combout  = (\OutputMux|comb~4_combout  & (((\RegFile|readData1|o_out [7] & \OutputMux|comb~1_combout )))) # (!\OutputMux|comb~4_combout  & ((\PCReg|gen_dFF:7:dFF_inst|int_q~q ) # ((\RegFile|readData1|o_out [7] & 
// \OutputMux|comb~1_combout ))))

	.dataa(\OutputMux|comb~4_combout ),
	.datab(\PCReg|gen_dFF:7:dFF_inst|int_q~q ),
	.datac(\RegFile|readData1|o_out [7]),
	.datad(\OutputMux|comb~1_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out~27 .lut_mask = 16'hF444;
defparam \OutputMux|o_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \OutputMux|o_out~29 (
// Equation(s):
// \OutputMux|o_out~29_combout  = (\OutputMux|o_out~28_combout ) # ((\OutputMux|o_out~27_combout ) # ((\OutputMux|comb~0_combout  & \muxMem|O[7]~6_combout )))

	.dataa(\OutputMux|o_out~28_combout ),
	.datab(\OutputMux|o_out~27_combout ),
	.datac(\OutputMux|comb~0_combout ),
	.datad(\muxMem|O[7]~6_combout ),
	.cin(gnd),
	.combout(\OutputMux|o_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMux|o_out~29 .lut_mask = 16'hFEEE;
defparam \OutputMux|o_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \ALUCom|o_zero~2 (
// Equation(s):
// \ALUCom|o_zero~2_combout  = (\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ) # ((\ALUCom|o_zero~0_combout ) # (\ALUCom|o_zero~1_combout ))

	.dataa(\ALUCom|muxFinal|muxA|gen_And:7:and1to1_inst|o_out~0_combout ),
	.datab(\ALUCom|o_zero~0_combout ),
	.datac(\ALUCom|o_zero~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUCom|o_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUCom|o_zero~2 .lut_mask = 16'hFEFE;
defparam \ALUCom|o_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \ProcessorCntrl|RegWrite (
// Equation(s):
// \ProcessorCntrl|RegWrite~combout  = (\ProcessorCntrl|dec0~0_combout ) # ((\InstructMem|altsyncram_component|auto_generated|q_a [31] & (\ProcessorCntrl|MemWrite~0_combout  & !\InstructMem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\InstructMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\ProcessorCntrl|MemWrite~0_combout ),
	.datac(\InstructMem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ProcessorCntrl|dec0~0_combout ),
	.cin(gnd),
	.combout(\ProcessorCntrl|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \ProcessorCntrl|RegWrite .lut_mask = 16'hFF08;
defparam \ProcessorCntrl|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

assign MuxOut[0] = \MuxOut[0]~output_o ;

assign MuxOut[1] = \MuxOut[1]~output_o ;

assign MuxOut[2] = \MuxOut[2]~output_o ;

assign MuxOut[3] = \MuxOut[3]~output_o ;

assign MuxOut[4] = \MuxOut[4]~output_o ;

assign MuxOut[5] = \MuxOut[5]~output_o ;

assign MuxOut[6] = \MuxOut[6]~output_o ;

assign MuxOut[7] = \MuxOut[7]~output_o ;

assign InstructionOut[0] = \InstructionOut[0]~output_o ;

assign InstructionOut[1] = \InstructionOut[1]~output_o ;

assign InstructionOut[2] = \InstructionOut[2]~output_o ;

assign InstructionOut[3] = \InstructionOut[3]~output_o ;

assign InstructionOut[4] = \InstructionOut[4]~output_o ;

assign InstructionOut[5] = \InstructionOut[5]~output_o ;

assign InstructionOut[6] = \InstructionOut[6]~output_o ;

assign InstructionOut[7] = \InstructionOut[7]~output_o ;

assign InstructionOut[8] = \InstructionOut[8]~output_o ;

assign InstructionOut[9] = \InstructionOut[9]~output_o ;

assign InstructionOut[10] = \InstructionOut[10]~output_o ;

assign InstructionOut[11] = \InstructionOut[11]~output_o ;

assign InstructionOut[12] = \InstructionOut[12]~output_o ;

assign InstructionOut[13] = \InstructionOut[13]~output_o ;

assign InstructionOut[14] = \InstructionOut[14]~output_o ;

assign InstructionOut[15] = \InstructionOut[15]~output_o ;

assign InstructionOut[16] = \InstructionOut[16]~output_o ;

assign InstructionOut[17] = \InstructionOut[17]~output_o ;

assign InstructionOut[18] = \InstructionOut[18]~output_o ;

assign InstructionOut[19] = \InstructionOut[19]~output_o ;

assign InstructionOut[20] = \InstructionOut[20]~output_o ;

assign InstructionOut[21] = \InstructionOut[21]~output_o ;

assign InstructionOut[22] = \InstructionOut[22]~output_o ;

assign InstructionOut[23] = \InstructionOut[23]~output_o ;

assign InstructionOut[24] = \InstructionOut[24]~output_o ;

assign InstructionOut[25] = \InstructionOut[25]~output_o ;

assign InstructionOut[26] = \InstructionOut[26]~output_o ;

assign InstructionOut[27] = \InstructionOut[27]~output_o ;

assign InstructionOut[28] = \InstructionOut[28]~output_o ;

assign InstructionOut[29] = \InstructionOut[29]~output_o ;

assign InstructionOut[30] = \InstructionOut[30]~output_o ;

assign InstructionOut[31] = \InstructionOut[31]~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign ZeroOut = \ZeroOut~output_o ;

assign MemWriteOut = \MemWriteOut~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

endmodule
