
---------- Begin Simulation Statistics ----------
host_inst_rate                                 211462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323148                       # Number of bytes of host memory used
host_seconds                                    94.58                       # Real time elapsed on the host
host_tick_rate                              357881057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033848                       # Number of seconds simulated
sim_ticks                                 33848358500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5543437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35000.244999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30313.112941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5094455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15714480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.080993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               448982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            123502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9866312000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325480                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62222.199918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61692.305951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1253698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13721239526                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.149584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              220520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            81138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8598796988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094546                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139382                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46948.368586                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.780487                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15668                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    735587039                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7017655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43966.589384                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39721.700178                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6348153                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29435719526                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095403                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                669502                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             204640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18465108988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996664                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.004111                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.584018                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -4.209262                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7017655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43966.589384                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39721.700178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6348153                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29435719526                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095403                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               669502                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            204640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18465108988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384512                       # number of replacements
system.cpu.dcache.sampled_refs                 385536                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.479832                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6469482                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501857305000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145163                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13271976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14389.786076                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11431.190676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13231541                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      581851000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                40435                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    449211500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39297                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 336.697567                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13271976                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14389.786076                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11431.190676                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13231541                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       581851000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003047                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 40435                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1137                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    449211500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.002961                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39297                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435674                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.064860                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13271976                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14389.786076                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11431.190676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13231541                       # number of overall hits
system.cpu.icache.overall_miss_latency      581851000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003047                       # miss rate for overall accesses
system.cpu.icache.overall_misses                40435                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1137                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    449211500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.002961                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39297                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39067                       # number of replacements
system.cpu.icache.sampled_refs                  39298                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.064860                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13231541                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 68379.101573                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1413054134                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 20665                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59861.137867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 44225.586647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          775                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3790946000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.987910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      63329                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2800629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.987863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 63326                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59456.220819                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43692.989681                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239074                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7233206000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.337249                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       121656                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       234                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5305246500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.336598                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  121421                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59271.782373                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43568.993885                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4827212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81442                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3548346000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81442                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145163                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145163                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.171762                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      424834                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59594.842825                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43875.548723                       # average overall mshr miss latency
system.l2.demand_hits                          239849                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11024152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.435429                       # miss rate for demand accesses
system.l2.demand_misses                        184985                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8105876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   184747                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.369657                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.277756                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6056.452217                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4550.747648                       # Average occupied blocks per context
system.l2.overall_accesses                     424834                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59594.842825                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  46340.672083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         239849                       # number of overall hits
system.l2.overall_miss_latency            11024152000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.435429                       # miss rate for overall accesses
system.l2.overall_misses                       184985                       # number of overall misses
system.l2.overall_mshr_hits                       237                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        9518930134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.483511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  205412                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.367336                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          7591                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        11043                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        33241                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            21573                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          625                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         150089                       # number of replacements
system.l2.sampled_refs                         160967                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10607.199865                       # Cycle average of tags in use
system.l2.total_refs                           349582                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            64104                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44649740                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2487616                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3250733                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       302242                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3229902                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3820265                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171295                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       359151                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17056421                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.623870                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.543749                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12888424     75.56%     75.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2042002     11.97%     87.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       772709      4.53%     92.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       378044      2.22%     94.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       292794      1.72%     96.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       141995      0.83%     96.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       104038      0.61%     97.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77264      0.45%     97.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       359151      2.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17056421                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       302041                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13149374                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.304697                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.304697                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4552140                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       407200                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28061186                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7184190                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5226201                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2025109                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          630                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        93889                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4721916                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4563134                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158782                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3811134                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3656843                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154291                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        910782                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            906291                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4491                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3820265                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3219372                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8759230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        81871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29343199                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        541550                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.165760                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3219372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2658911                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.273191                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19081530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.537780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.740264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13541736     70.97%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         482355      2.53%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         340643      1.79%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         481313      2.52%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1357103      7.11%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         263209      1.38%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259529      1.36%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         411148      2.15%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1944494     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19081530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3965446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2097322                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1550853                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.672542                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4722897                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           910782                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13090452                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14911254                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734788                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9618711                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.646994                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15137702                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       355268                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2743830                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5722204                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       378509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1854688                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24563797                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3812115                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       435449                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15500058                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       121776                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         7196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2025109                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       157464                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       214917                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       113965                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19430                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3362967                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1093354                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19430                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        66441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       288827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.433896                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.433896                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10474260     65.73%     65.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47049      0.30%     66.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     66.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       231125      1.45%     67.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7201      0.05%     67.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204308      1.28%     68.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19669      0.12%     68.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64795      0.41%     69.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3951971     24.80%     94.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       935130      5.87%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15935508                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149242                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009365                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23503     15.75%     15.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     15.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            5      0.00%     15.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           19      0.01%     15.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74316     49.80%     65.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        46492     31.15%     96.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         4907      3.29%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19081530                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.835127                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.371241                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11890854     62.32%     62.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3099990     16.25%     78.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1599815      8.38%     86.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1109393      5.81%     92.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       840544      4.41%     97.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       334275      1.75%     98.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       179197      0.94%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        20720      0.11%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6742      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19081530                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.691436                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23012944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15935508                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12735286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29784                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11000222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3219436                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3219372                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2353117                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       719593                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5722204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1854688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23046976                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3787615                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       300974                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7506299                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       430983                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16632                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34806630                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27053408                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20037971                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4993637                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2025109                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       768869                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12033364                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1913841                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 90996                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
