$comment
	File created using the following command:
		vcd file FlipFlop.msim.vcd -direction
$end
$date
	Wed Apr 14 09:49:20 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_set $end
$var wire 1 1 ww_clk $end
$var wire 1 2 ww_d $end
$var wire 1 3 ww_q $end
$var wire 1 4 \reset~input_o\ $end
$var wire 1 5 \set~input_o\ $end
$var wire 1 6 \q~output_o\ $end
$var wire 1 7 \clk~input_o\ $end
$var wire 1 8 \d~input_o\ $end
$var wire 1 9 \q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
10
11
12
03
04
15
06
17
18
09
$end
#40000
0%
00
05
#80000
1%
10
15
#120000
0%
0!
1$
00
01
1/
14
07
05
#160000
1%
10
15
#200000
0%
1!
0"
00
11
02
08
17
05
19
16
13
1#
#240000
0!
1"
01
12
18
07
#280000
1!
0"
1%
0$
11
02
10
0/
04
15
08
17
#320000
0!
0%
01
00
05
07
#360000
1"
1$
12
1/
14
18
#400000
0$
1!
0/
11
17
04
#440000
1%
10
15
#480000
0%
00
05
#520000
1$
0!
1/
01
07
14
#560000
0$
1!
0"
0/
11
02
08
17
04
#600000
1%
10
15
#640000
1$
0!
1/
01
07
14
#680000
0$
0%
0/
00
05
04
#720000
1$
1%
1!
1/
10
11
17
15
14
09
06
03
0#
#760000
1"
12
18
#800000
0"
0$
0!
02
0/
01
07
04
08
#840000
1"
0%
12
00
05
18
#880000
0"
1$
02
1/
14
08
#920000
1"
0$
12
0/
04
18
#960000
0"
1$
1%
02
1/
10
15
14
08
#1000000
