add to <h1 align="center">
  Hi there, I'm Adarsh Venugopal ğŸ‘‹
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. My job is to convince silicon to think faster.</em><br>
  ğŸ“ Juggling time and projects between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

I'm on a mission to blur the lines between hardware and software until they're inseparable. As a final-year student, I get my hands dirty with everything from low-level RTL design to high-flying FPGA-based AI. I'm currently looking for my next adventure and am open to **internship and collaboration opportunities** where I can help build the future of computing.

---

### ğŸ§­ Where Iâ€™m Headed

I'm aiming to work at the intersection of RTL, hardware acceleration, and embedded AIâ€”where systems arenâ€™t just functional, theyâ€™re fast and intelligent. Long-term, I want to contribute to high-performance chip designs powering edge-AI and next-gen computing.

---

### ğŸ”­ Current Quests

- ğŸ§  **Project SATARK (Smart India Hackathon):**
  - Teaching an FPGA to hear gunshots in real time.
  - Building a terrain-aware embedded gunshot classifier using ML.
- ğŸ›¡ï¸ **Waging War on Noise:**
  - Using MATLAB & LabVIEW to model and reduce phase noise in radar systems.
- ğŸ¥ **AI Video Detective:**
  - Building an ML pipeline to detect deepfakes and forgeries in UAV/dashcam footage.
- ğŸŒ± **Endless Exploration:**
  - Diving deep into HLS, custom IP cores, and AI deployment on tiny edge devices.

---

### ğŸš€ Key Projects & Adventures

<details open>
<summary><h4>ğŸ† FPGA Deep Learning Accelerator</h4><small>INT8 ResNet-50 on ZCU104 with 70Ã— speedup</small></summary>
<p>

- Convinced an INT8 ResNet-50 model to run on a Xilinx ZCU104 board.
- Achieved 30 FPS @ 4.188 ms latency and >90% Top-1 accuracy.
- 24Ã—â€“70Ã— faster than an ARM Cortex-A53.
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary>âš™ï¸ RTL Design & IP Cores</summary>
<p>

- Designed counters, comparators, ALUs, arbiters, and FSMs in Verilog.
- Verified using SystemVerilog TBs + ModelSim simulations.
- Developed and deployed custom IPs using Vivado and Vitis HLS.
- **Platforms:** Basys3, Pynq

</p>
</details>

<details>
<summary>ğŸ¯ Adversarial AI</summary>
<p>

- Designed pixel-level attacks that reduce classifier confidence by 70%+.
- Tested robustness using differential evolution and gradient-free methods.
- **Stack:** `Python`, `TensorFlow`, `Colab`, `Skimage`

</p>
</details>

<details>
<summary>ğŸ” Voice Authenticator with Arduino</summary>
<p>

- DSP-based voice authentication with proximity check via ultrasonic sensor.
- Combined embedded signal processing with ML on Arduino.

</p>
</details>

<details>
<summary>ğŸ“» Analog Walkie-Talkie @ 27 MHz</summary>
<p>

- Designed a full AM transmitter/receiver with impedance-matched PCB.
- Learned RF the hard way (hand-wound coils, tuned circuits, LNA matching).

</p>
</details>

---

### ğŸŒ¼ Awards & Volunteering

- ğŸ“ **University Nominee** â€“ Smart India Hackathon (2024)
- ğŸ§  **Participant** â€“ DIR-V FPGA Hackathon, RISC-V Symposium (IIT-M), IIMAPS 2.0 (IISc)
- ğŸ“ˆ **Case Study Qualifier** â€“ AI Blueprint of Bharat @ IIT-KGP (2024)
- ğŸ¥ˆ **Runner-Up & Coordinator** â€“ AsIEvolve Leadership Program (Rotary)
- ğŸ† **4Ã— National Champion** â€“ MaRRS Word Chase & Maze of Words
- ğŸ“· **Member** â€“ INCOSE Amrita Chapter, Amrita Photography Club
- ğŸ¤ **Volunteer** â€“ Ammaâ€™s 70th Birthday Outreach Campaigns
- ğŸ¤ **Speaker** â€“ Represented Amrita in debates, quizzes, and elocution

---

### ğŸ’¼ Internships & Experience

<details>
<summary>ğŸ’» LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- Optimised LLM inference pipelines using SageMaker & EC2.
- Integrated Juniper-based infra for distributed compute.
- Researched energy-efficient inference strategies.
- **Impact:** Reduced average inference latency by 30% on test workloads.

</p>
</details>

<details>
<summary>ğŸ›¡ï¸ Technology Risk Intern @ Ernst & Young</summary>
<p>

- Audited against ISO 27001, GDPR, and NIST CSF.
- Created control evidence for system security walkthroughs.
- **Impact:** Helped close 12 compliance gaps across client systems.

</p>
</details>

<details>
<summary>ğŸŒ¾ Embedded Systems Assistant â€“ SATCARD @ IIT-PKD</summary>
<p>

- Designed vibration-analysis system using 6-DoF IMU and sensor fusion.
- Built diagnostics stack on Arduino & RPi.
- **Impact:** Enabled real-time anomaly detection in crop handling systems.

</p>
</details>

---

### ğŸ› ï¸ My Tech Toolbox

| Category | Skills |
|---|---|
| **Hardware & HDL** | ![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge) |
| **Languages** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black) ![Embedded C](https://img.shields.io/badge/Embedded_C-0b1a26?style=for-the-badge) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) |
| **Tools & Platforms** | ![Vivado](https://img.shields.io/badge/Vivado-9D2235?style=for-the-badge) ![Vitis](https://img.shields.io/badge/Vitis-9D2235?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge) ![Keil](https://img.shields.io/badge/Keil-002D5A?style=for-the-badge) ![LabVIEW](https://img.shields.io/badge/LabVIEW-FFB000?style=for-the-badge) ![SageMaker](https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=amazonaws&logoColor=black) |
| **Verification & Simulation** | ![SystemVerilog Testbenches](https://img.shields.io/badge/SystemVerilog_Testbenches-005F73?style=for-the-badge) ![RTL Simulation](https://img.shields.io/badge/RTL_Simulation-FF6F61?style=for-the-badge) ![IP Core Dev](https://img.shields.io/badge/IP_Core_Dev-7E57C2?style=for-the-badge) ![Vitis HLS](https://img.shields.io/badge/Vitis_HLS-9D2235?style=for-the-badge) |
| **Domains** | ![RTL Design](https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge) ![SoC Design](https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge) ![FPGA Deployment](https://img.shields.io/badge/FPGA_Deployment-0078D4?style=for-the-badge) ![Hardware Acceleration](https://img.shields.io/badge/Hardware_Acceleration-B33771?style=for-the-badge) ![Embedded AI](https://img.shields.io/badge/Embedded_AI-F29F05?style=for-the-badge) ![DSP](https://img.shields.io/badge/DSP-1E90FF?style=for-the-badge) ![AI & ML](https://img.shields.io/badge/AI_&_ML-673AB7?style=for-the-badge) ![Cross-Domain Research](https://img.shields.io/badge/Cross_Domain_Research-6C5CE7?style=for-the-badge) |

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### âš¡ Fun Fact

Before I made chips think, I was a **4Ã— National Champion in competitive word games**.  
Turns out I just enjoy making things process language â€” whether theyâ€™re human or silicon.

---

Would you like me to:
- export this as a downloadable `README.md` file?
- generate a recruiter-specific variant for FPGA/VLSI?
- help deploy self-hosted GitHub stats for private activity?

Let me know.
