Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 23 21:43:35 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (87)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ext_CLK_FROM_INT_MEM (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Ext_CLK_IN (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ext_DnB (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Ext_MANUAL_STEP (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (87)
-------------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  111          inf        0.000                      0                  111           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Sample_nRW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.626ns  (logic 5.103ns (43.892%)  route 6.523ns (56.108%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          4.093     5.543    Ext_DnB_IBUF
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  Ext_Sample_nRW_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.430     8.097    Ext_Sample_nRW_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.626 r  Ext_Sample_nRW_OBUF_inst/O
                         net (fo=0)                   0.000    11.626    Ext_Sample_nRW
    G17                                                               r  Ext_Sample_nRW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_CLK_IN
                            (input port)
  Destination:            Ext_CLK_TO_EXT_MEM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.295ns  (logic 5.106ns (45.203%)  route 6.189ns (54.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Ext_CLK_IN
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           3.104     4.580    PulseGen1/Ext_CLK_IN_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  PulseGen1/Ext_CLK_TO_EXT_MEM_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.085     7.789    Ext_PULSE_OUT_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.295 r  Ext_CLK_TO_EXT_MEM_OBUF_inst/O
                         net (fo=0)                   0.000    11.295    Ext_CLK_TO_EXT_MEM
    H17                                                               r  Ext_CLK_TO_EXT_MEM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.964ns  (logic 5.105ns (46.564%)  route 5.859ns (53.436%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.265     4.715    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.594     7.432    Ext_DATA_TO_INT_MEM_OBUF[8]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.964 r  Ext_DATA_TO_INT_MEM_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.964    Ext_DATA_TO_INT_MEM[8]
    U7                                                                r  Ext_DATA_TO_INT_MEM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.947ns  (logic 5.327ns (48.658%)  route 5.620ns (51.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.260     4.710    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.154     4.864 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.360     7.224    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.723    10.947 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.947    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_CLK_IN
                            (input port)
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 4.769ns (43.655%)  route 6.156ns (56.345%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    Ext_CLK_IN
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           3.104     4.580    PulseGen1/Ext_CLK_IN_IBUF
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  PulseGen1/Ext_CLK_TO_EXT_MEM_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.051     7.756    Ext_PULSE_OUT_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.169    10.925 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    10.925    Ext_PULSE_OUT
    W6                                                                r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 5.317ns (48.820%)  route 5.575ns (51.180%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.265     4.715    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.149     4.864 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.310     7.173    Ext_DATA_TO_INT_MEM_OBUF[9]
    W7                   OBUF (Prop_obuf_I_O)         3.719    10.892 r  Ext_DATA_TO_INT_MEM_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.892    Ext_DATA_TO_INT_MEM[9]
    W7                                                                r  Ext_DATA_TO_INT_MEM[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.884ns  (logic 5.337ns (49.038%)  route 5.547ns (50.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.087     4.537    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.150     4.687 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.460     7.146    Ext_DATA_TO_INT_MEM_OBUF[11]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.884 r  Ext_DATA_TO_INT_MEM_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.884    Ext_DATA_TO_INT_MEM[11]
    V8                                                                r  Ext_DATA_TO_INT_MEM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.666ns  (logic 5.084ns (47.667%)  route 5.582ns (52.333%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.260     4.710    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.834 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.322     7.156    Ext_DATA_TO_INT_MEM_OBUF[6]
    W4                   OBUF (Prop_obuf_I_O)         3.510    10.666 r  Ext_DATA_TO_INT_MEM_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.666    Ext_DATA_TO_INT_MEM[6]
    W4                                                                r  Ext_DATA_TO_INT_MEM[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 5.325ns (49.934%)  route 5.339ns (50.066%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.265     4.715    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.148     4.863 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.074     6.937    Ext_DATA_TO_INT_MEM_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         3.727    10.664 r  Ext_DATA_TO_INT_MEM_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.664    Ext_DATA_TO_INT_MEM[3]
    V4                                                                r  Ext_DATA_TO_INT_MEM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.503ns  (logic 5.109ns (48.641%)  route 5.394ns (51.359%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=28, routed)          3.087     4.537    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.661 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.307     6.968    Ext_DATA_TO_INT_MEM_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.503 r  Ext_DATA_TO_INT_MEM_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.503    Ext_DATA_TO_INT_MEM[10]
    U8                                                                r  Ext_DATA_TO_INT_MEM[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE                         0.000     0.000 r  PulseGen1/done_reg/C
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  PulseGen1/done_reg/Q
                         net (fo=1, routed)           0.119     0.247    PulseGen1/done
    SLICE_X63Y80         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.308%)  route 0.145ns (50.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    MEM_DIST1/trig_pulse_byte2
    SLICE_X62Y79         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[0]/C
    SLICE_X64Y82         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.093     0.260    IV_SAVER1/sample_count_reg[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.305 r  IV_SAVER1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X65Y82         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.336%)  route 0.209ns (59.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=6, routed)           0.209     0.350    MEM_DIST1/trig_pulse_byte1
    SLICE_X62Y79         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.213ns (58.898%)  route 0.149ns (41.102%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[1]/C
    SLICE_X64Y82         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[1]/Q
                         net (fo=2, routed)           0.149     0.316    IV_SAVER1/sample_count_reg[1]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.046     0.362 r  IV_SAVER1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[1]
    SLICE_X65Y82         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.182%)  route 0.228ns (61.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=16, routed)          0.228     0.369    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X62Y79         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/trig_pulse_byte1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  MEM_DIST1/trig_pulse_byte1_reg/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/trig_pulse_byte1_reg/Q
                         net (fo=2, routed)           0.184     0.325    MEM_DIST1/trig_pulse_byte1_reg_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000     0.370    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.279%)  route 0.191ns (50.721%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=16, routed)          0.191     0.332    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X65Y79         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.190ns (49.811%)  route 0.191ns (50.189%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=16, routed)          0.191     0.332    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.049     0.381 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X65Y79         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.501%)  route 0.197ns (51.499%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=14, routed)          0.197     0.338    PulseGen1/sig_PulseGen1_BUSY
    SLICE_X63Y79         LUT5 (Prop_lut5_I3_O)        0.045     0.383 r  PulseGen1/active_i_1/O
                         net (fo=1, routed)           0.000     0.383    PulseGen1/active_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  PulseGen1/active_reg/D
  -------------------------------------------------------------------    -------------------





