{
  "design": {
    "design_info": {
      "boundary_crc": "0x575C659C19206C7E",
      "device": "xc7k160tffg676-2",
      "gen_directory": "../../../../ublaze_hello.gen/sources_1/bd/ps_1",
      "name": "ps_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_sys_0": "",
      "microblaze_mcs_0": "",
      "vio_0": "",
      "vio_reset": ""
    },
    "interface_ports": {
      "uart_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "TxD": {
            "physical_name": "uart_0_txd",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "locked": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "clk20": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ps_1_clk20",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_sys_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "ps_1_clk_wiz_0_0",
        "xci_path": "ip/ps_1_clk_wiz_0_0/ps_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_sys_0",
        "parameters": {
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "microblaze_mcs_0": {
        "vlnv": "xilinx.com:ip:microblaze_mcs:3.0",
        "ip_revision": "24",
        "xci_name": "ps_1_microblaze_mcs_0_0",
        "xci_path": "ip/ps_1_microblaze_mcs_0_0/ps_1_microblaze_mcs_0_0.xci",
        "inst_hier_path": "microblaze_mcs_0",
        "parameters": {
          "DEBUG_ENABLED": {
            "value": "1"
          },
          "MEMSIZE": {
            "value": "24576"
          },
          "TRACE": {
            "value": "1"
          },
          "UART_BAUDRATE": {
            "value": "115200"
          },
          "USE_FIT1": {
            "value": "1"
          },
          "USE_UART_TX": {
            "value": "1"
          }
        },
        "interface_ports": {
          "TRACE": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mbtrace:2.0",
            "vlnv": "xilinx.com:interface:mbtrace_rtl:2.0"
          },
          "UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "26",
        "xci_name": "ps_1_vio_0_0",
        "xci_path": "ip/ps_1_vio_0_0/ps_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x1"
          }
        }
      },
      "vio_reset": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "ps_1_util_vector_logic_0_0",
        "xci_path": "ip/ps_1_util_vector_logic_0_0/ps_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "vio_reset",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_mcs_0_UART": {
        "interface_ports": [
          "uart_0",
          "microblaze_mcs_0/UART"
        ]
      }
    },
    "nets": {
      "clk20_1": {
        "ports": [
          "clk20",
          "clk_sys_0/clk_in1"
        ]
      },
      "clk_sys_0_clk_out1": {
        "ports": [
          "clk_sys_0/clk_out1",
          "microblaze_mcs_0/Clk",
          "vio_0/clk"
        ]
      },
      "clk_sys_0_locked": {
        "ports": [
          "clk_sys_0/locked",
          "vio_reset/Op2",
          "vio_0/probe_in0",
          "locked"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "vio_reset/Op1"
        ]
      },
      "vio_reset_Res": {
        "ports": [
          "vio_reset/Res",
          "microblaze_mcs_0/Reset"
        ]
      }
    }
  }
}