Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  9 12:21:58 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (205)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (205)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[2]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/REG_PC/Q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[49][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[49][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[50][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[50][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[51][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[51][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[52][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[52][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[53][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[53][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[54][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[54][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[55][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[55][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[56][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[56][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[57][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[57][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[58][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[58][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[59][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[59][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[60][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[60][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[61][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[61][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[62][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[62][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[63][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[63][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/branch_unit/BranchPredictor_reg[9][11]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.586        0.000                      0                16889        0.081        0.000                      0                16889        3.000        0.000                       0                  7102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.586        0.000                      0                  190        0.140        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.355        0.000                      0                   20        0.141        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          26.730        0.000                      0                14279        0.081        0.000                      0                14279       49.500        0.000                       0                  6986  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         7.481        0.000                      0                   17        0.151        0.000                      0                   17  
sys_clk_pin   clkout3             6.373        0.000                      0                   17        0.336        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 39.162        0.000                      0                 2384        0.881        0.000                      0                 2384  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.852ns (22.873%)  route 2.873ns (77.127%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.601     5.203    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y126        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.974     6.633    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.521     7.279    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.700     8.103    uart_tx_ctrl/eqOp__12
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.148     8.251 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.677     8.928    uart_tx_ctrl/bitTmr
    SLICE_X44Y127        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.485    14.907    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y127        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.275    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X44Y127        FDRE (Setup_fdre_C_R)       -0.633    14.514    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.852ns (22.873%)  route 2.873ns (77.127%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.601     5.203    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y126        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.974     6.633    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.521     7.279    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.700     8.103    uart_tx_ctrl/eqOp__12
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.148     8.251 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.677     8.928    uart_tx_ctrl/bitTmr
    SLICE_X44Y127        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.485    14.907    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y127        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.275    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X44Y127        FDRE (Setup_fdre_C_R)       -0.633    14.514    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.852ns (23.596%)  route 2.759ns (76.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.601     5.203    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y126        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.974     6.633    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.521     7.279    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.700     8.103    uart_tx_ctrl/eqOp__12
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.148     8.251 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.563     8.814    uart_tx_ctrl/bitTmr
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.482    14.904    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y124        FDRE (Setup_fdre_C_R)       -0.633    14.495    uart_tx_ctrl/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.852ns (23.596%)  route 2.759ns (76.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.601     5.203    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y126        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.974     6.633    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.521     7.279    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.700     8.103    uart_tx_ctrl/eqOp__12
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.148     8.251 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.563     8.814    uart_tx_ctrl/bitTmr
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.482    14.904    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y124        FDRE (Setup_fdre_C_R)       -0.633    14.495    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.852ns (23.596%)  route 2.759ns (76.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.601     5.203    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y126        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.974     6.633    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.521     7.279    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.700     8.103    uart_tx_ctrl/eqOp__12
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.148     8.251 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.563     8.814    uart_tx_ctrl/bitTmr
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.482    14.904    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y124        FDRE (Setup_fdre_C_R)       -0.633    14.495    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.852ns (23.596%)  route 2.759ns (76.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.601     5.203    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y126        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  uart_tx_ctrl/bitTmr_reg[10]/Q
                         net (fo=2, routed)           0.974     6.633    uart_tx_ctrl/bitTmr_reg[10]
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.521     7.279    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.403 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.700     8.103    uart_tx_ctrl/eqOp__12
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.148     8.251 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.563     8.814    uart_tx_ctrl/bitTmr
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.482    14.904    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y124        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X44Y124        FDRE (Setup_fdre_C_R)       -0.633    14.495    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.676     6.428    CLK_GEN/led_counter[16]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.552 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.401     6.953    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  CLK_GEN/led_counter[0]_i_4/O
                         net (fo=3, routed)           0.823     7.900    CLK_GEN/led_counter[0]_i_4_n_0
    SLICE_X61Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.024 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.828     8.851    CLK_GEN/led_clk_1
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y102        FDRE (Setup_fdre_C_R)       -0.524    14.537    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.676     6.428    CLK_GEN/led_counter[16]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.552 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.401     6.953    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  CLK_GEN/led_counter[0]_i_4/O
                         net (fo=3, routed)           0.823     7.900    CLK_GEN/led_counter[0]_i_4_n_0
    SLICE_X61Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.024 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.828     8.851    CLK_GEN/led_clk_1
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y102        FDRE (Setup_fdre_C_R)       -0.524    14.537    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.676     6.428    CLK_GEN/led_counter[16]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.552 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.401     6.953    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  CLK_GEN/led_counter[0]_i_4/O
                         net (fo=3, routed)           0.823     7.900    CLK_GEN/led_counter[0]_i_4_n_0
    SLICE_X61Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.024 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.828     8.851    CLK_GEN/led_clk_1
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y102        FDRE (Setup_fdre_C_R)       -0.524    14.537    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.890ns (24.603%)  route 2.727ns (75.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.676     6.428    CLK_GEN/led_counter[16]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.552 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.401     6.953    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  CLK_GEN/led_counter[0]_i_4/O
                         net (fo=3, routed)           0.823     7.900    CLK_GEN/led_counter[0]_i_4_n_0
    SLICE_X61Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.024 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.828     8.851    CLK_GEN/led_clk_1
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.916    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y102        FDRE (Setup_fdre_C_R)       -0.524    14.537    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  CLK_GEN/led_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.026    CLK_GEN/data0[17]
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.039 r  CLK_GEN/led_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.039    CLK_GEN/data0[19]
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.636%)  route 0.137ns (42.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.552     1.471    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y121        FDRE                                         r  uart_tx_ctrl/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_tx_ctrl/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.137     1.749    uart_tx_ctrl/bitIndex_reg[2]
    SLICE_X46Y122        LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.794    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X46Y122        FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y122        FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.479     1.503    
    SLICE_X46Y122        FDSE (Hold_fdse_C_D)         0.120     1.623    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.062 r  CLK_GEN/led_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.062    CLK_GEN/data0[18]
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.064 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.064    CLK_GEN/data0[20]
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.013    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.066 r  CLK_GEN/led_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.066    CLK_GEN/data0[21]
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.013    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.079 r  CLK_GEN/led_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.079    CLK_GEN/data0[23]
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.013    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.102 r  CLK_GEN/led_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.102    CLK_GEN/data0[22]
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.491ns (79.556%)  route 0.126ns (20.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.013    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.104 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.104    CLK_GEN/data0[24]
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y101        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.493ns (79.622%)  route 0.126ns (20.378%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.776    CLK_GEN/led_counter[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  CLK_GEN/led_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.932    CLK_GEN/led_counter0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.013    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.053 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.053    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.106 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.106    CLK_GEN/data0[25]
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.134     1.885    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y97     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y97     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y98     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y98     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y98     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y99     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y99     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y99     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y97     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y97     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y98     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y98     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y98     CLK_GEN/led_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     CLK_GEN/led_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     CLK_GEN/led_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y99     CLK_GEN/led_counter_reg[15]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y100    CLK_GEN/led_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y100    CLK_GEN/led_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y100    CLK_GEN/led_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y100    CLK_GEN/led_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y101    CLK_GEN/led_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y101    CLK_GEN/led_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y101    CLK_GEN/led_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y101    CLK_GEN/led_counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.355ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.456ns (13.687%)  route 2.876ns (86.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 45.020 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.876     8.548    BTN_SCAN/p_0_in
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.594    45.020    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.179    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    44.903    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.903    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 36.355    

Slack (MET) :             37.219ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.674ns (61.398%)  route 1.052ns (38.602%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.943 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.943    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.274    45.191    
                         clock uncertainty           -0.091    45.100    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.062    45.162    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                 37.219    

Slack (MET) :             37.240ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 1.653ns (61.098%)  route 1.052ns (38.902%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.922 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.922    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.274    45.191    
                         clock uncertainty           -0.091    45.100    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.062    45.162    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 37.240    

Slack (MET) :             37.241ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 1.677ns (61.440%)  route 1.052ns (38.560%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.723 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.946 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.946    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.299    45.216    
                         clock uncertainty           -0.091    45.125    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.062    45.187    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 37.241    

Slack (MET) :             37.291ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.611ns (60.485%)  route 1.052ns (39.515%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.723 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.880 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     7.880    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.299    45.216    
                         clock uncertainty           -0.091    45.125    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.046    45.171    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.171    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                 37.291    

Slack (MET) :             37.314ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.579ns (60.004%)  route 1.052ns (39.996%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.848 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.848    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.274    45.191    
                         clock uncertainty           -0.091    45.100    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.062    45.162    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 37.314    

Slack (MET) :             37.330ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 1.563ns (59.760%)  route 1.052ns (40.240%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.832 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.832    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.274    45.191    
                         clock uncertainty           -0.091    45.100    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.062    45.162    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 37.330    

Slack (MET) :             37.333ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 1.560ns (59.713%)  route 1.052ns (40.287%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.829 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.829    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.274    45.191    
                         clock uncertainty           -0.091    45.100    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.062    45.162    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 37.333    

Slack (MET) :             37.354ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 1.539ns (59.387%)  route 1.052ns (40.613%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.495    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.808 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.808    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.492    44.917    BTN_SCAN/clk_disp
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.274    45.191    
                         clock uncertainty           -0.091    45.100    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.062    45.162    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                 37.354    

Slack (MET) :             37.364ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 1.446ns (57.891%)  route 1.052ns (42.109%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 44.928 - 40.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.612     5.216    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.052     6.724    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.848    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.714 r  BTN_SCAN/clk_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.714    BTN_SCAN/clk_count_reg[4]_i_1_n_6
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.502    44.928    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[5]/C
                         clock pessimism              0.179    45.107    
                         clock uncertainty           -0.091    45.016    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.062    45.078    BTN_SCAN/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         45.078    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 37.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.355ns (69.093%)  route 0.159ns (30.907%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.252ns (47.656%)  route 0.277ns (52.344%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.561     1.482    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.277     1.900    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  BTN_SCAN/clk_count[0]_i_4/O
                         net (fo=1, routed)           0.000     1.945    BTN_SCAN/clk_count[0]_i_4_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.011 r  BTN_SCAN/clk_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    BTN_SCAN/clk_count_reg[0]_i_1_n_5
    SLICE_X55Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X55Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.105     1.859    BTN_SCAN/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.249ns (47.089%)  route 0.280ns (52.911%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.561     1.482    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.280     1.903    BTN_SCAN/p_0_in
    SLICE_X55Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.948    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.011 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X55Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X55Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.105     1.859    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.366ns (69.741%)  route 0.159ns (30.259%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.391ns (71.117%)  route 0.159ns (28.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.391ns (71.117%)  route 0.159ns (28.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.394ns (71.274%)  route 0.159ns (28.726%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.405ns (71.834%)  route 0.159ns (28.166%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.423ns (72.706%)  route 0.159ns (27.294%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.066 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.066    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.100     1.852    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.430ns (73.030%)  route 0.159ns (26.970%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X55Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X55Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.998    BTN_SCAN/clk_disp
    SLICE_X55Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y98     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y100    BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y100    BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y101    BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y101    BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y101    BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y101    BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y102    BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y102    BTN_SCAN/clk_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y102    BTN_SCAN/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/result_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y98     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y98     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y100    BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y101    BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       26.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.730ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.941ns  (logic 4.544ns (19.808%)  route 18.397ns (80.192%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 107.984 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          3.404    81.493    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X22Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.684   107.984    core/reg_IF_ID/debug_clk
    SLICE_X22Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0/C
                         clock pessimism              0.550   108.534    
                         clock uncertainty           -0.106   108.428    
    SLICE_X22Y39         FDCE (Setup_fdce_C_CE)      -0.205   108.223    core/reg_IF_ID/PCurrent_ID_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        108.223    
                         arrival time                         -81.493    
  -------------------------------------------------------------------
                         slack                                 26.730    

Slack (MET) :             27.062ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.610ns  (logic 4.544ns (20.097%)  route 18.066ns (79.903%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.986ns = ( 107.986 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          3.074    81.163    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X19Y44         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.686   107.986    core/reg_IF_ID/debug_clk
    SLICE_X19Y44         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1/C
                         clock pessimism              0.550   108.536    
                         clock uncertainty           -0.106   108.430    
    SLICE_X19Y44         FDCE (Setup_fdce_C_CE)      -0.205   108.225    core/reg_IF_ID/PCurrent_ID_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        108.225    
                         arrival time                         -81.163    
  -------------------------------------------------------------------
                         slack                                 27.062    

Slack (MET) :             27.098ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.568ns  (logic 4.544ns (20.134%)  route 18.024ns (79.866%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.980ns = ( 107.980 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          3.032    81.121    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X33Y38         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.680   107.980    core/reg_IF_ID/debug_clk
    SLICE_X33Y38         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism              0.550   108.530    
                         clock uncertainty           -0.106   108.424    
    SLICE_X33Y38         FDCE (Setup_fdce_C_CE)      -0.205   108.219    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                        108.219    
                         arrival time                         -81.121    
  -------------------------------------------------------------------
                         slack                                 27.098    

Slack (MET) :             27.130ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.544ns  (logic 4.544ns (20.156%)  route 18.000ns (79.844%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 107.987 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          3.008    81.096    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X19Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.687   107.987    core/reg_IF_ID/debug_clk
    SLICE_X19Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]_rep/C
                         clock pessimism              0.550   108.537    
                         clock uncertainty           -0.106   108.431    
    SLICE_X19Y49         FDCE (Setup_fdce_C_CE)      -0.205   108.226    core/reg_IF_ID/PCurrent_ID_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        108.226    
                         arrival time                         -81.096    
  -------------------------------------------------------------------
                         slack                                 27.130    

Slack (MET) :             27.130ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.544ns  (logic 4.544ns (20.156%)  route 18.000ns (79.844%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 107.987 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          3.008    81.096    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X19Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.687   107.987    core/reg_IF_ID/debug_clk
    SLICE_X19Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1/C
                         clock pessimism              0.550   108.537    
                         clock uncertainty           -0.106   108.431    
    SLICE_X19Y49         FDCE (Setup_fdce_C_CE)      -0.205   108.226    core/reg_IF_ID/PCurrent_ID_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                        108.226    
                         arrival time                         -81.096    
  -------------------------------------------------------------------
                         slack                                 27.130    

Slack (MET) :             27.130ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.544ns  (logic 4.544ns (20.156%)  route 18.000ns (79.844%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 107.987 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          3.008    81.096    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X19Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.687   107.987    core/reg_IF_ID/debug_clk
    SLICE_X19Y49         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]_rep/C
                         clock pessimism              0.550   108.537    
                         clock uncertainty           -0.106   108.431    
    SLICE_X19Y49         FDCE (Setup_fdce_C_CE)      -0.205   108.226    core/reg_IF_ID/PCurrent_ID_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        108.226    
                         arrival time                         -81.096    
  -------------------------------------------------------------------
                         slack                                 27.130    

Slack (MET) :             27.281ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_unit/BranchPredictor_reg[38][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.297ns  (logic 5.040ns (22.603%)  route 17.257ns (77.397%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 107.978 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         3.962    76.279    core/reg_IF_ID/Branch_ctrl
    SLICE_X16Y34         LUT2 (Prop_lut2_I0_O)        0.152    76.431 r  core/reg_IF_ID/BranchPredictor[60][7]_i_3/O
                         net (fo=130, routed)         1.482    77.913    core/reg_IF_ID/taken_ID_i_2_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.361    78.274 f  core/reg_IF_ID/BranchPredictor[39][7]_i_4/O
                         net (fo=43, routed)          1.581    79.855    core/reg_IF_ID/PCurrent_ID_reg[5]_rep_1
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.355    80.210 r  core/reg_IF_ID/BranchPredictor[39][2]_i_1/O
                         net (fo=2, routed)           0.640    80.850    core/branch_unit/BranchPredictor_reg[39][2]_0
    SLICE_X41Y39         FDCE                                         r  core/branch_unit/BranchPredictor_reg[38][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.678   107.978    core/branch_unit/debug_clk
    SLICE_X41Y39         FDCE                                         r  core/branch_unit/BranchPredictor_reg[38][2]/C
                         clock pessimism              0.550   108.528    
                         clock uncertainty           -0.106   108.422    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.291   108.131    core/branch_unit/BranchPredictor_reg[38][2]
  -------------------------------------------------------------------
                         required time                        108.131    
                         arrival time                         -80.850    
  -------------------------------------------------------------------
                         slack                                 27.281    

Slack (MET) :             27.287ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.379ns  (logic 4.544ns (20.305%)  route 17.835ns (79.696%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.980ns = ( 107.980 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         1.995    74.312    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124    74.436 f  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=37, routed)          2.624    77.060    core/reg_MEM_WB/isFlushed_reg_1
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    77.184 f  core/reg_MEM_WB/IR_ID[31]_i_3/O
                         net (fo=41, routed)          0.781    77.965    core/reg_IF_ID/flush02_out
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124    78.089 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=47, routed)          2.843    80.932    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.680   107.980    core/reg_IF_ID/debug_clk
    SLICE_X32Y38         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]_rep/C
                         clock pessimism              0.550   108.530    
                         clock uncertainty           -0.106   108.424    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.205   108.219    core/reg_IF_ID/PCurrent_ID_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        108.219    
                         arrival time                         -80.932    
  -------------------------------------------------------------------
                         slack                                 27.287    

Slack (MET) :             27.340ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_unit/BranchPredictor_reg[39][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.259ns  (logic 5.040ns (22.642%)  route 17.219ns (77.357%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.974ns = ( 107.974 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         3.962    76.279    core/reg_IF_ID/Branch_ctrl
    SLICE_X16Y34         LUT2 (Prop_lut2_I0_O)        0.152    76.431 r  core/reg_IF_ID/BranchPredictor[60][7]_i_3/O
                         net (fo=130, routed)         1.482    77.913    core/reg_IF_ID/taken_ID_i_2_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.361    78.274 f  core/reg_IF_ID/BranchPredictor[39][7]_i_4/O
                         net (fo=43, routed)          1.581    79.855    core/reg_IF_ID/PCurrent_ID_reg[5]_rep_1
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.355    80.210 r  core/reg_IF_ID/BranchPredictor[39][2]_i_1/O
                         net (fo=2, routed)           0.601    80.812    core/branch_unit/BranchPredictor_reg[39][2]_0
    SLICE_X42Y38         FDCE                                         r  core/branch_unit/BranchPredictor_reg[39][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.674   107.974    core/branch_unit/debug_clk
    SLICE_X42Y38         FDCE                                         r  core/branch_unit/BranchPredictor_reg[39][2]/C
                         clock pessimism              0.550   108.524    
                         clock uncertainty           -0.106   108.418    
    SLICE_X42Y38         FDCE (Setup_fdce_C_D)       -0.267   108.151    core/branch_unit/BranchPredictor_reg[39][2]
  -------------------------------------------------------------------
                         required time                        108.151    
                         arrival time                         -80.812    
  -------------------------------------------------------------------
                         slack                                 27.340    

Slack (MET) :             27.399ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[232][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_unit/BranchPredictor_reg[38][4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        22.203ns  (logic 5.041ns (22.705%)  route 17.162ns (77.295%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 107.978 - 100.000 ) 
    Source Clock Delay      (SCD):    8.553ns = ( 58.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        2.064    55.669    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150    55.819 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.726    56.544    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    56.842 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.710    58.553    core/data_ram/debug_clk
    SLICE_X74Y85         FDRE                                         r  core/data_ram/data_reg[232][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.524    59.077 r  core/data_ram/data_reg[232][7]/Q
                         net (fo=6, routed)           1.649    60.726    core/data_ram/data_reg[232][7]_0[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.124    60.850 r  core/data_ram/B_EX[31]_i_164/O
                         net (fo=1, routed)           0.000    60.850    core/data_ram/B_EX[31]_i_164_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    61.095 r  core/data_ram/B_EX_reg[31]_i_89/O
                         net (fo=1, routed)           0.000    61.095    core/data_ram/B_EX_reg[31]_i_89_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    61.199 r  core/data_ram/B_EX_reg[31]_i_44/O
                         net (fo=1, routed)           1.602    62.801    core/data_ram/B_EX_reg[31]_i_44_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.316    63.117 r  core/data_ram/B_EX[31]_i_18/O
                         net (fo=2, routed)           0.000    63.117    core/data_ram/B_EX[31]_i_18_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    63.334 r  core/data_ram/MDR_WB_reg[31]_i_10/O
                         net (fo=1, routed)           0.000    63.334    core/data_ram/MDR_WB_reg[31]_i_10_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I1_O)      0.094    63.428 r  core/data_ram/MDR_WB_reg[31]_i_5/O
                         net (fo=3, routed)           1.581    65.009    core/data_ram/p_2_in0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.342    65.351 r  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=16, routed)          0.894    66.245    core/mux_csrout/MDR_WB_reg[31]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.326    66.571 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.952    67.523    core/hazard_unit/Datain_MEM[18]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.117    67.640 r  core/hazard_unit/B_EX[18]_i_2/O
                         net (fo=1, routed)           0.290    67.930    core/hazard_unit/B_EX[18]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.348    68.278 r  core/hazard_unit/B_EX[18]_i_1/O
                         net (fo=4, routed)           1.181    69.459    core/hazard_unit/rs2_data_ID[18]
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    69.583 r  core/hazard_unit/BranchPredictor[58][7]_i_33/O
                         net (fo=1, routed)           0.000    69.583    core/cmp_ID/BranchPredictor_reg[58][7]_i_10_0[2]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    69.981 r  core/cmp_ID/BranchPredictor_reg[58][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.981    core/cmp_ID/BranchPredictor_reg[58][7]_i_16_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.209 f  core/cmp_ID/BranchPredictor_reg[58][7]_i_10/CO[2]
                         net (fo=2, routed)           1.003    71.212    core/reg_IF_ID/CO[0]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.337    71.549 r  core/reg_IF_ID/BranchPredictor[58][7]_i_8/O
                         net (fo=1, routed)           0.440    71.988    core/ctrl/BranchPredictor_reg[29][0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I4_O)        0.328    72.316 r  core/ctrl/i_/BranchPredictor[58][7]_i_3/O
                         net (fo=109, routed)         3.962    76.279    core/reg_IF_ID/Branch_ctrl
    SLICE_X16Y34         LUT2 (Prop_lut2_I0_O)        0.152    76.431 r  core/reg_IF_ID/BranchPredictor[60][7]_i_3/O
                         net (fo=130, routed)         1.482    77.913    core/reg_IF_ID/taken_ID_i_2_0
    SLICE_X28Y40         LUT4 (Prop_lut4_I0_O)        0.361    78.274 f  core/reg_IF_ID/BranchPredictor[39][7]_i_4/O
                         net (fo=43, routed)          1.428    79.702    core/reg_IF_ID/PCurrent_ID_reg[5]_rep_1
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.356    80.058 r  core/reg_IF_ID/BranchPredictor[39][4]_i_1/O
                         net (fo=2, routed)           0.697    80.755    core/branch_unit/BranchPredictor_reg[39][4]_0
    SLICE_X41Y39         FDCE                                         r  core/branch_unit/BranchPredictor_reg[38][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856   105.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121   105.402 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644   106.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254   106.300 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.678   107.978    core/branch_unit/debug_clk
    SLICE_X41Y39         FDCE                                         r  core/branch_unit/BranchPredictor_reg[38][4]/C
                         clock pessimism              0.550   108.528    
                         clock uncertainty           -0.106   108.422    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)       -0.268   108.154    core/branch_unit/BranchPredictor_reg[38][4]
  -------------------------------------------------------------------
                         required time                        108.154    
                         arrival time                         -80.755    
  -------------------------------------------------------------------
                         slack                                 27.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.567     2.603    core/reg_IF_ID/debug_clk
    SLICE_X41Y98         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141     2.744 r  core/reg_IF_ID/PCurrent_ID_reg[26]/Q
                         net (fo=5, routed)           0.277     3.022    core/reg_ID_EX/PCurrent_EX_reg[31]_0[20]
    SLICE_X44Y100        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.834     3.481    core/reg_ID_EX/debug_clk
    SLICE_X44Y100        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism             -0.609     2.871    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.070     2.941    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[213][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.845%)  route 0.293ns (61.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.560     1.481    UART_BUFF/clk_cpu
    SLICE_X44Y113        FDRE                                         r  UART_BUFF/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  UART_BUFF/tail_reg[1]/Q
                         net (fo=122, routed)         0.293     1.915    UART_BUFF/tail[1]
    SLICE_X54Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.960 r  UART_BUFF/buffer[213][2]_i_1/O
                         net (fo=1, routed)           0.000     1.960    UART_BUFF/buffer[213][2]_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  UART_BUFF/buffer_reg[213][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.824     1.992    UART_BUFF/clk_cpu
    SLICE_X54Y113        FDRE                                         r  UART_BUFF/buffer_reg[213][2]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.120     1.861    UART_BUFF/buffer_reg[213][2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.712%)  route 0.294ns (61.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.568     2.604    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y100        FDCE                                         r  core/reg_EXE_MEM/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     2.745 f  core/reg_EXE_MEM/isFlushed_reg/Q
                         net (fo=69, routed)          0.294     3.040    core/reg_MEM_WB/isFlushed_MEM
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.045     3.085 r  core/reg_MEM_WB/IR_WB[31]_i_1/O
                         net (fo=1, routed)           0.000     3.085    core/reg_MEM_WB/p_0_in_0[31]
    SLICE_X39Y98         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.839     3.485    core/reg_MEM_WB/debug_clk
    SLICE_X39Y98         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[31]/C
                         clock pessimism             -0.609     2.875    
    SLICE_X39Y98         FDCE (Hold_fdce_C_D)         0.092     2.967    core/reg_MEM_WB/IR_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.231ns (47.408%)  route 0.256ns (52.592%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.567     2.603    core/reg_ID_EX/debug_clk
    SLICE_X39Y99         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.141     2.744 r  core/reg_ID_EX/PCurrent_EX_reg[25]/Q
                         net (fo=11, routed)          0.159     2.904    core/reg_IF_ID/PC_EXE[25]
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.949 r  core/reg_IF_ID/CSR[9][25]_i_2/O
                         net (fo=1, routed)           0.097     3.046    core/reg_EXE_MEM/CSR_reg[9][25]
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.045     3.091 r  core/reg_EXE_MEM/CSR[9][25]_i_1/O
                         net (fo=1, routed)           0.000     3.091    core/exp_unit/csr/CSR_reg[9][31]_1[25]
    SLICE_X41Y100        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.837     3.483    core/exp_unit/csr/debug_clk
    SLICE_X41Y100        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][25]/C
                         clock pessimism             -0.609     2.873    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.091     2.964    core/exp_unit/csr/CSR_reg[9][25]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[20]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.820%)  route 0.333ns (64.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.568     2.604    core/reg_IF_ID/debug_clk
    SLICE_X35Y95         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  core/reg_IF_ID/IR_ID_reg[20]_rep/Q
                         net (fo=125, routed)         0.333     3.079    core/reg_IF_ID/IR_ID_reg[20]_rep_0
    SLICE_X34Y100        LUT2 (Prop_lut2_I0_O)        0.045     3.124 r  core/reg_IF_ID/IR_EX[20]_i_1/O
                         net (fo=1, routed)           0.000     3.124    core/reg_ID_EX/p_0_in_0[14]
    SLICE_X34Y100        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.838     3.484    core/reg_ID_EX/debug_clk
    SLICE_X34Y100        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[20]/C
                         clock pessimism             -0.609     2.874    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.121     2.995    core/reg_ID_EX/IR_EX_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.684%)  route 0.308ns (62.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.568     2.604    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y100        FDCE                                         r  core/reg_EXE_MEM/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.141     2.745 f  core/reg_EXE_MEM/isFlushed_reg/Q
                         net (fo=69, routed)          0.308     3.053    core/reg_MEM_WB/isFlushed_MEM
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.045     3.098 r  core/reg_MEM_WB/IR_WB[29]_i_1/O
                         net (fo=1, routed)           0.000     3.098    core/reg_MEM_WB/p_0_in_0[29]
    SLICE_X37Y98         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.840     3.486    core/reg_MEM_WB/debug_clk
    SLICE_X37Y98         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[29]/C
                         clock pessimism             -0.609     2.876    
    SLICE_X37Y98         FDCE (Hold_fdce_C_D)         0.091     2.967    core/reg_MEM_WB/IR_WB_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.562     2.598    core/reg_ID_EX/debug_clk
    SLICE_X35Y82         FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.141     2.739 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.087     2.826    core/reg_ID_EX/mem_w_EXE
    SLICE_X34Y82         LUT3 (Prop_lut3_I0_O)        0.048     2.874 r  core/reg_ID_EX/WR_MEM_i_1/O
                         net (fo=1, routed)           0.000     2.874    core/reg_EXE_MEM/WR_MEM_reg_1
    SLICE_X34Y82         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.831     3.477    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y82         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.865     2.611    
    SLICE_X34Y82         FDCE (Hold_fdce_C_D)         0.131     2.742    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.838%)  route 0.316ns (69.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.558     2.594    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y84         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     2.735 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]_rep/Q
                         net (fo=90, routed)          0.316     3.052    core/reg_MEM_WB/ALUO_MEM[2]
    SLICE_X42Y83         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.829     3.475    core/reg_MEM_WB/debug_clk
    SLICE_X42Y83         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[6]/C
                         clock pessimism             -0.614     2.860    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.059     2.919    core/reg_MEM_WB/ALUO_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_data_MEM_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.513%)  route 0.311ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.564     2.600    core/reg_ID_EX/debug_clk
    SLICE_X46Y95         FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     2.764 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.311     3.076    core/reg_EXE_MEM/A_EX[26]
    SLICE_X55Y97         FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.833     3.479    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y97         FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[26]/C
                         clock pessimism             -0.614     2.864    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.066     2.930    core/reg_EXE_MEM/rs1_data_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/A_EX_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_data_MEM_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.098%)  route 0.317ns (65.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.710     1.632    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.046     1.678 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.271     1.949    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.037 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.564     2.600    core/reg_ID_EX/debug_clk
    SLICE_X46Y96         FDRE                                         r  core/reg_ID_EX/A_EX_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     2.764 r  core/reg_ID_EX/A_EX_reg[28]/Q
                         net (fo=9, routed)           0.317     3.081    core/reg_EXE_MEM/A_EX[28]
    SLICE_X52Y98         FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.833     3.479    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y98         FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[28]/C
                         clock pessimism             -0.614     2.864    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.070     2.934    core/reg_EXE_MEM/rs1_data_MEM_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[255][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y112    UART_BUFF/buffer_reg[212][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y118    UART_BUFF/buffer_reg[212][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y110    UART_BUFF/buffer_reg[212][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y112    UART_BUFF/buffer_reg[212][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X69Y117    UART_BUFF/buffer_reg[212][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y118    UART_BUFF/buffer_reg[212][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y118    UART_BUFF/buffer_reg[212][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y119    UART_BUFF/buffer_reg[212][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y78     core/exp_unit/csr/CSR_reg[15][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y85     core/exp_unit/csr/CSR_reg[15][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X48Y86     core/exp_unit/csr/CSR_reg[15][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y98     core/exp_unit/csr/CSR_reg[15][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y98     core/exp_unit/csr/CSR_reg[15][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X68Y119    UART_BUFF/buffer_reg[214][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y34     core/branch_unit/BranchPredictor_reg[30][8]_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X56Y98     core/exp_unit/csr/CSR_reg[15][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X57Y98     core/exp_unit/csr/CSR_reg[15][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y82     core/data_ram/data_reg[191][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y82     core/data_ram/data_reg[191][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y82     core/data_ram/data_reg[191][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y82     core/data_ram/data_reg[196][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y81     core/data_ram/data_reg[196][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y72     core/data_ram/data_reg[198][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y61     core/data_ram/data_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X68Y61     core/data_ram/data_reg[1][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X67Y60     core/data_ram/data_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y61     core/data_ram/data_reg[1][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.456ns (21.743%)  route 1.641ns (78.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.606     5.210    UART_BUFF/clk_cpu
    SLICE_X47Y121        FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           1.641     7.308    uart_tx_ctrl/D[3]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.092    14.788    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.199%)  route 1.598ns (77.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.600     5.204    UART_BUFF/clk_cpu
    SLICE_X47Y124        FDRE                                         r  UART_BUFF/datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.456     5.660 r  UART_BUFF/datao_reg[7]/Q
                         net (fo=1, routed)           1.598     7.258    uart_tx_ctrl/D[7]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.040    14.840    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.456ns (22.460%)  route 1.574ns (77.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.604     5.208    UART_BUFF/clk_cpu
    SLICE_X44Y122        FDRE                                         r  UART_BUFF/datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  UART_BUFF/datao_reg[4]/Q
                         net (fo=1, routed)           1.574     7.239    uart_tx_ctrl/D[4]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.047    14.833    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.518ns (25.875%)  route 1.484ns (74.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.602     5.206    UART_BUFF/clk_cpu
    SLICE_X46Y123        FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE (Prop_fdre_C_Q)         0.518     5.724 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           1.484     7.208    uart_tx_ctrl/D[5]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.062    14.818    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.456ns (22.600%)  route 1.562ns (77.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.602     5.206    UART_BUFF/clk_cpu
    SLICE_X48Y123        FDRE                                         r  UART_BUFF/datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  UART_BUFF/datao_reg[6]/Q
                         net (fo=1, routed)           1.562     7.224    uart_tx_ctrl/D[6]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.043    14.837    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.456ns (23.864%)  route 1.455ns (76.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.606     5.210    UART_BUFF/clk_cpu
    SLICE_X48Y121        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           1.455     7.121    uart_tx_ctrl/D[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.105    14.775    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.456ns (23.713%)  route 1.467ns (76.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.602     5.206    UART_BUFF/clk_cpu
    SLICE_X47Y123        FDRE                                         r  UART_BUFF/datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  UART_BUFF/datao_reg[1]/Q
                         net (fo=1, routed)           1.467     7.129    uart_tx_ctrl/D[1]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.093    14.787    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.518ns (27.691%)  route 1.353ns (72.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.606     5.210    UART_BUFF/clk_cpu
    SLICE_X46Y121        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.518     5.728 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           1.353     7.081    uart_tx_ctrl/D[2]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)       -0.093    14.787    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.642ns (32.382%)  route 1.341ns (67.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.600     5.204    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.518     5.722 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.341     7.063    uart_tx_ctrl/E[0]
    SLICE_X47Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.187 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.187    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.480    14.902    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.082    
                         clock uncertainty           -0.205    14.877    
    SLICE_X47Y125        FDRE (Setup_fdre_C_D)        0.029    14.906    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.518ns (30.180%)  route 1.198ns (69.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.600     5.204    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.518     5.722 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.198     6.921    uart_tx_ctrl/E[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.483    14.905    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.085    
                         clock uncertainty           -0.205    14.880    
    SLICE_X47Y122        FDRE (Setup_fdre_C_CE)      -0.205    14.675    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.711%)  route 0.540ns (79.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.552     1.473    UART_BUFF/clk_cpu
    SLICE_X48Y121        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           0.540     2.154    uart_tx_ctrl/D[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.061     2.003    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.209ns (29.288%)  route 0.505ns (70.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.549     1.470    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.505     2.139    uart_tx_ctrl/E[0]
    SLICE_X47Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.184 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.184    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     1.980    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.734    
                         clock uncertainty            0.205     1.939    
    SLICE_X47Y125        FDRE (Hold_fdre_C_D)         0.091     2.030    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.164ns (23.440%)  route 0.536ns (76.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.552     1.473    UART_BUFF/clk_cpu
    SLICE_X46Y121        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           0.536     2.173    uart_tx_ctrl/D[2]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.047     1.989    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.063%)  route 0.599ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.550     1.471    UART_BUFF/clk_cpu
    SLICE_X48Y123        FDRE                                         r  UART_BUFF/datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  UART_BUFF/datao_reg[6]/Q
                         net (fo=1, routed)           0.599     2.211    uart_tx_ctrl/D[6]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.076     2.018    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.819%)  route 0.608ns (81.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.554     1.475    UART_BUFF/clk_cpu
    SLICE_X44Y122        FDRE                                         r  UART_BUFF/datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UART_BUFF/datao_reg[4]/Q
                         net (fo=1, routed)           0.608     2.225    uart_tx_ctrl/D[4]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.075     2.017    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.256%)  route 0.485ns (74.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.549     1.470    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.485     2.120    uart_tx_ctrl/E[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_CE)       -0.039     1.903    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.256%)  route 0.485ns (74.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.549     1.470    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.485     2.120    uart_tx_ctrl/E[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_CE)       -0.039     1.903    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.256%)  route 0.485ns (74.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.549     1.470    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.485     2.120    uart_tx_ctrl/E[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_CE)       -0.039     1.903    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.256%)  route 0.485ns (74.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.549     1.470    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.485     2.120    uart_tx_ctrl/E[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_CE)       -0.039     1.903    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.256%)  route 0.485ns (74.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.549     1.470    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.485     2.120    uart_tx_ctrl/E[0]
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.983    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.205     1.942    
    SLICE_X47Y122        FDRE (Hold_fdre_C_CE)       -0.039     1.903    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.636%)  route 2.406ns (77.364%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.671    98.310    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X44Y122        FDRE                                         r  UART_BUFF/datao_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X44Y122        FDRE                                         r  UART_BUFF/datao_reg[4]/C
                         clock pessimism              0.180   105.093    
                         clock uncertainty           -0.205   104.888    
    SLICE_X44Y122        FDRE (Setup_fdre_C_CE)      -0.205   104.683    UART_BUFF/datao_reg[4]
  -------------------------------------------------------------------
                         required time                        104.683    
                         arrival time                         -98.310    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.671%)  route 2.401ns (77.329%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.667    98.306    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X47Y121        FDRE                                         r  UART_BUFF/datao_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X47Y121        FDRE                                         r  UART_BUFF/datao_reg[3]/C
                         clock pessimism              0.180   105.093    
                         clock uncertainty           -0.205   104.888    
    SLICE_X47Y121        FDRE (Setup_fdre_C_CE)      -0.205   104.683    UART_BUFF/datao_reg[3]
  -------------------------------------------------------------------
                         required time                        104.683    
                         arrival time                         -98.306    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.671%)  route 2.401ns (77.329%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.667    98.306    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X46Y121        FDRE                                         r  UART_BUFF/datao_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X46Y121        FDRE                                         r  UART_BUFF/datao_reg[2]/C
                         clock pessimism              0.180   105.093    
                         clock uncertainty           -0.205   104.888    
    SLICE_X46Y121        FDRE (Setup_fdre_C_CE)      -0.169   104.719    UART_BUFF/datao_reg[2]
  -------------------------------------------------------------------
                         required time                        104.719    
                         arrival time                         -98.306    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.065ns  (logic 0.704ns (22.965%)  route 2.361ns (77.035%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.627    98.266    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X48Y121        FDRE                                         r  UART_BUFF/datao_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X48Y121        FDRE                                         r  UART_BUFF/datao_reg[0]/C
                         clock pessimism              0.180   105.093    
                         clock uncertainty           -0.205   104.888    
    SLICE_X48Y121        FDRE (Setup_fdre_C_CE)      -0.205   104.683    UART_BUFF/datao_reg[0]
  -------------------------------------------------------------------
                         required time                        104.683    
                         arrival time                         -98.266    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.839%)  route 2.249ns (76.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.515    98.154    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X47Y123        FDRE                                         r  UART_BUFF/datao_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X47Y123        FDRE                                         r  UART_BUFF/datao_reg[1]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.205   104.885    
    SLICE_X47Y123        FDRE (Setup_fdre_C_CE)      -0.205   104.680    UART_BUFF/datao_reg[1]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                         -98.154    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.924ns  (logic 0.704ns (24.073%)  route 2.220ns (75.927%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.486    98.125    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X48Y123        FDRE                                         r  UART_BUFF/datao_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X48Y123        FDRE                                         r  UART_BUFF/datao_reg[6]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.205   104.885    
    SLICE_X48Y123        FDRE (Setup_fdre_C_CE)      -0.205   104.680    UART_BUFF/datao_reg[6]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                         -98.125    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.839%)  route 2.249ns (76.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.515    98.154    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X46Y123        FDRE                                         r  UART_BUFF/datao_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X46Y123        FDRE                                         r  UART_BUFF/datao_reg[5]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.205   104.885    
    SLICE_X46Y123        FDRE (Setup_fdre_C_CE)      -0.169   104.716    UART_BUFF/datao_reg[5]
  -------------------------------------------------------------------
                         required time                        104.716    
                         arrival time                         -98.154    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.870ns  (logic 0.704ns (24.530%)  route 2.166ns (75.470%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.750    97.515    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.124    97.639 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.431    98.070    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X47Y124        FDRE                                         r  UART_BUFF/datao_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.483   104.908    UART_BUFF/clk_cpu
    SLICE_X47Y124        FDRE                                         r  UART_BUFF/datao_reg[7]/C
                         clock pessimism              0.180   105.088    
                         clock uncertainty           -0.205   104.883    
    SLICE_X47Y124        FDRE (Setup_fdre_C_CE)      -0.205   104.678    UART_BUFF/datao_reg[7]
  -------------------------------------------------------------------
                         required time                        104.678    
                         arrival time                         -98.070    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.162%)  route 1.924ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.939    97.704    UART_BUFF/head0
    SLICE_X42Y124        FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X42Y124        FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.205   104.885    
    SLICE_X42Y124        FDRE (Setup_fdre_C_CE)      -0.169   104.716    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.716    
                         arrival time                         -97.704    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.457ns  (logic 0.580ns (23.608%)  route 1.877ns (76.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 95.200 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.598    95.200    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    95.656 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.985    96.641    UART_BUFF/txState[1]
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.124    96.765 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.892    97.657    UART_BUFF/head0
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.485   104.910    UART_BUFF/clk_cpu
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.205   104.885    
    SLICE_X43Y125        FDRE (Setup_fdre_C_CE)      -0.205   104.680    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                         -97.657    
  -------------------------------------------------------------------
                         slack                                  7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.231ns (24.780%)  route 0.701ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.370     2.354    UART_BUFF/head0
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.045     2.399 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.399    UART_BUFF/send_i_1_n_0
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.984    UART_BUFF/clk_cpu
    SLICE_X46Y124        FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.738    
                         clock uncertainty            0.205     1.943    
    SLICE_X46Y124        FDRE (Hold_fdre_C_D)         0.120     2.063    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.263     2.246    UART_BUFF/head0
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y124        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.263     2.246    UART_BUFF/head0
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y124        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.263     2.246    UART_BUFF/head0
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y124        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.263     2.246    UART_BUFF/head0
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y124        FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y124        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.312%)  route 0.687ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.356     2.339    UART_BUFF/head0
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y125        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.312%)  route 0.687ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.356     2.339    UART_BUFF/head0
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y125        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.312%)  route 0.687ns (78.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.356     2.339    UART_BUFF/head0
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X43Y125        FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X43Y125        FDRE (Hold_fdre_C_CE)       -0.039     1.905    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.551%)  route 0.719ns (79.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.388     2.371    UART_BUFF/head0
    SLICE_X42Y124        FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.985    UART_BUFF/clk_cpu
    SLICE_X42Y124        FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.205     1.944    
    SLICE_X42Y124        FDRE (Hold_fdre_C_CE)       -0.016     1.928    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.192%)  route 0.810ns (77.808%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     1.466    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y125        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.331     1.938    UART_BUFF/txState[0]
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.319     2.302    UART_BUFF/head0
    SLICE_X46Y124        LUT2 (Prop_lut2_I0_O)        0.045     2.347 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.160     2.507    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X47Y124        FDRE                                         r  UART_BUFF/datao_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.817     1.984    UART_BUFF/clk_cpu
    SLICE_X47Y124        FDRE                                         r  UART_BUFF/datao_reg[7]/C
                         clock pessimism             -0.245     1.738    
                         clock uncertainty            0.205     1.943    
    SLICE_X47Y124        FDRE (Hold_fdre_C_CE)       -0.039     1.904    UART_BUFF/datao_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.604    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 0.518ns (3.964%)  route 12.549ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.792ns = ( 57.792 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.549    18.301    core/register/rst_all
    SLICE_X57Y103        FDCE                                         f  core/register/register_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.492    57.792    core/register/debug_clk
    SLICE_X57Y103        FDCE                                         r  core/register/register_reg[4][15]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X57Y103        FDCE (Recov_fdce_C_CLR)     -0.402    57.463    core/register/register_reg[4][15]
  -------------------------------------------------------------------
                         required time                         57.463    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.250ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 0.518ns (3.964%)  route 12.549ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.792ns = ( 57.792 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.549    18.301    core/register/rst_all
    SLICE_X56Y103        FDCE                                         f  core/register/register_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.492    57.792    core/register/debug_clk
    SLICE_X56Y103        FDCE                                         r  core/register/register_reg[3][15]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X56Y103        FDCE (Recov_fdce_C_CLR)     -0.314    57.551    core/register/register_reg[3][15]
  -------------------------------------------------------------------
                         required time                         57.551    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 39.250    

Slack (MET) :             39.250ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 0.518ns (3.964%)  route 12.549ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.792ns = ( 57.792 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.549    18.301    core/register/rst_all
    SLICE_X56Y103        FDCE                                         f  core/register/register_reg[3][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.492    57.792    core/register/debug_clk
    SLICE_X56Y103        FDCE                                         r  core/register/register_reg[3][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X56Y103        FDCE (Recov_fdce_C_CLR)     -0.314    57.551    core/register/register_reg[3][17]
  -------------------------------------------------------------------
                         required time                         57.551    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 39.250    

Slack (MET) :             39.319ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.518ns (4.013%)  route 12.391ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 57.791 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.391    18.143    core/register/rst_all
    SLICE_X55Y103        FDCE                                         f  core/register/register_reg[14][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.491    57.791    core/register/debug_clk
    SLICE_X55Y103        FDCE                                         r  core/register/register_reg[14][15]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X55Y103        FDCE (Recov_fdce_C_CLR)     -0.402    57.462    core/register/register_reg[14][15]
  -------------------------------------------------------------------
                         required time                         57.462    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 39.319    

Slack (MET) :             39.319ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.518ns (4.013%)  route 12.391ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 57.791 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.391    18.143    core/register/rst_all
    SLICE_X55Y103        FDCE                                         f  core/register/register_reg[14][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.491    57.791    core/register/debug_clk
    SLICE_X55Y103        FDCE                                         r  core/register/register_reg[14][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X55Y103        FDCE (Recov_fdce_C_CLR)     -0.402    57.462    core/register/register_reg[14][17]
  -------------------------------------------------------------------
                         required time                         57.462    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 39.319    

Slack (MET) :             39.323ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 0.518ns (4.013%)  route 12.389ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.792ns = ( 57.792 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.389    18.140    core/register/rst_all
    SLICE_X57Y104        FDCE                                         f  core/register/register_reg[9][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.492    57.792    core/register/debug_clk
    SLICE_X57Y104        FDCE                                         r  core/register/register_reg[9][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X57Y104        FDCE (Recov_fdce_C_CLR)     -0.402    57.463    core/register/register_reg[9][17]
  -------------------------------------------------------------------
                         required time                         57.463    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                 39.323    

Slack (MET) :             39.407ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.518ns (4.013%)  route 12.391ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 57.791 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.391    18.143    core/register/rst_all
    SLICE_X54Y103        FDCE                                         f  core/register/register_reg[15][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.491    57.791    core/register/debug_clk
    SLICE_X54Y103        FDCE                                         r  core/register/register_reg[15][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.314    57.550    core/register/register_reg[15][17]
  -------------------------------------------------------------------
                         required time                         57.550    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 39.407    

Slack (MET) :             39.407ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.518ns (4.013%)  route 12.391ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 57.791 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.391    18.143    core/register/rst_all
    SLICE_X54Y103        FDCE                                         f  core/register/register_reg[15][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.491    57.791    core/register/debug_clk
    SLICE_X54Y103        FDCE                                         r  core/register/register_reg[15][31]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.970    
                         clock uncertainty           -0.106    57.864    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.314    57.550    core/register/register_reg[15][31]
  -------------------------------------------------------------------
                         required time                         57.550    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 39.407    

Slack (MET) :             39.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 0.518ns (4.013%)  route 12.389ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.792ns = ( 57.792 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.389    18.140    core/register/rst_all
    SLICE_X56Y104        FDCE                                         f  core/register/register_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.492    57.792    core/register/debug_clk
    SLICE_X56Y104        FDCE                                         r  core/register/register_reg[6][15]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X56Y104        FDCE (Recov_fdce_C_CLR)     -0.314    57.551    core/register/register_reg[6][15]
  -------------------------------------------------------------------
                         required time                         57.551    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                 39.411    

Slack (MET) :             39.411ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 0.518ns (4.013%)  route 12.389ns (95.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.792ns = ( 57.792 - 50.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.629     5.233    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 f  rst_all_reg/Q
                         net (fo=2497, routed)       12.389    18.140    core/register/rst_all
    SLICE_X56Y104        FDCE                                         f  core/register/register_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.856    55.281    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.402 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.644    56.046    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.300 f  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        1.492    57.792    core/register/debug_clk
    SLICE_X56Y104        FDCE                                         r  core/register/register_reg[6][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.971    
                         clock uncertainty           -0.106    57.865    
    SLICE_X56Y104        FDCE (Recov_fdce_C_CLR)     -0.314    57.551    core/register/register_reg[6][17]
  -------------------------------------------------------------------
                         required time                         57.551    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                 39.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.164ns (6.481%)  route 2.366ns (93.519%))
  Logic Levels:           0  
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.366     4.021    core/reg_IF_ID/rst_all
    SLICE_X28Y81         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.831     3.477    core/reg_IF_ID/debug_clk
    SLICE_X28Y81         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[5]/C
                         clock pessimism             -0.245     3.231    
    SLICE_X28Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.139    core/reg_IF_ID/IR_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.164ns (6.481%)  route 2.366ns (93.519%))
  Logic Levels:           0  
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.366     4.021    core/reg_IF_ID/rst_all
    SLICE_X28Y81         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.831     3.477    core/reg_IF_ID/debug_clk
    SLICE_X28Y81         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[8]/C
                         clock pessimism             -0.245     3.231    
    SLICE_X28Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.139    core/reg_IF_ID/IR_ID_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.164ns (6.457%)  route 2.376ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.376     4.030    core/REG_PC/rst_all
    SLICE_X37Y80         FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.829     3.475    core/REG_PC/debug_clk
    SLICE_X37Y80         FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.245     3.229    
    SLICE_X37Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.137    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.164ns (6.446%)  route 2.380ns (93.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.380     4.035    core/reg_EXE_MEM/rst_all
    SLICE_X36Y80         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.829     3.475    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y80         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                         clock pessimism             -0.245     3.229    
    SLICE_X36Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.137    core/reg_EXE_MEM/PCurrent_MEM_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/csr_rw_EX_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.164ns (6.446%)  route 2.380ns (93.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.380     4.035    core/reg_ID_EX/rst_all
    SLICE_X36Y80         FDCE                                         f  core/reg_ID_EX/csr_rw_EX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.829     3.475    core/reg_ID_EX/debug_clk
    SLICE_X36Y80         FDCE                                         r  core/reg_ID_EX/csr_rw_EX_reg/C
                         clock pessimism             -0.245     3.229    
    SLICE_X36Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.137    core/reg_ID_EX/csr_rw_EX_reg
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.164ns (6.243%)  route 2.463ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.463     4.117    core/reg_EXE_MEM/rst_all
    SLICE_X28Y78         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.828     3.474    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y78         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[8]/C
                         clock pessimism             -0.245     3.228    
    SLICE_X28Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.136    core/reg_EXE_MEM/PCurrent_MEM_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.164ns (6.243%)  route 2.463ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.463     4.117    core/reg_ID_EX/rst_all
    SLICE_X28Y78         FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.828     3.474    core/reg_ID_EX/debug_clk
    SLICE_X28Y78         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism             -0.245     3.228    
    SLICE_X28Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.136    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.164ns (6.243%)  route 2.463ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.463     4.117    core/reg_MEM_WB/rst_all
    SLICE_X28Y78         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.828     3.474    core/reg_MEM_WB/debug_clk
    SLICE_X28Y78         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[8]/C
                         clock pessimism             -0.245     3.228    
    SLICE_X28Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.136    core/reg_MEM_WB/PCurrent_WB_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.164ns (6.237%)  route 2.465ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.465     4.120    core/exp_unit/csr/rst_all
    SLICE_X37Y78         FDCE                                         f  core/exp_unit/csr/CSR_reg[11][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.827     3.473    core/exp_unit/csr/debug_clk
    SLICE_X37Y78         FDCE                                         r  core/exp_unit/csr/CSR_reg[11][10]/C
                         clock pessimism             -0.245     3.227    
    SLICE_X37Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.135    core/exp_unit/csr/CSR_reg[11][10]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/csr_rw_MEM_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.164ns (6.227%)  route 2.470ns (93.773%))
  Logic Levels:           0  
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        0.569     1.490    clk_cpu
    SLICE_X14Y138        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  rst_all_reg/Q
                         net (fo=2497, routed)        2.470     4.124    core/reg_EXE_MEM/rst_all
    SLICE_X36Y78         FDCE                                         f  core/reg_EXE_MEM/csr_rw_MEM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2102, routed)        1.010     2.178    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.057     2.235 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.305     2.539    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.646 r  data_reg[255][7]_i_3/O
                         net (fo=4882, routed)        0.827     3.473    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y78         FDCE                                         r  core/reg_EXE_MEM/csr_rw_MEM_reg/C
                         clock pessimism             -0.245     3.227    
    SLICE_X36Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.135    core/reg_EXE_MEM/csr_rw_MEM_reg
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.989    





