$comment
	File created using the following command:
		vcd file RegisterFile.msim.vcd -direction
$end
$date
	Sat Apr 25 15:37:19 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module RegisterFile_vlg_vec_tst $end
$var reg 3 ! Aaddr [2:0] $end
$var reg 3 " Baddr [2:0] $end
$var reg 1 # Clock $end
$var reg 3 $ Daddr [2:0] $end
$var reg 8 % Ddata [7:0] $end
$var reg 1 & ResetN $end
$var reg 1 ' Write $end
$var wire 1 ( Adata [7] $end
$var wire 1 ) Adata [6] $end
$var wire 1 * Adata [5] $end
$var wire 1 + Adata [4] $end
$var wire 1 , Adata [3] $end
$var wire 1 - Adata [2] $end
$var wire 1 . Adata [1] $end
$var wire 1 / Adata [0] $end
$var wire 1 0 Bdata [7] $end
$var wire 1 1 Bdata [6] $end
$var wire 1 2 Bdata [5] $end
$var wire 1 3 Bdata [4] $end
$var wire 1 4 Bdata [3] $end
$var wire 1 5 Bdata [2] $end
$var wire 1 6 Bdata [1] $end
$var wire 1 7 Bdata [0] $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > Daddr[2]~input_o $end
$var wire 1 ? Aaddr[2]~input_o $end
$var wire 1 @ Baddr[2]~input_o $end
$var wire 1 A ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 B Clock~input_o $end
$var wire 1 C Clock~inputCLKENA0_outclk $end
$var wire 1 D Ddata[7]~input_o $end
$var wire 1 E ResetN~input_o $end
$var wire 1 F Daddr[0]~input_o $end
$var wire 1 G Write~input_o $end
$var wire 1 H Daddr[1]~input_o $end
$var wire 1 I inst7~combout $end
$var wire 1 J inst2|inst40~q $end
$var wire 1 K inst6|inst1~0_combout $end
$var wire 1 L inst3|inst40~q $end
$var wire 1 M inst6|inst1~2_combout $end
$var wire 1 N inst5|inst40~q $end
$var wire 1 O Aaddr[1]~input_o $end
$var wire 1 P inst6|inst1~1_combout $end
$var wire 1 Q inst4|inst40~q $end
$var wire 1 R Aaddr[0]~input_o $end
$var wire 1 S inst1|comb_3|inst~0_combout $end
$var wire 1 T Ddata[6]~input_o $end
$var wire 1 U inst5|inst35~q $end
$var wire 1 V inst2|inst35~feeder_combout $end
$var wire 1 W inst2|inst35~q $end
$var wire 1 X inst3|inst35~feeder_combout $end
$var wire 1 Y inst3|inst35~q $end
$var wire 1 Z inst4|inst35~q $end
$var wire 1 [ inst1|comb_4|inst~0_combout $end
$var wire 1 \ Ddata[5]~input_o $end
$var wire 1 ] inst2|inst30~q $end
$var wire 1 ^ inst5|inst30~q $end
$var wire 1 _ inst3|inst30~q $end
$var wire 1 ` inst4|inst30~q $end
$var wire 1 a inst1|comb_5|inst~0_combout $end
$var wire 1 b Ddata[4]~input_o $end
$var wire 1 c inst2|inst25~feeder_combout $end
$var wire 1 d inst2|inst25~q $end
$var wire 1 e inst5|inst25~q $end
$var wire 1 f inst3|inst25~feeder_combout $end
$var wire 1 g inst3|inst25~q $end
$var wire 1 h inst4|inst25~q $end
$var wire 1 i inst1|comb_6|inst~0_combout $end
$var wire 1 j Ddata[3]~input_o $end
$var wire 1 k inst3|inst20~feeder_combout $end
$var wire 1 l inst3|inst20~q $end
$var wire 1 m inst2|inst20~feeder_combout $end
$var wire 1 n inst2|inst20~q $end
$var wire 1 o inst5|inst20~q $end
$var wire 1 p inst4|inst20~q $end
$var wire 1 q inst1|comb_7|inst~0_combout $end
$var wire 1 r Ddata[2]~input_o $end
$var wire 1 s inst5|inst15~q $end
$var wire 1 t inst2|inst15~q $end
$var wire 1 u inst3|inst15~q $end
$var wire 1 v inst4|inst15~q $end
$var wire 1 w inst1|comb_8|inst~0_combout $end
$var wire 1 x Ddata[1]~input_o $end
$var wire 1 y inst5|inst10~q $end
$var wire 1 z inst3|inst10~feeder_combout $end
$var wire 1 { inst3|inst10~q $end
$var wire 1 | inst2|inst10~feeder_combout $end
$var wire 1 } inst2|inst10~q $end
$var wire 1 ~ inst4|inst10~q $end
$var wire 1 !! inst1|comb_9|inst~0_combout $end
$var wire 1 "! Ddata[0]~input_o $end
$var wire 1 #! inst5|inst5~q $end
$var wire 1 $! inst3|inst5~q $end
$var wire 1 %! inst2|inst5~q $end
$var wire 1 &! inst4|inst5~q $end
$var wire 1 '! inst1|comb_10|inst~0_combout $end
$var wire 1 (! Baddr[0]~input_o $end
$var wire 1 )! Baddr[1]~input_o $end
$var wire 1 *! inst|comb_3|inst~0_combout $end
$var wire 1 +! inst|comb_4|inst~0_combout $end
$var wire 1 ,! inst|comb_5|inst~0_combout $end
$var wire 1 -! inst|comb_6|inst~0_combout $end
$var wire 1 .! inst|comb_7|inst~0_combout $end
$var wire 1 /! inst|comb_8|inst~0_combout $end
$var wire 1 0! inst|comb_9|inst~0_combout $end
$var wire 1 1! inst|comb_10|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
b11 $
b11111111 %
1&
1'
0/
0.
0-
0,
0+
0*
0)
0(
07
06
05
04
03
02
01
00
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
1D
1E
1F
1G
1H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
1T
0U
1V
0W
1X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
1b
1c
0d
0e
1f
0g
0h
0i
1j
1k
0l
1m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
1x
0y
1z
0{
1|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
$end
#50000
1#
1B
1C
1#!
1y
1s
1o
1e
1^
1U
1N
#100000
b1 !
b1 "
0#
1(!
1R
0B
0C
#150000
1#
1B
1C
#200000
b11 !
b11 "
b10 !
b10 "
0#
0(!
1)!
0R
1O
0B
0C
#250000
1#
1B
1C
#300000
b11 !
b11 "
0#
1(!
1R
0B
0C
1'!
1!!
1w
1q
1i
1a
1[
1S
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
10
11
12
13
14
15
16
17
1(
1)
1*
1+
1,
1-
1.
1/
#350000
1#
1B
1C
#400000
b111 !
b111 "
b101 !
b101 "
b100 !
b100 "
0#
0(!
0)!
1@
0R
0O
1?
0B
0C
0'!
0!!
0w
0q
0i
0a
0[
0S
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
00
01
02
03
04
05
06
07
0(
0)
0*
0+
0,
0-
0.
0/
#450000
1#
1B
1C
#500000
