
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source E:/Vitis/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'E:/Vitis/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'fd_reality' on host 'laptop-olt6hjvt' (Windows NT_amd64 version 6.2) on Tue Nov 12 15:12:38 +0800 2024
INFO: [HLS 200-10] In directory 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/floyd-warshall'
Sourcing Tcl script 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/floyd-warshall/run_hls.tcl'
INFO: [HLS 200-1510] Running: source E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/floyd-warshall/run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset test_proj_floyd-warshall 
INFO: [HLS 200-10] Creating and opening project 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/floyd-warshall/test_proj_floyd-warshall'.
INFO: [HLS 200-1510] Running: add_files floyd-warshall.cpp 
INFO: [HLS 200-10] Adding design file 'floyd-warshall.cpp' to the project
INFO: [HLS 200-1510] Running: add_files floyd-warshall.h 
INFO: [HLS 200-10] Adding design file 'floyd-warshall.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution 
INFO: [HLS 200-10] Creating and opening solution 'E:/VScode/HLS_LLM_Code/HLSGen/Polybench_kernel_hls/floyd-warshall/test_proj_floyd-warshall/solution'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top kernel_floyd_warshall 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Analyzing design file 'floyd-warshall.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 42.456 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.381 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-510] Pipelining loop 'L3' (floyd-warshall.cpp:13) in function 'kernel_floyd_warshall' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (floyd-warshall.cpp:13:7) in function 'kernel_floyd_warshall'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (floyd-warshall.cpp:13:13) in function 'kernel_floyd_warshall'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_floyd_warshall' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_floyd_warshall' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2_L3'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_floyd_warshall' (loop 'L1_L2_L3'): Unable to schedule 'load' operation ('path_load_2', floyd-warshall.cpp:19) on array 'path' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'path'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'L1_L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_floyd_warshall' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_floyd_warshall/path' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_floyd_warshall' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_floyd_warshall' pipeline 'L1_L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_floyd_warshall'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.391 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_floyd_warshall.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_floyd_warshall.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.84 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 51.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 56.277 seconds; peak allocated memory: 1.391 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Nov 12 15:13:34 2024...
