abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 2650689607
maxLevel = 2
n730 is replaced by n740 with inverter with estimated error 0
error = 0
area = 1212
delay = 21.9
#gates = 520
output circuit appNtk/c2670_1_0_1212_21.9.blif
time = 4422607 us
--------------- round 2 ---------------
seed = 4139048078
maxLevel = 2
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_2_0_1082_21.9.blif
time = 11651196 us
--------------- round 3 ---------------
seed = 2228927296
maxLevel = 2
n574 is replaced by n621 with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_3_0_1070_21.9.blif
time = 18327457 us
--------------- round 4 ---------------
seed = 3043117678
maxLevel = 2
n856 is replaced by n505 with estimated error 0
error = 0
area = 1066
delay = 21.9
#gates = 470
output circuit appNtk/c2670_4_0_1066_21.9.blif
time = 25515058 us
--------------- round 5 ---------------
seed = 3205051576
maxLevel = 2
n814 is replaced by one with estimated error 0
error = 0
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_5_0_1063_21.9.blif
time = 32420722 us
--------------- round 6 ---------------
seed = 2952920991
maxLevel = 2
n877 is replaced by n511 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_6_0_1059_21.9.blif
time = 39312613 us
--------------- round 7 ---------------
seed = 1414299628
maxLevel = 2
n898 is replaced by n839 with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_7_0_1057_21.9.blif
time = 46249479 us
--------------- round 8 ---------------
seed = 50934006
maxLevel = 2
n524 is replaced by n733 with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_8_0_1055_21.9.blif
time = 53612115 us
--------------- round 9 ---------------
seed = 1965642616
maxLevel = 2
n832 is replaced by n826 with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_9_0_1053_21.9.blif
time = 60390264 us
--------------- round 10 ---------------
seed = 539137540
maxLevel = 2
n865 is replaced by n894 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_10_0_1051_21.9.blif
time = 67438940 us
--------------- round 11 ---------------
seed = 3369609515
maxLevel = 2
n732 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_11_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 74254932 us
--------------- round 12 ---------------
seed = 1278291246
maxLevel = 2
n820 is replaced by n764 with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 80923462 us
--------------- round 13 ---------------
seed = 309618691
maxLevel = 2
n822 is replaced by n611 with inverter with estimated error 1e-05
error = 1e-05
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_13_1e-05_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 87112408 us
--------------- round 14 ---------------
seed = 3864389935
maxLevel = 2
n830 is replaced by n760 with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 93095793 us
--------------- round 15 ---------------
seed = 2641835615
maxLevel = 2
n835 is replaced by n646 with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_15_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 98443055 us
--------------- round 16 ---------------
seed = 3424243245
maxLevel = 2
n844 is replaced by n587 with estimated error 0.00136
error = 0.00136
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_16_0.00136_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 102914690 us
--------------- round 17 ---------------
seed = 2128328176
maxLevel = 2
n841 is replaced by one with estimated error 0.00418
error = 0.00418
area = 1036
delay = 21.9
#gates = 458
output circuit appNtk/c2670_17_0.00418_1036_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 107017386 us
--------------- round 18 ---------------
seed = 4186231920
maxLevel = 2
n838 is replaced by n642 with estimated error 0.00407
error = 0.00407
area = 1033
delay = 21.9
#gates = 457
output circuit appNtk/c2670_18_0.00407_1033_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 111389272 us
--------------- round 19 ---------------
seed = 2962968941
maxLevel = 2
exceed error bound
