
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30588
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clk_out' is not allowed [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/clk_divider.v:7]
INFO: [Synth 8-11241] undeclared symbol 'msec0_ovf', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/stopwatch.v:17]
INFO: [Synth 8-11241] undeclared symbol 'msec1_ovf', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/stopwatch.v:18]
INFO: [Synth 8-11241] undeclared symbol 'sec0_ovf', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/stopwatch.v:19]
INFO: [Synth 8-11241] undeclared symbol 'sec1_ovf', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/stopwatch.v:20]
INFO: [Synth 8-11241] undeclared symbol 'min0_ovf', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/stopwatch.v:21]
INFO: [Synth 8-11241] undeclared symbol 'min1_ovf', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/stopwatch.v:22]
INFO: [Synth 8-11241] undeclared symbol 'hrs1_remain', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:25]
INFO: [Synth 8-11241] undeclared symbol 'hrs0_remain', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:26]
INFO: [Synth 8-11241] undeclared symbol 'min1_remain', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:27]
INFO: [Synth 8-11241] undeclared symbol 'min0_remain', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:28]
INFO: [Synth 8-11241] undeclared symbol 'sec1_remain', assumed default net type 'wire' [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:29]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'timer_trigger' is not permitted [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:31]
INFO: [Synth 8-10285] module 'timer' is ignored due to previous errors [C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v:438]
INFO: [Synth 8-9084] Verilog file 'C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v' ignored due to errors
Failed to read verilog 'C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/timer.v'
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 23:27:16 2023...
