#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c00e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c01010 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1bf7960 .functor NOT 1, L_0x1c2fcf0, C4<0>, C4<0>, C4<0>;
L_0x1c2fa50 .functor XOR 1, L_0x1c2f8f0, L_0x1c2f9b0, C4<0>, C4<0>;
L_0x1c2fbe0 .functor XOR 1, L_0x1c2fa50, L_0x1c2fb10, C4<0>, C4<0>;
v0x1c2d320_0 .net *"_ivl_10", 0 0, L_0x1c2fb10;  1 drivers
v0x1c2d420_0 .net *"_ivl_12", 0 0, L_0x1c2fbe0;  1 drivers
v0x1c2d500_0 .net *"_ivl_2", 0 0, L_0x1c2f850;  1 drivers
v0x1c2d5c0_0 .net *"_ivl_4", 0 0, L_0x1c2f8f0;  1 drivers
v0x1c2d6a0_0 .net *"_ivl_6", 0 0, L_0x1c2f9b0;  1 drivers
v0x1c2d7d0_0 .net *"_ivl_8", 0 0, L_0x1c2fa50;  1 drivers
v0x1c2d8b0_0 .net "a", 0 0, v0x1c2b490_0;  1 drivers
v0x1c2d950_0 .net "b", 0 0, v0x1c2b530_0;  1 drivers
v0x1c2d9f0_0 .net "c", 0 0, v0x1c2b5d0_0;  1 drivers
v0x1c2da90_0 .var "clk", 0 0;
v0x1c2db30_0 .net "d", 0 0, v0x1c2b710_0;  1 drivers
v0x1c2dbd0_0 .net "q_dut", 0 0, L_0x1c2f6a0;  1 drivers
v0x1c2dc70_0 .net "q_ref", 0 0, L_0x1c2e420;  1 drivers
v0x1c2dd10_0 .var/2u "stats1", 159 0;
v0x1c2ddb0_0 .var/2u "strobe", 0 0;
v0x1c2de50_0 .net "tb_match", 0 0, L_0x1c2fcf0;  1 drivers
v0x1c2df10_0 .net "tb_mismatch", 0 0, L_0x1bf7960;  1 drivers
v0x1c2e0e0_0 .net "wavedrom_enable", 0 0, v0x1c2b800_0;  1 drivers
v0x1c2e180_0 .net "wavedrom_title", 511 0, v0x1c2b8a0_0;  1 drivers
L_0x1c2f850 .concat [ 1 0 0 0], L_0x1c2e420;
L_0x1c2f8f0 .concat [ 1 0 0 0], L_0x1c2e420;
L_0x1c2f9b0 .concat [ 1 0 0 0], L_0x1c2f6a0;
L_0x1c2fb10 .concat [ 1 0 0 0], L_0x1c2e420;
L_0x1c2fcf0 .cmp/eeq 1, L_0x1c2f850, L_0x1c2fbe0;
S_0x1c011a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c01010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bedea0 .functor NOT 1, v0x1c2b490_0, C4<0>, C4<0>, C4<0>;
L_0x1c01900 .functor XOR 1, L_0x1bedea0, v0x1c2b530_0, C4<0>, C4<0>;
L_0x1bf79d0 .functor XOR 1, L_0x1c01900, v0x1c2b5d0_0, C4<0>, C4<0>;
L_0x1c2e420 .functor XOR 1, L_0x1bf79d0, v0x1c2b710_0, C4<0>, C4<0>;
v0x1bf7bd0_0 .net *"_ivl_0", 0 0, L_0x1bedea0;  1 drivers
v0x1bf7c70_0 .net *"_ivl_2", 0 0, L_0x1c01900;  1 drivers
v0x1bedff0_0 .net *"_ivl_4", 0 0, L_0x1bf79d0;  1 drivers
v0x1bee090_0 .net "a", 0 0, v0x1c2b490_0;  alias, 1 drivers
v0x1c2a850_0 .net "b", 0 0, v0x1c2b530_0;  alias, 1 drivers
v0x1c2a960_0 .net "c", 0 0, v0x1c2b5d0_0;  alias, 1 drivers
v0x1c2aa20_0 .net "d", 0 0, v0x1c2b710_0;  alias, 1 drivers
v0x1c2aae0_0 .net "q", 0 0, L_0x1c2e420;  alias, 1 drivers
S_0x1c2ac40 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c01010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c2b490_0 .var "a", 0 0;
v0x1c2b530_0 .var "b", 0 0;
v0x1c2b5d0_0 .var "c", 0 0;
v0x1c2b670_0 .net "clk", 0 0, v0x1c2da90_0;  1 drivers
v0x1c2b710_0 .var "d", 0 0;
v0x1c2b800_0 .var "wavedrom_enable", 0 0;
v0x1c2b8a0_0 .var "wavedrom_title", 511 0;
E_0x1bfbde0/0 .event negedge, v0x1c2b670_0;
E_0x1bfbde0/1 .event posedge, v0x1c2b670_0;
E_0x1bfbde0 .event/or E_0x1bfbde0/0, E_0x1bfbde0/1;
E_0x1bfc030 .event posedge, v0x1c2b670_0;
E_0x1be69f0 .event negedge, v0x1c2b670_0;
S_0x1c2af90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c2ac40;
 .timescale -12 -12;
v0x1c2b190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c2b290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c2ac40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c2ba00 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c01010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c2e550 .functor AND 1, v0x1c2b490_0, v0x1c2b530_0, C4<1>, C4<1>;
L_0x1c2e5c0 .functor NOT 1, v0x1c2b5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c2e650 .functor AND 1, L_0x1c2e550, L_0x1c2e5c0, C4<1>, C4<1>;
L_0x1c2e710 .functor NOT 1, v0x1c2b490_0, C4<0>, C4<0>, C4<0>;
L_0x1c2e7b0 .functor AND 1, L_0x1c2e710, v0x1c2b530_0, C4<1>, C4<1>;
L_0x1c2e870 .functor AND 1, L_0x1c2e7b0, v0x1c2b5d0_0, C4<1>, C4<1>;
L_0x1c2e970 .functor OR 1, L_0x1c2e650, L_0x1c2e870, C4<0>, C4<0>;
L_0x1c2ea80 .functor NOT 1, v0x1c2b530_0, C4<0>, C4<0>, C4<0>;
L_0x1c2eb40 .functor AND 1, v0x1c2b490_0, L_0x1c2ea80, C4<1>, C4<1>;
L_0x1c2ec00 .functor AND 1, L_0x1c2eb40, v0x1c2b5d0_0, C4<1>, C4<1>;
L_0x1c2ed20 .functor OR 1, L_0x1c2e970, L_0x1c2ec00, C4<0>, C4<0>;
L_0x1c2ede0 .functor NOT 1, v0x1c2b530_0, C4<0>, C4<0>, C4<0>;
L_0x1c2efd0 .functor AND 1, v0x1c2b490_0, L_0x1c2ede0, C4<1>, C4<1>;
L_0x1c2f1a0 .functor NOT 1, v0x1c2b5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c2ef60 .functor AND 1, L_0x1c2efd0, L_0x1c2f1a0, C4<1>, C4<1>;
L_0x1c2f440 .functor AND 1, L_0x1c2ef60, v0x1c2b710_0, C4<1>, C4<1>;
L_0x1c2f590 .functor OR 1, L_0x1c2ed20, L_0x1c2f440, C4<0>, C4<0>;
L_0x1c2f6a0 .functor NOT 1, L_0x1c2f590, C4<0>, C4<0>, C4<0>;
v0x1c2bcf0_0 .net *"_ivl_0", 0 0, L_0x1c2e550;  1 drivers
v0x1c2bdd0_0 .net *"_ivl_10", 0 0, L_0x1c2e870;  1 drivers
v0x1c2beb0_0 .net *"_ivl_12", 0 0, L_0x1c2e970;  1 drivers
v0x1c2bfa0_0 .net *"_ivl_14", 0 0, L_0x1c2ea80;  1 drivers
v0x1c2c080_0 .net *"_ivl_16", 0 0, L_0x1c2eb40;  1 drivers
v0x1c2c1b0_0 .net *"_ivl_18", 0 0, L_0x1c2ec00;  1 drivers
v0x1c2c290_0 .net *"_ivl_2", 0 0, L_0x1c2e5c0;  1 drivers
v0x1c2c370_0 .net *"_ivl_20", 0 0, L_0x1c2ed20;  1 drivers
v0x1c2c450_0 .net *"_ivl_22", 0 0, L_0x1c2ede0;  1 drivers
v0x1c2c530_0 .net *"_ivl_24", 0 0, L_0x1c2efd0;  1 drivers
v0x1c2c610_0 .net *"_ivl_26", 0 0, L_0x1c2f1a0;  1 drivers
v0x1c2c6f0_0 .net *"_ivl_28", 0 0, L_0x1c2ef60;  1 drivers
v0x1c2c7d0_0 .net *"_ivl_30", 0 0, L_0x1c2f440;  1 drivers
v0x1c2c8b0_0 .net *"_ivl_32", 0 0, L_0x1c2f590;  1 drivers
v0x1c2c990_0 .net *"_ivl_4", 0 0, L_0x1c2e650;  1 drivers
v0x1c2ca70_0 .net *"_ivl_6", 0 0, L_0x1c2e710;  1 drivers
v0x1c2cb50_0 .net *"_ivl_8", 0 0, L_0x1c2e7b0;  1 drivers
v0x1c2cc30_0 .net "a", 0 0, v0x1c2b490_0;  alias, 1 drivers
v0x1c2ccd0_0 .net "b", 0 0, v0x1c2b530_0;  alias, 1 drivers
v0x1c2cdc0_0 .net "c", 0 0, v0x1c2b5d0_0;  alias, 1 drivers
v0x1c2ceb0_0 .net "d", 0 0, v0x1c2b710_0;  alias, 1 drivers
v0x1c2cfa0_0 .net "q", 0 0, L_0x1c2f6a0;  alias, 1 drivers
S_0x1c2d100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c01010;
 .timescale -12 -12;
E_0x1bfbb80 .event anyedge, v0x1c2ddb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c2ddb0_0;
    %nor/r;
    %assign/vec4 v0x1c2ddb0_0, 0;
    %wait E_0x1bfbb80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c2ac40;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c2b710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b530_0, 0;
    %assign/vec4 v0x1c2b490_0, 0;
    %wait E_0x1be69f0;
    %wait E_0x1bfc030;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c2b710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b530_0, 0;
    %assign/vec4 v0x1c2b490_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bfbde0;
    %load/vec4 v0x1c2b490_0;
    %load/vec4 v0x1c2b530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c2b5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c2b710_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c2b710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b530_0, 0;
    %assign/vec4 v0x1c2b490_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c2b290;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bfbde0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c2b710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c2b530_0, 0;
    %assign/vec4 v0x1c2b490_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c01010;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ddb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c01010;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c2da90_0;
    %inv;
    %store/vec4 v0x1c2da90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c01010;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c2b670_0, v0x1c2df10_0, v0x1c2d8b0_0, v0x1c2d950_0, v0x1c2d9f0_0, v0x1c2db30_0, v0x1c2dc70_0, v0x1c2dbd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c01010;
T_7 ;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c01010;
T_8 ;
    %wait E_0x1bfbde0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2dd10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2dd10_0, 4, 32;
    %load/vec4 v0x1c2de50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2dd10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2dd10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2dd10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c2dc70_0;
    %load/vec4 v0x1c2dc70_0;
    %load/vec4 v0x1c2dbd0_0;
    %xor;
    %load/vec4 v0x1c2dc70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2dd10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c2dd10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2dd10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response18/top_module.sv";
