\doxysection{Referencia de la estructura I2\+C\+\_\+\+Type\+Def}
\hypertarget{structI2C__TypeDef}{}\label{structI2C__TypeDef}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_a89623ee198737b29dc0a803310605a83}{SR2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_a5d5764c0ec44b661da957e6343f9e7b5}{TRISE}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structI2C__TypeDef_aa23ced8246d69edb9261a8de1f1e253f}{FLTR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Inter-\/integrated Circuit Interface. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structI2C__TypeDef_a5e1322e27c40bf91d172f9673f205c97}\label{structI2C__TypeDef_a5e1322e27c40bf91d172f9673f205c97} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

I2C Clock control register, Address offset\+: 0x1C \Hypertarget{structI2C__TypeDef_ab0ec7102960640751d44e92ddac994f0}\label{structI2C__TypeDef_ab0ec7102960640751d44e92ddac994f0} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

I2C Control register 1, Address offset\+: 0x00 \Hypertarget{structI2C__TypeDef_afdfa307571967afb1d97943e982b6586}\label{structI2C__TypeDef_afdfa307571967afb1d97943e982b6586} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

I2C Control register 2, Address offset\+: 0x04 \Hypertarget{structI2C__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{structI2C__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DR@{DR}}
\index{DR@{DR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 \Hypertarget{structI2C__TypeDef_aa23ced8246d69edb9261a8de1f1e253f}\label{structI2C__TypeDef_aa23ced8246d69edb9261a8de1f1e253f} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!FLTR@{FLTR}}
\index{FLTR@{FLTR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTR}{FLTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTR}

I2C FLTR register, Address offset\+: 0x24 \Hypertarget{structI2C__TypeDef_a08b4be0d626a00f26bc295b379b3bba6}\label{structI2C__TypeDef_a08b4be0d626a00f26bc295b379b3bba6} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OAR1}

I2C Own address register 1, Address offset\+: 0x08 \Hypertarget{structI2C__TypeDef_ab5c57ffed0351fa064038939a6c0bbf6}\label{structI2C__TypeDef_ab5c57ffed0351fa064038939a6c0bbf6} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OAR2}

I2C Own address register 2, Address offset\+: 0x0C \Hypertarget{structI2C__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}\label{structI2C__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR1}

I2C Status register 1, Address offset\+: 0x14 \Hypertarget{structI2C__TypeDef_a89623ee198737b29dc0a803310605a83}\label{structI2C__TypeDef_a89623ee198737b29dc0a803310605a83} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR2}

I2C Status register 2, Address offset\+: 0x18 \Hypertarget{structI2C__TypeDef_a5d5764c0ec44b661da957e6343f9e7b5}\label{structI2C__TypeDef_a5d5764c0ec44b661da957e6343f9e7b5} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TRISE}{TRISE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TRISE}

I2C TRISE register, Address offset\+: 0x20 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
