
../repos/daq-2.0.7/sfbpf/.libs/libsfbpf.so.0.0.1:     file format elf32-littlearm


Disassembly of section .init:

00000e3c <_init>:
 e3c:	push	{r3, lr}
 e40:	bl	1060 <call_weak_fn>
 e44:	pop	{r3, pc}

Disassembly of section .plt:

00000e48 <.plt>:
     e48:	push	{lr}		; (str lr, [sp, #-4]!)
     e4c:	ldr	lr, [pc, #4]	; e58 <.plt+0x10>
     e50:	add	lr, pc, lr
     e54:	ldr	pc, [lr, #8]!
     e58:	.word	0x000391a8

00000e5c <calloc@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #233472	; 0x39000
     e64:	ldr	pc, [ip, #424]!	; 0x1a8

00000e68 <strcmp@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #233472	; 0x39000
     e70:	ldr	pc, [ip, #416]!	; 0x1a0

00000e74 <__cxa_finalize@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #233472	; 0x39000
     e7c:	ldr	pc, [ip, #408]!	; 0x198

00000e80 <printf@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #233472	; 0x39000
     e88:	ldr	pc, [ip, #400]!	; 0x190

00000e8c <fopen@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #233472	; 0x39000
     e94:	ldr	pc, [ip, #392]!	; 0x188

00000e98 <getprotobyname@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #233472	; 0x39000
     ea0:	ldr	pc, [ip, #384]!	; 0x180

00000ea4 <longjmp@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #233472	; 0x39000
     eac:	ldr	pc, [ip, #376]!	; 0x178

00000eb0 <_setjmp@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #233472	; 0x39000
     eb8:	ldr	pc, [ip, #368]!	; 0x170

00000ebc <free@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #233472	; 0x39000
     ec4:	ldr	pc, [ip, #360]!	; 0x168

00000ec8 <getnetbyname@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #233472	; 0x39000
     ed0:	ldr	pc, [ip, #352]!	; 0x160

00000ed4 <ferror@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #233472	; 0x39000
     edc:	ldr	pc, [ip, #344]!	; 0x158

00000ee0 <memcpy@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #233472	; 0x39000
     ee8:	ldr	pc, [ip, #336]!	; 0x150

00000eec <strdup@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #233472	; 0x39000
     ef4:	ldr	pc, [ip, #328]!	; 0x148

00000ef8 <rewind@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #233472	; 0x39000
     f00:	ldr	pc, [ip, #320]!	; 0x140

00000f04 <realloc@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #233472	; 0x39000
     f0c:	ldr	pc, [ip, #312]!	; 0x138

00000f10 <fwrite@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #233472	; 0x39000
     f18:	ldr	pc, [ip, #304]!	; 0x130

00000f1c <fread@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #233472	; 0x39000
     f24:	ldr	pc, [ip, #296]!	; 0x128

00000f28 <malloc@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #233472	; 0x39000
     f30:	ldr	pc, [ip, #288]!	; 0x120

00000f34 <__gmon_start__@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #233472	; 0x39000
     f3c:	ldr	pc, [ip, #280]!	; 0x118

00000f40 <ntohl@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #233472	; 0x39000
     f48:	ldr	pc, [ip, #272]!	; 0x110

00000f4c <__ctype_b_loc@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #233472	; 0x39000
     f54:	ldr	pc, [ip, #264]!	; 0x108

00000f58 <exit@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #233472	; 0x39000
     f60:	ldr	pc, [ip, #256]!	; 0x100

00000f64 <strlen@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #233472	; 0x39000
     f6c:	ldr	pc, [ip, #248]!	; 0xf8

00000f70 <strchr@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #233472	; 0x39000
     f78:	ldr	pc, [ip, #240]!	; 0xf0

00000f7c <fprintf@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #233472	; 0x39000
     f84:	ldr	pc, [ip, #232]!	; 0xe8

00000f88 <__errno_location@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #233472	; 0x39000
     f90:	ldr	pc, [ip, #224]!	; 0xe0

00000f94 <getservbyname@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #233472	; 0x39000
     f9c:	ldr	pc, [ip, #216]!	; 0xd8

00000fa0 <snprintf@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #233472	; 0x39000
     fa8:	ldr	pc, [ip, #208]!	; 0xd0

00000fac <memset@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #233472	; 0x39000
     fb4:	ldr	pc, [ip, #200]!	; 0xc8

00000fb8 <strncpy@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #233472	; 0x39000
     fc0:	ldr	pc, [ip, #192]!	; 0xc0

00000fc4 <fileno@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #233472	; 0x39000
     fcc:	ldr	pc, [ip, #184]!	; 0xb8

00000fd0 <htonl@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #233472	; 0x39000
     fd8:	ldr	pc, [ip, #176]!	; 0xb0

00000fdc <ntohs@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #233472	; 0x39000
     fe4:	ldr	pc, [ip, #168]!	; 0xa8

00000fe8 <sscanf@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #233472	; 0x39000
     ff0:	ldr	pc, [ip, #160]!	; 0xa0

00000ff4 <clearerr@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #233472	; 0x39000
     ffc:	ldr	pc, [ip, #152]!	; 0x98

00001000 <vsnprintf@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #233472	; 0x39000
    1008:	ldr	pc, [ip, #144]!	; 0x90

0000100c <freeaddrinfo@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #233472	; 0x39000
    1014:	ldr	pc, [ip, #136]!	; 0x88

00001018 <getaddrinfo@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #233472	; 0x39000
    1020:	ldr	pc, [ip, #128]!	; 0x80

00001024 <ffs@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #233472	; 0x39000
    102c:	ldr	pc, [ip, #120]!	; 0x78

00001030 <gethostbyname@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #233472	; 0x39000
    1038:	ldr	pc, [ip, #112]!	; 0x70

0000103c <isatty@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #233472	; 0x39000
    1044:	ldr	pc, [ip, #104]!	; 0x68

00001048 <abort@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #233472	; 0x39000
    1050:	ldr	pc, [ip, #96]!	; 0x60

00001054 <getc@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #233472	; 0x39000
    105c:	ldr	pc, [ip, #88]!	; 0x58

Disassembly of section .text:

00001060 <call_weak_fn>:
    1060:	ldr	r3, [pc, #20]	; 107c <call_weak_fn+0x1c>
    1064:	ldr	r2, [pc, #20]	; 1080 <call_weak_fn+0x20>
    1068:	add	r3, pc, r3
    106c:	ldr	r2, [r3, r2]
    1070:	cmp	r2, #0
    1074:	bxeq	lr
    1078:	b	f34 <__gmon_start__@plt>
    107c:	.word	0x00038f90
    1080:	.word	0x000000c8

00001084 <deregister_tm_clones>:
    1084:	ldr	r0, [pc, #44]	; 10b8 <deregister_tm_clones+0x34>
    1088:	ldr	r3, [pc, #44]	; 10bc <deregister_tm_clones+0x38>
    108c:	add	r0, pc, r0
    1090:	add	r3, pc, r3
    1094:	cmp	r3, r0
    1098:	ldr	r3, [pc, #32]	; 10c0 <deregister_tm_clones+0x3c>
    109c:	add	r3, pc, r3
    10a0:	bxeq	lr
    10a4:	ldr	r2, [pc, #24]	; 10c4 <deregister_tm_clones+0x40>
    10a8:	ldr	r3, [r3, r2]
    10ac:	cmp	r3, #0
    10b0:	bxeq	lr
    10b4:	bx	r3
    10b8:	.word	0x000392a8
    10bc:	.word	0x000392a4
    10c0:	.word	0x00038f5c
    10c4:	.word	0x000000bc

000010c8 <register_tm_clones>:
    10c8:	ldr	r0, [pc, #56]	; 1108 <register_tm_clones+0x40>
    10cc:	ldr	r3, [pc, #56]	; 110c <register_tm_clones+0x44>
    10d0:	add	r0, pc, r0
    10d4:	add	r3, pc, r3
    10d8:	sub	r1, r3, r0
    10dc:	ldr	r3, [pc, #44]	; 1110 <register_tm_clones+0x48>
    10e0:	asr	r1, r1, #2
    10e4:	add	r3, pc, r3
    10e8:	add	r1, r1, r1, lsr #31
    10ec:	asrs	r1, r1, #1
    10f0:	bxeq	lr
    10f4:	ldr	r2, [pc, #24]	; 1114 <register_tm_clones+0x4c>
    10f8:	ldr	r3, [r3, r2]
    10fc:	cmp	r3, #0
    1100:	bxeq	lr
    1104:	bx	r3
    1108:	.word	0x00039264
    110c:	.word	0x00039260
    1110:	.word	0x00038f14
    1114:	.word	0x000000d8

00001118 <__do_global_dtors_aux>:
    1118:	ldr	r3, [pc, #76]	; 116c <__do_global_dtors_aux+0x54>
    111c:	ldr	r2, [pc, #76]	; 1170 <__do_global_dtors_aux+0x58>
    1120:	add	r3, pc, r3
    1124:	add	r2, pc, r2
    1128:	ldrb	r3, [r3]
    112c:	cmp	r3, #0
    1130:	bxne	lr
    1134:	ldr	r3, [pc, #56]	; 1174 <__do_global_dtors_aux+0x5c>
    1138:	push	{r4, lr}
    113c:	ldr	r3, [r2, r3]
    1140:	cmp	r3, #0
    1144:	beq	1154 <__do_global_dtors_aux+0x3c>
    1148:	ldr	r3, [pc, #40]	; 1178 <__do_global_dtors_aux+0x60>
    114c:	ldr	r0, [pc, r3]
    1150:	bl	e74 <__cxa_finalize@plt>
    1154:	bl	1084 <deregister_tm_clones>
    1158:	ldr	r3, [pc, #28]	; 117c <__do_global_dtors_aux+0x64>
    115c:	mov	r2, #1
    1160:	add	r3, pc, r3
    1164:	strb	r2, [r3]
    1168:	pop	{r4, pc}
    116c:	.word	0x00039218
    1170:	.word	0x00038ed4
    1174:	.word	0x000000b8
    1178:	.word	0x00038f88
    117c:	.word	0x000391d8

00001180 <frame_dummy>:
    1180:	b	10c8 <register_tm_clones>

00001184 <sfbpf_filter>:
    1184:	push	{fp, lr}
    1188:	mov	fp, sp
    118c:	sub	sp, sp, #152	; 0x98
    1190:	str	r0, [fp, #-8]
    1194:	str	r1, [fp, #-12]
    1198:	str	r2, [fp, #-16]
    119c:	str	r3, [fp, #-20]	; 0xffffffec
    11a0:	ldr	r0, [fp, #-8]
    11a4:	movw	r1, #0
    11a8:	cmp	r0, r1
    11ac:	bne	11bc <sfbpf_filter+0x38>
    11b0:	mvn	r0, #0
    11b4:	str	r0, [fp, #-4]
    11b8:	b	1bc4 <sfbpf_filter+0xa40>
    11bc:	movw	r0, #0
    11c0:	str	r0, [fp, #-24]	; 0xffffffe8
    11c4:	str	r0, [fp, #-28]	; 0xffffffe4
    11c8:	ldr	r0, [fp, #-8]
    11cc:	mvn	r1, #7
    11d0:	add	r0, r0, r1
    11d4:	str	r0, [fp, #-8]
    11d8:	ldr	r0, [fp, #-8]
    11dc:	add	r0, r0, #8
    11e0:	str	r0, [fp, #-8]
    11e4:	ldr	r0, [fp, #-8]
    11e8:	ldrh	r0, [r0]
    11ec:	cmp	r0, #177	; 0xb1
    11f0:	str	r0, [sp, #52]	; 0x34
    11f4:	bhi	14d0 <sfbpf_filter+0x34c>
    11f8:	add	r0, pc, #8
    11fc:	ldr	r1, [sp, #52]	; 0x34
    1200:	ldr	r2, [r0, r1, lsl #2]
    1204:	add	pc, r0, r2
    1208:	.word	0x0000055c
    120c:	.word	0x0000056c
    1210:	.word	0x000005b4
    1214:	.word	0x000005d0
    1218:	.word	0x000008d0
    121c:	.word	0x000005ec
    1220:	.word	0x000002cc
    1224:	.word	0x000009a4
    1228:	.word	0x000002c8
    122c:	.word	0x000002c8
    1230:	.word	0x000002c8
    1234:	.word	0x000002c8
    1238:	.word	0x00000818
    123c:	.word	0x000002c8
    1240:	.word	0x000002c8
    1244:	.word	0x000002c8
    1248:	.word	0x000002c8
    124c:	.word	0x000002c8
    1250:	.word	0x000002c8
    1254:	.word	0x000002c8
    1258:	.word	0x000008e8
    125c:	.word	0x00000688
    1260:	.word	0x000002dc
    1264:	.word	0x000002c8
    1268:	.word	0x000002c8
    126c:	.word	0x000002c8
    1270:	.word	0x000002c8
    1274:	.word	0x000002c8
    1278:	.word	0x0000082c
    127c:	.word	0x00000794
    1280:	.word	0x000002c8
    1284:	.word	0x000002c8
    1288:	.word	0x000002e8
    128c:	.word	0x000002c8
    1290:	.word	0x000002c8
    1294:	.word	0x000002c8
    1298:	.word	0x00000900
    129c:	.word	0x00000600
    12a0:	.word	0x000002c8
    12a4:	.word	0x000002c8
    12a8:	.word	0x0000034c
    12ac:	.word	0x000002c8
    12b0:	.word	0x000002c8
    12b4:	.word	0x000002c8
    12b8:	.word	0x00000840
    12bc:	.word	0x00000714
    12c0:	.word	0x000002c8
    12c4:	.word	0x000002c8
    12c8:	.word	0x000003a4
    12cc:	.word	0x000002c8
    12d0:	.word	0x000002c8
    12d4:	.word	0x000002c8
    12d8:	.word	0x00000918
    12dc:	.word	0x00000644
    12e0:	.word	0x000002c8
    12e4:	.word	0x000002c8
    12e8:	.word	0x000002c8
    12ec:	.word	0x000002c8
    12f0:	.word	0x000002c8
    12f4:	.word	0x000002c8
    12f8:	.word	0x00000854
    12fc:	.word	0x00000754
    1300:	.word	0x000002c8
    1304:	.word	0x000002c8
    1308:	.word	0x000003fc
    130c:	.word	0x000002c8
    1310:	.word	0x000002c8
    1314:	.word	0x000002c8
    1318:	.word	0x00000948
    131c:	.word	0x000006cc
    1320:	.word	0x000002c8
    1324:	.word	0x000002c8
    1328:	.word	0x00000468
    132c:	.word	0x000002c8
    1330:	.word	0x000002c8
    1334:	.word	0x000002c8
    1338:	.word	0x00000894
    133c:	.word	0x000007d4
    1340:	.word	0x000002c8
    1344:	.word	0x000002c8
    1348:	.word	0x000004c8
    134c:	.word	0x000002c8
    1350:	.word	0x000002c8
    1354:	.word	0x000002c8
    1358:	.word	0x00000930
    135c:	.word	0x000002c8
    1360:	.word	0x000002c8
    1364:	.word	0x000002c8
    1368:	.word	0x000002c8
    136c:	.word	0x000002c8
    1370:	.word	0x000002c8
    1374:	.word	0x000002c8
    1378:	.word	0x00000880
    137c:	.word	0x000002c8
    1380:	.word	0x000002c8
    1384:	.word	0x000002c8
    1388:	.word	0x0000057c
    138c:	.word	0x00000598
    1390:	.word	0x000002c8
    1394:	.word	0x000002c8
    1398:	.word	0x00000960
    139c:	.word	0x000002c8
    13a0:	.word	0x000002c8
    13a4:	.word	0x000002c8
    13a8:	.word	0x000002c8
    13ac:	.word	0x000002c8
    13b0:	.word	0x000002c8
    13b4:	.word	0x000002c8
    13b8:	.word	0x000008a8
    13bc:	.word	0x000002c8
    13c0:	.word	0x000002c8
    13c4:	.word	0x000002c8
    13c8:	.word	0x000002c8
    13cc:	.word	0x000002c8
    13d0:	.word	0x000002c8
    13d4:	.word	0x000002c8
    13d8:	.word	0x00000978
    13dc:	.word	0x000002c8
    13e0:	.word	0x000002c8
    13e4:	.word	0x000002c8
    13e8:	.word	0x000002c8
    13ec:	.word	0x000002c8
    13f0:	.word	0x000002c8
    13f4:	.word	0x000002c8
    13f8:	.word	0x000008bc
    13fc:	.word	0x000002c8
    1400:	.word	0x000002c8
    1404:	.word	0x000002c8
    1408:	.word	0x000003e4
    140c:	.word	0x000003f0
    1410:	.word	0x000002c8
    1414:	.word	0x000002c8
    1418:	.word	0x00000990
    141c:	.word	0x000002c8
    1420:	.word	0x000002c8
    1424:	.word	0x000009b0
    1428:	.word	0x000002c8
    142c:	.word	0x000002c8
    1430:	.word	0x000002c8
    1434:	.word	0x000002c8
    1438:	.word	0x000002c8
    143c:	.word	0x000002c8
    1440:	.word	0x000002c8
    1444:	.word	0x000002c8
    1448:	.word	0x000002c8
    144c:	.word	0x000002c8
    1450:	.word	0x000002c8
    1454:	.word	0x000002c8
    1458:	.word	0x000002c8
    145c:	.word	0x000002c8
    1460:	.word	0x000002c8
    1464:	.word	0x000002c8
    1468:	.word	0x000002c8
    146c:	.word	0x000002c8
    1470:	.word	0x000002c8
    1474:	.word	0x000002c8
    1478:	.word	0x000002c8
    147c:	.word	0x000002c8
    1480:	.word	0x000002c8
    1484:	.word	0x000002c8
    1488:	.word	0x000002c8
    148c:	.word	0x000002c8
    1490:	.word	0x000002c8
    1494:	.word	0x000002c8
    1498:	.word	0x000002c8
    149c:	.word	0x000002c8
    14a0:	.word	0x000002c8
    14a4:	.word	0x000002c8
    14a8:	.word	0x000002c8
    14ac:	.word	0x000002c8
    14b0:	.word	0x000002c8
    14b4:	.word	0x000002c8
    14b8:	.word	0x000002c8
    14bc:	.word	0x000002c8
    14c0:	.word	0x000002c8
    14c4:	.word	0x000002c8
    14c8:	.word	0x000002c8
    14cc:	.word	0x00000510
    14d0:	bl	1048 <abort@plt>
    14d4:	ldr	r0, [fp, #-8]
    14d8:	ldr	r0, [r0, #4]
    14dc:	str	r0, [fp, #-4]
    14e0:	b	1bc4 <sfbpf_filter+0xa40>
    14e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    14e8:	str	r0, [fp, #-4]
    14ec:	b	1bc4 <sfbpf_filter+0xa40>
    14f0:	ldr	r0, [fp, #-8]
    14f4:	ldr	r0, [r0, #4]
    14f8:	str	r0, [fp, #-32]	; 0xffffffe0
    14fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1500:	add	r0, r0, #4
    1504:	ldr	r1, [fp, #-20]	; 0xffffffec
    1508:	cmp	r0, r1
    150c:	bls	151c <sfbpf_filter+0x398>
    1510:	movw	r0, #0
    1514:	str	r0, [fp, #-4]
    1518:	b	1bc4 <sfbpf_filter+0xa40>
    151c:	ldr	r0, [fp, #-12]
    1520:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1524:	ldrb	r1, [r0, r1]!
    1528:	lsl	r1, r1, #24
    152c:	ldrb	r2, [r0, #1]
    1530:	ldrb	r3, [r0, #2]
    1534:	ldrb	r0, [r0, #3]
    1538:	orr	r1, r1, r2, lsl #16
    153c:	orr	r1, r1, r3, lsl #8
    1540:	mov	r2, r0
    1544:	orr	r0, r1, r0
    1548:	str	r0, [fp, #-24]	; 0xffffffe8
    154c:	str	r2, [sp, #48]	; 0x30
    1550:	b	11d8 <sfbpf_filter+0x54>
    1554:	ldr	r0, [fp, #-8]
    1558:	ldr	r0, [r0, #4]
    155c:	str	r0, [fp, #-32]	; 0xffffffe0
    1560:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1564:	add	r0, r0, #2
    1568:	ldr	r1, [fp, #-20]	; 0xffffffec
    156c:	cmp	r0, r1
    1570:	bls	1580 <sfbpf_filter+0x3fc>
    1574:	movw	r0, #0
    1578:	str	r0, [fp, #-4]
    157c:	b	1bc4 <sfbpf_filter+0xa40>
    1580:	ldr	r0, [fp, #-12]
    1584:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1588:	ldrb	r1, [r0, r1]!
    158c:	lsl	r1, r1, #8
    1590:	ldrb	r0, [r0, #1]
    1594:	mov	r2, r0
    1598:	orr	r0, r1, r0
    159c:	uxth	r0, r0
    15a0:	str	r0, [fp, #-24]	; 0xffffffe8
    15a4:	str	r2, [sp, #44]	; 0x2c
    15a8:	b	11d8 <sfbpf_filter+0x54>
    15ac:	ldr	r0, [fp, #-8]
    15b0:	ldr	r0, [r0, #4]
    15b4:	str	r0, [fp, #-32]	; 0xffffffe0
    15b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    15bc:	ldr	r1, [fp, #-20]	; 0xffffffec
    15c0:	cmp	r0, r1
    15c4:	bcc	15d4 <sfbpf_filter+0x450>
    15c8:	movw	r0, #0
    15cc:	str	r0, [fp, #-4]
    15d0:	b	1bc4 <sfbpf_filter+0xa40>
    15d4:	ldr	r0, [fp, #-12]
    15d8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    15dc:	add	r0, r0, r1
    15e0:	ldrb	r0, [r0]
    15e4:	str	r0, [fp, #-24]	; 0xffffffe8
    15e8:	b	11d8 <sfbpf_filter+0x54>
    15ec:	ldr	r0, [fp, #-16]
    15f0:	str	r0, [fp, #-24]	; 0xffffffe8
    15f4:	b	11d8 <sfbpf_filter+0x54>
    15f8:	ldr	r0, [fp, #-16]
    15fc:	str	r0, [fp, #-28]	; 0xffffffe4
    1600:	b	11d8 <sfbpf_filter+0x54>
    1604:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1608:	ldr	r1, [fp, #-8]
    160c:	ldr	r1, [r1, #4]
    1610:	add	r0, r0, r1
    1614:	str	r0, [fp, #-32]	; 0xffffffe0
    1618:	ldr	r0, [fp, #-32]	; 0xffffffe0
    161c:	add	r0, r0, #4
    1620:	ldr	r1, [fp, #-20]	; 0xffffffec
    1624:	cmp	r0, r1
    1628:	bls	1638 <sfbpf_filter+0x4b4>
    162c:	movw	r0, #0
    1630:	str	r0, [fp, #-4]
    1634:	b	1bc4 <sfbpf_filter+0xa40>
    1638:	ldr	r0, [fp, #-12]
    163c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1640:	ldrb	r1, [r0, r1]!
    1644:	lsl	r1, r1, #24
    1648:	ldrb	r2, [r0, #1]
    164c:	ldrb	r3, [r0, #2]
    1650:	ldrb	r0, [r0, #3]
    1654:	orr	r1, r1, r2, lsl #16
    1658:	orr	r1, r1, r3, lsl #8
    165c:	mov	r2, r0
    1660:	orr	r0, r1, r0
    1664:	str	r0, [fp, #-24]	; 0xffffffe8
    1668:	str	r2, [sp, #40]	; 0x28
    166c:	b	11d8 <sfbpf_filter+0x54>
    1670:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1674:	ldr	r1, [fp, #-8]
    1678:	ldr	r1, [r1, #4]
    167c:	add	r0, r0, r1
    1680:	str	r0, [fp, #-32]	; 0xffffffe0
    1684:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1688:	add	r0, r0, #2
    168c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1690:	cmp	r0, r1
    1694:	bls	16a4 <sfbpf_filter+0x520>
    1698:	movw	r0, #0
    169c:	str	r0, [fp, #-4]
    16a0:	b	1bc4 <sfbpf_filter+0xa40>
    16a4:	ldr	r0, [fp, #-12]
    16a8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    16ac:	ldrb	r1, [r0, r1]!
    16b0:	lsl	r1, r1, #8
    16b4:	ldrb	r0, [r0, #1]
    16b8:	mov	r2, r0
    16bc:	orr	r0, r1, r0
    16c0:	uxth	r0, r0
    16c4:	str	r0, [fp, #-24]	; 0xffffffe8
    16c8:	str	r2, [sp, #36]	; 0x24
    16cc:	b	11d8 <sfbpf_filter+0x54>
    16d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    16d4:	ldr	r1, [fp, #-8]
    16d8:	ldr	r1, [r1, #4]
    16dc:	add	r0, r0, r1
    16e0:	str	r0, [fp, #-32]	; 0xffffffe0
    16e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    16e8:	ldr	r1, [fp, #-20]	; 0xffffffec
    16ec:	cmp	r0, r1
    16f0:	bcc	1700 <sfbpf_filter+0x57c>
    16f4:	movw	r0, #0
    16f8:	str	r0, [fp, #-4]
    16fc:	b	1bc4 <sfbpf_filter+0xa40>
    1700:	ldr	r0, [fp, #-12]
    1704:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1708:	add	r0, r0, r1
    170c:	ldrb	r0, [r0]
    1710:	str	r0, [fp, #-24]	; 0xffffffe8
    1714:	b	11d8 <sfbpf_filter+0x54>
    1718:	ldr	r0, [fp, #-8]
    171c:	ldr	r0, [r0, #4]
    1720:	str	r0, [fp, #-32]	; 0xffffffe0
    1724:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1728:	ldr	r1, [fp, #-20]	; 0xffffffec
    172c:	cmp	r0, r1
    1730:	bcc	1740 <sfbpf_filter+0x5bc>
    1734:	movw	r0, #0
    1738:	str	r0, [fp, #-4]
    173c:	b	1bc4 <sfbpf_filter+0xa40>
    1740:	ldr	r0, [fp, #-12]
    1744:	ldr	r1, [fp, #-8]
    1748:	ldr	r1, [r1, #4]
    174c:	add	r0, r0, r1
    1750:	ldrb	r0, [r0]
    1754:	and	r0, r0, #15
    1758:	lsl	r0, r0, #2
    175c:	str	r0, [fp, #-28]	; 0xffffffe4
    1760:	b	11d8 <sfbpf_filter+0x54>
    1764:	ldr	r0, [fp, #-8]
    1768:	ldr	r0, [r0, #4]
    176c:	str	r0, [fp, #-24]	; 0xffffffe8
    1770:	b	11d8 <sfbpf_filter+0x54>
    1774:	ldr	r0, [fp, #-8]
    1778:	ldr	r0, [r0, #4]
    177c:	str	r0, [fp, #-28]	; 0xffffffe4
    1780:	b	11d8 <sfbpf_filter+0x54>
    1784:	ldr	r0, [fp, #-8]
    1788:	ldr	r0, [r0, #4]
    178c:	add	r1, sp, #56	; 0x38
    1790:	add	r0, r1, r0, lsl #2
    1794:	ldr	r0, [r0]
    1798:	str	r0, [fp, #-24]	; 0xffffffe8
    179c:	b	11d8 <sfbpf_filter+0x54>
    17a0:	ldr	r0, [fp, #-8]
    17a4:	ldr	r0, [r0, #4]
    17a8:	add	r1, sp, #56	; 0x38
    17ac:	add	r0, r1, r0, lsl #2
    17b0:	ldr	r0, [r0]
    17b4:	str	r0, [fp, #-28]	; 0xffffffe4
    17b8:	b	11d8 <sfbpf_filter+0x54>
    17bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    17c0:	ldr	r1, [fp, #-8]
    17c4:	ldr	r1, [r1, #4]
    17c8:	add	r2, sp, #56	; 0x38
    17cc:	add	r1, r2, r1, lsl #2
    17d0:	str	r0, [r1]
    17d4:	b	11d8 <sfbpf_filter+0x54>
    17d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    17dc:	ldr	r1, [fp, #-8]
    17e0:	ldr	r1, [r1, #4]
    17e4:	add	r2, sp, #56	; 0x38
    17e8:	add	r1, r2, r1, lsl #2
    17ec:	str	r0, [r1]
    17f0:	b	11d8 <sfbpf_filter+0x54>
    17f4:	ldr	r0, [fp, #-8]
    17f8:	ldr	r1, [r0, #4]
    17fc:	add	r0, r0, r1, lsl #3
    1800:	str	r0, [fp, #-8]
    1804:	b	11d8 <sfbpf_filter+0x54>
    1808:	ldr	r0, [fp, #-24]	; 0xffffffe8
    180c:	ldr	r1, [fp, #-8]
    1810:	ldr	r1, [r1, #4]
    1814:	cmp	r0, r1
    1818:	bls	182c <sfbpf_filter+0x6a8>
    181c:	ldr	r0, [fp, #-8]
    1820:	ldrb	r0, [r0, #2]
    1824:	str	r0, [sp, #32]
    1828:	b	1838 <sfbpf_filter+0x6b4>
    182c:	ldr	r0, [fp, #-8]
    1830:	ldrb	r0, [r0, #3]
    1834:	str	r0, [sp, #32]
    1838:	ldr	r0, [sp, #32]
    183c:	ldr	r1, [fp, #-8]
    1840:	add	r0, r1, r0, lsl #3
    1844:	str	r0, [fp, #-8]
    1848:	b	11d8 <sfbpf_filter+0x54>
    184c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1850:	ldr	r1, [fp, #-8]
    1854:	ldr	r1, [r1, #4]
    1858:	cmp	r0, r1
    185c:	bcc	1870 <sfbpf_filter+0x6ec>
    1860:	ldr	r0, [fp, #-8]
    1864:	ldrb	r0, [r0, #2]
    1868:	str	r0, [sp, #28]
    186c:	b	187c <sfbpf_filter+0x6f8>
    1870:	ldr	r0, [fp, #-8]
    1874:	ldrb	r0, [r0, #3]
    1878:	str	r0, [sp, #28]
    187c:	ldr	r0, [sp, #28]
    1880:	ldr	r1, [fp, #-8]
    1884:	add	r0, r1, r0, lsl #3
    1888:	str	r0, [fp, #-8]
    188c:	b	11d8 <sfbpf_filter+0x54>
    1890:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1894:	ldr	r1, [fp, #-8]
    1898:	ldr	r1, [r1, #4]
    189c:	cmp	r0, r1
    18a0:	bne	18b4 <sfbpf_filter+0x730>
    18a4:	ldr	r0, [fp, #-8]
    18a8:	ldrb	r0, [r0, #2]
    18ac:	str	r0, [sp, #24]
    18b0:	b	18c0 <sfbpf_filter+0x73c>
    18b4:	ldr	r0, [fp, #-8]
    18b8:	ldrb	r0, [r0, #3]
    18bc:	str	r0, [sp, #24]
    18c0:	ldr	r0, [sp, #24]
    18c4:	ldr	r1, [fp, #-8]
    18c8:	add	r0, r1, r0, lsl #3
    18cc:	str	r0, [fp, #-8]
    18d0:	b	11d8 <sfbpf_filter+0x54>
    18d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    18d8:	ldr	r1, [fp, #-8]
    18dc:	ldr	r1, [r1, #4]
    18e0:	and	r0, r0, r1
    18e4:	cmp	r0, #0
    18e8:	beq	18fc <sfbpf_filter+0x778>
    18ec:	ldr	r0, [fp, #-8]
    18f0:	ldrb	r0, [r0, #2]
    18f4:	str	r0, [sp, #20]
    18f8:	b	1908 <sfbpf_filter+0x784>
    18fc:	ldr	r0, [fp, #-8]
    1900:	ldrb	r0, [r0, #3]
    1904:	str	r0, [sp, #20]
    1908:	ldr	r0, [sp, #20]
    190c:	ldr	r1, [fp, #-8]
    1910:	add	r0, r1, r0, lsl #3
    1914:	str	r0, [fp, #-8]
    1918:	b	11d8 <sfbpf_filter+0x54>
    191c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1920:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1924:	cmp	r0, r1
    1928:	bls	193c <sfbpf_filter+0x7b8>
    192c:	ldr	r0, [fp, #-8]
    1930:	ldrb	r0, [r0, #2]
    1934:	str	r0, [sp, #16]
    1938:	b	1948 <sfbpf_filter+0x7c4>
    193c:	ldr	r0, [fp, #-8]
    1940:	ldrb	r0, [r0, #3]
    1944:	str	r0, [sp, #16]
    1948:	ldr	r0, [sp, #16]
    194c:	ldr	r1, [fp, #-8]
    1950:	add	r0, r1, r0, lsl #3
    1954:	str	r0, [fp, #-8]
    1958:	b	11d8 <sfbpf_filter+0x54>
    195c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1960:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1964:	cmp	r0, r1
    1968:	bcc	197c <sfbpf_filter+0x7f8>
    196c:	ldr	r0, [fp, #-8]
    1970:	ldrb	r0, [r0, #2]
    1974:	str	r0, [sp, #12]
    1978:	b	1988 <sfbpf_filter+0x804>
    197c:	ldr	r0, [fp, #-8]
    1980:	ldrb	r0, [r0, #3]
    1984:	str	r0, [sp, #12]
    1988:	ldr	r0, [sp, #12]
    198c:	ldr	r1, [fp, #-8]
    1990:	add	r0, r1, r0, lsl #3
    1994:	str	r0, [fp, #-8]
    1998:	b	11d8 <sfbpf_filter+0x54>
    199c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    19a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    19a4:	cmp	r0, r1
    19a8:	bne	19bc <sfbpf_filter+0x838>
    19ac:	ldr	r0, [fp, #-8]
    19b0:	ldrb	r0, [r0, #2]
    19b4:	str	r0, [sp, #8]
    19b8:	b	19c8 <sfbpf_filter+0x844>
    19bc:	ldr	r0, [fp, #-8]
    19c0:	ldrb	r0, [r0, #3]
    19c4:	str	r0, [sp, #8]
    19c8:	ldr	r0, [sp, #8]
    19cc:	ldr	r1, [fp, #-8]
    19d0:	add	r0, r1, r0, lsl #3
    19d4:	str	r0, [fp, #-8]
    19d8:	b	11d8 <sfbpf_filter+0x54>
    19dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    19e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    19e4:	and	r0, r0, r1
    19e8:	cmp	r0, #0
    19ec:	beq	1a00 <sfbpf_filter+0x87c>
    19f0:	ldr	r0, [fp, #-8]
    19f4:	ldrb	r0, [r0, #2]
    19f8:	str	r0, [sp, #4]
    19fc:	b	1a0c <sfbpf_filter+0x888>
    1a00:	ldr	r0, [fp, #-8]
    1a04:	ldrb	r0, [r0, #3]
    1a08:	str	r0, [sp, #4]
    1a0c:	ldr	r0, [sp, #4]
    1a10:	ldr	r1, [fp, #-8]
    1a14:	add	r0, r1, r0, lsl #3
    1a18:	str	r0, [fp, #-8]
    1a1c:	b	11d8 <sfbpf_filter+0x54>
    1a20:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a24:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a28:	add	r0, r1, r0
    1a2c:	str	r0, [fp, #-24]	; 0xffffffe8
    1a30:	b	11d8 <sfbpf_filter+0x54>
    1a34:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a38:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a3c:	sub	r0, r1, r0
    1a40:	str	r0, [fp, #-24]	; 0xffffffe8
    1a44:	b	11d8 <sfbpf_filter+0x54>
    1a48:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a50:	mul	r0, r1, r0
    1a54:	str	r0, [fp, #-24]	; 0xffffffe8
    1a58:	b	11d8 <sfbpf_filter+0x54>
    1a5c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a60:	cmp	r0, #0
    1a64:	bne	1a74 <sfbpf_filter+0x8f0>
    1a68:	movw	r0, #0
    1a6c:	str	r0, [fp, #-4]
    1a70:	b	1bc4 <sfbpf_filter+0xa40>
    1a74:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a78:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a7c:	udiv	r0, r1, r0
    1a80:	str	r0, [fp, #-24]	; 0xffffffe8
    1a84:	b	11d8 <sfbpf_filter+0x54>
    1a88:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a90:	and	r0, r1, r0
    1a94:	str	r0, [fp, #-24]	; 0xffffffe8
    1a98:	b	11d8 <sfbpf_filter+0x54>
    1a9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1aa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1aa4:	orr	r0, r1, r0
    1aa8:	str	r0, [fp, #-24]	; 0xffffffe8
    1aac:	b	11d8 <sfbpf_filter+0x54>
    1ab0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1ab4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1ab8:	lsl	r0, r1, r0
    1abc:	str	r0, [fp, #-24]	; 0xffffffe8
    1ac0:	b	11d8 <sfbpf_filter+0x54>
    1ac4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1ac8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1acc:	lsr	r0, r1, r0
    1ad0:	str	r0, [fp, #-24]	; 0xffffffe8
    1ad4:	b	11d8 <sfbpf_filter+0x54>
    1ad8:	ldr	r0, [fp, #-8]
    1adc:	ldr	r0, [r0, #4]
    1ae0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1ae4:	add	r0, r1, r0
    1ae8:	str	r0, [fp, #-24]	; 0xffffffe8
    1aec:	b	11d8 <sfbpf_filter+0x54>
    1af0:	ldr	r0, [fp, #-8]
    1af4:	ldr	r0, [r0, #4]
    1af8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1afc:	sub	r0, r1, r0
    1b00:	str	r0, [fp, #-24]	; 0xffffffe8
    1b04:	b	11d8 <sfbpf_filter+0x54>
    1b08:	ldr	r0, [fp, #-8]
    1b0c:	ldr	r0, [r0, #4]
    1b10:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b14:	mul	r0, r1, r0
    1b18:	str	r0, [fp, #-24]	; 0xffffffe8
    1b1c:	b	11d8 <sfbpf_filter+0x54>
    1b20:	ldr	r0, [fp, #-8]
    1b24:	ldr	r0, [r0, #4]
    1b28:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b2c:	udiv	r0, r1, r0
    1b30:	str	r0, [fp, #-24]	; 0xffffffe8
    1b34:	b	11d8 <sfbpf_filter+0x54>
    1b38:	ldr	r0, [fp, #-8]
    1b3c:	ldr	r0, [r0, #4]
    1b40:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b44:	and	r0, r1, r0
    1b48:	str	r0, [fp, #-24]	; 0xffffffe8
    1b4c:	b	11d8 <sfbpf_filter+0x54>
    1b50:	ldr	r0, [fp, #-8]
    1b54:	ldr	r0, [r0, #4]
    1b58:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b5c:	orr	r0, r1, r0
    1b60:	str	r0, [fp, #-24]	; 0xffffffe8
    1b64:	b	11d8 <sfbpf_filter+0x54>
    1b68:	ldr	r0, [fp, #-8]
    1b6c:	ldr	r0, [r0, #4]
    1b70:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b74:	lsl	r0, r1, r0
    1b78:	str	r0, [fp, #-24]	; 0xffffffe8
    1b7c:	b	11d8 <sfbpf_filter+0x54>
    1b80:	ldr	r0, [fp, #-8]
    1b84:	ldr	r0, [r0, #4]
    1b88:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b8c:	lsr	r0, r1, r0
    1b90:	str	r0, [fp, #-24]	; 0xffffffe8
    1b94:	b	11d8 <sfbpf_filter+0x54>
    1b98:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1b9c:	movw	r1, #0
    1ba0:	sub	r0, r1, r0
    1ba4:	str	r0, [fp, #-24]	; 0xffffffe8
    1ba8:	b	11d8 <sfbpf_filter+0x54>
    1bac:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1bb0:	str	r0, [fp, #-28]	; 0xffffffe4
    1bb4:	b	11d8 <sfbpf_filter+0x54>
    1bb8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1bbc:	str	r0, [fp, #-24]	; 0xffffffe8
    1bc0:	b	11d8 <sfbpf_filter+0x54>
    1bc4:	ldr	r0, [fp, #-4]
    1bc8:	mov	sp, fp
    1bcc:	pop	{fp, pc}

00001bd0 <sfbpf_validate>:
    1bd0:	sub	sp, sp, #40	; 0x28
    1bd4:	str	r0, [sp, #32]
    1bd8:	str	r1, [sp, #28]
    1bdc:	ldr	r0, [sp, #28]
    1be0:	cmp	r0, #1
    1be4:	bge	1bf4 <sfbpf_validate+0x24>
    1be8:	movw	r0, #0
    1bec:	str	r0, [sp, #36]	; 0x24
    1bf0:	b	1f50 <sfbpf_validate+0x380>
    1bf4:	movw	r0, #0
    1bf8:	str	r0, [sp, #24]
    1bfc:	ldr	r0, [sp, #24]
    1c00:	ldr	r1, [sp, #28]
    1c04:	cmp	r0, r1
    1c08:	bcs	1f24 <sfbpf_validate+0x354>
    1c0c:	ldr	r0, [sp, #32]
    1c10:	ldr	r1, [sp, #24]
    1c14:	add	r0, r0, r1, lsl #3
    1c18:	str	r0, [sp, #16]
    1c1c:	ldr	r0, [sp, #16]
    1c20:	ldrh	r0, [r0]
    1c24:	and	r0, r0, #7
    1c28:	cmp	r0, #7
    1c2c:	str	r0, [sp, #12]
    1c30:	bhi	1f04 <sfbpf_validate+0x334>
    1c34:	add	r0, pc, #8
    1c38:	ldr	r1, [sp, #12]
    1c3c:	ldr	r2, [r0, r1, lsl #2]
    1c40:	add	pc, r0, r2
    1c44:	.word	0x00000020
    1c48:	.word	0x00000020
    1c4c:	.word	0x000000c8
    1c50:	.word	0x000000c8
    1c54:	.word	0x000000e8
    1c58:	.word	0x000001cc
    1c5c:	.word	0x000002b8
    1c60:	.word	0x000002bc
    1c64:	ldr	r0, [sp, #16]
    1c68:	ldrh	r0, [r0]
    1c6c:	and	r0, r0, #224	; 0xe0
    1c70:	cmp	r0, #0
    1c74:	str	r0, [sp, #8]
    1c78:	beq	1cd0 <sfbpf_validate+0x100>
    1c7c:	b	1c80 <sfbpf_validate+0xb0>
    1c80:	ldr	r0, [sp, #8]
    1c84:	cmp	r0, #32
    1c88:	beq	1cd4 <sfbpf_validate+0x104>
    1c8c:	b	1c90 <sfbpf_validate+0xc0>
    1c90:	ldr	r0, [sp, #8]
    1c94:	cmp	r0, #64	; 0x40
    1c98:	beq	1cd4 <sfbpf_validate+0x104>
    1c9c:	b	1ca0 <sfbpf_validate+0xd0>
    1ca0:	ldr	r0, [sp, #8]
    1ca4:	cmp	r0, #96	; 0x60
    1ca8:	beq	1cd8 <sfbpf_validate+0x108>
    1cac:	b	1cb0 <sfbpf_validate+0xe0>
    1cb0:	ldr	r0, [sp, #8]
    1cb4:	cmp	r0, #128	; 0x80
    1cb8:	beq	1cf8 <sfbpf_validate+0x128>
    1cbc:	b	1cc0 <sfbpf_validate+0xf0>
    1cc0:	ldr	r0, [sp, #8]
    1cc4:	cmp	r0, #160	; 0xa0
    1cc8:	beq	1cd4 <sfbpf_validate+0x104>
    1ccc:	b	1cfc <sfbpf_validate+0x12c>
    1cd0:	b	1d08 <sfbpf_validate+0x138>
    1cd4:	b	1d08 <sfbpf_validate+0x138>
    1cd8:	ldr	r0, [sp, #16]
    1cdc:	ldr	r0, [r0, #4]
    1ce0:	cmp	r0, #16
    1ce4:	bcc	1cf4 <sfbpf_validate+0x124>
    1ce8:	movw	r0, #0
    1cec:	str	r0, [sp, #36]	; 0x24
    1cf0:	b	1f50 <sfbpf_validate+0x380>
    1cf4:	b	1d08 <sfbpf_validate+0x138>
    1cf8:	b	1d08 <sfbpf_validate+0x138>
    1cfc:	movw	r0, #0
    1d00:	str	r0, [sp, #36]	; 0x24
    1d04:	b	1f50 <sfbpf_validate+0x380>
    1d08:	b	1f10 <sfbpf_validate+0x340>
    1d0c:	ldr	r0, [sp, #16]
    1d10:	ldr	r0, [r0, #4]
    1d14:	cmp	r0, #16
    1d18:	bcc	1d28 <sfbpf_validate+0x158>
    1d1c:	movw	r0, #0
    1d20:	str	r0, [sp, #36]	; 0x24
    1d24:	b	1f50 <sfbpf_validate+0x380>
    1d28:	b	1f10 <sfbpf_validate+0x340>
    1d2c:	ldr	r0, [sp, #16]
    1d30:	ldrh	r0, [r0]
    1d34:	and	r0, r0, #240	; 0xf0
    1d38:	cmp	r0, #0
    1d3c:	str	r0, [sp, #4]
    1d40:	beq	1dc8 <sfbpf_validate+0x1f8>
    1d44:	b	1d48 <sfbpf_validate+0x178>
    1d48:	ldr	r0, [sp, #4]
    1d4c:	cmp	r0, #16
    1d50:	beq	1dc8 <sfbpf_validate+0x1f8>
    1d54:	b	1d58 <sfbpf_validate+0x188>
    1d58:	ldr	r0, [sp, #4]
    1d5c:	cmp	r0, #32
    1d60:	beq	1dc8 <sfbpf_validate+0x1f8>
    1d64:	b	1d68 <sfbpf_validate+0x198>
    1d68:	ldr	r0, [sp, #4]
    1d6c:	cmp	r0, #48	; 0x30
    1d70:	beq	1dcc <sfbpf_validate+0x1fc>
    1d74:	b	1d78 <sfbpf_validate+0x1a8>
    1d78:	ldr	r0, [sp, #4]
    1d7c:	cmp	r0, #64	; 0x40
    1d80:	beq	1dc8 <sfbpf_validate+0x1f8>
    1d84:	b	1d88 <sfbpf_validate+0x1b8>
    1d88:	ldr	r0, [sp, #4]
    1d8c:	cmp	r0, #80	; 0x50
    1d90:	beq	1dc8 <sfbpf_validate+0x1f8>
    1d94:	b	1d98 <sfbpf_validate+0x1c8>
    1d98:	ldr	r0, [sp, #4]
    1d9c:	cmp	r0, #96	; 0x60
    1da0:	beq	1dc8 <sfbpf_validate+0x1f8>
    1da4:	b	1da8 <sfbpf_validate+0x1d8>
    1da8:	ldr	r0, [sp, #4]
    1dac:	cmp	r0, #112	; 0x70
    1db0:	beq	1dc8 <sfbpf_validate+0x1f8>
    1db4:	b	1db8 <sfbpf_validate+0x1e8>
    1db8:	ldr	r0, [sp, #4]
    1dbc:	cmp	r0, #128	; 0x80
    1dc0:	bne	1e00 <sfbpf_validate+0x230>
    1dc4:	b	1dc8 <sfbpf_validate+0x1f8>
    1dc8:	b	1e0c <sfbpf_validate+0x23c>
    1dcc:	ldr	r0, [sp, #16]
    1dd0:	ldrh	r0, [r0]
    1dd4:	and	r0, r0, #24
    1dd8:	cmp	r0, #0
    1ddc:	bne	1dfc <sfbpf_validate+0x22c>
    1de0:	ldr	r0, [sp, #16]
    1de4:	ldr	r0, [r0, #4]
    1de8:	cmp	r0, #0
    1dec:	bne	1dfc <sfbpf_validate+0x22c>
    1df0:	movw	r0, #0
    1df4:	str	r0, [sp, #36]	; 0x24
    1df8:	b	1f50 <sfbpf_validate+0x380>
    1dfc:	b	1e0c <sfbpf_validate+0x23c>
    1e00:	movw	r0, #0
    1e04:	str	r0, [sp, #36]	; 0x24
    1e08:	b	1f50 <sfbpf_validate+0x380>
    1e0c:	b	1f10 <sfbpf_validate+0x340>
    1e10:	ldr	r0, [sp, #24]
    1e14:	add	r0, r0, #1
    1e18:	str	r0, [sp, #20]
    1e1c:	ldr	r0, [sp, #16]
    1e20:	ldrh	r0, [r0]
    1e24:	and	r0, r0, #240	; 0xf0
    1e28:	cmp	r0, #0
    1e2c:	str	r0, [sp]
    1e30:	beq	1e78 <sfbpf_validate+0x2a8>
    1e34:	b	1e38 <sfbpf_validate+0x268>
    1e38:	ldr	r0, [sp]
    1e3c:	cmp	r0, #16
    1e40:	beq	1ea4 <sfbpf_validate+0x2d4>
    1e44:	b	1e48 <sfbpf_validate+0x278>
    1e48:	ldr	r0, [sp]
    1e4c:	cmp	r0, #32
    1e50:	beq	1ea4 <sfbpf_validate+0x2d4>
    1e54:	b	1e58 <sfbpf_validate+0x288>
    1e58:	ldr	r0, [sp]
    1e5c:	cmp	r0, #48	; 0x30
    1e60:	beq	1ea4 <sfbpf_validate+0x2d4>
    1e64:	b	1e68 <sfbpf_validate+0x298>
    1e68:	ldr	r0, [sp]
    1e6c:	cmp	r0, #64	; 0x40
    1e70:	beq	1ea4 <sfbpf_validate+0x2d4>
    1e74:	b	1eec <sfbpf_validate+0x31c>
    1e78:	ldr	r0, [sp, #20]
    1e7c:	ldr	r1, [sp, #16]
    1e80:	ldr	r1, [r1, #4]
    1e84:	add	r0, r0, r1
    1e88:	ldr	r1, [sp, #28]
    1e8c:	cmp	r0, r1
    1e90:	bcc	1ea0 <sfbpf_validate+0x2d0>
    1e94:	movw	r0, #0
    1e98:	str	r0, [sp, #36]	; 0x24
    1e9c:	b	1f50 <sfbpf_validate+0x380>
    1ea0:	b	1ef8 <sfbpf_validate+0x328>
    1ea4:	ldr	r0, [sp, #20]
    1ea8:	ldr	r1, [sp, #16]
    1eac:	ldrb	r1, [r1, #2]
    1eb0:	add	r0, r0, r1
    1eb4:	ldr	r1, [sp, #28]
    1eb8:	cmp	r0, r1
    1ebc:	bcs	1edc <sfbpf_validate+0x30c>
    1ec0:	ldr	r0, [sp, #20]
    1ec4:	ldr	r1, [sp, #16]
    1ec8:	ldrb	r1, [r1, #3]
    1ecc:	add	r0, r0, r1
    1ed0:	ldr	r1, [sp, #28]
    1ed4:	cmp	r0, r1
    1ed8:	bcc	1ee8 <sfbpf_validate+0x318>
    1edc:	movw	r0, #0
    1ee0:	str	r0, [sp, #36]	; 0x24
    1ee4:	b	1f50 <sfbpf_validate+0x380>
    1ee8:	b	1ef8 <sfbpf_validate+0x328>
    1eec:	movw	r0, #0
    1ef0:	str	r0, [sp, #36]	; 0x24
    1ef4:	b	1f50 <sfbpf_validate+0x380>
    1ef8:	b	1f10 <sfbpf_validate+0x340>
    1efc:	b	1f10 <sfbpf_validate+0x340>
    1f00:	b	1f10 <sfbpf_validate+0x340>
    1f04:	movw	r0, #0
    1f08:	str	r0, [sp, #36]	; 0x24
    1f0c:	b	1f50 <sfbpf_validate+0x380>
    1f10:	b	1f14 <sfbpf_validate+0x344>
    1f14:	ldr	r0, [sp, #24]
    1f18:	add	r0, r0, #1
    1f1c:	str	r0, [sp, #24]
    1f20:	b	1bfc <sfbpf_validate+0x2c>
    1f24:	ldr	r0, [sp, #32]
    1f28:	ldr	r1, [sp, #28]
    1f2c:	sub	r1, r1, #1
    1f30:	add	r0, r0, r1, lsl #3
    1f34:	ldrh	r0, [r0]
    1f38:	and	r0, r0, #7
    1f3c:	cmp	r0, #6
    1f40:	movw	r0, #0
    1f44:	moveq	r0, #1
    1f48:	and	r0, r0, #1
    1f4c:	str	r0, [sp, #36]	; 0x24
    1f50:	ldr	r0, [sp, #36]	; 0x24
    1f54:	add	sp, sp, #40	; 0x28
    1f58:	bx	lr

00001f5c <sfbpf_print>:
    1f5c:	push	{fp, lr}
    1f60:	mov	fp, sp
    1f64:	sub	sp, sp, #24
    1f68:	ldr	r2, [pc, #152]	; 2008 <sfbpf_print+0xac>
    1f6c:	add	r2, pc, r2
    1f70:	str	r0, [fp, #-4]
    1f74:	str	r1, [fp, #-8]
    1f78:	mov	r0, r2
    1f7c:	bl	e80 <printf@plt>
    1f80:	movw	r1, #0
    1f84:	str	r1, [sp, #8]
    1f88:	str	r0, [sp, #4]
    1f8c:	ldr	r0, [sp, #8]
    1f90:	ldr	r1, [fp, #-4]
    1f94:	ldr	r1, [r1]
    1f98:	cmp	r0, r1
    1f9c:	bcs	2000 <sfbpf_print+0xa4>
    1fa0:	ldr	r0, [pc, #100]	; 200c <sfbpf_print+0xb0>
    1fa4:	add	r0, pc, r0
    1fa8:	ldr	r1, [fp, #-4]
    1fac:	ldr	r1, [r1, #4]
    1fb0:	ldr	r2, [sp, #8]
    1fb4:	add	r1, r1, r2, lsl #3
    1fb8:	str	r1, [sp, #12]
    1fbc:	ldr	r1, [sp, #8]
    1fc0:	bl	e80 <printf@plt>
    1fc4:	ldr	r1, [fp, #-8]
    1fc8:	cmp	r1, #0
    1fcc:	str	r0, [sp]
    1fd0:	beq	1fe0 <sfbpf_print+0x84>
    1fd4:	ldr	r0, [sp, #12]
    1fd8:	bl	2010 <print_instruction>
    1fdc:	b	1fec <sfbpf_print+0x90>
    1fe0:	ldr	r0, [sp, #12]
    1fe4:	ldr	r1, [sp, #8]
    1fe8:	bl	2298 <pretty_print_instruction>
    1fec:	b	1ff0 <sfbpf_print+0x94>
    1ff0:	ldr	r0, [sp, #8]
    1ff4:	add	r0, r0, #1
    1ff8:	str	r0, [sp, #8]
    1ffc:	b	1f8c <sfbpf_print+0x30>
    2000:	mov	sp, fp
    2004:	pop	{fp, pc}
    2008:	.word	0x00019f98
    200c:	.word	0x00019f6f

00002010 <print_instruction>:
    2010:	push	{fp, lr}
    2014:	mov	fp, sp
    2018:	sub	sp, sp, #72	; 0x48
    201c:	str	r0, [fp, #-4]
    2020:	ldr	r0, [fp, #-4]
    2024:	ldrh	r0, [r0]
    2028:	and	r1, r0, #7
    202c:	ldr	r0, [pc, #604]	; 2290 <print_instruction+0x280>
    2030:	add	r0, pc, r0
    2034:	bl	2384 <get_code_name>
    2038:	ldr	r1, [pc, #596]	; 2294 <print_instruction+0x284>
    203c:	add	r1, pc, r1
    2040:	str	r0, [fp, #-8]
    2044:	mov	r0, r1
    2048:	ldr	r1, [fp, #-8]
    204c:	bl	e80 <printf@plt>
    2050:	ldr	r1, [fp, #-4]
    2054:	ldrh	r1, [r1]
    2058:	and	r1, r1, #7
    205c:	cmp	r1, #7
    2060:	str	r0, [fp, #-12]
    2064:	str	r1, [fp, #-16]
    2068:	bhi	2228 <print_instruction+0x218>
    206c:	add	r0, pc, #8
    2070:	ldr	r1, [fp, #-16]
    2074:	ldr	r2, [r0, r1, lsl #2]
    2078:	add	pc, r0, r2
    207c:	.word	0x00000020
    2080:	.word	0x00000020
    2084:	.word	0x000001ac
    2088:	.word	0x000001ac
    208c:	.word	0x00000080
    2090:	.word	0x000000e0
    2094:	.word	0x00000140
    2098:	.word	0x00000178
    209c:	ldr	r0, [pc, #484]	; 2288 <print_instruction+0x278>
    20a0:	add	r0, pc, r0
    20a4:	ldr	r1, [fp, #-4]
    20a8:	ldrh	r1, [r1]
    20ac:	and	r1, r1, #24
    20b0:	bl	2384 <get_code_name>
    20b4:	ldr	r1, [pc, #456]	; 2284 <print_instruction+0x274>
    20b8:	add	r1, pc, r1
    20bc:	ldr	lr, [fp, #-4]
    20c0:	ldrh	lr, [lr]
    20c4:	and	lr, lr, #224	; 0xe0
    20c8:	str	r0, [fp, #-20]	; 0xffffffec
    20cc:	mov	r0, r1
    20d0:	mov	r1, lr
    20d4:	bl	2384 <get_code_name>
    20d8:	ldr	r1, [pc, #416]	; 2280 <print_instruction+0x270>
    20dc:	add	r1, pc, r1
    20e0:	str	r0, [fp, #-24]	; 0xffffffe8
    20e4:	mov	r0, r1
    20e8:	ldr	r1, [fp, #-20]	; 0xffffffec
    20ec:	ldr	r2, [fp, #-24]	; 0xffffffe8
    20f0:	bl	e80 <printf@plt>
    20f4:	str	r0, [fp, #-28]	; 0xffffffe4
    20f8:	b	2228 <print_instruction+0x218>
    20fc:	ldr	r0, [pc, #376]	; 227c <print_instruction+0x26c>
    2100:	add	r0, pc, r0
    2104:	ldr	r1, [fp, #-4]
    2108:	ldrh	r1, [r1]
    210c:	and	r1, r1, #240	; 0xf0
    2110:	bl	2384 <get_code_name>
    2114:	ldr	r1, [pc, #348]	; 2278 <print_instruction+0x268>
    2118:	add	r1, pc, r1
    211c:	ldr	lr, [fp, #-4]
    2120:	ldrh	lr, [lr]
    2124:	and	lr, lr, #8
    2128:	str	r0, [fp, #-32]	; 0xffffffe0
    212c:	mov	r0, r1
    2130:	mov	r1, lr
    2134:	bl	2384 <get_code_name>
    2138:	ldr	r1, [pc, #308]	; 2274 <print_instruction+0x264>
    213c:	add	r1, pc, r1
    2140:	str	r0, [sp, #36]	; 0x24
    2144:	mov	r0, r1
    2148:	ldr	r1, [fp, #-32]	; 0xffffffe0
    214c:	ldr	r2, [sp, #36]	; 0x24
    2150:	bl	e80 <printf@plt>
    2154:	str	r0, [sp, #32]
    2158:	b	2228 <print_instruction+0x218>
    215c:	ldr	r0, [pc, #268]	; 2270 <print_instruction+0x260>
    2160:	add	r0, pc, r0
    2164:	ldr	r1, [fp, #-4]
    2168:	ldrh	r1, [r1]
    216c:	and	r1, r1, #240	; 0xf0
    2170:	bl	2384 <get_code_name>
    2174:	ldr	r1, [pc, #240]	; 226c <print_instruction+0x25c>
    2178:	add	r1, pc, r1
    217c:	ldr	lr, [fp, #-4]
    2180:	ldrh	lr, [lr]
    2184:	and	lr, lr, #8
    2188:	str	r0, [sp, #28]
    218c:	mov	r0, r1
    2190:	mov	r1, lr
    2194:	bl	2384 <get_code_name>
    2198:	ldr	r1, [pc, #200]	; 2268 <print_instruction+0x258>
    219c:	add	r1, pc, r1
    21a0:	str	r0, [sp, #24]
    21a4:	mov	r0, r1
    21a8:	ldr	r1, [sp, #28]
    21ac:	ldr	r2, [sp, #24]
    21b0:	bl	e80 <printf@plt>
    21b4:	str	r0, [sp, #20]
    21b8:	b	2228 <print_instruction+0x218>
    21bc:	ldr	r0, [pc, #160]	; 2264 <print_instruction+0x254>
    21c0:	add	r0, pc, r0
    21c4:	ldr	r1, [fp, #-4]
    21c8:	ldrh	r1, [r1]
    21cc:	and	r1, r1, #24
    21d0:	bl	2384 <get_code_name>
    21d4:	ldr	r1, [pc, #132]	; 2260 <print_instruction+0x250>
    21d8:	add	r1, pc, r1
    21dc:	str	r0, [sp, #16]
    21e0:	mov	r0, r1
    21e4:	ldr	r1, [sp, #16]
    21e8:	bl	e80 <printf@plt>
    21ec:	str	r0, [sp, #12]
    21f0:	b	2228 <print_instruction+0x218>
    21f4:	ldr	r0, [pc, #96]	; 225c <print_instruction+0x24c>
    21f8:	add	r0, pc, r0
    21fc:	ldr	r1, [fp, #-4]
    2200:	ldrh	r1, [r1]
    2204:	and	r1, r1, #248	; 0xf8
    2208:	bl	2384 <get_code_name>
    220c:	ldr	r1, [pc, #68]	; 2258 <print_instruction+0x248>
    2210:	add	r1, pc, r1
    2214:	str	r0, [sp, #8]
    2218:	mov	r0, r1
    221c:	ldr	r1, [sp, #8]
    2220:	bl	e80 <printf@plt>
    2224:	str	r0, [sp, #4]
    2228:	ldr	r0, [pc, #92]	; 228c <print_instruction+0x27c>
    222c:	add	r0, pc, r0
    2230:	ldr	r1, [fp, #-4]
    2234:	ldrb	r1, [r1, #2]
    2238:	ldr	r2, [fp, #-4]
    223c:	ldrb	r2, [r2, #3]
    2240:	ldr	r3, [fp, #-4]
    2244:	ldr	r3, [r3, #4]
    2248:	bl	e80 <printf@plt>
    224c:	str	r0, [sp]
    2250:	mov	sp, fp
    2254:	pop	{fp, pc}
    2258:	.word	0x00019d31
    225c:	.word	0x00038038
    2260:	.word	0x00019d60
    2264:	.word	0x00038050
    2268:	.word	0x00019d8e
    226c:	.word	0x00038050
    2270:	.word	0x00038080
    2274:	.word	0x00019dee
    2278:	.word	0x000380b0
    227c:	.word	0x00038078
    2280:	.word	0x00019e3d
    2284:	.word	0x00038088
    2288:	.word	0x00038080
    228c:	.word	0x00019d1c
    2290:	.word	0x000380a8
    2294:	.word	0x0001a059

00002298 <pretty_print_instruction>:
    2298:	push	{fp, lr}
    229c:	mov	fp, sp
    22a0:	sub	sp, sp, #24
    22a4:	str	r0, [fp, #-4]
    22a8:	str	r1, [fp, #-8]
    22ac:	ldr	r0, [fp, #-4]
    22b0:	ldrh	r0, [r0]
    22b4:	and	r0, r0, #7
    22b8:	cmp	r0, #7
    22bc:	str	r0, [sp, #12]
    22c0:	bhi	2374 <pretty_print_instruction+0xdc>
    22c4:	add	r0, pc, #8
    22c8:	ldr	r1, [sp, #12]
    22cc:	ldr	r2, [r0, r1, lsl #2]
    22d0:	add	pc, r0, r2
    22d4:	.word	0x00000020
    22d8:	.word	0x0000002c
    22dc:	.word	0x00000038
    22e0:	.word	0x00000054
    22e4:	.word	0x00000070
    22e8:	.word	0x0000007c
    22ec:	.word	0x0000008c
    22f0:	.word	0x00000098
    22f4:	ldr	r0, [fp, #-4]
    22f8:	bl	2410 <print_ld>
    22fc:	b	2374 <pretty_print_instruction+0xdc>
    2300:	ldr	r0, [fp, #-4]
    2304:	bl	2598 <print_ldx>
    2308:	b	2374 <pretty_print_instruction+0xdc>
    230c:	ldr	r0, [pc, #108]	; 2380 <pretty_print_instruction+0xe8>
    2310:	add	r0, pc, r0
    2314:	ldr	r1, [fp, #-4]
    2318:	ldr	r1, [r1, #4]
    231c:	bl	e80 <printf@plt>
    2320:	str	r0, [sp, #8]
    2324:	b	2374 <pretty_print_instruction+0xdc>
    2328:	ldr	r0, [pc, #76]	; 237c <pretty_print_instruction+0xe4>
    232c:	add	r0, pc, r0
    2330:	ldr	r1, [fp, #-4]
    2334:	ldr	r1, [r1, #4]
    2338:	bl	e80 <printf@plt>
    233c:	str	r0, [sp, #4]
    2340:	b	2374 <pretty_print_instruction+0xdc>
    2344:	ldr	r0, [fp, #-4]
    2348:	bl	2698 <print_alu>
    234c:	b	2374 <pretty_print_instruction+0xdc>
    2350:	ldr	r0, [fp, #-4]
    2354:	ldr	r1, [fp, #-8]
    2358:	bl	28b8 <print_jmp>
    235c:	b	2374 <pretty_print_instruction+0xdc>
    2360:	ldr	r0, [fp, #-4]
    2364:	bl	2a88 <print_ret>
    2368:	b	2374 <pretty_print_instruction+0xdc>
    236c:	ldr	r0, [fp, #-4]
    2370:	bl	2b68 <print_misc>
    2374:	mov	sp, fp
    2378:	pop	{fp, pc}
    237c:	.word	0x00019ccc
    2380:	.word	0x00019cd7

00002384 <get_code_name>:
    2384:	sub	sp, sp, #16
    2388:	str	r0, [sp, #8]
    238c:	str	r1, [sp, #4]
    2390:	movw	r0, #0
    2394:	str	r0, [sp]
    2398:	ldr	r0, [sp, #8]
    239c:	ldr	r1, [sp]
    23a0:	add	r0, r0, r1, lsl #3
    23a4:	ldr	r0, [r0, #4]
    23a8:	movw	r1, #0
    23ac:	cmp	r0, r1
    23b0:	beq	23fc <get_code_name+0x78>
    23b4:	ldr	r0, [sp, #4]
    23b8:	ldr	r1, [sp, #8]
    23bc:	ldr	r2, [sp]
    23c0:	add	r1, r1, r2, lsl #3
    23c4:	ldr	r1, [r1]
    23c8:	cmp	r0, r1
    23cc:	bne	23e8 <get_code_name+0x64>
    23d0:	ldr	r0, [sp, #8]
    23d4:	ldr	r1, [sp]
    23d8:	add	r0, r0, r1, lsl #3
    23dc:	ldr	r0, [r0, #4]
    23e0:	str	r0, [sp, #12]
    23e4:	b	2404 <get_code_name+0x80>
    23e8:	b	23ec <get_code_name+0x68>
    23ec:	ldr	r0, [sp]
    23f0:	add	r0, r0, #1
    23f4:	str	r0, [sp]
    23f8:	b	2398 <get_code_name+0x14>
    23fc:	movw	r0, #0
    2400:	str	r0, [sp, #12]
    2404:	ldr	r0, [sp, #12]
    2408:	add	sp, sp, #16
    240c:	bx	lr

00002410 <print_ld>:
    2410:	push	{fp, lr}
    2414:	mov	fp, sp
    2418:	sub	sp, sp, #56	; 0x38
    241c:	str	r0, [fp, #-4]
    2420:	ldr	r0, [pc, #364]	; 2594 <print_ld+0x184>
    2424:	add	r0, pc, r0
    2428:	bl	e80 <printf@plt>
    242c:	ldr	lr, [fp, #-4]
    2430:	ldrh	lr, [lr]
    2434:	and	lr, lr, #224	; 0xe0
    2438:	cmp	lr, #0
    243c:	str	r0, [fp, #-8]
    2440:	str	lr, [fp, #-12]
    2444:	beq	2518 <print_ld+0x108>
    2448:	b	244c <print_ld+0x3c>
    244c:	ldr	r0, [fp, #-12]
    2450:	cmp	r0, #32
    2454:	beq	248c <print_ld+0x7c>
    2458:	b	245c <print_ld+0x4c>
    245c:	ldr	r0, [fp, #-12]
    2460:	cmp	r0, #64	; 0x40
    2464:	beq	24c8 <print_ld+0xb8>
    2468:	b	246c <print_ld+0x5c>
    246c:	ldr	r0, [fp, #-12]
    2470:	cmp	r0, #96	; 0x60
    2474:	beq	2534 <print_ld+0x124>
    2478:	b	247c <print_ld+0x6c>
    247c:	ldr	r0, [fp, #-12]
    2480:	cmp	r0, #128	; 0x80
    2484:	beq	2504 <print_ld+0xf4>
    2488:	b	2550 <print_ld+0x140>
    248c:	ldr	r0, [fp, #-4]
    2490:	ldr	r1, [r0, #4]
    2494:	ldr	r0, [fp, #-4]
    2498:	ldrh	r0, [r0]
    249c:	str	r1, [fp, #-16]
    24a0:	bl	2c18 <get_size>
    24a4:	ldr	r1, [pc, #220]	; 2588 <print_ld+0x178>
    24a8:	add	r1, pc, r1
    24ac:	str	r0, [fp, #-20]	; 0xffffffec
    24b0:	mov	r0, r1
    24b4:	ldr	r1, [fp, #-16]
    24b8:	ldr	r2, [fp, #-20]	; 0xffffffec
    24bc:	bl	e80 <printf@plt>
    24c0:	str	r0, [fp, #-24]	; 0xffffffe8
    24c4:	b	2560 <print_ld+0x150>
    24c8:	ldr	r0, [fp, #-4]
    24cc:	ldr	r1, [r0, #4]
    24d0:	ldr	r0, [fp, #-4]
    24d4:	ldrh	r0, [r0]
    24d8:	str	r1, [sp, #28]
    24dc:	bl	2c18 <get_size>
    24e0:	ldr	r1, [pc, #156]	; 2584 <print_ld+0x174>
    24e4:	add	r1, pc, r1
    24e8:	str	r0, [sp, #24]
    24ec:	mov	r0, r1
    24f0:	ldr	r1, [sp, #28]
    24f4:	ldr	r2, [sp, #24]
    24f8:	bl	e80 <printf@plt>
    24fc:	str	r0, [sp, #20]
    2500:	b	2560 <print_ld+0x150>
    2504:	ldr	r0, [pc, #116]	; 2580 <print_ld+0x170>
    2508:	add	r0, pc, r0
    250c:	bl	e80 <printf@plt>
    2510:	str	r0, [sp, #16]
    2514:	b	2560 <print_ld+0x150>
    2518:	ldr	r0, [pc, #92]	; 257c <print_ld+0x16c>
    251c:	add	r0, pc, r0
    2520:	ldr	r1, [fp, #-4]
    2524:	ldr	r1, [r1, #4]
    2528:	bl	e80 <printf@plt>
    252c:	str	r0, [sp, #12]
    2530:	b	2560 <print_ld+0x150>
    2534:	ldr	r0, [pc, #60]	; 2578 <print_ld+0x168>
    2538:	add	r0, pc, r0
    253c:	ldr	r1, [fp, #-4]
    2540:	ldr	r1, [r1, #4]
    2544:	bl	e80 <printf@plt>
    2548:	str	r0, [sp, #8]
    254c:	b	2560 <print_ld+0x150>
    2550:	ldr	r0, [pc, #52]	; 258c <print_ld+0x17c>
    2554:	add	r0, pc, r0
    2558:	bl	e80 <printf@plt>
    255c:	str	r0, [sp, #4]
    2560:	ldr	r0, [pc, #40]	; 2590 <print_ld+0x180>
    2564:	add	r0, pc, r0
    2568:	bl	e80 <printf@plt>
    256c:	str	r0, [sp]
    2570:	mov	sp, fp
    2574:	pop	{fp, pc}
    2578:	.word	0x00019af4
    257c:	.word	0x0001a731
    2580:	.word	0x00019b20
    2584:	.word	0x00019b39
    2588:	.word	0x00019b6c
    258c:	.word	0x00019ade
    2590:	.word	0x00019b17
    2594:	.word	0x00019be5

00002598 <print_ldx>:
    2598:	push	{fp, lr}
    259c:	mov	fp, sp
    25a0:	sub	sp, sp, #32
    25a4:	str	r0, [fp, #-4]
    25a8:	ldr	r0, [pc, #228]	; 2694 <print_ldx+0xfc>
    25ac:	add	r0, pc, r0
    25b0:	bl	e80 <printf@plt>
    25b4:	ldr	lr, [fp, #-4]
    25b8:	ldrh	lr, [lr]
    25bc:	and	lr, lr, #224	; 0xe0
    25c0:	cmp	lr, #0
    25c4:	str	r0, [fp, #-8]
    25c8:	str	lr, [fp, #-12]
    25cc:	beq	2618 <print_ldx+0x80>
    25d0:	b	25d4 <print_ldx+0x3c>
    25d4:	ldr	r0, [fp, #-12]
    25d8:	cmp	r0, #96	; 0x60
    25dc:	beq	2634 <print_ldx+0x9c>
    25e0:	b	25e4 <print_ldx+0x4c>
    25e4:	ldr	r0, [fp, #-12]
    25e8:	cmp	r0, #128	; 0x80
    25ec:	beq	2604 <print_ldx+0x6c>
    25f0:	b	25f4 <print_ldx+0x5c>
    25f4:	ldr	r0, [fp, #-12]
    25f8:	cmp	r0, #160	; 0xa0
    25fc:	beq	2650 <print_ldx+0xb8>
    2600:	b	2668 <print_ldx+0xd0>
    2604:	ldr	r0, [pc, #128]	; 268c <print_ldx+0xf4>
    2608:	add	r0, pc, r0
    260c:	bl	e80 <printf@plt>
    2610:	str	r0, [sp, #16]
    2614:	b	2668 <print_ldx+0xd0>
    2618:	ldr	r0, [pc, #104]	; 2688 <print_ldx+0xf0>
    261c:	add	r0, pc, r0
    2620:	ldr	r1, [fp, #-4]
    2624:	ldr	r1, [r1, #4]
    2628:	bl	e80 <printf@plt>
    262c:	str	r0, [sp, #12]
    2630:	b	2668 <print_ldx+0xd0>
    2634:	ldr	r0, [pc, #72]	; 2684 <print_ldx+0xec>
    2638:	add	r0, pc, r0
    263c:	ldr	r1, [fp, #-4]
    2640:	ldr	r1, [r1, #4]
    2644:	bl	e80 <printf@plt>
    2648:	str	r0, [sp, #8]
    264c:	b	2668 <print_ldx+0xd0>
    2650:	ldr	r0, [pc, #40]	; 2680 <print_ldx+0xe8>
    2654:	add	r0, pc, r0
    2658:	ldr	r1, [fp, #-4]
    265c:	ldr	r1, [r1, #4]
    2660:	bl	e80 <printf@plt>
    2664:	str	r0, [sp, #4]
    2668:	ldr	r0, [pc, #32]	; 2690 <print_ldx+0xf8>
    266c:	add	r0, pc, r0
    2670:	bl	e80 <printf@plt>
    2674:	str	r0, [sp]
    2678:	mov	sp, fp
    267c:	pop	{fp, pc}
    2680:	.word	0x000199ed
    2684:	.word	0x000199f4
    2688:	.word	0x0001a631
    268c:	.word	0x00019a20
    2690:	.word	0x00019a0f
    2694:	.word	0x00019a8a

00002698 <print_alu>:
    2698:	push	{fp, lr}
    269c:	mov	fp, sp
    26a0:	sub	sp, sp, #40	; 0x28
    26a4:	str	r0, [fp, #-4]
    26a8:	ldr	r0, [fp, #-4]
    26ac:	ldrh	r0, [r0]
    26b0:	and	r0, r0, #240	; 0xf0
    26b4:	cmp	r0, #0
    26b8:	str	r0, [fp, #-12]
    26bc:	beq	2744 <print_alu+0xac>
    26c0:	b	26c4 <print_alu+0x2c>
    26c4:	ldr	r0, [fp, #-12]
    26c8:	cmp	r0, #16
    26cc:	beq	2754 <print_alu+0xbc>
    26d0:	b	26d4 <print_alu+0x3c>
    26d4:	ldr	r0, [fp, #-12]
    26d8:	cmp	r0, #32
    26dc:	beq	2764 <print_alu+0xcc>
    26e0:	b	26e4 <print_alu+0x4c>
    26e4:	ldr	r0, [fp, #-12]
    26e8:	cmp	r0, #48	; 0x30
    26ec:	beq	2774 <print_alu+0xdc>
    26f0:	b	26f4 <print_alu+0x5c>
    26f4:	ldr	r0, [fp, #-12]
    26f8:	cmp	r0, #64	; 0x40
    26fc:	beq	2784 <print_alu+0xec>
    2700:	b	2704 <print_alu+0x6c>
    2704:	ldr	r0, [fp, #-12]
    2708:	cmp	r0, #80	; 0x50
    270c:	beq	2794 <print_alu+0xfc>
    2710:	b	2714 <print_alu+0x7c>
    2714:	ldr	r0, [fp, #-12]
    2718:	cmp	r0, #96	; 0x60
    271c:	beq	27a4 <print_alu+0x10c>
    2720:	b	2724 <print_alu+0x8c>
    2724:	ldr	r0, [fp, #-12]
    2728:	cmp	r0, #112	; 0x70
    272c:	beq	27b4 <print_alu+0x11c>
    2730:	b	2734 <print_alu+0x9c>
    2734:	ldr	r0, [fp, #-12]
    2738:	cmp	r0, #128	; 0x80
    273c:	beq	27c4 <print_alu+0x12c>
    2740:	b	27d8 <print_alu+0x140>
    2744:	ldr	r0, [pc, #336]	; 289c <print_alu+0x204>
    2748:	add	r0, pc, r0
    274c:	str	r0, [fp, #-8]
    2750:	b	27e4 <print_alu+0x14c>
    2754:	ldr	r0, [pc, #316]	; 2898 <print_alu+0x200>
    2758:	add	r0, pc, r0
    275c:	str	r0, [fp, #-8]
    2760:	b	27e4 <print_alu+0x14c>
    2764:	ldr	r0, [pc, #296]	; 2894 <print_alu+0x1fc>
    2768:	add	r0, pc, r0
    276c:	str	r0, [fp, #-8]
    2770:	b	27e4 <print_alu+0x14c>
    2774:	ldr	r0, [pc, #276]	; 2890 <print_alu+0x1f8>
    2778:	add	r0, pc, r0
    277c:	str	r0, [fp, #-8]
    2780:	b	27e4 <print_alu+0x14c>
    2784:	ldr	r0, [pc, #256]	; 288c <print_alu+0x1f4>
    2788:	add	r0, pc, r0
    278c:	str	r0, [fp, #-8]
    2790:	b	27e4 <print_alu+0x14c>
    2794:	ldr	r0, [pc, #236]	; 2888 <print_alu+0x1f0>
    2798:	add	r0, pc, r0
    279c:	str	r0, [fp, #-8]
    27a0:	b	27e4 <print_alu+0x14c>
    27a4:	ldr	r0, [pc, #216]	; 2884 <print_alu+0x1ec>
    27a8:	add	r0, pc, r0
    27ac:	str	r0, [fp, #-8]
    27b0:	b	27e4 <print_alu+0x14c>
    27b4:	ldr	r0, [pc, #196]	; 2880 <print_alu+0x1e8>
    27b8:	add	r0, pc, r0
    27bc:	str	r0, [fp, #-8]
    27c0:	b	27e4 <print_alu+0x14c>
    27c4:	ldr	r0, [pc, #176]	; 287c <print_alu+0x1e4>
    27c8:	add	r0, pc, r0
    27cc:	bl	e80 <printf@plt>
    27d0:	str	r0, [fp, #-16]
    27d4:	b	2874 <print_alu+0x1dc>
    27d8:	ldr	r0, [pc, #192]	; 28a0 <print_alu+0x208>
    27dc:	add	r0, pc, r0
    27e0:	str	r0, [fp, #-8]
    27e4:	ldr	r1, [fp, #-8]
    27e8:	ldr	r0, [pc, #196]	; 28b4 <print_alu+0x21c>
    27ec:	add	r0, pc, r0
    27f0:	bl	e80 <printf@plt>
    27f4:	ldr	r1, [fp, #-4]
    27f8:	ldrh	r1, [r1]
    27fc:	and	r1, r1, #8
    2800:	cmp	r1, #0
    2804:	str	r0, [sp, #20]
    2808:	str	r1, [sp, #16]
    280c:	beq	2824 <print_alu+0x18c>
    2810:	b	2814 <print_alu+0x17c>
    2814:	ldr	r0, [sp, #16]
    2818:	cmp	r0, #8
    281c:	beq	2840 <print_alu+0x1a8>
    2820:	b	2854 <print_alu+0x1bc>
    2824:	ldr	r0, [pc, #124]	; 28a8 <print_alu+0x210>
    2828:	add	r0, pc, r0
    282c:	ldr	r1, [fp, #-4]
    2830:	ldr	r1, [r1, #4]
    2834:	bl	e80 <printf@plt>
    2838:	str	r0, [sp, #12]
    283c:	b	2864 <print_alu+0x1cc>
    2840:	ldr	r0, [pc, #92]	; 28a4 <print_alu+0x20c>
    2844:	add	r0, pc, r0
    2848:	bl	e80 <printf@plt>
    284c:	str	r0, [sp, #8]
    2850:	b	2864 <print_alu+0x1cc>
    2854:	ldr	r0, [pc, #80]	; 28ac <print_alu+0x214>
    2858:	add	r0, pc, r0
    285c:	bl	e80 <printf@plt>
    2860:	str	r0, [sp, #4]
    2864:	ldr	r0, [pc, #68]	; 28b0 <print_alu+0x218>
    2868:	add	r0, pc, r0
    286c:	bl	e80 <printf@plt>
    2870:	str	r0, [sp]
    2874:	mov	sp, fp
    2878:	pop	{fp, pc}
    287c:	.word	0x0001989b
    2880:	.word	0x000198a8
    2884:	.word	0x000198b5
    2888:	.word	0x000198c3
    288c:	.word	0x000198d1
    2890:	.word	0x000198df
    2894:	.word	0x000198ed
    2898:	.word	0x000198fb
    289c:	.word	0x00019909
    28a0:	.word	0x00019856
    28a4:	.word	0x0001988b
    28a8:	.word	0x0001a425
    28ac:	.word	0x000197da
    28b0:	.word	0x00019813
    28b4:	.word	0x00019880

000028b8 <print_jmp>:
    28b8:	push	{fp, lr}
    28bc:	mov	fp, sp
    28c0:	sub	sp, sp, #48	; 0x30
    28c4:	str	r0, [fp, #-4]
    28c8:	str	r1, [fp, #-8]
    28cc:	ldr	r0, [fp, #-4]
    28d0:	ldrh	r0, [r0]
    28d4:	and	r0, r0, #240	; 0xf0
    28d8:	cmp	r0, #0
    28dc:	str	r0, [fp, #-16]
    28e0:	beq	2928 <print_jmp+0x70>
    28e4:	b	28e8 <print_jmp+0x30>
    28e8:	ldr	r0, [fp, #-16]
    28ec:	cmp	r0, #16
    28f0:	beq	2950 <print_jmp+0x98>
    28f4:	b	28f8 <print_jmp+0x40>
    28f8:	ldr	r0, [fp, #-16]
    28fc:	cmp	r0, #32
    2900:	beq	2960 <print_jmp+0xa8>
    2904:	b	2908 <print_jmp+0x50>
    2908:	ldr	r0, [fp, #-16]
    290c:	cmp	r0, #48	; 0x30
    2910:	beq	2970 <print_jmp+0xb8>
    2914:	b	2918 <print_jmp+0x60>
    2918:	ldr	r0, [fp, #-16]
    291c:	cmp	r0, #64	; 0x40
    2920:	beq	2980 <print_jmp+0xc8>
    2924:	b	2990 <print_jmp+0xd8>
    2928:	ldr	r0, [pc, #316]	; 2a6c <print_jmp+0x1b4>
    292c:	add	r0, pc, r0
    2930:	ldr	r1, [fp, #-8]
    2934:	add	r1, r1, #1
    2938:	ldr	r2, [fp, #-4]
    293c:	ldr	r2, [r2, #4]
    2940:	add	r1, r1, r2
    2944:	bl	e80 <printf@plt>
    2948:	str	r0, [fp, #-20]	; 0xffffffec
    294c:	b	2a54 <print_jmp+0x19c>
    2950:	ldr	r0, [pc, #272]	; 2a68 <print_jmp+0x1b0>
    2954:	add	r0, pc, r0
    2958:	str	r0, [fp, #-12]
    295c:	b	299c <print_jmp+0xe4>
    2960:	ldr	r0, [pc, #252]	; 2a64 <print_jmp+0x1ac>
    2964:	add	r0, pc, r0
    2968:	str	r0, [fp, #-12]
    296c:	b	299c <print_jmp+0xe4>
    2970:	ldr	r0, [pc, #232]	; 2a60 <print_jmp+0x1a8>
    2974:	add	r0, pc, r0
    2978:	str	r0, [fp, #-12]
    297c:	b	299c <print_jmp+0xe4>
    2980:	ldr	r0, [pc, #212]	; 2a5c <print_jmp+0x1a4>
    2984:	add	r0, pc, r0
    2988:	str	r0, [fp, #-12]
    298c:	b	299c <print_jmp+0xe4>
    2990:	ldr	r0, [pc, #216]	; 2a70 <print_jmp+0x1b8>
    2994:	add	r0, pc, r0
    2998:	str	r0, [fp, #-12]
    299c:	ldr	r1, [fp, #-12]
    29a0:	ldr	r0, [pc, #220]	; 2a84 <print_jmp+0x1cc>
    29a4:	add	r0, pc, r0
    29a8:	bl	e80 <printf@plt>
    29ac:	ldr	r1, [fp, #-4]
    29b0:	ldrh	r1, [r1]
    29b4:	and	r1, r1, #8
    29b8:	cmp	r1, #0
    29bc:	str	r0, [sp, #24]
    29c0:	str	r1, [sp, #20]
    29c4:	beq	29dc <print_jmp+0x124>
    29c8:	b	29cc <print_jmp+0x114>
    29cc:	ldr	r0, [sp, #20]
    29d0:	cmp	r0, #8
    29d4:	beq	29f8 <print_jmp+0x140>
    29d8:	b	2a0c <print_jmp+0x154>
    29dc:	ldr	r0, [pc, #148]	; 2a78 <print_jmp+0x1c0>
    29e0:	add	r0, pc, r0
    29e4:	ldr	r1, [fp, #-4]
    29e8:	ldr	r1, [r1, #4]
    29ec:	bl	e80 <printf@plt>
    29f0:	str	r0, [sp, #16]
    29f4:	b	2a1c <print_jmp+0x164>
    29f8:	ldr	r0, [pc, #116]	; 2a74 <print_jmp+0x1bc>
    29fc:	add	r0, pc, r0
    2a00:	bl	e80 <printf@plt>
    2a04:	str	r0, [sp, #12]
    2a08:	b	2a1c <print_jmp+0x164>
    2a0c:	ldr	r0, [pc, #104]	; 2a7c <print_jmp+0x1c4>
    2a10:	add	r0, pc, r0
    2a14:	bl	e80 <printf@plt>
    2a18:	str	r0, [sp, #8]
    2a1c:	ldr	r0, [pc, #92]	; 2a80 <print_jmp+0x1c8>
    2a20:	add	r0, pc, r0
    2a24:	ldr	r1, [fp, #-8]
    2a28:	add	r1, r1, #1
    2a2c:	ldr	r2, [fp, #-4]
    2a30:	ldrb	r2, [r2, #2]
    2a34:	add	r1, r1, r2
    2a38:	ldr	r2, [fp, #-8]
    2a3c:	add	r2, r2, #1
    2a40:	ldr	r3, [fp, #-4]
    2a44:	ldrb	r3, [r3, #3]
    2a48:	add	r2, r2, r3
    2a4c:	bl	e80 <printf@plt>
    2a50:	str	r0, [sp, #4]
    2a54:	mov	sp, fp
    2a58:	pop	{fp, pc}
    2a5c:	.word	0x000196d7
    2a60:	.word	0x00019716
    2a64:	.word	0x000196fd
    2a68:	.word	0x00019733
    2a6c:	.word	0x00019751
    2a70:	.word	0x0001969e
    2a74:	.word	0x000196d3
    2a78:	.word	0x0001a26d
    2a7c:	.word	0x00019622
    2a80:	.word	0x00019679
    2a84:	.word	0x000196e9

00002a88 <print_ret>:
    2a88:	push	{fp, lr}
    2a8c:	mov	fp, sp
    2a90:	sub	sp, sp, #32
    2a94:	str	r0, [fp, #-4]
    2a98:	ldr	r0, [pc, #196]	; 2b64 <print_ret+0xdc>
    2a9c:	add	r0, pc, r0
    2aa0:	bl	e80 <printf@plt>
    2aa4:	ldr	lr, [fp, #-4]
    2aa8:	ldrh	lr, [lr]
    2aac:	and	lr, lr, #24
    2ab0:	cmp	lr, #0
    2ab4:	str	r0, [fp, #-8]
    2ab8:	str	lr, [fp, #-12]
    2abc:	beq	2ae4 <print_ret+0x5c>
    2ac0:	b	2ac4 <print_ret+0x3c>
    2ac4:	ldr	r0, [fp, #-12]
    2ac8:	cmp	r0, #8
    2acc:	beq	2b00 <print_ret+0x78>
    2ad0:	b	2ad4 <print_ret+0x4c>
    2ad4:	ldr	r0, [fp, #-12]
    2ad8:	cmp	r0, #16
    2adc:	beq	2b14 <print_ret+0x8c>
    2ae0:	b	2b28 <print_ret+0xa0>
    2ae4:	ldr	r0, [pc, #108]	; 2b58 <print_ret+0xd0>
    2ae8:	add	r0, pc, r0
    2aec:	ldr	r1, [fp, #-4]
    2af0:	ldr	r1, [r1, #4]
    2af4:	bl	e80 <printf@plt>
    2af8:	str	r0, [sp, #16]
    2afc:	b	2b38 <print_ret+0xb0>
    2b00:	ldr	r0, [pc, #76]	; 2b54 <print_ret+0xcc>
    2b04:	add	r0, pc, r0
    2b08:	bl	e80 <printf@plt>
    2b0c:	str	r0, [sp, #12]
    2b10:	b	2b38 <print_ret+0xb0>
    2b14:	ldr	r0, [pc, #52]	; 2b50 <print_ret+0xc8>
    2b18:	add	r0, pc, r0
    2b1c:	bl	e80 <printf@plt>
    2b20:	str	r0, [sp, #8]
    2b24:	b	2b38 <print_ret+0xb0>
    2b28:	ldr	r0, [pc, #44]	; 2b5c <print_ret+0xd4>
    2b2c:	add	r0, pc, r0
    2b30:	bl	e80 <printf@plt>
    2b34:	str	r0, [sp, #4]
    2b38:	ldr	r0, [pc, #32]	; 2b60 <print_ret+0xd8>
    2b3c:	add	r0, pc, r0
    2b40:	bl	e80 <printf@plt>
    2b44:	str	r0, [sp]
    2b48:	mov	sp, fp
    2b4c:	pop	{fp, pc}
    2b50:	.word	0x000195b0
    2b54:	.word	0x000195cb
    2b58:	.word	0x0001a165
    2b5c:	.word	0x00019506
    2b60:	.word	0x00019579
    2b64:	.word	0x0001960c

00002b68 <print_misc>:
    2b68:	push	{fp, lr}
    2b6c:	mov	fp, sp
    2b70:	sub	sp, sp, #32
    2b74:	str	r0, [fp, #-4]
    2b78:	ldr	r0, [pc, #148]	; 2c14 <print_misc+0xac>
    2b7c:	add	r0, pc, r0
    2b80:	bl	e80 <printf@plt>
    2b84:	ldr	lr, [fp, #-4]
    2b88:	ldrh	lr, [lr]
    2b8c:	and	lr, lr, #248	; 0xf8
    2b90:	cmp	lr, #0
    2b94:	str	r0, [fp, #-8]
    2b98:	str	lr, [fp, #-12]
    2b9c:	beq	2bb4 <print_misc+0x4c>
    2ba0:	b	2ba4 <print_misc+0x3c>
    2ba4:	ldr	r0, [fp, #-12]
    2ba8:	cmp	r0, #128	; 0x80
    2bac:	beq	2bc8 <print_misc+0x60>
    2bb0:	b	2bdc <print_misc+0x74>
    2bb4:	ldr	r0, [pc, #76]	; 2c08 <print_misc+0xa0>
    2bb8:	add	r0, pc, r0
    2bbc:	bl	e80 <printf@plt>
    2bc0:	str	r0, [sp, #16]
    2bc4:	b	2bec <print_misc+0x84>
    2bc8:	ldr	r0, [pc, #52]	; 2c04 <print_misc+0x9c>
    2bcc:	add	r0, pc, r0
    2bd0:	bl	e80 <printf@plt>
    2bd4:	str	r0, [sp, #12]
    2bd8:	b	2bec <print_misc+0x84>
    2bdc:	ldr	r0, [pc, #40]	; 2c0c <print_misc+0xa4>
    2be0:	add	r0, pc, r0
    2be4:	bl	e80 <printf@plt>
    2be8:	str	r0, [sp, #8]
    2bec:	ldr	r0, [pc, #28]	; 2c10 <print_misc+0xa8>
    2bf0:	add	r0, pc, r0
    2bf4:	bl	e80 <printf@plt>
    2bf8:	str	r0, [sp, #4]
    2bfc:	mov	sp, fp
    2c00:	pop	{fp, pc}
    2c04:	.word	0x000194fe
    2c08:	.word	0x0001950b
    2c0c:	.word	0x00019452
    2c10:	.word	0x0001948b
    2c14:	.word	0x00019541

00002c18 <get_size>:
    2c18:	sub	sp, sp, #8
    2c1c:	str	r0, [sp]
    2c20:	ldr	r0, [sp]
    2c24:	and	r0, r0, #24
    2c28:	str	r0, [sp]
    2c2c:	ldr	r0, [sp]
    2c30:	cmp	r0, #0
    2c34:	bne	2c44 <get_size+0x2c>
    2c38:	movw	r0, #4
    2c3c:	str	r0, [sp, #4]
    2c40:	b	2c7c <get_size+0x64>
    2c44:	ldr	r0, [sp]
    2c48:	cmp	r0, #8
    2c4c:	bne	2c5c <get_size+0x44>
    2c50:	movw	r0, #2
    2c54:	str	r0, [sp, #4]
    2c58:	b	2c7c <get_size+0x64>
    2c5c:	ldr	r0, [sp]
    2c60:	cmp	r0, #16
    2c64:	bne	2c74 <get_size+0x5c>
    2c68:	movw	r0, #1
    2c6c:	str	r0, [sp, #4]
    2c70:	b	2c7c <get_size+0x64>
    2c74:	movw	r0, #0
    2c78:	str	r0, [sp, #4]
    2c7c:	ldr	r0, [sp, #4]
    2c80:	add	sp, sp, #8
    2c84:	bx	lr

00002c88 <sf_bpf_error>:
    2c88:	sub	sp, sp, #12
    2c8c:	push	{fp, lr}
    2c90:	mov	fp, sp
    2c94:	sub	sp, sp, #20
    2c98:	str	r3, [fp, #16]
    2c9c:	str	r2, [fp, #12]
    2ca0:	str	r1, [fp, #8]
    2ca4:	ldr	r1, [pc, #80]	; 2cfc <sf_bpf_error+0x74>
    2ca8:	add	r1, pc, r1
    2cac:	str	r0, [fp, #-4]
    2cb0:	add	r0, fp, #8
    2cb4:	str	r0, [fp, #-8]
    2cb8:	ldr	r2, [fp, #-4]
    2cbc:	ldr	r3, [fp, #-8]
    2cc0:	ldr	r0, [pc, #56]	; 2d00 <sf_bpf_error+0x78>
    2cc4:	add	r0, pc, r0
    2cc8:	mov	ip, #256	; 0x100
    2ccc:	str	r1, [sp, #8]
    2cd0:	mov	r1, ip
    2cd4:	bl	1000 <vsnprintf@plt>
    2cd8:	ldr	r1, [pc, #24]	; 2cf8 <sf_bpf_error+0x70>
    2cdc:	add	r1, pc, r1
    2ce0:	sub	r2, fp, #8
    2ce4:	str	r0, [sp, #4]
    2ce8:	mov	r0, r1
    2cec:	movw	r1, #1
    2cf0:	str	r2, [sp]
    2cf4:	bl	ea4 <longjmp@plt>
    2cf8:	.word	0x0003776c
    2cfc:	.word	0x00037698
    2d00:	.word	0x0003767c

00002d04 <sf_sdup>:
    2d04:	push	{fp, lr}
    2d08:	mov	fp, sp
    2d0c:	sub	sp, sp, #16
    2d10:	str	r0, [fp, #-4]
    2d14:	ldr	r0, [fp, #-4]
    2d18:	bl	f64 <strlen@plt>
    2d1c:	add	r0, r0, #1
    2d20:	str	r0, [sp, #8]
    2d24:	ldr	r0, [sp, #8]
    2d28:	bl	2d78 <newchunk>
    2d2c:	str	r0, [sp, #4]
    2d30:	ldr	r0, [sp, #4]
    2d34:	ldr	r1, [fp, #-4]
    2d38:	ldr	r2, [sp, #8]
    2d3c:	bl	fb8 <strncpy@plt>
    2d40:	ldr	r1, [sp, #8]
    2d44:	cmp	r1, #0
    2d48:	str	r0, [sp]
    2d4c:	bgt	2d54 <sf_sdup+0x50>
    2d50:	b	2d6c <sf_sdup+0x68>
    2d54:	ldr	r0, [sp, #4]
    2d58:	ldr	r1, [sp, #8]
    2d5c:	sub	r1, r1, #1
    2d60:	add	r0, r0, r1
    2d64:	movw	r1, #0
    2d68:	strb	r1, [r0]
    2d6c:	ldr	r0, [sp, #4]
    2d70:	mov	sp, fp
    2d74:	pop	{fp, pc}

00002d78 <newchunk>:
    2d78:	push	{fp, lr}
    2d7c:	mov	fp, sp
    2d80:	sub	sp, sp, #24
    2d84:	ldr	r1, [pc, #308]	; 2ec0 <newchunk+0x148>
    2d88:	add	r1, pc, r1
    2d8c:	str	r0, [fp, #-4]
    2d90:	ldr	r0, [fp, #-4]
    2d94:	add	r0, r0, #3
    2d98:	bic	r0, r0, #3
    2d9c:	str	r0, [fp, #-4]
    2da0:	ldr	r0, [pc, #300]	; 2ed4 <newchunk+0x15c>
    2da4:	ldr	r0, [pc, r0]
    2da8:	ldr	r2, [pc, #296]	; 2ed8 <newchunk+0x160>
    2dac:	add	r2, pc, r2
    2db0:	add	r0, r2, r0, lsl #3
    2db4:	str	r0, [fp, #-8]
    2db8:	ldr	r0, [fp, #-4]
    2dbc:	ldr	r2, [fp, #-8]
    2dc0:	ldr	r2, [r2]
    2dc4:	cmp	r0, r2
    2dc8:	str	r1, [sp, #4]
    2dcc:	bls	2e90 <newchunk+0x118>
    2dd0:	ldr	r0, [pc, #236]	; 2ec4 <newchunk+0x14c>
    2dd4:	add	r0, pc, r0
    2dd8:	ldr	r1, [fp, #-8]
    2ddc:	add	r1, r1, #8
    2de0:	str	r1, [fp, #-8]
    2de4:	ldr	r1, [r0]
    2de8:	add	r1, r1, #1
    2dec:	str	r1, [r0]
    2df0:	str	r1, [sp, #12]
    2df4:	ldr	r0, [sp, #12]
    2df8:	cmp	r0, #16
    2dfc:	blt	2e0c <newchunk+0x94>
    2e00:	ldr	r0, [pc, #200]	; 2ed0 <newchunk+0x158>
    2e04:	add	r0, pc, r0
    2e08:	bl	2c88 <sf_bpf_error>
    2e0c:	ldr	r0, [sp, #12]
    2e10:	movw	r1, #1024	; 0x400
    2e14:	lsl	r0, r1, r0
    2e18:	str	r0, [sp, #8]
    2e1c:	ldr	r0, [sp, #8]
    2e20:	bl	f28 <malloc@plt>
    2e24:	ldr	r1, [fp, #-8]
    2e28:	str	r0, [r1, #4]
    2e2c:	ldr	r0, [fp, #-8]
    2e30:	ldr	r0, [r0, #4]
    2e34:	movw	r1, #0
    2e38:	cmp	r0, r1
    2e3c:	bne	2e4c <newchunk+0xd4>
    2e40:	ldr	r0, [pc, #132]	; 2ecc <newchunk+0x154>
    2e44:	add	r0, pc, r0
    2e48:	bl	2c88 <sf_bpf_error>
    2e4c:	ldr	r0, [fp, #-8]
    2e50:	ldr	r0, [r0, #4]
    2e54:	ldr	r2, [sp, #8]
    2e58:	movw	r1, #0
    2e5c:	and	r1, r1, #255	; 0xff
    2e60:	bl	fac <memset@plt>
    2e64:	ldr	r0, [sp, #8]
    2e68:	ldr	r1, [fp, #-8]
    2e6c:	str	r0, [r1]
    2e70:	ldr	r0, [fp, #-4]
    2e74:	ldr	r1, [sp, #8]
    2e78:	cmp	r0, r1
    2e7c:	bls	2e8c <newchunk+0x114>
    2e80:	ldr	r0, [pc, #64]	; 2ec8 <newchunk+0x150>
    2e84:	add	r0, pc, r0
    2e88:	bl	2c88 <sf_bpf_error>
    2e8c:	b	2e90 <newchunk+0x118>
    2e90:	ldr	r0, [fp, #-4]
    2e94:	ldr	r1, [fp, #-8]
    2e98:	ldr	r2, [r1]
    2e9c:	sub	r0, r2, r0
    2ea0:	str	r0, [r1]
    2ea4:	ldr	r0, [fp, #-8]
    2ea8:	ldr	r0, [r0, #4]
    2eac:	ldr	r1, [fp, #-8]
    2eb0:	ldr	r1, [r1]
    2eb4:	add	r0, r0, r1
    2eb8:	mov	sp, fp
    2ebc:	pop	{fp, pc}
    2ec0:	.word	0x000378a8
    2ec4:	.word	0x000378dc
    2ec8:	.word	0x00019d82
    2ecc:	.word	0x00019dc2
    2ed0:	.word	0x00019e02
    2ed4:	.word	0x0003790c
    2ed8:	.word	0x00037884

00002edc <sfbpf_compile>:
    2edc:	push	{r4, r5, r6, sl, fp, lr}
    2ee0:	add	fp, sp, #16
    2ee4:	sub	sp, sp, #48	; 0x30
    2ee8:	ldr	ip, [fp, #12]
    2eec:	ldr	lr, [fp, #8]
    2ef0:	ldr	r4, [pc, #596]	; 314c <sfbpf_compile+0x270>
    2ef4:	add	r4, pc, r4
    2ef8:	ldr	r5, [pc, #592]	; 3150 <sfbpf_compile+0x274>
    2efc:	ldr	r5, [pc, r5]
    2f00:	ldr	r6, [pc, #588]	; 3154 <sfbpf_compile+0x278>
    2f04:	add	r6, pc, r6
    2f08:	str	r0, [fp, #-24]	; 0xffffffe8
    2f0c:	str	r1, [fp, #-28]	; 0xffffffe4
    2f10:	str	r2, [sp, #32]
    2f14:	str	r3, [sp, #28]
    2f18:	ldr	r0, [sp, #28]
    2f1c:	str	r0, [sp, #24]
    2f20:	movw	r0, #0
    2f24:	str	r0, [r6]
    2f28:	str	r0, [r5]
    2f2c:	str	r0, [r4]
    2f30:	str	lr, [sp, #16]
    2f34:	str	ip, [sp, #12]
    2f38:	bl	31a4 <init_regs>
    2f3c:	ldr	r0, [pc, #516]	; 3148 <sfbpf_compile+0x26c>
    2f40:	add	r0, pc, r0
    2f44:	bl	eb0 <_setjmp@plt>
    2f48:	cmp	r0, #0
    2f4c:	beq	2f9c <sfbpf_compile+0xc0>
    2f50:	ldr	r0, [pc, #576]	; 3198 <sfbpf_compile+0x2bc>
    2f54:	add	r0, pc, r0
    2f58:	ldr	r0, [r0]
    2f5c:	movw	r1, #0
    2f60:	cmp	r0, r1
    2f64:	beq	2f88 <sfbpf_compile+0xac>
    2f68:	ldr	r0, [pc, #560]	; 31a0 <sfbpf_compile+0x2c4>
    2f6c:	add	r0, pc, r0
    2f70:	ldr	r0, [r0]
    2f74:	bl	100c <freeaddrinfo@plt>
    2f78:	ldr	r0, [pc, #540]	; 319c <sfbpf_compile+0x2c0>
    2f7c:	add	r0, pc, r0
    2f80:	movw	lr, #0
    2f84:	str	lr, [r0]
    2f88:	bl	1be24 <sf_lex_cleanup>
    2f8c:	bl	31e0 <freechunks>
    2f90:	mvn	lr, #0
    2f94:	str	lr, [fp, #-20]	; 0xffffffec
    2f98:	b	313c <sfbpf_compile+0x260>
    2f9c:	ldr	r0, [pc, #436]	; 3158 <sfbpf_compile+0x27c>
    2fa0:	add	r0, pc, r0
    2fa4:	ldr	r1, [pc, #432]	; 315c <sfbpf_compile+0x280>
    2fa8:	add	r1, pc, r1
    2fac:	ldr	r2, [fp, #12]
    2fb0:	str	r2, [r1]
    2fb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    2fb8:	str	r1, [r0]
    2fbc:	ldr	r0, [r0]
    2fc0:	cmp	r0, #0
    2fc4:	bne	2ff0 <sfbpf_compile+0x114>
    2fc8:	ldr	r0, [pc, #448]	; 3190 <sfbpf_compile+0x2b4>
    2fcc:	add	r0, pc, r0
    2fd0:	ldr	r1, [pc, #444]	; 3194 <sfbpf_compile+0x2b8>
    2fd4:	add	r2, pc, r1
    2fd8:	movw	r1, #256	; 0x100
    2fdc:	bl	fa0 <snprintf@plt>
    2fe0:	mvn	r1, #0
    2fe4:	str	r1, [fp, #-20]	; 0xffffffec
    2fe8:	str	r0, [sp, #8]
    2fec:	b	313c <sfbpf_compile+0x260>
    2ff0:	ldr	r0, [sp, #24]
    2ff4:	movw	r1, #0
    2ff8:	cmp	r0, r1
    2ffc:	beq	300c <sfbpf_compile+0x130>
    3000:	ldr	r0, [sp, #24]
    3004:	str	r0, [sp, #4]
    3008:	b	301c <sfbpf_compile+0x140>
    300c:	ldr	r0, [pc, #332]	; 3160 <sfbpf_compile+0x284>
    3010:	add	r0, pc, r0
    3014:	str	r0, [sp, #4]
    3018:	b	301c <sfbpf_compile+0x140>
    301c:	ldr	r0, [sp, #4]
    3020:	bl	1bdf4 <sf_lex_init>
    3024:	ldr	r0, [fp, #-28]	; 0xffffffe4
    3028:	bl	32a8 <init_linktype>
    302c:	bl	163b8 <sfbpf_parse>
    3030:	ldr	lr, [pc, #300]	; 3164 <sfbpf_compile+0x288>
    3034:	ldr	lr, [pc, lr]
    3038:	ldr	lr, [lr]
    303c:	cmp	lr, #0
    3040:	str	r0, [sp]
    3044:	beq	304c <sfbpf_compile+0x170>
    3048:	bl	4b94 <syntax>
    304c:	ldr	r0, [pc, #276]	; 3168 <sfbpf_compile+0x28c>
    3050:	add	r0, pc, r0
    3054:	ldr	r0, [r0]
    3058:	movw	r1, #0
    305c:	cmp	r0, r1
    3060:	bne	3080 <sfbpf_compile+0x1a4>
    3064:	ldr	r0, [pc, #260]	; 3170 <sfbpf_compile+0x294>
    3068:	add	r0, pc, r0
    306c:	ldr	r0, [r0]
    3070:	bl	4bac <gen_retblk>
    3074:	ldr	lr, [pc, #240]	; 316c <sfbpf_compile+0x290>
    3078:	add	lr, pc, lr
    307c:	str	r0, [lr]
    3080:	ldr	r0, [fp, #8]
    3084:	cmp	r0, #0
    3088:	beq	3104 <sfbpf_compile+0x228>
    308c:	ldr	r0, [pc, #224]	; 3174 <sfbpf_compile+0x298>
    3090:	add	r0, pc, r0
    3094:	ldr	r0, [r0]
    3098:	cmp	r0, #0
    309c:	bne	3104 <sfbpf_compile+0x228>
    30a0:	ldr	r0, [pc, #212]	; 317c <sfbpf_compile+0x2a0>
    30a4:	add	r0, pc, r0
    30a8:	bl	10f6c <sf_bpf_optimize>
    30ac:	ldr	r0, [pc, #196]	; 3178 <sfbpf_compile+0x29c>
    30b0:	add	r0, pc, r0
    30b4:	ldr	r0, [r0]
    30b8:	movw	lr, #0
    30bc:	cmp	r0, lr
    30c0:	beq	30f4 <sfbpf_compile+0x218>
    30c4:	ldr	r0, [pc, #180]	; 3180 <sfbpf_compile+0x2a4>
    30c8:	add	r0, pc, r0
    30cc:	ldr	r0, [r0]
    30d0:	ldr	r0, [r0, #8]
    30d4:	cmp	r0, #6
    30d8:	bne	3100 <sfbpf_compile+0x224>
    30dc:	ldr	r0, [pc, #160]	; 3184 <sfbpf_compile+0x2a8>
    30e0:	add	r0, pc, r0
    30e4:	ldr	r0, [r0]
    30e8:	ldr	r0, [r0, #20]
    30ec:	cmp	r0, #0
    30f0:	bne	3100 <sfbpf_compile+0x224>
    30f4:	ldr	r0, [pc, #140]	; 3188 <sfbpf_compile+0x2ac>
    30f8:	add	r0, pc, r0
    30fc:	bl	2c88 <sf_bpf_error>
    3100:	b	3104 <sfbpf_compile+0x228>
    3104:	ldr	r0, [pc, #128]	; 318c <sfbpf_compile+0x2b0>
    3108:	add	r0, pc, r0
    310c:	ldr	r0, [r0]
    3110:	add	r1, sp, #20
    3114:	bl	11a2c <sf_icode_to_fcode>
    3118:	ldr	r1, [sp, #32]
    311c:	str	r0, [r1, #4]
    3120:	ldr	r0, [sp, #20]
    3124:	ldr	r1, [sp, #32]
    3128:	str	r0, [r1]
    312c:	bl	1be24 <sf_lex_cleanup>
    3130:	bl	31e0 <freechunks>
    3134:	movw	r0, #0
    3138:	str	r0, [fp, #-20]	; 0xffffffec
    313c:	ldr	r0, [fp, #-20]	; 0xffffffec
    3140:	sub	sp, fp, #16
    3144:	pop	{r4, r5, r6, sl, fp, pc}
    3148:	.word	0x00037508
    314c:	.word	0x000376dc
    3150:	.word	0x000371c0
    3154:	.word	0x00037c50
    3158:	.word	0x0003763c
    315c:	.word	0x00037630
    3160:	.word	0x0001906c
    3164:	.word	0x00037088
    3168:	.word	0x00037580
    316c:	.word	0x00037558
    3170:	.word	0x00037574
    3174:	.word	0x00037ac4
    3178:	.word	0x00037520
    317c:	.word	0x0003752c
    3180:	.word	0x00037508
    3184:	.word	0x000374f0
    3188:	.word	0x00018ffa
    318c:	.word	0x000374c8
    3190:	.word	0x00037374
    3194:	.word	0x000190fd
    3198:	.word	0x00037680
    319c:	.word	0x00037658
    31a0:	.word	0x00037668

000031a4 <init_regs>:
    31a4:	push	{fp, lr}
    31a8:	mov	fp, sp
    31ac:	ldr	r0, [pc, #36]	; 31d8 <init_regs+0x34>
    31b0:	add	r0, pc, r0
    31b4:	ldr	r1, [pc, #32]	; 31dc <init_regs+0x38>
    31b8:	add	r1, pc, r1
    31bc:	movw	r2, #0
    31c0:	str	r2, [r1]
    31c4:	movw	r1, #0
    31c8:	and	r1, r1, #255	; 0xff
    31cc:	movw	r2, #64	; 0x40
    31d0:	bl	fac <memset@plt>
    31d4:	pop	{fp, pc}
    31d8:	.word	0x00037514
    31dc:	.word	0x00037508

000031e0 <freechunks>:
    31e0:	push	{fp, lr}
    31e4:	mov	fp, sp
    31e8:	sub	sp, sp, #16
    31ec:	ldr	r0, [pc, #160]	; 3294 <freechunks+0xb4>
    31f0:	add	r0, pc, r0
    31f4:	movw	r1, #0
    31f8:	str	r1, [r0]
    31fc:	str	r1, [fp, #-4]
    3200:	ldr	r0, [fp, #-4]
    3204:	cmp	r0, #16
    3208:	bge	328c <freechunks+0xac>
    320c:	ldr	r0, [pc, #132]	; 3298 <freechunks+0xb8>
    3210:	add	r0, pc, r0
    3214:	ldr	r1, [fp, #-4]
    3218:	ldr	r2, [pc, #128]	; 32a0 <freechunks+0xc0>
    321c:	add	r2, pc, r2
    3220:	add	r1, r2, r1, lsl #3
    3224:	ldr	r1, [r1, #4]
    3228:	movw	r2, #0
    322c:	cmp	r1, r2
    3230:	str	r0, [sp, #8]
    3234:	beq	3278 <freechunks+0x98>
    3238:	ldr	r0, [pc, #92]	; 329c <freechunks+0xbc>
    323c:	add	r0, pc, r0
    3240:	ldr	r1, [fp, #-4]
    3244:	ldr	r2, [pc, #88]	; 32a4 <freechunks+0xc4>
    3248:	add	r2, pc, r2
    324c:	add	r1, r2, r1, lsl #3
    3250:	ldr	r1, [r1, #4]
    3254:	str	r0, [sp, #4]
    3258:	mov	r0, r1
    325c:	str	r2, [sp]
    3260:	bl	ebc <free@plt>
    3264:	ldr	r0, [fp, #-4]
    3268:	ldr	r1, [sp]
    326c:	add	r0, r1, r0, lsl #3
    3270:	movw	r2, #0
    3274:	str	r2, [r0, #4]
    3278:	b	327c <freechunks+0x9c>
    327c:	ldr	r0, [fp, #-4]
    3280:	add	r0, r0, #1
    3284:	str	r0, [fp, #-4]
    3288:	b	3200 <freechunks+0x20>
    328c:	mov	sp, fp
    3290:	pop	{fp, pc}
    3294:	.word	0x000374c0
    3298:	.word	0x00037420
    329c:	.word	0x000373f4
    32a0:	.word	0x00037414
    32a4:	.word	0x000373e8

000032a8 <init_linktype>:
    32a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    32ac:	add	fp, sp, #24
    32b0:	sub	sp, sp, #8
    32b4:	str	r0, [sp, #4]
    32b8:	ldr	r0, [sp, #4]
    32bc:	ldr	r1, [pc, #4012]	; 4270 <init_linktype+0xfc8>
    32c0:	add	r1, pc, r1
    32c4:	str	r0, [r1]
    32c8:	ldr	r0, [pc, #4004]	; 4274 <init_linktype+0xfcc>
    32cc:	add	r0, pc, r0
    32d0:	mov	r1, #0
    32d4:	str	r1, [r0]
    32d8:	ldr	r0, [pc, #3992]	; 4278 <init_linktype+0xfd0>
    32dc:	add	r0, pc, r0
    32e0:	str	r1, [r0]
    32e4:	ldr	r0, [pc, #3984]	; 427c <init_linktype+0xfd4>
    32e8:	add	r0, pc, r0
    32ec:	str	r1, [r0]
    32f0:	ldr	r0, [pc, #3976]	; 4280 <init_linktype+0xfd8>
    32f4:	add	r0, pc, r0
    32f8:	mvn	r2, #0
    32fc:	str	r2, [r0]
    3300:	ldr	r0, [pc, #3964]	; 4284 <init_linktype+0xfdc>
    3304:	add	r0, pc, r0
    3308:	str	r2, [r0]
    330c:	ldr	r0, [pc, #4088]	; 430c <init_linktype+0x1064>
    3310:	add	r0, pc, r0
    3314:	str	r2, [r0]
    3318:	ldr	r0, [pc, #4080]	; 4310 <init_linktype+0x1068>
    331c:	add	r0, pc, r0
    3320:	str	r2, [r0]
    3324:	ldr	r0, [pc, #4072]	; 4314 <init_linktype+0x106c>
    3328:	add	r0, pc, r0
    332c:	str	r1, [r0]
    3330:	ldr	r0, [pc, #4064]	; 4318 <init_linktype+0x1070>
    3334:	add	r0, pc, r0
    3338:	str	r2, [r0]
    333c:	ldr	r0, [pc, #4056]	; 431c <init_linktype+0x1074>
    3340:	add	r0, pc, r0
    3344:	str	r2, [r0]
    3348:	ldr	r0, [pc, #4048]	; 4320 <init_linktype+0x1078>
    334c:	add	r0, pc, r0
    3350:	str	r2, [r0]
    3354:	ldr	r0, [pc, #4040]	; 4324 <init_linktype+0x107c>
    3358:	add	r0, pc, r0
    335c:	str	r2, [r0]
    3360:	ldr	r0, [pc, #4088]	; 4360 <init_linktype+0x10b8>
    3364:	add	r0, pc, r0
    3368:	str	r2, [r0]
    336c:	ldr	r0, [pc, #4080]	; 4364 <init_linktype+0x10bc>
    3370:	add	r0, pc, r0
    3374:	str	r1, [r0]
    3378:	ldr	r0, [pc, #4072]	; 4368 <init_linktype+0x10c0>
    337c:	add	r0, pc, r0
    3380:	str	r1, [r0]
    3384:	ldr	r0, [pc, #4064]	; 436c <init_linktype+0x10c4>
    3388:	add	r0, pc, r0
    338c:	str	r1, [r0]
    3390:	ldr	r0, [pc, #4056]	; 4370 <init_linktype+0x10c8>
    3394:	add	r0, pc, r0
    3398:	str	r2, [r0]
    339c:	ldr	r0, [pc, #4048]	; 4374 <init_linktype+0x10cc>
    33a0:	add	r0, pc, r0
    33a4:	str	r2, [r0]
    33a8:	ldr	r0, [pc, #4040]	; 4378 <init_linktype+0x10d0>
    33ac:	add	r0, pc, r0
    33b0:	str	r1, [r0]
    33b4:	ldr	r0, [pc, #4088]	; 43b4 <init_linktype+0x110c>
    33b8:	add	r0, pc, r0
    33bc:	str	r2, [r0]
    33c0:	ldr	r0, [pc, #4080]	; 43b8 <init_linktype+0x1110>
    33c4:	add	r0, pc, r0
    33c8:	str	r2, [r0]
    33cc:	ldr	r0, [pc, #4072]	; 43bc <init_linktype+0x1114>
    33d0:	ldr	r0, [pc, r0]
    33d4:	cmp	r0, #229	; 0xe5
    33d8:	str	r0, [sp]
    33dc:	bhi	475c <init_linktype+0x14b4>
    33e0:	add	r0, pc, #8
    33e4:	ldr	r1, [sp]
    33e8:	ldr	r2, [r0, r1, lsl #2]
    33ec:	add	pc, r0, r2
    33f0:	.word	0x000004dc
    33f4:	.word	0x00000418
    33f8:	.word	0x0000136c
    33fc:	.word	0x0000136c
    3400:	.word	0x0000136c
    3404:	.word	0x0000136c
    3408:	.word	0x00000654
    340c:	.word	0x00000398
    3410:	.word	0x0000045c
    3414:	.word	0x00000554
    3418:	.word	0x00000614
    341c:	.word	0x0000073c
    3420:	.word	0x0000081c
    3424:	.word	0x0000136c
    3428:	.word	0x0000136c
    342c:	.word	0x0000049c
    3430:	.word	0x000005d4
    3434:	.word	0x0000136c
    3438:	.word	0x0000136c
    343c:	.word	0x0000073c
    3440:	.word	0x0000136c
    3444:	.word	0x0000136c
    3448:	.word	0x0000136c
    344c:	.word	0x0000136c
    3450:	.word	0x0000136c
    3454:	.word	0x0000136c
    3458:	.word	0x0000136c
    345c:	.word	0x0000136c
    3460:	.word	0x0000136c
    3464:	.word	0x0000136c
    3468:	.word	0x0000136c
    346c:	.word	0x0000136c
    3470:	.word	0x0000136c
    3474:	.word	0x0000136c
    3478:	.word	0x0000136c
    347c:	.word	0x0000136c
    3480:	.word	0x0000136c
    3484:	.word	0x0000136c
    3488:	.word	0x0000136c
    348c:	.word	0x0000136c
    3490:	.word	0x0000136c
    3494:	.word	0x0000136c
    3498:	.word	0x0000136c
    349c:	.word	0x0000136c
    34a0:	.word	0x0000136c
    34a4:	.word	0x0000136c
    34a8:	.word	0x0000136c
    34ac:	.word	0x0000136c
    34b0:	.word	0x0000136c
    34b4:	.word	0x0000136c
    34b8:	.word	0x00000554
    34bc:	.word	0x00000594
    34c0:	.word	0x0000136c
    34c4:	.word	0x0000136c
    34c8:	.word	0x0000136c
    34cc:	.word	0x0000136c
    34d0:	.word	0x0000136c
    34d4:	.word	0x0000136c
    34d8:	.word	0x0000136c
    34dc:	.word	0x0000136c
    34e0:	.word	0x0000136c
    34e4:	.word	0x0000136c
    34e8:	.word	0x0000136c
    34ec:	.word	0x0000136c
    34f0:	.word	0x0000136c
    34f4:	.word	0x0000136c
    34f8:	.word	0x0000136c
    34fc:	.word	0x0000136c
    3500:	.word	0x0000136c
    3504:	.word	0x0000136c
    3508:	.word	0x0000136c
    350c:	.word	0x0000136c
    3510:	.word	0x0000136c
    3514:	.word	0x0000136c
    3518:	.word	0x0000136c
    351c:	.word	0x0000136c
    3520:	.word	0x0000136c
    3524:	.word	0x0000136c
    3528:	.word	0x0000136c
    352c:	.word	0x0000136c
    3530:	.word	0x0000136c
    3534:	.word	0x0000136c
    3538:	.word	0x0000136c
    353c:	.word	0x0000136c
    3540:	.word	0x0000136c
    3544:	.word	0x0000136c
    3548:	.word	0x0000136c
    354c:	.word	0x0000136c
    3550:	.word	0x0000136c
    3554:	.word	0x0000136c
    3558:	.word	0x0000136c
    355c:	.word	0x0000136c
    3560:	.word	0x0000136c
    3564:	.word	0x0000136c
    3568:	.word	0x0000136c
    356c:	.word	0x0000136c
    3570:	.word	0x0000136c
    3574:	.word	0x0000136c
    3578:	.word	0x0000136c
    357c:	.word	0x00000a40
    3580:	.word	0x0000136c
    3584:	.word	0x0000136c
    3588:	.word	0x0000136c
    358c:	.word	0x0000136c
    3590:	.word	0x00000554
    3594:	.word	0x00000694
    3598:	.word	0x0000136c
    359c:	.word	0x00000914
    35a0:	.word	0x000004dc
    35a4:	.word	0x00000518
    35a8:	.word	0x0000136c
    35ac:	.word	0x0000136c
    35b0:	.word	0x0000136c
    35b4:	.word	0x00000858
    35b8:	.word	0x00000898
    35bc:	.word	0x0000136c
    35c0:	.word	0x0000136c
    35c4:	.word	0x0000136c
    35c8:	.word	0x0000136c
    35cc:	.word	0x00000694
    35d0:	.word	0x0000136c
    35d4:	.word	0x0000136c
    35d8:	.word	0x000008d4
    35dc:	.word	0x0000077c
    35e0:	.word	0x0000136c
    35e4:	.word	0x0000136c
    35e8:	.word	0x0000136c
    35ec:	.word	0x00000694
    35f0:	.word	0x0000136c
    35f4:	.word	0x000003d8
    35f8:	.word	0x00000a80
    35fc:	.word	0x00000a80
    3600:	.word	0x00000c0c
    3604:	.word	0x00000bc8
    3608:	.word	0x00000a80
    360c:	.word	0x00000b00
    3610:	.word	0x00000c88
    3614:	.word	0x00000ac0
    3618:	.word	0x00000990
    361c:	.word	0x00000dfc
    3620:	.word	0x00000d78
    3624:	.word	0x0000136c
    3628:	.word	0x0000136c
    362c:	.word	0x00000a08
    3630:	.word	0x000009d0
    3634:	.word	0x0000136c
    3638:	.word	0x0000136c
    363c:	.word	0x0000136c
    3640:	.word	0x0000136c
    3644:	.word	0x0000136c
    3648:	.word	0x0000136c
    364c:	.word	0x0000136c
    3650:	.word	0x0000136c
    3654:	.word	0x0000136c
    3658:	.word	0x0000136c
    365c:	.word	0x0000136c
    3660:	.word	0x0000136c
    3664:	.word	0x0000136c
    3668:	.word	0x0000136c
    366c:	.word	0x0000136c
    3670:	.word	0x0000136c
    3674:	.word	0x0000136c
    3678:	.word	0x0000136c
    367c:	.word	0x00000694
    3680:	.word	0x00000c48
    3684:	.word	0x0000136c
    3688:	.word	0x00000554
    368c:	.word	0x00000b40
    3690:	.word	0x00000b84
    3694:	.word	0x0000136c
    3698:	.word	0x0000136c
    369c:	.word	0x0000136c
    36a0:	.word	0x0000136c
    36a4:	.word	0x0000136c
    36a8:	.word	0x0000136c
    36ac:	.word	0x0000136c
    36b0:	.word	0x0000136c
    36b4:	.word	0x00000f38
    36b8:	.word	0x00000b40
    36bc:	.word	0x00000a80
    36c0:	.word	0x00000a80
    36c4:	.word	0x00000a80
    36c8:	.word	0x00000950
    36cc:	.word	0x00000cc4
    36d0:	.word	0x0000136c
    36d4:	.word	0x0000136c
    36d8:	.word	0x00000f8c
    36dc:	.word	0x00000fd0
    36e0:	.word	0x0000136c
    36e4:	.word	0x00001008
    36e8:	.word	0x00001040
    36ec:	.word	0x00001078
    36f0:	.word	0x000006e8
    36f4:	.word	0x000010b0
    36f8:	.word	0x00000d3c
    36fc:	.word	0x000010e8
    3700:	.word	0x00001120
    3704:	.word	0x00000e98
    3708:	.word	0x00001158
    370c:	.word	0x00001190
    3710:	.word	0x00000d00
    3714:	.word	0x000011c8
    3718:	.word	0x00001200
    371c:	.word	0x0000136c
    3720:	.word	0x0000136c
    3724:	.word	0x0000136c
    3728:	.word	0x0000136c
    372c:	.word	0x0000136c
    3730:	.word	0x0000136c
    3734:	.word	0x0000136c
    3738:	.word	0x0000136c
    373c:	.word	0x0000136c
    3740:	.word	0x0000136c
    3744:	.word	0x0000136c
    3748:	.word	0x0000136c
    374c:	.word	0x00001248
    3750:	.word	0x0000136c
    3754:	.word	0x0000136c
    3758:	.word	0x0000136c
    375c:	.word	0x00001280
    3760:	.word	0x000012b8
    3764:	.word	0x0000136c
    3768:	.word	0x0000136c
    376c:	.word	0x0000136c
    3770:	.word	0x0000136c
    3774:	.word	0x0000136c
    3778:	.word	0x00001328
    377c:	.word	0x000012f0
    3780:	.word	0x0000081c
    3784:	.word	0x0000081c
    3788:	ldr	r0, [pc, #4076]	; 477c <init_linktype+0x14d4>
    378c:	add	r0, pc, r0
    3790:	ldr	r1, [pc, #4072]	; 4780 <init_linktype+0x14d8>
    3794:	add	r1, pc, r1
    3798:	ldr	r2, [pc, #4068]	; 4784 <init_linktype+0x14dc>
    379c:	add	r2, pc, r2
    37a0:	ldr	r3, [pc, #4064]	; 4788 <init_linktype+0x14e0>
    37a4:	add	r3, pc, r3
    37a8:	movw	ip, #2
    37ac:	str	ip, [r3]
    37b0:	movw	r3, #6
    37b4:	str	r3, [r2]
    37b8:	movw	r2, #0
    37bc:	str	r2, [r1]
    37c0:	str	r2, [r0]
    37c4:	b	4774 <init_linktype+0x14cc>
    37c8:	ldr	r0, [pc, #4028]	; 478c <init_linktype+0x14e4>
    37cc:	add	r0, pc, r0
    37d0:	ldr	r1, [pc, #4024]	; 4790 <init_linktype+0x14e8>
    37d4:	add	r1, pc, r1
    37d8:	ldr	r2, [pc, #4020]	; 4794 <init_linktype+0x14ec>
    37dc:	add	r2, pc, r2
    37e0:	ldr	r3, [pc, #4016]	; 4798 <init_linktype+0x14f0>
    37e4:	add	r3, pc, r3
    37e8:	movw	ip, #4
    37ec:	str	ip, [r3]
    37f0:	movw	r3, #8
    37f4:	str	r3, [r2]
    37f8:	movw	r2, #0
    37fc:	str	r2, [r1]
    3800:	str	r2, [r0]
    3804:	b	4774 <init_linktype+0x14cc>
    3808:	ldr	r0, [pc, #3980]	; 479c <init_linktype+0x14f4>
    380c:	add	r0, pc, r0
    3810:	ldr	r1, [pc, #3976]	; 47a0 <init_linktype+0x14f8>
    3814:	add	r1, pc, r1
    3818:	ldr	r2, [pc, #3972]	; 47a4 <init_linktype+0x14fc>
    381c:	add	r2, pc, r2
    3820:	ldr	r3, [pc, #3968]	; 47a8 <init_linktype+0x1500>
    3824:	add	r3, pc, r3
    3828:	movw	ip, #12
    382c:	str	ip, [r3]
    3830:	movw	r3, #14
    3834:	str	r3, [r2]
    3838:	movw	r2, #0
    383c:	str	r2, [r1]
    3840:	movw	r1, #3
    3844:	str	r1, [r0]
    3848:	b	4774 <init_linktype+0x14cc>
    384c:	ldr	r0, [pc, #3928]	; 47ac <init_linktype+0x1504>
    3850:	add	r0, pc, r0
    3854:	ldr	r1, [pc, #3924]	; 47b0 <init_linktype+0x1508>
    3858:	add	r1, pc, r1
    385c:	ldr	r2, [pc, #3920]	; 47b4 <init_linktype+0x150c>
    3860:	add	r2, pc, r2
    3864:	ldr	r3, [pc, #3916]	; 47b8 <init_linktype+0x1510>
    3868:	add	r3, pc, r3
    386c:	mvn	ip, #0
    3870:	str	ip, [r3]
    3874:	movw	r3, #16
    3878:	str	r3, [r2]
    387c:	movw	r2, #0
    3880:	str	r2, [r1]
    3884:	str	r2, [r0]
    3888:	b	4774 <init_linktype+0x14cc>
    388c:	ldr	r0, [pc, #3880]	; 47bc <init_linktype+0x1514>
    3890:	add	r0, pc, r0
    3894:	ldr	r1, [pc, #3876]	; 47c0 <init_linktype+0x1518>
    3898:	add	r1, pc, r1
    389c:	ldr	r2, [pc, #3872]	; 47c4 <init_linktype+0x151c>
    38a0:	add	r2, pc, r2
    38a4:	ldr	r3, [pc, #3868]	; 47c8 <init_linktype+0x1520>
    38a8:	add	r3, pc, r3
    38ac:	mvn	ip, #0
    38b0:	str	ip, [r3]
    38b4:	movw	r3, #24
    38b8:	str	r3, [r2]
    38bc:	movw	r2, #0
    38c0:	str	r2, [r1]
    38c4:	str	r2, [r0]
    38c8:	b	4774 <init_linktype+0x14cc>
    38cc:	ldr	r0, [pc, #3832]	; 47cc <init_linktype+0x1524>
    38d0:	add	r0, pc, r0
    38d4:	ldr	r1, [pc, #3828]	; 47d0 <init_linktype+0x1528>
    38d8:	add	r1, pc, r1
    38dc:	ldr	r2, [pc, #3824]	; 47d4 <init_linktype+0x152c>
    38e0:	add	r2, pc, r2
    38e4:	ldr	r3, [pc, #3820]	; 47d8 <init_linktype+0x1530>
    38e8:	add	r3, pc, r3
    38ec:	movw	ip, #0
    38f0:	str	ip, [r3]
    38f4:	movw	r3, #4
    38f8:	str	r3, [r2]
    38fc:	str	ip, [r1]
    3900:	str	ip, [r0]
    3904:	b	4774 <init_linktype+0x14cc>
    3908:	ldr	r0, [pc, #3788]	; 47dc <init_linktype+0x1534>
    390c:	add	r0, pc, r0
    3910:	ldr	r1, [pc, #3784]	; 47e0 <init_linktype+0x1538>
    3914:	add	r1, pc, r1
    3918:	ldr	r2, [pc, #3780]	; 47e4 <init_linktype+0x153c>
    391c:	add	r2, pc, r2
    3920:	ldr	r3, [pc, #3776]	; 47e8 <init_linktype+0x1540>
    3924:	add	r3, pc, r3
    3928:	movw	ip, #0
    392c:	str	ip, [r3]
    3930:	movw	r3, #12
    3934:	str	r3, [r2]
    3938:	str	ip, [r1]
    393c:	str	ip, [r0]
    3940:	b	4774 <init_linktype+0x14cc>
    3944:	ldr	r0, [pc, #3744]	; 47ec <init_linktype+0x1544>
    3948:	add	r0, pc, r0
    394c:	ldr	r1, [pc, #3740]	; 47f0 <init_linktype+0x1548>
    3950:	add	r1, pc, r1
    3954:	ldr	r2, [pc, #3736]	; 47f4 <init_linktype+0x154c>
    3958:	add	r2, pc, r2
    395c:	ldr	r3, [pc, #3732]	; 47f8 <init_linktype+0x1550>
    3960:	add	r3, pc, r3
    3964:	movw	ip, #2
    3968:	str	ip, [r3]
    396c:	movw	r3, #4
    3970:	str	r3, [r2]
    3974:	movw	r2, #0
    3978:	str	r2, [r1]
    397c:	str	r2, [r0]
    3980:	b	4774 <init_linktype+0x14cc>
    3984:	ldr	r0, [pc, #3696]	; 47fc <init_linktype+0x1554>
    3988:	add	r0, pc, r0
    398c:	ldr	r1, [pc, #3692]	; 4800 <init_linktype+0x1558>
    3990:	add	r1, pc, r1
    3994:	ldr	r2, [pc, #3688]	; 4804 <init_linktype+0x155c>
    3998:	add	r2, pc, r2
    399c:	ldr	r3, [pc, #3684]	; 4808 <init_linktype+0x1560>
    39a0:	add	r3, pc, r3
    39a4:	movw	ip, #6
    39a8:	str	ip, [r3]
    39ac:	movw	r3, #8
    39b0:	str	r3, [r2]
    39b4:	movw	r2, #0
    39b8:	str	r2, [r1]
    39bc:	str	r2, [r0]
    39c0:	b	4774 <init_linktype+0x14cc>
    39c4:	ldr	r0, [pc, #3648]	; 480c <init_linktype+0x1564>
    39c8:	add	r0, pc, r0
    39cc:	ldr	r1, [pc, #3644]	; 4810 <init_linktype+0x1568>
    39d0:	add	r1, pc, r1
    39d4:	ldr	r2, [pc, #3640]	; 4814 <init_linktype+0x156c>
    39d8:	add	r2, pc, r2
    39dc:	ldr	r3, [pc, #3636]	; 4818 <init_linktype+0x1570>
    39e0:	add	r3, pc, r3
    39e4:	movw	ip, #5
    39e8:	str	ip, [r3]
    39ec:	movw	r3, #24
    39f0:	str	r3, [r2]
    39f4:	movw	r2, #0
    39f8:	str	r2, [r1]
    39fc:	str	r2, [r0]
    3a00:	b	4774 <init_linktype+0x14cc>
    3a04:	ldr	r0, [pc, #3600]	; 481c <init_linktype+0x1574>
    3a08:	add	r0, pc, r0
    3a0c:	ldr	r1, [pc, #3596]	; 4820 <init_linktype+0x1578>
    3a10:	add	r1, pc, r1
    3a14:	ldr	r2, [pc, #3592]	; 4824 <init_linktype+0x157c>
    3a18:	add	r2, pc, r2
    3a1c:	ldr	r3, [pc, #3588]	; 4828 <init_linktype+0x1580>
    3a20:	add	r3, pc, r3
    3a24:	movw	ip, #13
    3a28:	str	ip, [r3]
    3a2c:	str	ip, [r2]
    3a30:	movw	r2, #8
    3a34:	str	r2, [r1]
    3a38:	movw	r1, #3
    3a3c:	str	r1, [r0]
    3a40:	b	4774 <init_linktype+0x14cc>
    3a44:	ldr	r0, [pc, #3552]	; 482c <init_linktype+0x1584>
    3a48:	add	r0, pc, r0
    3a4c:	ldr	r1, [pc, #3548]	; 4830 <init_linktype+0x1588>
    3a50:	add	r1, pc, r1
    3a54:	ldr	r2, [pc, #3544]	; 4834 <init_linktype+0x158c>
    3a58:	add	r2, pc, r2
    3a5c:	ldr	r3, [pc, #3540]	; 4838 <init_linktype+0x1590>
    3a60:	add	r3, pc, r3
    3a64:	movw	ip, #14
    3a68:	str	ip, [r3]
    3a6c:	str	ip, [r2]
    3a70:	movw	r2, #8
    3a74:	str	r2, [r1]
    3a78:	movw	r1, #3
    3a7c:	str	r1, [r0]
    3a80:	b	4774 <init_linktype+0x14cc>
    3a84:	ldr	r0, [pc, #3504]	; 483c <init_linktype+0x1594>
    3a88:	add	r0, pc, r0
    3a8c:	ldr	r1, [pc, #3500]	; 4840 <init_linktype+0x1598>
    3a90:	add	r1, pc, r1
    3a94:	ldr	r2, [pc, #3496]	; 4844 <init_linktype+0x159c>
    3a98:	add	r2, pc, r2
    3a9c:	ldr	r3, [pc, #3492]	; 4848 <init_linktype+0x15a0>
    3aa0:	add	r3, pc, r3
    3aa4:	ldr	ip, [pc, #3488]	; 484c <init_linktype+0x15a4>
    3aa8:	add	ip, pc, ip
    3aac:	movw	lr, #24
    3ab0:	str	lr, [ip]
    3ab4:	movw	ip, #0
    3ab8:	str	ip, [r3]
    3abc:	movw	r3, #1
    3ac0:	str	r3, [r2]
    3ac4:	movw	r2, #8
    3ac8:	str	r2, [r1]
    3acc:	movw	r1, #3
    3ad0:	str	r1, [r0]
    3ad4:	b	4774 <init_linktype+0x14cc>
    3ad8:	ldr	r0, [pc, #3440]	; 4850 <init_linktype+0x15a8>
    3adc:	add	r0, pc, r0
    3ae0:	ldr	r1, [pc, #3436]	; 4854 <init_linktype+0x15ac>
    3ae4:	add	r1, pc, r1
    3ae8:	ldr	r2, [pc, #3432]	; 4858 <init_linktype+0x15b0>
    3aec:	add	r2, pc, r2
    3af0:	ldr	r3, [pc, #3428]	; 485c <init_linktype+0x15b4>
    3af4:	add	r3, pc, r3
    3af8:	ldr	ip, [pc, #3424]	; 4860 <init_linktype+0x15b8>
    3afc:	add	ip, pc, ip
    3b00:	movw	lr, #24
    3b04:	str	lr, [ip]
    3b08:	movw	ip, #0
    3b0c:	str	ip, [r3]
    3b10:	movw	r3, #1
    3b14:	str	r3, [r2]
    3b18:	movw	r2, #8
    3b1c:	str	r2, [r1]
    3b20:	movw	r1, #3
    3b24:	str	r1, [r0]
    3b28:	b	4774 <init_linktype+0x14cc>
    3b2c:	ldr	r0, [pc, #3376]	; 4864 <init_linktype+0x15bc>
    3b30:	add	r0, pc, r0
    3b34:	ldr	r1, [pc, #3372]	; 4868 <init_linktype+0x15c0>
    3b38:	add	r1, pc, r1
    3b3c:	ldr	r2, [pc, #3368]	; 486c <init_linktype+0x15c4>
    3b40:	add	r2, pc, r2
    3b44:	ldr	r3, [pc, #3364]	; 4870 <init_linktype+0x15c8>
    3b48:	add	r3, pc, r3
    3b4c:	movw	ip, #0
    3b50:	str	ip, [r3]
    3b54:	str	ip, [r2]
    3b58:	movw	r2, #8
    3b5c:	str	r2, [r1]
    3b60:	movw	r1, #3
    3b64:	str	r1, [r0]
    3b68:	b	4774 <init_linktype+0x14cc>
    3b6c:	ldr	r0, [pc, #4080]	; 4b64 <init_linktype+0x18bc>
    3b70:	add	r0, pc, r0
    3b74:	ldr	r1, [pc, #4076]	; 4b68 <init_linktype+0x18c0>
    3b78:	add	r1, pc, r1
    3b7c:	ldr	r2, [pc, #4072]	; 4b6c <init_linktype+0x18c4>
    3b80:	add	r2, pc, r2
    3b84:	ldr	r3, [pc, #4068]	; 4b70 <init_linktype+0x18c8>
    3b88:	add	r3, pc, r3
    3b8c:	ldr	ip, [pc, #4064]	; 4b74 <init_linktype+0x18cc>
    3b90:	add	ip, pc, ip
    3b94:	ldr	lr, [pc, #4060]	; 4b78 <init_linktype+0x18d0>
    3b98:	add	lr, pc, lr
    3b9c:	ldr	r4, [pc, #4056]	; 4b7c <init_linktype+0x18d4>
    3ba0:	add	r4, pc, r4
    3ba4:	ldr	r5, [pc, #4052]	; 4b80 <init_linktype+0x18d8>
    3ba8:	add	r5, pc, r5
    3bac:	ldr	r6, [pc, #4048]	; 4b84 <init_linktype+0x18dc>
    3bb0:	add	r6, pc, r6
    3bb4:	ldr	r7, [pc, #4044]	; 4b88 <init_linktype+0x18e0>
    3bb8:	add	r7, pc, r7
    3bbc:	movw	r8, #1
    3bc0:	str	r8, [r7]
    3bc4:	str	r8, [r6]
    3bc8:	movw	r6, #2
    3bcc:	str	r6, [r5]
    3bd0:	movw	r5, #0
    3bd4:	str	r5, [r4]
    3bd8:	mvn	r4, #0
    3bdc:	str	r4, [lr]
    3be0:	movw	lr, #4
    3be4:	str	lr, [r3]
    3be8:	ldr	lr, [r3]
    3bec:	str	lr, [ip]
    3bf0:	ldr	r3, [r3]
    3bf4:	str	r3, [r2]
    3bf8:	movw	r2, #8
    3bfc:	str	r2, [r1]
    3c00:	movw	r1, #3
    3c04:	str	r1, [r0]
    3c08:	b	4774 <init_linktype+0x14cc>
    3c0c:	ldr	r0, [pc, #3904]	; 4b54 <init_linktype+0x18ac>
    3c10:	add	r0, pc, r0
    3c14:	ldr	r1, [pc, #3900]	; 4b58 <init_linktype+0x18b0>
    3c18:	add	r1, pc, r1
    3c1c:	ldr	r2, [pc, #3896]	; 4b5c <init_linktype+0x18b4>
    3c20:	add	r2, pc, r2
    3c24:	ldr	r3, [pc, #3892]	; 4b60 <init_linktype+0x18b8>
    3c28:	add	r3, pc, r3
    3c2c:	mvn	ip, #0
    3c30:	str	ip, [r3]
    3c34:	movw	r3, #0
    3c38:	str	r3, [r2]
    3c3c:	str	r3, [r1]
    3c40:	str	r3, [r0]
    3c44:	b	4774 <init_linktype+0x14cc>
    3c48:	ldr	r0, [pc, #3828]	; 4b44 <init_linktype+0x189c>
    3c4c:	add	r0, pc, r0
    3c50:	ldr	r1, [pc, #3824]	; 4b48 <init_linktype+0x18a0>
    3c54:	add	r1, pc, r1
    3c58:	ldr	r2, [pc, #3820]	; 4b4c <init_linktype+0x18a4>
    3c5c:	add	r2, pc, r2
    3c60:	ldr	r3, [pc, #3816]	; 4b50 <init_linktype+0x18a8>
    3c64:	add	r3, pc, r3
    3c68:	movw	ip, #14
    3c6c:	str	ip, [r3]
    3c70:	movw	r3, #16
    3c74:	str	r3, [r2]
    3c78:	movw	r2, #0
    3c7c:	str	r2, [r1]
    3c80:	str	r2, [r0]
    3c84:	b	4774 <init_linktype+0x14cc>
    3c88:	ldr	r0, [pc, #3748]	; 4b34 <init_linktype+0x188c>
    3c8c:	add	r0, pc, r0
    3c90:	ldr	r1, [pc, #3744]	; 4b38 <init_linktype+0x1890>
    3c94:	add	r1, pc, r1
    3c98:	ldr	r2, [pc, #3740]	; 4b3c <init_linktype+0x1894>
    3c9c:	add	r2, pc, r2
    3ca0:	ldr	r3, [pc, #3736]	; 4b40 <init_linktype+0x1898>
    3ca4:	add	r3, pc, r3
    3ca8:	mvn	ip, #0
    3cac:	str	ip, [r3]
    3cb0:	movw	r3, #0
    3cb4:	str	r3, [r2]
    3cb8:	str	r3, [r1]
    3cbc:	str	r3, [r0]
    3cc0:	b	4774 <init_linktype+0x14cc>
    3cc4:	ldr	r0, [pc, #3672]	; 4b24 <init_linktype+0x187c>
    3cc8:	add	r0, pc, r0
    3ccc:	ldr	r1, [pc, #3668]	; 4b28 <init_linktype+0x1880>
    3cd0:	add	r1, pc, r1
    3cd4:	ldr	r2, [pc, #3664]	; 4b2c <init_linktype+0x1884>
    3cd8:	add	r2, pc, r2
    3cdc:	ldr	r3, [pc, #3660]	; 4b30 <init_linktype+0x1888>
    3ce0:	add	r3, pc, r3
    3ce4:	movw	ip, #16
    3ce8:	str	ip, [r3]
    3cec:	str	ip, [r2]
    3cf0:	movw	r2, #8
    3cf4:	str	r2, [r1]
    3cf8:	movw	r1, #3
    3cfc:	str	r1, [r0]
    3d00:	b	4774 <init_linktype+0x14cc>
    3d04:	ldr	r0, [pc, #3592]	; 4b14 <init_linktype+0x186c>
    3d08:	add	r0, pc, r0
    3d0c:	ldr	r1, [pc, #3588]	; 4b18 <init_linktype+0x1870>
    3d10:	add	r1, pc, r1
    3d14:	ldr	r2, [pc, #3584]	; 4b1c <init_linktype+0x1874>
    3d18:	add	r2, pc, r2
    3d1c:	ldr	r3, [pc, #3580]	; 4b20 <init_linktype+0x1878>
    3d20:	add	r3, pc, r3
    3d24:	mvn	ip, #0
    3d28:	str	ip, [r3]
    3d2c:	movw	r3, #0
    3d30:	str	r3, [r2]
    3d34:	str	r3, [r1]
    3d38:	str	r3, [r0]
    3d3c:	b	4774 <init_linktype+0x14cc>
    3d40:	ldr	r0, [pc, #3516]	; 4b04 <init_linktype+0x185c>
    3d44:	add	r0, pc, r0
    3d48:	ldr	r1, [pc, #3512]	; 4b08 <init_linktype+0x1860>
    3d4c:	add	r1, pc, r1
    3d50:	ldr	r2, [pc, #3508]	; 4b0c <init_linktype+0x1864>
    3d54:	add	r2, pc, r2
    3d58:	ldr	r3, [pc, #3504]	; 4b10 <init_linktype+0x1868>
    3d5c:	add	r3, pc, r3
    3d60:	mvn	ip, #0
    3d64:	str	ip, [r3]
    3d68:	movw	r3, #0
    3d6c:	str	r3, [r2]
    3d70:	movw	r2, #4
    3d74:	str	r2, [r1]
    3d78:	str	r3, [r0]
    3d7c:	b	4774 <init_linktype+0x14cc>
    3d80:	ldr	r0, [pc, #3436]	; 4af4 <init_linktype+0x184c>
    3d84:	add	r0, pc, r0
    3d88:	ldr	r1, [pc, #3432]	; 4af8 <init_linktype+0x1850>
    3d8c:	add	r1, pc, r1
    3d90:	ldr	r2, [pc, #3428]	; 4afc <init_linktype+0x1854>
    3d94:	add	r2, pc, r2
    3d98:	ldr	r3, [pc, #3424]	; 4b00 <init_linktype+0x1858>
    3d9c:	add	r3, pc, r3
    3da0:	movw	ip, #16
    3da4:	str	ip, [r3]
    3da8:	movw	r3, #18
    3dac:	str	r3, [r2]
    3db0:	movw	r2, #0
    3db4:	str	r2, [r1]
    3db8:	str	r2, [r0]
    3dbc:	b	4774 <init_linktype+0x14cc>
    3dc0:	ldr	r0, [pc, #3356]	; 4ae4 <init_linktype+0x183c>
    3dc4:	add	r0, pc, r0
    3dc8:	ldr	r1, [pc, #3352]	; 4ae8 <init_linktype+0x1840>
    3dcc:	add	r1, pc, r1
    3dd0:	ldr	r2, [pc, #3348]	; 4aec <init_linktype+0x1844>
    3dd4:	add	r2, pc, r2
    3dd8:	ldr	r3, [pc, #3344]	; 4af0 <init_linktype+0x1848>
    3ddc:	add	r3, pc, r3
    3de0:	mvn	ip, #0
    3de4:	str	ip, [r3]
    3de8:	str	ip, [r2]
    3dec:	str	ip, [r1]
    3df0:	str	ip, [r0]
    3df4:	b	4774 <init_linktype+0x14cc>
    3df8:	ldr	r0, [pc, #3284]	; 4ad4 <init_linktype+0x182c>
    3dfc:	add	r0, pc, r0
    3e00:	ldr	r1, [pc, #3280]	; 4ad8 <init_linktype+0x1830>
    3e04:	add	r1, pc, r1
    3e08:	ldr	r2, [pc, #3276]	; 4adc <init_linktype+0x1834>
    3e0c:	add	r2, pc, r2
    3e10:	ldr	r3, [pc, #3272]	; 4ae0 <init_linktype+0x1838>
    3e14:	add	r3, pc, r3
    3e18:	mvn	ip, #0
    3e1c:	str	ip, [r3]
    3e20:	str	ip, [r2]
    3e24:	str	ip, [r1]
    3e28:	str	ip, [r0]
    3e2c:	b	4774 <init_linktype+0x14cc>
    3e30:	ldr	r0, [pc, #3212]	; 4ac4 <init_linktype+0x181c>
    3e34:	add	r0, pc, r0
    3e38:	ldr	r1, [pc, #3208]	; 4ac8 <init_linktype+0x1820>
    3e3c:	add	r1, pc, r1
    3e40:	ldr	r2, [pc, #3204]	; 4acc <init_linktype+0x1824>
    3e44:	add	r2, pc, r2
    3e48:	ldr	r3, [pc, #3200]	; 4ad0 <init_linktype+0x1828>
    3e4c:	add	r3, pc, r3
    3e50:	movw	ip, #6
    3e54:	str	ip, [r3]
    3e58:	movw	r3, #44	; 0x2c
    3e5c:	str	r3, [r2]
    3e60:	movw	r2, #0
    3e64:	str	r2, [r1]
    3e68:	str	r2, [r0]
    3e6c:	b	4774 <init_linktype+0x14cc>
    3e70:	ldr	r0, [pc, #3132]	; 4ab4 <init_linktype+0x180c>
    3e74:	add	r0, pc, r0
    3e78:	ldr	r1, [pc, #3128]	; 4ab8 <init_linktype+0x1810>
    3e7c:	add	r1, pc, r1
    3e80:	ldr	r2, [pc, #3124]	; 4abc <init_linktype+0x1814>
    3e84:	add	r2, pc, r2
    3e88:	ldr	r3, [pc, #3120]	; 4ac0 <init_linktype+0x1818>
    3e8c:	add	r3, pc, r3
    3e90:	movw	ip, #4
    3e94:	str	ip, [r3]
    3e98:	str	ip, [r2]
    3e9c:	movw	r2, #0
    3ea0:	str	r2, [r1]
    3ea4:	mvn	r1, #0
    3ea8:	str	r1, [r0]
    3eac:	b	4774 <init_linktype+0x14cc>
    3eb0:	ldr	r0, [pc, #3052]	; 4aa4 <init_linktype+0x17fc>
    3eb4:	add	r0, pc, r0
    3eb8:	ldr	r1, [pc, #3048]	; 4aa8 <init_linktype+0x1800>
    3ebc:	add	r1, pc, r1
    3ec0:	ldr	r2, [pc, #3044]	; 4aac <init_linktype+0x1804>
    3ec4:	add	r2, pc, r2
    3ec8:	ldr	r3, [pc, #3040]	; 4ab0 <init_linktype+0x1808>
    3ecc:	add	r3, pc, r3
    3ed0:	movw	ip, #4
    3ed4:	str	ip, [r3]
    3ed8:	str	ip, [r2]
    3edc:	movw	r2, #0
    3ee0:	str	r2, [r1]
    3ee4:	movw	r1, #10
    3ee8:	str	r1, [r0]
    3eec:	b	4774 <init_linktype+0x14cc>
    3ef0:	ldr	r0, [pc, #2972]	; 4a94 <init_linktype+0x17ec>
    3ef4:	add	r0, pc, r0
    3ef8:	ldr	r1, [pc, #2968]	; 4a98 <init_linktype+0x17f0>
    3efc:	add	r1, pc, r1
    3f00:	ldr	r2, [pc, #2964]	; 4a9c <init_linktype+0x17f4>
    3f04:	add	r2, pc, r2
    3f08:	ldr	r3, [pc, #2960]	; 4aa0 <init_linktype+0x17f8>
    3f0c:	add	r3, pc, r3
    3f10:	movw	ip, #8
    3f14:	str	ip, [r3]
    3f18:	str	ip, [r2]
    3f1c:	movw	r2, #0
    3f20:	str	r2, [r1]
    3f24:	movw	r1, #10
    3f28:	str	r1, [r0]
    3f2c:	b	4774 <init_linktype+0x14cc>
    3f30:	ldr	r0, [pc, #2892]	; 4a84 <init_linktype+0x17dc>
    3f34:	add	r0, pc, r0
    3f38:	ldr	r1, [pc, #2888]	; 4a88 <init_linktype+0x17e0>
    3f3c:	add	r1, pc, r1
    3f40:	ldr	r2, [pc, #2884]	; 4a8c <init_linktype+0x17e4>
    3f44:	add	r2, pc, r2
    3f48:	ldr	r3, [pc, #2880]	; 4a90 <init_linktype+0x17e8>
    3f4c:	add	r3, pc, r3
    3f50:	movw	ip, #14
    3f54:	str	ip, [r3]
    3f58:	movw	r3, #16
    3f5c:	str	r3, [r2]
    3f60:	movw	r2, #18
    3f64:	str	r2, [r1]
    3f68:	movw	r1, #21
    3f6c:	str	r1, [r0]
    3f70:	b	4774 <init_linktype+0x14cc>
    3f74:	ldr	r0, [pc, #2808]	; 4a74 <init_linktype+0x17cc>
    3f78:	add	r0, pc, r0
    3f7c:	ldr	r1, [pc, #2804]	; 4a78 <init_linktype+0x17d0>
    3f80:	add	r1, pc, r1
    3f84:	ldr	r2, [pc, #2800]	; 4a7c <init_linktype+0x17d4>
    3f88:	add	r2, pc, r2
    3f8c:	ldr	r3, [pc, #2796]	; 4a80 <init_linktype+0x17d8>
    3f90:	add	r3, pc, r3
    3f94:	movw	ip, #4
    3f98:	str	ip, [r3]
    3f9c:	movw	r3, #6
    3fa0:	str	r3, [r2]
    3fa4:	movw	r2, #0
    3fa8:	str	r2, [r1]
    3fac:	mvn	r1, #0
    3fb0:	str	r1, [r0]
    3fb4:	b	4774 <init_linktype+0x14cc>
    3fb8:	ldr	r0, [pc, #2724]	; 4a64 <init_linktype+0x17bc>
    3fbc:	add	r0, pc, r0
    3fc0:	ldr	r1, [pc, #2720]	; 4a68 <init_linktype+0x17c0>
    3fc4:	add	r1, pc, r1
    3fc8:	ldr	r2, [pc, #2716]	; 4a6c <init_linktype+0x17c4>
    3fcc:	add	r2, pc, r2
    3fd0:	ldr	r3, [pc, #2712]	; 4a70 <init_linktype+0x17c8>
    3fd4:	add	r3, pc, r3
    3fd8:	movw	ip, #6
    3fdc:	str	ip, [r3]
    3fe0:	movw	r3, #12
    3fe4:	str	r3, [r2]
    3fe8:	movw	r2, #0
    3fec:	str	r2, [r1]
    3ff0:	mvn	r1, #0
    3ff4:	str	r1, [r0]
    3ff8:	b	4774 <init_linktype+0x14cc>
    3ffc:	ldr	r0, [pc, #2640]	; 4a54 <init_linktype+0x17ac>
    4000:	add	r0, pc, r0
    4004:	ldr	r1, [pc, #2636]	; 4a58 <init_linktype+0x17b0>
    4008:	add	r1, pc, r1
    400c:	ldr	r2, [pc, #2632]	; 4a5c <init_linktype+0x17b4>
    4010:	add	r2, pc, r2
    4014:	ldr	r3, [pc, #2628]	; 4a60 <init_linktype+0x17b8>
    4018:	add	r3, pc, r3
    401c:	movw	ip, #6
    4020:	str	ip, [r3]
    4024:	mvn	r3, #0
    4028:	str	r3, [r2]
    402c:	str	r3, [r1]
    4030:	str	r3, [r0]
    4034:	b	4774 <init_linktype+0x14cc>
    4038:	ldr	r0, [pc, #2564]	; 4a44 <init_linktype+0x179c>
    403c:	add	r0, pc, r0
    4040:	ldr	r1, [pc, #2560]	; 4a48 <init_linktype+0x17a0>
    4044:	add	r1, pc, r1
    4048:	ldr	r2, [pc, #2556]	; 4a4c <init_linktype+0x17a4>
    404c:	add	r2, pc, r2
    4050:	ldr	r3, [pc, #2552]	; 4a50 <init_linktype+0x17a8>
    4054:	add	r3, pc, r3
    4058:	movw	ip, #12
    405c:	str	ip, [r3]
    4060:	str	ip, [r2]
    4064:	movw	r2, #0
    4068:	str	r2, [r1]
    406c:	mvn	r1, #0
    4070:	str	r1, [r0]
    4074:	b	4774 <init_linktype+0x14cc>
    4078:	ldr	r0, [pc, #2484]	; 4a34 <init_linktype+0x178c>
    407c:	add	r0, pc, r0
    4080:	ldr	r1, [pc, #2480]	; 4a38 <init_linktype+0x1790>
    4084:	add	r1, pc, r1
    4088:	ldr	r2, [pc, #2476]	; 4a3c <init_linktype+0x1794>
    408c:	add	r2, pc, r2
    4090:	ldr	r3, [pc, #2472]	; 4a40 <init_linktype+0x1798>
    4094:	add	r3, pc, r3
    4098:	movw	ip, #12
    409c:	str	ip, [r3]
    40a0:	mvn	r3, #0
    40a4:	str	r3, [r2]
    40a8:	str	r3, [r1]
    40ac:	str	r3, [r0]
    40b0:	b	4774 <init_linktype+0x14cc>
    40b4:	ldr	r0, [pc, #2408]	; 4a24 <init_linktype+0x177c>
    40b8:	add	r0, pc, r0
    40bc:	ldr	r1, [pc, #2404]	; 4a28 <init_linktype+0x1780>
    40c0:	add	r1, pc, r1
    40c4:	ldr	r2, [pc, #2400]	; 4a2c <init_linktype+0x1784>
    40c8:	add	r2, pc, r2
    40cc:	ldr	r3, [pc, #2396]	; 4a30 <init_linktype+0x1788>
    40d0:	add	r3, pc, r3
    40d4:	movw	ip, #18
    40d8:	str	ip, [r3]
    40dc:	mvn	r3, #0
    40e0:	str	r3, [r2]
    40e4:	str	r3, [r1]
    40e8:	str	r3, [r0]
    40ec:	b	4774 <init_linktype+0x14cc>
    40f0:	ldr	r0, [pc, #2332]	; 4a14 <init_linktype+0x176c>
    40f4:	add	r0, pc, r0
    40f8:	ldr	r1, [pc, #2328]	; 4a18 <init_linktype+0x1770>
    40fc:	add	r1, pc, r1
    4100:	ldr	r2, [pc, #2324]	; 4a1c <init_linktype+0x1774>
    4104:	add	r2, pc, r2
    4108:	ldr	r3, [pc, #2320]	; 4a20 <init_linktype+0x1778>
    410c:	add	r3, pc, r3
    4110:	movw	ip, #18
    4114:	str	ip, [r3]
    4118:	mvn	r3, #0
    411c:	str	r3, [r2]
    4120:	str	r3, [r1]
    4124:	str	r3, [r0]
    4128:	b	4774 <init_linktype+0x14cc>
    412c:	ldr	r0, [pc, #2256]	; 4a04 <init_linktype+0x175c>
    4130:	add	r0, pc, r0
    4134:	ldr	r1, [pc, #2252]	; 4a08 <init_linktype+0x1760>
    4138:	add	r1, pc, r1
    413c:	ldr	r2, [pc, #2248]	; 4a0c <init_linktype+0x1764>
    4140:	add	r2, pc, r2
    4144:	ldr	r3, [pc, #2244]	; 4a10 <init_linktype+0x1768>
    4148:	add	r3, pc, r3
    414c:	movw	ip, #8
    4150:	str	ip, [r3]
    4154:	mvn	r3, #0
    4158:	str	r3, [r2]
    415c:	str	r3, [r1]
    4160:	str	r3, [r0]
    4164:	b	4774 <init_linktype+0x14cc>
    4168:	ldr	r0, [pc, #2160]	; 49e0 <init_linktype+0x1738>
    416c:	add	r0, pc, r0
    4170:	ldr	r1, [pc, #2156]	; 49e4 <init_linktype+0x173c>
    4174:	add	r1, pc, r1
    4178:	ldr	r2, [pc, #2152]	; 49e8 <init_linktype+0x1740>
    417c:	add	r2, pc, r2
    4180:	ldr	r3, [pc, #2148]	; 49ec <init_linktype+0x1744>
    4184:	add	r3, pc, r3
    4188:	ldr	ip, [pc, #2144]	; 49f0 <init_linktype+0x1748>
    418c:	add	ip, pc, ip
    4190:	ldr	lr, [pc, #2140]	; 49f4 <init_linktype+0x174c>
    4194:	add	lr, pc, lr
    4198:	ldr	r4, [pc, #2136]	; 49f8 <init_linktype+0x1750>
    419c:	add	r4, pc, r4
    41a0:	ldr	r5, [pc, #2132]	; 49fc <init_linktype+0x1754>
    41a4:	add	r5, pc, r5
    41a8:	ldr	r6, [pc, #2128]	; 4a00 <init_linktype+0x1758>
    41ac:	add	r6, pc, r6
    41b0:	movw	r7, #2
    41b4:	str	r7, [r6]
    41b8:	movw	r6, #3
    41bc:	str	r6, [r5]
    41c0:	movw	r5, #4
    41c4:	str	r5, [r4]
    41c8:	str	r5, [lr]
    41cc:	movw	lr, #7
    41d0:	str	lr, [ip]
    41d4:	mvn	ip, #0
    41d8:	str	ip, [r3]
    41dc:	str	ip, [r2]
    41e0:	str	ip, [r1]
    41e4:	str	ip, [r0]
    41e8:	b	4774 <init_linktype+0x14cc>
    41ec:	ldr	r0, [pc, #1992]	; 49bc <init_linktype+0x1714>
    41f0:	add	r0, pc, r0
    41f4:	ldr	r1, [pc, #1988]	; 49c0 <init_linktype+0x1718>
    41f8:	add	r1, pc, r1
    41fc:	ldr	r2, [pc, #1984]	; 49c4 <init_linktype+0x171c>
    4200:	add	r2, pc, r2
    4204:	ldr	r3, [pc, #1980]	; 49c8 <init_linktype+0x1720>
    4208:	add	r3, pc, r3
    420c:	ldr	ip, [pc, #1976]	; 49cc <init_linktype+0x1724>
    4210:	add	ip, pc, ip
    4214:	ldr	lr, [pc, #1972]	; 49d0 <init_linktype+0x1728>
    4218:	add	lr, pc, lr
    421c:	ldr	r4, [pc, #1968]	; 49d4 <init_linktype+0x172c>
    4220:	add	r4, pc, r4
    4224:	ldr	r5, [pc, #1964]	; 49d8 <init_linktype+0x1730>
    4228:	add	r5, pc, r5
    422c:	ldr	r6, [pc, #1960]	; 49dc <init_linktype+0x1734>
    4230:	add	r6, pc, r6
    4234:	movw	r7, #6
    4238:	str	r7, [r6]
    423c:	movw	r6, #7
    4240:	str	r6, [r5]
    4244:	movw	r5, #8
    4248:	str	r5, [r4]
    424c:	str	r5, [lr]
    4250:	movw	lr, #11
    4254:	str	lr, [ip]
    4258:	mvn	ip, #0
    425c:	str	ip, [r3]
    4260:	str	ip, [r2]
    4264:	str	ip, [r1]
    4268:	str	ip, [r0]
    426c:	b	4774 <init_linktype+0x14cc>
    4270:	.word	0x00037320
    4274:	.word	0x00037330
    4278:	.word	0x0003732c
    427c:	.word	0x000372fc
    4280:	.word	0x00037318
    4284:	.word	0x0003730c
    4288:	ldr	r0, [pc, #1800]	; 4998 <init_linktype+0x16f0>
    428c:	add	r0, pc, r0
    4290:	ldr	r1, [pc, #1796]	; 499c <init_linktype+0x16f4>
    4294:	add	r1, pc, r1
    4298:	ldr	r2, [pc, #1792]	; 49a0 <init_linktype+0x16f8>
    429c:	add	r2, pc, r2
    42a0:	ldr	r3, [pc, #1788]	; 49a4 <init_linktype+0x16fc>
    42a4:	add	r3, pc, r3
    42a8:	ldr	ip, [pc, #1784]	; 49a8 <init_linktype+0x1700>
    42ac:	add	ip, pc, ip
    42b0:	ldr	lr, [pc, #1780]	; 49ac <init_linktype+0x1704>
    42b4:	add	lr, pc, lr
    42b8:	ldr	r4, [pc, #1776]	; 49b0 <init_linktype+0x1708>
    42bc:	add	r4, pc, r4
    42c0:	ldr	r5, [pc, #1772]	; 49b4 <init_linktype+0x170c>
    42c4:	add	r5, pc, r5
    42c8:	ldr	r6, [pc, #1768]	; 49b8 <init_linktype+0x1710>
    42cc:	add	r6, pc, r6
    42d0:	movw	r7, #22
    42d4:	str	r7, [r6]
    42d8:	movw	r6, #23
    42dc:	str	r6, [r5]
    42e0:	movw	r5, #24
    42e4:	str	r5, [r4]
    42e8:	str	r5, [lr]
    42ec:	movw	lr, #27
    42f0:	str	lr, [ip]
    42f4:	mvn	ip, #0
    42f8:	str	ip, [r3]
    42fc:	str	ip, [r2]
    4300:	str	ip, [r1]
    4304:	str	ip, [r0]
    4308:	b	4774 <init_linktype+0x14cc>
    430c:	.word	0x00037304
    4310:	.word	0x000372fc
    4314:	.word	0x000372dc
    4318:	.word	0x000372e8
    431c:	.word	0x000372e0
    4320:	.word	0x000372d8
    4324:	.word	0x000372d0
    4328:	ldr	r0, [pc, #1624]	; 4988 <init_linktype+0x16e0>
    432c:	add	r0, pc, r0
    4330:	ldr	r1, [pc, #1620]	; 498c <init_linktype+0x16e4>
    4334:	add	r1, pc, r1
    4338:	ldr	r2, [pc, #1616]	; 4990 <init_linktype+0x16e8>
    433c:	add	r2, pc, r2
    4340:	ldr	r3, [pc, #1612]	; 4994 <init_linktype+0x16ec>
    4344:	add	r3, pc, r3
    4348:	mvn	ip, #0
    434c:	str	ip, [r3]
    4350:	str	ip, [r2]
    4354:	str	ip, [r1]
    4358:	str	ip, [r0]
    435c:	b	4774 <init_linktype+0x14cc>
    4360:	.word	0x000372c8
    4364:	.word	0x0003727c
    4368:	.word	0x00037274
    436c:	.word	0x0003732c
    4370:	.word	0x00036ec4
    4374:	.word	0x00036eb4
    4378:	.word	0x00036ea4
    437c:	ldr	r0, [pc, #1524]	; 4978 <init_linktype+0x16d0>
    4380:	add	r0, pc, r0
    4384:	ldr	r1, [pc, #1520]	; 497c <init_linktype+0x16d4>
    4388:	add	r1, pc, r1
    438c:	ldr	r2, [pc, #1516]	; 4980 <init_linktype+0x16d8>
    4390:	add	r2, pc, r2
    4394:	ldr	r3, [pc, #1512]	; 4984 <init_linktype+0x16dc>
    4398:	add	r3, pc, r3
    439c:	mvn	ip, #0
    43a0:	str	ip, [r3]
    43a4:	str	ip, [r2]
    43a8:	str	ip, [r1]
    43ac:	str	ip, [r0]
    43b0:	b	4774 <init_linktype+0x14cc>
    43b4:	.word	0x00037300
    43b8:	.word	0x000372f8
    43bc:	.word	0x00037210
    43c0:	ldr	r0, [pc, #1440]	; 4968 <init_linktype+0x16c0>
    43c4:	add	r0, pc, r0
    43c8:	ldr	r1, [pc, #1436]	; 496c <init_linktype+0x16c4>
    43cc:	add	r1, pc, r1
    43d0:	ldr	r2, [pc, #1432]	; 4970 <init_linktype+0x16c8>
    43d4:	add	r2, pc, r2
    43d8:	ldr	r3, [pc, #1428]	; 4974 <init_linktype+0x16cc>
    43dc:	add	r3, pc, r3
    43e0:	mvn	ip, #0
    43e4:	str	ip, [r3]
    43e8:	str	ip, [r2]
    43ec:	str	ip, [r1]
    43f0:	str	ip, [r0]
    43f4:	b	4774 <init_linktype+0x14cc>
    43f8:	ldr	r0, [pc, #1368]	; 4958 <init_linktype+0x16b0>
    43fc:	add	r0, pc, r0
    4400:	ldr	r1, [pc, #1364]	; 495c <init_linktype+0x16b4>
    4404:	add	r1, pc, r1
    4408:	ldr	r2, [pc, #1360]	; 4960 <init_linktype+0x16b8>
    440c:	add	r2, pc, r2
    4410:	ldr	r3, [pc, #1356]	; 4964 <init_linktype+0x16bc>
    4414:	add	r3, pc, r3
    4418:	mvn	ip, #0
    441c:	str	ip, [r3]
    4420:	str	ip, [r2]
    4424:	str	ip, [r1]
    4428:	str	ip, [r0]
    442c:	b	4774 <init_linktype+0x14cc>
    4430:	ldr	r0, [pc, #1296]	; 4948 <init_linktype+0x16a0>
    4434:	add	r0, pc, r0
    4438:	ldr	r1, [pc, #1292]	; 494c <init_linktype+0x16a4>
    443c:	add	r1, pc, r1
    4440:	ldr	r2, [pc, #1288]	; 4950 <init_linktype+0x16a8>
    4444:	add	r2, pc, r2
    4448:	ldr	r3, [pc, #1284]	; 4954 <init_linktype+0x16ac>
    444c:	add	r3, pc, r3
    4450:	mvn	ip, #0
    4454:	str	ip, [r3]
    4458:	str	ip, [r2]
    445c:	str	ip, [r1]
    4460:	str	ip, [r0]
    4464:	b	4774 <init_linktype+0x14cc>
    4468:	ldr	r0, [pc, #1224]	; 4938 <init_linktype+0x1690>
    446c:	add	r0, pc, r0
    4470:	ldr	r1, [pc, #1220]	; 493c <init_linktype+0x1694>
    4474:	add	r1, pc, r1
    4478:	ldr	r2, [pc, #1216]	; 4940 <init_linktype+0x1698>
    447c:	add	r2, pc, r2
    4480:	ldr	r3, [pc, #1212]	; 4944 <init_linktype+0x169c>
    4484:	add	r3, pc, r3
    4488:	mvn	ip, #0
    448c:	str	ip, [r3]
    4490:	str	ip, [r2]
    4494:	str	ip, [r1]
    4498:	str	ip, [r0]
    449c:	b	4774 <init_linktype+0x14cc>
    44a0:	ldr	r0, [pc, #1152]	; 4928 <init_linktype+0x1680>
    44a4:	add	r0, pc, r0
    44a8:	ldr	r1, [pc, #1148]	; 492c <init_linktype+0x1684>
    44ac:	add	r1, pc, r1
    44b0:	ldr	r2, [pc, #1144]	; 4930 <init_linktype+0x1688>
    44b4:	add	r2, pc, r2
    44b8:	ldr	r3, [pc, #1140]	; 4934 <init_linktype+0x168c>
    44bc:	add	r3, pc, r3
    44c0:	mvn	ip, #0
    44c4:	str	ip, [r3]
    44c8:	str	ip, [r2]
    44cc:	str	ip, [r1]
    44d0:	str	ip, [r0]
    44d4:	b	4774 <init_linktype+0x14cc>
    44d8:	ldr	r0, [pc, #1080]	; 4918 <init_linktype+0x1670>
    44dc:	add	r0, pc, r0
    44e0:	ldr	r1, [pc, #1076]	; 491c <init_linktype+0x1674>
    44e4:	add	r1, pc, r1
    44e8:	ldr	r2, [pc, #1072]	; 4920 <init_linktype+0x1678>
    44ec:	add	r2, pc, r2
    44f0:	ldr	r3, [pc, #1068]	; 4924 <init_linktype+0x167c>
    44f4:	add	r3, pc, r3
    44f8:	mvn	ip, #0
    44fc:	str	ip, [r3]
    4500:	str	ip, [r2]
    4504:	str	ip, [r1]
    4508:	str	ip, [r0]
    450c:	b	4774 <init_linktype+0x14cc>
    4510:	ldr	r0, [pc, #1008]	; 4908 <init_linktype+0x1660>
    4514:	add	r0, pc, r0
    4518:	ldr	r1, [pc, #1004]	; 490c <init_linktype+0x1664>
    451c:	add	r1, pc, r1
    4520:	ldr	r2, [pc, #1000]	; 4910 <init_linktype+0x1668>
    4524:	add	r2, pc, r2
    4528:	ldr	r3, [pc, #996]	; 4914 <init_linktype+0x166c>
    452c:	add	r3, pc, r3
    4530:	mvn	ip, #0
    4534:	str	ip, [r3]
    4538:	str	ip, [r2]
    453c:	str	ip, [r1]
    4540:	str	ip, [r0]
    4544:	b	4774 <init_linktype+0x14cc>
    4548:	ldr	r0, [pc, #936]	; 48f8 <init_linktype+0x1650>
    454c:	add	r0, pc, r0
    4550:	ldr	r1, [pc, #932]	; 48fc <init_linktype+0x1654>
    4554:	add	r1, pc, r1
    4558:	ldr	r2, [pc, #928]	; 4900 <init_linktype+0x1658>
    455c:	add	r2, pc, r2
    4560:	ldr	r3, [pc, #924]	; 4904 <init_linktype+0x165c>
    4564:	add	r3, pc, r3
    4568:	mvn	ip, #0
    456c:	str	ip, [r3]
    4570:	str	ip, [r2]
    4574:	str	ip, [r1]
    4578:	str	ip, [r0]
    457c:	b	4774 <init_linktype+0x14cc>
    4580:	ldr	r0, [pc, #864]	; 48e8 <init_linktype+0x1640>
    4584:	add	r0, pc, r0
    4588:	ldr	r1, [pc, #860]	; 48ec <init_linktype+0x1644>
    458c:	add	r1, pc, r1
    4590:	ldr	r2, [pc, #856]	; 48f0 <init_linktype+0x1648>
    4594:	add	r2, pc, r2
    4598:	ldr	r3, [pc, #852]	; 48f4 <init_linktype+0x164c>
    459c:	add	r3, pc, r3
    45a0:	mvn	ip, #0
    45a4:	str	ip, [r3]
    45a8:	str	ip, [r2]
    45ac:	str	ip, [r1]
    45b0:	str	ip, [r0]
    45b4:	b	4774 <init_linktype+0x14cc>
    45b8:	ldr	r0, [pc, #792]	; 48d8 <init_linktype+0x1630>
    45bc:	add	r0, pc, r0
    45c0:	ldr	r1, [pc, #788]	; 48dc <init_linktype+0x1634>
    45c4:	add	r1, pc, r1
    45c8:	ldr	r2, [pc, #784]	; 48e0 <init_linktype+0x1638>
    45cc:	add	r2, pc, r2
    45d0:	ldr	r3, [pc, #780]	; 48e4 <init_linktype+0x163c>
    45d4:	add	r3, pc, r3
    45d8:	mvn	ip, #0
    45dc:	str	ip, [r3]
    45e0:	str	ip, [r2]
    45e4:	str	ip, [r1]
    45e8:	str	ip, [r0]
    45ec:	b	4774 <init_linktype+0x14cc>
    45f0:	ldr	r0, [pc, #716]	; 48c4 <init_linktype+0x161c>
    45f4:	add	r0, pc, r0
    45f8:	ldr	r1, [pc, #712]	; 48c8 <init_linktype+0x1620>
    45fc:	add	r1, pc, r1
    4600:	ldr	r2, [pc, #708]	; 48cc <init_linktype+0x1624>
    4604:	add	r2, pc, r2
    4608:	ldr	r3, [pc, #704]	; 48d0 <init_linktype+0x1628>
    460c:	add	r3, pc, r3
    4610:	ldr	ip, [pc, #700]	; 48d4 <init_linktype+0x162c>
    4614:	add	ip, pc, ip
    4618:	mvn	lr, #0
    461c:	str	lr, [ip]
    4620:	str	lr, [r3]
    4624:	str	lr, [r2]
    4628:	str	lr, [r1]
    462c:	movw	r1, #1
    4630:	str	r1, [r0]
    4634:	b	4774 <init_linktype+0x14cc>
    4638:	ldr	r0, [pc, #628]	; 48b4 <init_linktype+0x160c>
    463c:	add	r0, pc, r0
    4640:	ldr	r1, [pc, #624]	; 48b8 <init_linktype+0x1610>
    4644:	add	r1, pc, r1
    4648:	ldr	r2, [pc, #620]	; 48bc <init_linktype+0x1614>
    464c:	add	r2, pc, r2
    4650:	ldr	r3, [pc, #616]	; 48c0 <init_linktype+0x1618>
    4654:	add	r3, pc, r3
    4658:	mvn	ip, #0
    465c:	str	ip, [r3]
    4660:	str	ip, [r2]
    4664:	str	ip, [r1]
    4668:	str	ip, [r0]
    466c:	b	4774 <init_linktype+0x14cc>
    4670:	ldr	r0, [pc, #556]	; 48a4 <init_linktype+0x15fc>
    4674:	add	r0, pc, r0
    4678:	ldr	r1, [pc, #552]	; 48a8 <init_linktype+0x1600>
    467c:	add	r1, pc, r1
    4680:	ldr	r2, [pc, #548]	; 48ac <init_linktype+0x1604>
    4684:	add	r2, pc, r2
    4688:	ldr	r3, [pc, #544]	; 48b0 <init_linktype+0x1608>
    468c:	add	r3, pc, r3
    4690:	mvn	ip, #0
    4694:	str	ip, [r3]
    4698:	str	ip, [r2]
    469c:	str	ip, [r1]
    46a0:	str	ip, [r0]
    46a4:	b	4774 <init_linktype+0x14cc>
    46a8:	ldr	r0, [pc, #484]	; 4894 <init_linktype+0x15ec>
    46ac:	add	r0, pc, r0
    46b0:	ldr	r1, [pc, #480]	; 4898 <init_linktype+0x15f0>
    46b4:	add	r1, pc, r1
    46b8:	ldr	r2, [pc, #476]	; 489c <init_linktype+0x15f4>
    46bc:	add	r2, pc, r2
    46c0:	ldr	r3, [pc, #472]	; 48a0 <init_linktype+0x15f8>
    46c4:	add	r3, pc, r3
    46c8:	mvn	ip, #0
    46cc:	str	ip, [r3]
    46d0:	str	ip, [r2]
    46d4:	str	ip, [r1]
    46d8:	str	ip, [r0]
    46dc:	b	4774 <init_linktype+0x14cc>
    46e0:	ldr	r0, [pc, #412]	; 4884 <init_linktype+0x15dc>
    46e4:	add	r0, pc, r0
    46e8:	ldr	r1, [pc, #408]	; 4888 <init_linktype+0x15e0>
    46ec:	add	r1, pc, r1
    46f0:	ldr	r2, [pc, #404]	; 488c <init_linktype+0x15e4>
    46f4:	add	r2, pc, r2
    46f8:	ldr	r3, [pc, #400]	; 4890 <init_linktype+0x15e8>
    46fc:	add	r3, pc, r3
    4700:	mvn	ip, #0
    4704:	str	ip, [r3]
    4708:	str	ip, [r2]
    470c:	str	ip, [r1]
    4710:	str	ip, [r0]
    4714:	b	4774 <init_linktype+0x14cc>
    4718:	ldr	r0, [pc, #340]	; 4874 <init_linktype+0x15cc>
    471c:	add	r0, pc, r0
    4720:	ldr	r1, [pc, #336]	; 4878 <init_linktype+0x15d0>
    4724:	add	r1, pc, r1
    4728:	ldr	r2, [pc, #332]	; 487c <init_linktype+0x15d4>
    472c:	add	r2, pc, r2
    4730:	ldr	r3, [pc, #328]	; 4880 <init_linktype+0x15d8>
    4734:	add	r3, pc, r3
    4738:	movw	ip, #1
    473c:	str	ip, [r3]
    4740:	movw	r3, #24
    4744:	str	r3, [r2]
    4748:	movw	r2, #0
    474c:	str	r2, [r1]
    4750:	mvn	r1, #0
    4754:	str	r1, [r0]
    4758:	b	4774 <init_linktype+0x14cc>
    475c:	ldr	r0, [pc, #1064]	; 4b8c <init_linktype+0x18e4>
    4760:	add	r0, pc, r0
    4764:	ldr	r1, [pc, #1060]	; 4b90 <init_linktype+0x18e8>
    4768:	add	r1, pc, r1
    476c:	ldr	r1, [r1]
    4770:	bl	2c88 <sf_bpf_error>
    4774:	sub	sp, fp, #24
    4778:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    477c:	.word	0x00036e74
    4780:	.word	0x00036e60
    4784:	.word	0x00036e54
    4788:	.word	0x00036e44
    478c:	.word	0x00036e34
    4790:	.word	0x00036e20
    4794:	.word	0x00036e14
    4798:	.word	0x00036e04
    479c:	.word	0x00036df4
    47a0:	.word	0x00036de0
    47a4:	.word	0x00036dd4
    47a8:	.word	0x00036dc4
    47ac:	.word	0x00036db0
    47b0:	.word	0x00036d9c
    47b4:	.word	0x00036d90
    47b8:	.word	0x00036d80
    47bc:	.word	0x00036d70
    47c0:	.word	0x00036d5c
    47c4:	.word	0x00036d50
    47c8:	.word	0x00036d40
    47cc:	.word	0x00036d30
    47d0:	.word	0x00036d1c
    47d4:	.word	0x00036d10
    47d8:	.word	0x00036d00
    47dc:	.word	0x00036cf4
    47e0:	.word	0x00036ce0
    47e4:	.word	0x00036cd4
    47e8:	.word	0x00036cc4
    47ec:	.word	0x00036cb8
    47f0:	.word	0x00036ca4
    47f4:	.word	0x00036c98
    47f8:	.word	0x00036c88
    47fc:	.word	0x00036c78
    4800:	.word	0x00036c64
    4804:	.word	0x00036c58
    4808:	.word	0x00036c48
    480c:	.word	0x00036c38
    4810:	.word	0x00036c24
    4814:	.word	0x00036c18
    4818:	.word	0x00036c08
    481c:	.word	0x00036bf8
    4820:	.word	0x00036be4
    4824:	.word	0x00036bd8
    4828:	.word	0x00036bc8
    482c:	.word	0x00036bb8
    4830:	.word	0x00036ba4
    4834:	.word	0x00036b98
    4838:	.word	0x00036b88
    483c:	.word	0x00036b78
    4840:	.word	0x00036b64
    4844:	.word	0x00036c1c
    4848:	.word	0x00036b50
    484c:	.word	0x00036b40
    4850:	.word	0x00036b24
    4854:	.word	0x00036b10
    4858:	.word	0x00036bc8
    485c:	.word	0x00036afc
    4860:	.word	0x00036aec
    4864:	.word	0x00036ad0
    4868:	.word	0x00036abc
    486c:	.word	0x00036ab0
    4870:	.word	0x00036aa0
    4874:	.word	0x00035ee4
    4878:	.word	0x00035ed0
    487c:	.word	0x00035ec4
    4880:	.word	0x00035eb4
    4884:	.word	0x00035f1c
    4888:	.word	0x00035f08
    488c:	.word	0x00035efc
    4890:	.word	0x00035eec
    4894:	.word	0x00035f54
    4898:	.word	0x00035f40
    489c:	.word	0x00035f34
    48a0:	.word	0x00035f24
    48a4:	.word	0x00035f8c
    48a8:	.word	0x00035f78
    48ac:	.word	0x00035f6c
    48b0:	.word	0x00035f5c
    48b4:	.word	0x00035fc4
    48b8:	.word	0x00035fb0
    48bc:	.word	0x00035fa4
    48c0:	.word	0x00035f94
    48c4:	.word	0x00036008
    48c8:	.word	0x00036004
    48cc:	.word	0x00035ff0
    48d0:	.word	0x00035fe4
    48d4:	.word	0x00035fd4
    48d8:	.word	0x00036044
    48dc:	.word	0x00036030
    48e0:	.word	0x00036024
    48e4:	.word	0x00036014
    48e8:	.word	0x0003607c
    48ec:	.word	0x00036068
    48f0:	.word	0x0003605c
    48f4:	.word	0x0003604c
    48f8:	.word	0x000360b4
    48fc:	.word	0x000360a0
    4900:	.word	0x00036094
    4904:	.word	0x00036084
    4908:	.word	0x000360ec
    490c:	.word	0x000360d8
    4910:	.word	0x000360cc
    4914:	.word	0x000360bc
    4918:	.word	0x00036124
    491c:	.word	0x00036110
    4920:	.word	0x00036104
    4924:	.word	0x000360f4
    4928:	.word	0x0003615c
    492c:	.word	0x00036148
    4930:	.word	0x0003613c
    4934:	.word	0x0003612c
    4938:	.word	0x00036194
    493c:	.word	0x00036180
    4940:	.word	0x00036174
    4944:	.word	0x00036164
    4948:	.word	0x000361cc
    494c:	.word	0x000361b8
    4950:	.word	0x000361ac
    4954:	.word	0x0003619c
    4958:	.word	0x00036204
    495c:	.word	0x000361f0
    4960:	.word	0x000361e4
    4964:	.word	0x000361d4
    4968:	.word	0x0003623c
    496c:	.word	0x00036228
    4970:	.word	0x0003621c
    4974:	.word	0x0003620c
    4978:	.word	0x00036280
    497c:	.word	0x0003626c
    4980:	.word	0x00036260
    4984:	.word	0x00036250
    4988:	.word	0x000362d4
    498c:	.word	0x000362c0
    4990:	.word	0x000362b4
    4994:	.word	0x000362a4
    4998:	.word	0x00036374
    499c:	.word	0x00036360
    49a0:	.word	0x00036354
    49a4:	.word	0x00036344
    49a8:	.word	0x00036380
    49ac:	.word	0x00036374
    49b0:	.word	0x00036368
    49b4:	.word	0x0003635c
    49b8:	.word	0x00036350
    49bc:	.word	0x00036410
    49c0:	.word	0x000363fc
    49c4:	.word	0x000363f0
    49c8:	.word	0x000363e0
    49cc:	.word	0x0003641c
    49d0:	.word	0x00036410
    49d4:	.word	0x00036404
    49d8:	.word	0x000363f8
    49dc:	.word	0x000363ec
    49e0:	.word	0x00036494
    49e4:	.word	0x00036480
    49e8:	.word	0x00036474
    49ec:	.word	0x00036464
    49f0:	.word	0x000364a0
    49f4:	.word	0x00036494
    49f8:	.word	0x00036488
    49fc:	.word	0x0003647c
    4a00:	.word	0x00036470
    4a04:	.word	0x000364d0
    4a08:	.word	0x000364bc
    4a0c:	.word	0x000364b0
    4a10:	.word	0x000364a0
    4a14:	.word	0x0003650c
    4a18:	.word	0x000364f8
    4a1c:	.word	0x000364ec
    4a20:	.word	0x000364dc
    4a24:	.word	0x00036548
    4a28:	.word	0x00036534
    4a2c:	.word	0x00036528
    4a30:	.word	0x00036518
    4a34:	.word	0x00036584
    4a38:	.word	0x00036570
    4a3c:	.word	0x00036564
    4a40:	.word	0x00036554
    4a44:	.word	0x000365c4
    4a48:	.word	0x000365b0
    4a4c:	.word	0x000365a4
    4a50:	.word	0x00036594
    4a54:	.word	0x00036600
    4a58:	.word	0x000365ec
    4a5c:	.word	0x000365e0
    4a60:	.word	0x000365d0
    4a64:	.word	0x00036644
    4a68:	.word	0x00036630
    4a6c:	.word	0x00036624
    4a70:	.word	0x00036614
    4a74:	.word	0x00036688
    4a78:	.word	0x00036674
    4a7c:	.word	0x00036668
    4a80:	.word	0x00036658
    4a84:	.word	0x000366cc
    4a88:	.word	0x000366b8
    4a8c:	.word	0x000366a4
    4a90:	.word	0x000366a4
    4a94:	.word	0x0003670c
    4a98:	.word	0x000366f8
    4a9c:	.word	0x000366ec
    4aa0:	.word	0x000366dc
    4aa4:	.word	0x0003674c
    4aa8:	.word	0x00036738
    4aac:	.word	0x0003672c
    4ab0:	.word	0x0003671c
    4ab4:	.word	0x0003678c
    4ab8:	.word	0x00036778
    4abc:	.word	0x0003676c
    4ac0:	.word	0x0003675c
    4ac4:	.word	0x000367cc
    4ac8:	.word	0x000367b8
    4acc:	.word	0x000367ac
    4ad0:	.word	0x0003679c
    4ad4:	.word	0x00036804
    4ad8:	.word	0x000367f0
    4adc:	.word	0x000367e4
    4ae0:	.word	0x000367d4
    4ae4:	.word	0x0003683c
    4ae8:	.word	0x00036828
    4aec:	.word	0x0003681c
    4af0:	.word	0x0003680c
    4af4:	.word	0x0003687c
    4af8:	.word	0x00036868
    4afc:	.word	0x0003685c
    4b00:	.word	0x0003684c
    4b04:	.word	0x000368bc
    4b08:	.word	0x000368a8
    4b0c:	.word	0x0003689c
    4b10:	.word	0x0003688c
    4b14:	.word	0x000368f8
    4b18:	.word	0x000368e4
    4b1c:	.word	0x000368d8
    4b20:	.word	0x000368c8
    4b24:	.word	0x00036938
    4b28:	.word	0x00036924
    4b2c:	.word	0x00036918
    4b30:	.word	0x00036908
    4b34:	.word	0x00036974
    4b38:	.word	0x00036960
    4b3c:	.word	0x00036954
    4b40:	.word	0x00036944
    4b44:	.word	0x000369b4
    4b48:	.word	0x000369a0
    4b4c:	.word	0x00036994
    4b50:	.word	0x00036984
    4b54:	.word	0x000369f0
    4b58:	.word	0x000369dc
    4b5c:	.word	0x000369d0
    4b60:	.word	0x000369c0
    4b64:	.word	0x00036a90
    4b68:	.word	0x00036a7c
    4b6c:	.word	0x00036a70
    4b70:	.word	0x00036a90
    4b74:	.word	0x00036a58
    4b78:	.word	0x00036a64
    4b7c:	.word	0x00036a74
    4b80:	.word	0x00036a68
    4b84:	.word	0x00036a5c
    4b88:	.word	0x00036a50
    4b8c:	.word	0x000184d6
    4b90:	.word	0x00035e78

00004b94 <syntax>:
    4b94:	push	{fp, lr}
    4b98:	mov	fp, sp
    4b9c:	ldr	r0, [pc, #4]	; 4ba8 <syntax+0x14>
    4ba0:	add	r0, pc, r0
    4ba4:	bl	2c88 <sf_bpf_error>
    4ba8:	.word	0x00018074

00004bac <gen_retblk>:
    4bac:	push	{fp, lr}
    4bb0:	mov	fp, sp
    4bb4:	sub	sp, sp, #8
    4bb8:	str	r0, [sp, #4]
    4bbc:	movw	r0, #6
    4bc0:	bl	b5a4 <new_block>
    4bc4:	str	r0, [sp]
    4bc8:	ldr	r0, [sp, #4]
    4bcc:	ldr	lr, [sp]
    4bd0:	str	r0, [lr, #20]
    4bd4:	ldr	r0, [sp]
    4bd8:	mov	sp, fp
    4bdc:	pop	{fp, pc}

00004be0 <sfbpf_freecode>:
    4be0:	push	{fp, lr}
    4be4:	mov	fp, sp
    4be8:	sub	sp, sp, #8
    4bec:	str	r0, [sp, #4]
    4bf0:	ldr	r0, [sp, #4]
    4bf4:	movw	r1, #0
    4bf8:	str	r1, [r0]
    4bfc:	ldr	r0, [sp, #4]
    4c00:	ldr	r0, [r0, #4]
    4c04:	cmp	r0, r1
    4c08:	beq	4c24 <sfbpf_freecode+0x44>
    4c0c:	ldr	r0, [sp, #4]
    4c10:	ldr	r0, [r0, #4]
    4c14:	bl	ebc <free@plt>
    4c18:	ldr	r0, [sp, #4]
    4c1c:	movw	lr, #0
    4c20:	str	lr, [r0, #4]
    4c24:	mov	sp, fp
    4c28:	pop	{fp, pc}

00004c2c <sf_finish_parse>:
    4c2c:	push	{fp, lr}
    4c30:	mov	fp, sp
    4c34:	sub	sp, sp, #24
    4c38:	str	r0, [fp, #-4]
    4c3c:	ldr	r0, [fp, #-4]
    4c40:	ldr	r0, [r0, #96]	; 0x60
    4c44:	bl	4d0c <insert_compute_vloffsets>
    4c48:	bl	4e44 <gen_ppi_dlt_check>
    4c4c:	str	r0, [fp, #-8]
    4c50:	ldr	r0, [fp, #-8]
    4c54:	movw	lr, #0
    4c58:	cmp	r0, lr
    4c5c:	beq	4c6c <sf_finish_parse+0x40>
    4c60:	ldr	r0, [fp, #-8]
    4c64:	ldr	r1, [fp, #-4]
    4c68:	bl	4ec0 <sf_gen_and>
    4c6c:	ldr	r0, [pc, #148]	; 4d08 <sf_finish_parse+0xdc>
    4c70:	add	r0, pc, r0
    4c74:	ldr	r1, [fp, #-4]
    4c78:	ldr	r0, [r0]
    4c7c:	str	r1, [sp, #12]
    4c80:	bl	4bac <gen_retblk>
    4c84:	ldr	r1, [sp, #12]
    4c88:	str	r0, [sp, #8]
    4c8c:	mov	r0, r1
    4c90:	ldr	r1, [sp, #8]
    4c94:	bl	4f7c <backpatch>
    4c98:	ldr	r0, [fp, #-4]
    4c9c:	ldr	r0, [r0, #44]	; 0x2c
    4ca0:	cmp	r0, #0
    4ca4:	movw	r0, #0
    4ca8:	movne	r0, #1
    4cac:	mvn	r1, #0
    4cb0:	eor	r0, r0, r1
    4cb4:	and	r0, r0, #1
    4cb8:	ldr	r1, [fp, #-4]
    4cbc:	str	r0, [r1, #44]	; 0x2c
    4cc0:	ldr	r0, [fp, #-4]
    4cc4:	movw	r1, #0
    4cc8:	str	r0, [sp, #4]
    4ccc:	mov	r0, r1
    4cd0:	bl	4bac <gen_retblk>
    4cd4:	ldr	r1, [sp, #4]
    4cd8:	str	r0, [sp]
    4cdc:	mov	r0, r1
    4ce0:	ldr	r1, [sp]
    4ce4:	bl	4f7c <backpatch>
    4ce8:	ldr	r0, [pc, #20]	; 4d04 <sf_finish_parse+0xd8>
    4cec:	add	r0, pc, r0
    4cf0:	ldr	r1, [fp, #-4]
    4cf4:	ldr	r1, [r1, #96]	; 0x60
    4cf8:	str	r1, [r0]
    4cfc:	mov	sp, fp
    4d00:	pop	{fp, pc}
    4d04:	.word	0x000358e4
    4d08:	.word	0x0003596c

00004d0c <insert_compute_vloffsets>:
    4d0c:	push	{fp, lr}
    4d10:	mov	fp, sp
    4d14:	sub	sp, sp, #16
    4d18:	str	r0, [fp, #-4]
    4d1c:	ldr	r0, [pc, #280]	; 4e3c <insert_compute_vloffsets+0x130>
    4d20:	ldr	r0, [pc, r0]
    4d24:	cmp	r0, #119	; 0x77
    4d28:	str	r0, [sp, #4]
    4d2c:	beq	4d64 <insert_compute_vloffsets+0x58>
    4d30:	b	4d34 <insert_compute_vloffsets+0x28>
    4d34:	ldr	r0, [sp, #4]
    4d38:	cmp	r0, #127	; 0x7f
    4d3c:	beq	4d7c <insert_compute_vloffsets+0x70>
    4d40:	b	4d44 <insert_compute_vloffsets+0x38>
    4d44:	ldr	r0, [sp, #4]
    4d48:	cmp	r0, #163	; 0xa3
    4d4c:	beq	4d70 <insert_compute_vloffsets+0x64>
    4d50:	b	4d54 <insert_compute_vloffsets+0x48>
    4d54:	ldr	r0, [sp, #4]
    4d58:	cmp	r0, #192	; 0xc0
    4d5c:	beq	4d88 <insert_compute_vloffsets+0x7c>
    4d60:	b	4d94 <insert_compute_vloffsets+0x88>
    4d64:	bl	e384 <gen_load_prism_llprefixlen>
    4d68:	str	r0, [sp, #8]
    4d6c:	b	4d9c <insert_compute_vloffsets+0x90>
    4d70:	bl	e51c <gen_load_avs_llprefixlen>
    4d74:	str	r0, [sp, #8]
    4d78:	b	4d9c <insert_compute_vloffsets+0x90>
    4d7c:	bl	e5c0 <gen_load_radiotap_llprefixlen>
    4d80:	str	r0, [sp, #8]
    4d84:	b	4d9c <insert_compute_vloffsets+0x90>
    4d88:	bl	e6dc <gen_load_ppi_llprefixlen>
    4d8c:	str	r0, [sp, #8]
    4d90:	b	4d9c <insert_compute_vloffsets+0x90>
    4d94:	movw	r0, #0
    4d98:	str	r0, [sp, #8]
    4d9c:	ldr	r0, [pc, #156]	; 4e40 <insert_compute_vloffsets+0x134>
    4da0:	ldr	r0, [pc, r0]
    4da4:	cmp	r0, #105	; 0x69
    4da8:	str	r0, [sp]
    4dac:	beq	4df4 <insert_compute_vloffsets+0xe8>
    4db0:	b	4db4 <insert_compute_vloffsets+0xa8>
    4db4:	ldr	r0, [sp]
    4db8:	cmp	r0, #119	; 0x77
    4dbc:	beq	4df4 <insert_compute_vloffsets+0xe8>
    4dc0:	b	4dc4 <insert_compute_vloffsets+0xb8>
    4dc4:	ldr	r0, [sp]
    4dc8:	cmp	r0, #127	; 0x7f
    4dcc:	beq	4df4 <insert_compute_vloffsets+0xe8>
    4dd0:	b	4dd4 <insert_compute_vloffsets+0xc8>
    4dd4:	ldr	r0, [sp]
    4dd8:	cmp	r0, #163	; 0xa3
    4ddc:	beq	4df4 <insert_compute_vloffsets+0xe8>
    4de0:	b	4de4 <insert_compute_vloffsets+0xd8>
    4de4:	ldr	r0, [sp]
    4de8:	cmp	r0, #192	; 0xc0
    4dec:	bne	4e08 <insert_compute_vloffsets+0xfc>
    4df0:	b	4df4 <insert_compute_vloffsets+0xe8>
    4df4:	ldr	r0, [sp, #8]
    4df8:	ldr	r1, [fp, #-4]
    4dfc:	ldr	r1, [r1, #4]
    4e00:	bl	e7f8 <gen_load_802_11_header_len>
    4e04:	str	r0, [sp, #8]
    4e08:	ldr	r0, [sp, #8]
    4e0c:	movw	r1, #0
    4e10:	cmp	r0, r1
    4e14:	beq	4e34 <insert_compute_vloffsets+0x128>
    4e18:	ldr	r0, [sp, #8]
    4e1c:	ldr	r1, [fp, #-4]
    4e20:	ldr	r1, [r1, #4]
    4e24:	bl	a9f0 <sf_append>
    4e28:	ldr	r0, [sp, #8]
    4e2c:	ldr	r1, [fp, #-4]
    4e30:	str	r0, [r1, #4]
    4e34:	mov	sp, fp
    4e38:	pop	{fp, pc}
    4e3c:	.word	0x000358c0
    4e40:	.word	0x00035840

00004e44 <gen_ppi_dlt_check>:
    4e44:	push	{fp, lr}
    4e48:	mov	fp, sp
    4e4c:	sub	sp, sp, #8
    4e50:	ldr	r0, [pc, #96]	; 4eb8 <gen_ppi_dlt_check+0x74>
    4e54:	add	r0, pc, r0
    4e58:	ldr	r0, [r0]
    4e5c:	cmp	r0, #192	; 0xc0
    4e60:	bne	4ea4 <gen_ppi_dlt_check+0x60>
    4e64:	movw	r0, #32
    4e68:	bl	b160 <new_stmt>
    4e6c:	str	r0, [sp, #4]
    4e70:	ldr	r0, [sp, #4]
    4e74:	movw	lr, #4
    4e78:	str	lr, [r0, #12]
    4e7c:	movw	r0, #21
    4e80:	bl	b5a4 <new_block>
    4e84:	ldr	lr, [pc, #48]	; 4ebc <gen_ppi_dlt_check+0x78>
    4e88:	str	r0, [sp]
    4e8c:	ldr	r0, [sp, #4]
    4e90:	ldr	r1, [sp]
    4e94:	str	r0, [r1, #4]
    4e98:	ldr	r0, [sp]
    4e9c:	str	lr, [r0, #20]
    4ea0:	b	4eac <gen_ppi_dlt_check+0x68>
    4ea4:	movw	r0, #0
    4ea8:	str	r0, [sp]
    4eac:	ldr	r0, [sp]
    4eb0:	mov	sp, fp
    4eb4:	pop	{fp, pc}
    4eb8:	.word	0x0003578c
    4ebc:	.word	0x69000000

00004ec0 <sf_gen_and>:
    4ec0:	push	{fp, lr}
    4ec4:	mov	fp, sp
    4ec8:	sub	sp, sp, #8
    4ecc:	str	r0, [sp, #4]
    4ed0:	str	r1, [sp]
    4ed4:	ldr	r0, [sp, #4]
    4ed8:	ldr	r1, [sp]
    4edc:	ldr	r1, [r1, #96]	; 0x60
    4ee0:	bl	4f7c <backpatch>
    4ee4:	ldr	r0, [sp, #4]
    4ee8:	ldr	r0, [r0, #44]	; 0x2c
    4eec:	cmp	r0, #0
    4ef0:	movw	r0, #0
    4ef4:	movne	r0, #1
    4ef8:	mvn	r1, #0
    4efc:	eor	r0, r0, r1
    4f00:	and	r0, r0, #1
    4f04:	ldr	lr, [sp, #4]
    4f08:	str	r0, [lr, #44]	; 0x2c
    4f0c:	ldr	r0, [sp]
    4f10:	ldr	r0, [r0, #44]	; 0x2c
    4f14:	cmp	r0, #0
    4f18:	movw	r0, #0
    4f1c:	movne	r0, #1
    4f20:	eor	r0, r0, r1
    4f24:	and	r0, r0, #1
    4f28:	ldr	r1, [sp]
    4f2c:	str	r0, [r1, #44]	; 0x2c
    4f30:	ldr	r0, [sp]
    4f34:	ldr	r1, [sp, #4]
    4f38:	bl	4ff0 <merge>
    4f3c:	ldr	r0, [sp]
    4f40:	ldr	r0, [r0, #44]	; 0x2c
    4f44:	cmp	r0, #0
    4f48:	movw	r0, #0
    4f4c:	movne	r0, #1
    4f50:	mvn	r1, #0
    4f54:	eor	r0, r0, r1
    4f58:	and	r0, r0, #1
    4f5c:	ldr	r1, [sp]
    4f60:	str	r0, [r1, #44]	; 0x2c
    4f64:	ldr	r0, [sp, #4]
    4f68:	ldr	r0, [r0, #96]	; 0x60
    4f6c:	ldr	r1, [sp]
    4f70:	str	r0, [r1, #96]	; 0x60
    4f74:	mov	sp, fp
    4f78:	pop	{fp, pc}

00004f7c <backpatch>:
    4f7c:	sub	sp, sp, #12
    4f80:	str	r0, [sp, #8]
    4f84:	str	r1, [sp, #4]
    4f88:	ldr	r0, [sp, #8]
    4f8c:	movw	r1, #0
    4f90:	cmp	r0, r1
    4f94:	beq	4fe8 <backpatch+0x6c>
    4f98:	ldr	r0, [sp, #8]
    4f9c:	ldr	r0, [r0, #44]	; 0x2c
    4fa0:	cmp	r0, #0
    4fa4:	bne	4fc4 <backpatch+0x48>
    4fa8:	ldr	r0, [sp, #8]
    4fac:	ldr	r0, [r0, #60]	; 0x3c
    4fb0:	str	r0, [sp]
    4fb4:	ldr	r0, [sp, #4]
    4fb8:	ldr	r1, [sp, #8]
    4fbc:	str	r0, [r1, #60]	; 0x3c
    4fc0:	b	4fdc <backpatch+0x60>
    4fc4:	ldr	r0, [sp, #8]
    4fc8:	ldr	r0, [r0, #84]	; 0x54
    4fcc:	str	r0, [sp]
    4fd0:	ldr	r0, [sp, #4]
    4fd4:	ldr	r1, [sp, #8]
    4fd8:	str	r0, [r1, #84]	; 0x54
    4fdc:	ldr	r0, [sp]
    4fe0:	str	r0, [sp, #8]
    4fe4:	b	4f88 <backpatch+0xc>
    4fe8:	add	sp, sp, #12
    4fec:	bx	lr

00004ff0 <merge>:
    4ff0:	sub	sp, sp, #16
    4ff4:	str	r0, [sp, #12]
    4ff8:	str	r1, [sp, #8]
    4ffc:	add	r0, sp, #12
    5000:	str	r0, [sp, #4]
    5004:	ldr	r0, [sp, #4]
    5008:	ldr	r0, [r0]
    500c:	movw	r1, #0
    5010:	cmp	r0, r1
    5014:	beq	5064 <merge+0x74>
    5018:	ldr	r0, [sp, #4]
    501c:	ldr	r0, [r0]
    5020:	ldr	r0, [r0, #44]	; 0x2c
    5024:	cmp	r0, #0
    5028:	bne	5044 <merge+0x54>
    502c:	ldr	r0, [sp, #4]
    5030:	ldr	r0, [r0]
    5034:	add	r0, r0, #48	; 0x30
    5038:	add	r0, r0, #12
    503c:	str	r0, [sp]
    5040:	b	5058 <merge+0x68>
    5044:	ldr	r0, [sp, #4]
    5048:	ldr	r0, [r0]
    504c:	add	r0, r0, #72	; 0x48
    5050:	add	r0, r0, #12
    5054:	str	r0, [sp]
    5058:	ldr	r0, [sp]
    505c:	str	r0, [sp, #4]
    5060:	b	5004 <merge+0x14>
    5064:	ldr	r0, [sp, #8]
    5068:	ldr	r1, [sp, #4]
    506c:	str	r0, [r1]
    5070:	add	sp, sp, #16
    5074:	bx	lr

00005078 <sf_gen_or>:
    5078:	push	{fp, lr}
    507c:	mov	fp, sp
    5080:	sub	sp, sp, #8
    5084:	str	r0, [sp, #4]
    5088:	str	r1, [sp]
    508c:	ldr	r0, [sp, #4]
    5090:	ldr	r0, [r0, #44]	; 0x2c
    5094:	cmp	r0, #0
    5098:	movw	r0, #0
    509c:	movne	r0, #1
    50a0:	mvn	r1, #0
    50a4:	eor	r0, r0, r1
    50a8:	and	r0, r0, #1
    50ac:	ldr	r1, [sp, #4]
    50b0:	str	r0, [r1, #44]	; 0x2c
    50b4:	ldr	r0, [sp, #4]
    50b8:	ldr	r1, [sp]
    50bc:	ldr	r1, [r1, #96]	; 0x60
    50c0:	bl	4f7c <backpatch>
    50c4:	ldr	r0, [sp, #4]
    50c8:	ldr	r0, [r0, #44]	; 0x2c
    50cc:	cmp	r0, #0
    50d0:	movw	r0, #0
    50d4:	movne	r0, #1
    50d8:	mvn	r1, #0
    50dc:	eor	r0, r0, r1
    50e0:	and	r0, r0, #1
    50e4:	ldr	r1, [sp, #4]
    50e8:	str	r0, [r1, #44]	; 0x2c
    50ec:	ldr	r0, [sp]
    50f0:	ldr	r1, [sp, #4]
    50f4:	bl	4ff0 <merge>
    50f8:	ldr	r0, [sp, #4]
    50fc:	ldr	r0, [r0, #96]	; 0x60
    5100:	ldr	r1, [sp]
    5104:	str	r0, [r1, #96]	; 0x60
    5108:	mov	sp, fp
    510c:	pop	{fp, pc}

00005110 <sf_gen_not>:
    5110:	sub	sp, sp, #4
    5114:	str	r0, [sp]
    5118:	ldr	r0, [sp]
    511c:	ldr	r0, [r0, #44]	; 0x2c
    5120:	cmp	r0, #0
    5124:	movw	r0, #0
    5128:	movne	r0, #1
    512c:	mvn	r1, #0
    5130:	eor	r0, r0, r1
    5134:	and	r0, r0, #1
    5138:	ldr	r1, [sp]
    513c:	str	r0, [r1, #44]	; 0x2c
    5140:	add	sp, sp, #4
    5144:	bx	lr

00005148 <sf_gen_proto_abbrev>:
    5148:	push	{fp, lr}
    514c:	mov	fp, sp
    5150:	sub	sp, sp, #40	; 0x28
    5154:	str	r0, [fp, #-4]
    5158:	ldr	r0, [fp, #-4]
    515c:	sub	r0, r0, #1
    5160:	cmp	r0, #39	; 0x27
    5164:	str	r0, [fp, #-16]
    5168:	bhi	57f0 <sf_gen_proto_abbrev+0x6a8>
    516c:	add	r0, pc, #8
    5170:	ldr	r1, [fp, #-16]
    5174:	ldr	r2, [r0, r1, lsl #2]
    5178:	add	pc, r0, r2
    517c:	.word	0x00000218
    5180:	.word	0x000001e8
    5184:	.word	0x000001f8
    5188:	.word	0x00000208
    518c:	.word	0x000000a0
    5190:	.word	0x000000d8
    5194:	.word	0x00000110
    5198:	.word	0x0000014c
    519c:	.word	0x00000164
    51a0:	.word	0x00000180
    51a4:	.word	0x00000224
    51a8:	.word	0x00000244
    51ac:	.word	0x00000264
    51b0:	.word	0x00000254
    51b4:	.word	0x00000284
    51b8:	.word	0x00000274
    51bc:	.word	0x00000294
    51c0:	.word	0x000002a4
    51c4:	.word	0x000002bc
    51c8:	.word	0x000002f4
    51cc:	.word	0x00000198
    51d0:	.word	0x000001d0
    51d4:	.word	0x00000234
    51d8:	.word	0x0000032c
    51dc:	.word	0x0000033c
    51e0:	.word	0x00000354
    51e4:	.word	0x00000620
    51e8:	.word	0x00000638
    51ec:	.word	0x00000648
    51f0:	.word	0x00000658
    51f4:	.word	0x0000036c
    51f8:	.word	0x00000408
    51fc:	.word	0x000004a0
    5200:	.word	0x00000674
    5204:	.word	0x00000674
    5208:	.word	0x00000530
    520c:	.word	0x000005ac
    5210:	.word	0x000005e4
    5214:	.word	0x000004f8
    5218:	.word	0x00000668
    521c:	movw	r0, #132	; 0x84
    5220:	movw	r1, #2
    5224:	movw	r2, #0
    5228:	bl	5808 <gen_proto>
    522c:	str	r0, [fp, #-12]
    5230:	movw	r0, #132	; 0x84
    5234:	movw	r1, #17
    5238:	movw	r2, #0
    523c:	bl	5808 <gen_proto>
    5240:	str	r0, [fp, #-8]
    5244:	ldr	r0, [fp, #-8]
    5248:	ldr	r1, [fp, #-12]
    524c:	bl	5078 <sf_gen_or>
    5250:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5254:	movw	r0, #6
    5258:	movw	r1, #2
    525c:	movw	r2, #0
    5260:	bl	5808 <gen_proto>
    5264:	str	r0, [fp, #-12]
    5268:	movw	r0, #6
    526c:	movw	r1, #17
    5270:	movw	r2, #0
    5274:	bl	5808 <gen_proto>
    5278:	str	r0, [fp, #-8]
    527c:	ldr	r0, [fp, #-8]
    5280:	ldr	r1, [fp, #-12]
    5284:	bl	5078 <sf_gen_or>
    5288:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    528c:	movw	r0, #17
    5290:	movw	r1, #2
    5294:	movw	r2, #0
    5298:	bl	5808 <gen_proto>
    529c:	str	r0, [fp, #-12]
    52a0:	movw	r0, #17
    52a4:	str	r0, [sp, #20]
    52a8:	ldr	r1, [sp, #20]
    52ac:	movw	r2, #0
    52b0:	bl	5808 <gen_proto>
    52b4:	str	r0, [fp, #-8]
    52b8:	ldr	r0, [fp, #-8]
    52bc:	ldr	r1, [fp, #-12]
    52c0:	bl	5078 <sf_gen_or>
    52c4:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    52c8:	movw	r0, #1
    52cc:	movw	r1, #2
    52d0:	movw	r2, #0
    52d4:	bl	5808 <gen_proto>
    52d8:	str	r0, [fp, #-12]
    52dc:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    52e0:	movw	r0, #2
    52e4:	str	r0, [sp, #16]
    52e8:	ldr	r1, [sp, #16]
    52ec:	movw	r2, #0
    52f0:	bl	5808 <gen_proto>
    52f4:	str	r0, [fp, #-12]
    52f8:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    52fc:	movw	r0, #9
    5300:	movw	r1, #2
    5304:	movw	r2, #0
    5308:	bl	5808 <gen_proto>
    530c:	str	r0, [fp, #-12]
    5310:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5314:	movw	r0, #103	; 0x67
    5318:	movw	r1, #2
    531c:	movw	r2, #0
    5320:	bl	5808 <gen_proto>
    5324:	str	r0, [fp, #-12]
    5328:	movw	r0, #103	; 0x67
    532c:	movw	r1, #17
    5330:	movw	r2, #0
    5334:	bl	5808 <gen_proto>
    5338:	str	r0, [fp, #-8]
    533c:	ldr	r0, [fp, #-8]
    5340:	ldr	r1, [fp, #-12]
    5344:	bl	5078 <sf_gen_or>
    5348:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    534c:	movw	r0, #112	; 0x70
    5350:	movw	r1, #2
    5354:	movw	r2, #0
    5358:	bl	5808 <gen_proto>
    535c:	str	r0, [fp, #-12]
    5360:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5364:	movw	r0, #2048	; 0x800
    5368:	bl	5c54 <gen_linktype>
    536c:	str	r0, [fp, #-12]
    5370:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5374:	movw	r0, #2054	; 0x806
    5378:	bl	5c54 <gen_linktype>
    537c:	str	r0, [fp, #-12]
    5380:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5384:	movw	r0, #32821	; 0x8035
    5388:	bl	5c54 <gen_linktype>
    538c:	str	r0, [fp, #-12]
    5390:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5394:	ldr	r0, [pc, #1128]	; 5804 <sf_gen_proto_abbrev+0x6bc>
    5398:	add	r0, pc, r0
    539c:	bl	2c88 <sf_bpf_error>
    53a0:	movw	r0, #32923	; 0x809b
    53a4:	bl	5c54 <gen_linktype>
    53a8:	str	r0, [fp, #-12]
    53ac:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    53b0:	movw	r0, #33011	; 0x80f3
    53b4:	bl	5c54 <gen_linktype>
    53b8:	str	r0, [fp, #-12]
    53bc:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    53c0:	movw	r0, #24579	; 0x6003
    53c4:	bl	5c54 <gen_linktype>
    53c8:	str	r0, [fp, #-12]
    53cc:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    53d0:	movw	r0, #24583	; 0x6007
    53d4:	bl	5c54 <gen_linktype>
    53d8:	str	r0, [fp, #-12]
    53dc:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    53e0:	movw	r0, #24580	; 0x6004
    53e4:	bl	5c54 <gen_linktype>
    53e8:	str	r0, [fp, #-12]
    53ec:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    53f0:	movw	r0, #24577	; 0x6001
    53f4:	bl	5c54 <gen_linktype>
    53f8:	str	r0, [fp, #-12]
    53fc:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5400:	movw	r0, #24578	; 0x6002
    5404:	bl	5c54 <gen_linktype>
    5408:	str	r0, [fp, #-12]
    540c:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5410:	movw	r0, #34525	; 0x86dd
    5414:	bl	5c54 <gen_linktype>
    5418:	str	r0, [fp, #-12]
    541c:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5420:	movw	r0, #58	; 0x3a
    5424:	movw	r1, #17
    5428:	movw	r2, #0
    542c:	bl	5808 <gen_proto>
    5430:	str	r0, [fp, #-12]
    5434:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5438:	movw	r0, #51	; 0x33
    543c:	movw	r1, #2
    5440:	movw	r2, #0
    5444:	bl	5808 <gen_proto>
    5448:	str	r0, [fp, #-12]
    544c:	movw	r0, #51	; 0x33
    5450:	movw	r1, #17
    5454:	movw	r2, #0
    5458:	bl	5808 <gen_proto>
    545c:	str	r0, [fp, #-8]
    5460:	ldr	r0, [fp, #-8]
    5464:	ldr	r1, [fp, #-12]
    5468:	bl	5078 <sf_gen_or>
    546c:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5470:	movw	r0, #50	; 0x32
    5474:	movw	r1, #2
    5478:	movw	r2, #0
    547c:	bl	5808 <gen_proto>
    5480:	str	r0, [fp, #-12]
    5484:	movw	r0, #50	; 0x32
    5488:	movw	r1, #17
    548c:	movw	r2, #0
    5490:	bl	5808 <gen_proto>
    5494:	str	r0, [fp, #-8]
    5498:	ldr	r0, [fp, #-8]
    549c:	ldr	r1, [fp, #-12]
    54a0:	bl	5078 <sf_gen_or>
    54a4:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    54a8:	movw	r0, #254	; 0xfe
    54ac:	bl	5c54 <gen_linktype>
    54b0:	str	r0, [fp, #-12]
    54b4:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    54b8:	movw	r0, #130	; 0x82
    54bc:	movw	r1, #24
    54c0:	movw	r2, #0
    54c4:	bl	5808 <gen_proto>
    54c8:	str	r0, [fp, #-12]
    54cc:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    54d0:	movw	r0, #131	; 0x83
    54d4:	movw	r1, #24
    54d8:	movw	r2, #0
    54dc:	bl	5808 <gen_proto>
    54e0:	str	r0, [fp, #-12]
    54e4:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    54e8:	movw	r0, #15
    54ec:	movw	r1, #26
    54f0:	movw	r2, #0
    54f4:	bl	5808 <gen_proto>
    54f8:	str	r0, [fp, #-8]
    54fc:	movw	r0, #17
    5500:	movw	r1, #26
    5504:	movw	r2, #0
    5508:	bl	5808 <gen_proto>
    550c:	str	r0, [fp, #-12]
    5510:	ldr	r0, [fp, #-8]
    5514:	ldr	r1, [fp, #-12]
    5518:	bl	5078 <sf_gen_or>
    551c:	movw	r0, #18
    5520:	movw	r1, #26
    5524:	movw	r2, #0
    5528:	bl	5808 <gen_proto>
    552c:	str	r0, [fp, #-8]
    5530:	ldr	r0, [fp, #-8]
    5534:	ldr	r1, [fp, #-12]
    5538:	bl	5078 <sf_gen_or>
    553c:	movw	r0, #24
    5540:	movw	r1, #26
    5544:	movw	r2, #0
    5548:	bl	5808 <gen_proto>
    554c:	str	r0, [fp, #-8]
    5550:	ldr	r0, [fp, #-8]
    5554:	ldr	r1, [fp, #-12]
    5558:	bl	5078 <sf_gen_or>
    555c:	movw	r0, #26
    5560:	str	r0, [sp, #12]
    5564:	ldr	r1, [sp, #12]
    5568:	movw	r2, #0
    556c:	bl	5808 <gen_proto>
    5570:	str	r0, [fp, #-8]
    5574:	ldr	r0, [fp, #-8]
    5578:	ldr	r1, [fp, #-12]
    557c:	bl	5078 <sf_gen_or>
    5580:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5584:	movw	r0, #16
    5588:	movw	r1, #26
    558c:	movw	r2, #0
    5590:	bl	5808 <gen_proto>
    5594:	str	r0, [fp, #-8]
    5598:	movw	r0, #17
    559c:	movw	r1, #26
    55a0:	movw	r2, #0
    55a4:	bl	5808 <gen_proto>
    55a8:	str	r0, [fp, #-12]
    55ac:	ldr	r0, [fp, #-8]
    55b0:	ldr	r1, [fp, #-12]
    55b4:	bl	5078 <sf_gen_or>
    55b8:	movw	r0, #20
    55bc:	movw	r1, #26
    55c0:	movw	r2, #0
    55c4:	bl	5808 <gen_proto>
    55c8:	str	r0, [fp, #-8]
    55cc:	ldr	r0, [fp, #-8]
    55d0:	ldr	r1, [fp, #-12]
    55d4:	bl	5078 <sf_gen_or>
    55d8:	movw	r0, #25
    55dc:	movw	r1, #26
    55e0:	movw	r2, #0
    55e4:	bl	5808 <gen_proto>
    55e8:	str	r0, [fp, #-8]
    55ec:	ldr	r0, [fp, #-8]
    55f0:	ldr	r1, [fp, #-12]
    55f4:	bl	5078 <sf_gen_or>
    55f8:	movw	r0, #27
    55fc:	movw	r1, #26
    5600:	movw	r2, #0
    5604:	bl	5808 <gen_proto>
    5608:	str	r0, [fp, #-8]
    560c:	ldr	r0, [fp, #-8]
    5610:	ldr	r1, [fp, #-12]
    5614:	bl	5078 <sf_gen_or>
    5618:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    561c:	movw	r0, #15
    5620:	movw	r1, #26
    5624:	movw	r2, #0
    5628:	bl	5808 <gen_proto>
    562c:	str	r0, [fp, #-8]
    5630:	movw	r0, #16
    5634:	movw	r1, #26
    5638:	movw	r2, #0
    563c:	bl	5808 <gen_proto>
    5640:	str	r0, [fp, #-12]
    5644:	ldr	r0, [fp, #-8]
    5648:	ldr	r1, [fp, #-12]
    564c:	bl	5078 <sf_gen_or>
    5650:	movw	r0, #17
    5654:	movw	r1, #26
    5658:	movw	r2, #0
    565c:	bl	5808 <gen_proto>
    5660:	str	r0, [fp, #-8]
    5664:	ldr	r0, [fp, #-8]
    5668:	ldr	r1, [fp, #-12]
    566c:	bl	5078 <sf_gen_or>
    5670:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5674:	movw	r0, #18
    5678:	movw	r1, #26
    567c:	movw	r2, #0
    5680:	bl	5808 <gen_proto>
    5684:	str	r0, [fp, #-8]
    5688:	movw	r0, #20
    568c:	movw	r1, #26
    5690:	movw	r2, #0
    5694:	bl	5808 <gen_proto>
    5698:	str	r0, [fp, #-12]
    569c:	ldr	r0, [fp, #-8]
    56a0:	ldr	r1, [fp, #-12]
    56a4:	bl	5078 <sf_gen_or>
    56a8:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    56ac:	movw	r0, #24
    56b0:	movw	r1, #26
    56b4:	movw	r2, #0
    56b8:	bl	5808 <gen_proto>
    56bc:	str	r0, [fp, #-8]
    56c0:	movw	r0, #25
    56c4:	movw	r1, #26
    56c8:	movw	r2, #0
    56cc:	bl	5808 <gen_proto>
    56d0:	str	r0, [fp, #-12]
    56d4:	ldr	r0, [fp, #-8]
    56d8:	ldr	r1, [fp, #-12]
    56dc:	bl	5078 <sf_gen_or>
    56e0:	movw	r0, #26
    56e4:	str	r0, [sp, #8]
    56e8:	ldr	r1, [sp, #8]
    56ec:	movw	r2, #0
    56f0:	bl	5808 <gen_proto>
    56f4:	str	r0, [fp, #-8]
    56f8:	ldr	r0, [fp, #-8]
    56fc:	ldr	r1, [fp, #-12]
    5700:	bl	5078 <sf_gen_or>
    5704:	movw	r0, #27
    5708:	movw	r1, #26
    570c:	movw	r2, #0
    5710:	bl	5808 <gen_proto>
    5714:	str	r0, [fp, #-8]
    5718:	ldr	r0, [fp, #-8]
    571c:	ldr	r1, [fp, #-12]
    5720:	bl	5078 <sf_gen_or>
    5724:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5728:	movw	r0, #24
    572c:	movw	r1, #26
    5730:	movw	r2, #0
    5734:	bl	5808 <gen_proto>
    5738:	str	r0, [fp, #-8]
    573c:	movw	r0, #25
    5740:	movw	r1, #26
    5744:	movw	r2, #0
    5748:	bl	5808 <gen_proto>
    574c:	str	r0, [fp, #-12]
    5750:	ldr	r0, [fp, #-8]
    5754:	ldr	r1, [fp, #-12]
    5758:	bl	5078 <sf_gen_or>
    575c:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    5760:	movw	r0, #26
    5764:	str	r0, [sp, #4]
    5768:	ldr	r1, [sp, #4]
    576c:	movw	r2, #0
    5770:	bl	5808 <gen_proto>
    5774:	str	r0, [fp, #-8]
    5778:	movw	r0, #27
    577c:	movw	r1, #26
    5780:	movw	r2, #0
    5784:	bl	5808 <gen_proto>
    5788:	str	r0, [fp, #-12]
    578c:	ldr	r0, [fp, #-8]
    5790:	ldr	r1, [fp, #-12]
    5794:	bl	5078 <sf_gen_or>
    5798:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    579c:	movw	r0, #129	; 0x81
    57a0:	movw	r1, #24
    57a4:	movw	r2, #0
    57a8:	bl	5808 <gen_proto>
    57ac:	str	r0, [fp, #-12]
    57b0:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    57b4:	movw	r0, #66	; 0x42
    57b8:	bl	5c54 <gen_linktype>
    57bc:	str	r0, [fp, #-12]
    57c0:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    57c4:	movw	r0, #224	; 0xe0
    57c8:	bl	5c54 <gen_linktype>
    57cc:	str	r0, [fp, #-12]
    57d0:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    57d4:	movw	r0, #240	; 0xf0
    57d8:	bl	5c54 <gen_linktype>
    57dc:	str	r0, [fp, #-12]
    57e0:	b	57f4 <sf_gen_proto_abbrev+0x6ac>
    57e4:	ldr	r0, [pc, #20]	; 5800 <sf_gen_proto_abbrev+0x6b8>
    57e8:	add	r0, pc, r0
    57ec:	bl	2c88 <sf_bpf_error>
    57f0:	bl	1048 <abort@plt>
    57f4:	ldr	r0, [fp, #-12]
    57f8:	mov	sp, fp
    57fc:	pop	{fp, pc}
    5800:	.word	0x0001694d
    5804:	.word	0x00016d79

00005808 <gen_proto>:
    5808:	push	{fp, lr}
    580c:	mov	fp, sp
    5810:	sub	sp, sp, #40	; 0x28
    5814:	str	r0, [fp, #-8]
    5818:	str	r1, [fp, #-12]
    581c:	str	r2, [fp, #-16]
    5820:	ldr	r0, [fp, #-16]
    5824:	cmp	r0, #0
    5828:	beq	5838 <gen_proto+0x30>
    582c:	ldr	r0, [pc, #1048]	; 5c4c <gen_proto+0x444>
    5830:	add	r0, pc, r0
    5834:	bl	2c88 <sf_bpf_error>
    5838:	ldr	r0, [fp, #-12]
    583c:	cmp	r0, #40	; 0x28
    5840:	str	r0, [sp, #12]
    5844:	bhi	5be0 <gen_proto+0x3d8>
    5848:	add	r0, pc, #8
    584c:	ldr	r1, [sp, #12]
    5850:	ldr	r2, [r0, r1, lsl #2]
    5854:	add	pc, r0, r2
    5858:	.word	0x000000a4
    585c:	.word	0x00000288
    5860:	.word	0x000000e4
    5864:	.word	0x00000228
    5868:	.word	0x00000234
    586c:	.word	0x000002b0
    5870:	.word	0x000002a4
    5874:	.word	0x00000298
    5878:	.word	0x000002bc
    587c:	.word	0x000002c8
    5880:	.word	0x000002d4
    5884:	.word	0x00000240
    5888:	.word	0x0000024c
    588c:	.word	0x00000264
    5890:	.word	0x00000258
    5894:	.word	0x00000270
    5898:	.word	0x0000027c
    589c:	.word	0x000002f8
    58a0:	.word	0x00000334
    58a4:	.word	0x00000340
    58a8:	.word	0x0000034c
    58ac:	.word	0x000002e0
    58b0:	.word	0x000002ec
    58b4:	.word	0x00000388
    58b8:	.word	0x00000120
    58bc:	.word	0x00000388
    58c0:	.word	0x000001e0
    58c4:	.word	0x00000388
    58c8:	.word	0x00000358
    58cc:	.word	0x00000364
    58d0:	.word	0x00000370
    58d4:	.word	0x00000388
    58d8:	.word	0x00000388
    58dc:	.word	0x00000388
    58e0:	.word	0x00000388
    58e4:	.word	0x00000388
    58e8:	.word	0x00000388
    58ec:	.word	0x00000388
    58f0:	.word	0x00000388
    58f4:	.word	0x00000388
    58f8:	.word	0x0000037c
    58fc:	ldr	r0, [fp, #-8]
    5900:	ldr	r2, [fp, #-16]
    5904:	movw	r1, #2
    5908:	bl	5808 <gen_proto>
    590c:	str	r0, [sp, #20]
    5910:	ldr	r0, [fp, #-8]
    5914:	ldr	r2, [fp, #-16]
    5918:	movw	r1, #17
    591c:	bl	5808 <gen_proto>
    5920:	str	r0, [sp, #16]
    5924:	ldr	r0, [sp, #20]
    5928:	ldr	r1, [sp, #16]
    592c:	bl	5078 <sf_gen_or>
    5930:	ldr	r0, [sp, #16]
    5934:	str	r0, [fp, #-4]
    5938:	b	5be4 <gen_proto+0x3dc>
    593c:	movw	r0, #2048	; 0x800
    5940:	bl	5c54 <gen_linktype>
    5944:	str	r0, [sp, #20]
    5948:	ldr	r3, [fp, #-8]
    594c:	movw	r0, #3
    5950:	movw	r1, #9
    5954:	movw	r2, #16
    5958:	bl	6a24 <gen_cmp>
    595c:	str	r0, [sp, #16]
    5960:	ldr	r0, [sp, #20]
    5964:	ldr	r1, [sp, #16]
    5968:	bl	4ec0 <sf_gen_and>
    596c:	ldr	r0, [sp, #16]
    5970:	str	r0, [fp, #-4]
    5974:	b	5be4 <gen_proto+0x3dc>
    5978:	ldr	r0, [pc, #720]	; 5c50 <gen_proto+0x448>
    597c:	ldr	r0, [pc, r0]
    5980:	cmp	r0, #104	; 0x68
    5984:	str	r0, [sp, #8]
    5988:	beq	59c0 <gen_proto+0x1b8>
    598c:	b	5990 <gen_proto+0x188>
    5990:	ldr	r0, [sp, #8]
    5994:	cmp	r0, #107	; 0x6b
    5998:	bne	59fc <gen_proto+0x1f4>
    599c:	b	59a0 <gen_proto+0x198>
    59a0:	ldr	r0, [fp, #-8]
    59a4:	orr	r3, r0, #768	; 0x300
    59a8:	movw	r0, #1
    59ac:	movw	r1, #2
    59b0:	movw	r2, #8
    59b4:	bl	6a24 <gen_cmp>
    59b8:	str	r0, [fp, #-4]
    59bc:	b	5be4 <gen_proto+0x3dc>
    59c0:	movw	r0, #65278	; 0xfefe
    59c4:	bl	5c54 <gen_linktype>
    59c8:	str	r0, [sp, #20]
    59cc:	ldr	r3, [fp, #-8]
    59d0:	movw	r0, #4
    59d4:	movw	r1, #1
    59d8:	movw	r2, #16
    59dc:	bl	6a24 <gen_cmp>
    59e0:	str	r0, [sp, #16]
    59e4:	ldr	r0, [sp, #20]
    59e8:	ldr	r1, [sp, #16]
    59ec:	bl	4ec0 <sf_gen_and>
    59f0:	ldr	r0, [sp, #16]
    59f4:	str	r0, [fp, #-4]
    59f8:	b	5be4 <gen_proto+0x3dc>
    59fc:	movw	r0, #254	; 0xfe
    5a00:	bl	5c54 <gen_linktype>
    5a04:	str	r0, [sp, #20]
    5a08:	ldr	r3, [fp, #-8]
    5a0c:	movw	r0, #4
    5a10:	movw	r1, #0
    5a14:	movw	r2, #16
    5a18:	bl	6a24 <gen_cmp>
    5a1c:	str	r0, [sp, #16]
    5a20:	ldr	r0, [sp, #20]
    5a24:	ldr	r1, [sp, #16]
    5a28:	bl	4ec0 <sf_gen_and>
    5a2c:	ldr	r0, [sp, #16]
    5a30:	str	r0, [fp, #-4]
    5a34:	b	5be4 <gen_proto+0x3dc>
    5a38:	movw	r0, #131	; 0x83
    5a3c:	movw	r1, #24
    5a40:	movw	r2, #0
    5a44:	bl	5808 <gen_proto>
    5a48:	str	r0, [sp, #20]
    5a4c:	ldr	r3, [fp, #-8]
    5a50:	movw	r0, #4
    5a54:	str	r0, [sp, #4]
    5a58:	ldr	r1, [sp, #4]
    5a5c:	movw	r2, #16
    5a60:	bl	6a24 <gen_cmp>
    5a64:	str	r0, [sp, #16]
    5a68:	ldr	r0, [sp, #20]
    5a6c:	ldr	r1, [sp, #16]
    5a70:	bl	4ec0 <sf_gen_and>
    5a74:	ldr	r0, [sp, #16]
    5a78:	str	r0, [fp, #-4]
    5a7c:	b	5be4 <gen_proto+0x3dc>
    5a80:	ldr	r0, [pc, #448]	; 5c48 <gen_proto+0x440>
    5a84:	add	r0, pc, r0
    5a88:	bl	2c88 <sf_bpf_error>
    5a8c:	ldr	r0, [pc, #432]	; 5c44 <gen_proto+0x43c>
    5a90:	add	r0, pc, r0
    5a94:	bl	2c88 <sf_bpf_error>
    5a98:	ldr	r0, [pc, #416]	; 5c40 <gen_proto+0x438>
    5a9c:	add	r0, pc, r0
    5aa0:	bl	2c88 <sf_bpf_error>
    5aa4:	ldr	r0, [pc, #400]	; 5c3c <gen_proto+0x434>
    5aa8:	add	r0, pc, r0
    5aac:	bl	2c88 <sf_bpf_error>
    5ab0:	ldr	r0, [pc, #384]	; 5c38 <gen_proto+0x430>
    5ab4:	add	r0, pc, r0
    5ab8:	bl	2c88 <sf_bpf_error>
    5abc:	ldr	r0, [pc, #368]	; 5c34 <gen_proto+0x42c>
    5ac0:	add	r0, pc, r0
    5ac4:	bl	2c88 <sf_bpf_error>
    5ac8:	ldr	r0, [pc, #352]	; 5c30 <gen_proto+0x428>
    5acc:	add	r0, pc, r0
    5ad0:	bl	2c88 <sf_bpf_error>
    5ad4:	ldr	r0, [pc, #336]	; 5c2c <gen_proto+0x424>
    5ad8:	add	r0, pc, r0
    5adc:	bl	2c88 <sf_bpf_error>
    5ae0:	ldr	r0, [fp, #-8]
    5ae4:	bl	5c54 <gen_linktype>
    5ae8:	str	r0, [fp, #-4]
    5aec:	b	5be4 <gen_proto+0x3dc>
    5af0:	ldr	r0, [pc, #304]	; 5c28 <gen_proto+0x420>
    5af4:	add	r0, pc, r0
    5af8:	bl	2c88 <sf_bpf_error>
    5afc:	ldr	r0, [pc, #288]	; 5c24 <gen_proto+0x41c>
    5b00:	add	r0, pc, r0
    5b04:	bl	2c88 <sf_bpf_error>
    5b08:	ldr	r0, [pc, #272]	; 5c20 <gen_proto+0x418>
    5b0c:	add	r0, pc, r0
    5b10:	bl	2c88 <sf_bpf_error>
    5b14:	ldr	r0, [pc, #256]	; 5c1c <gen_proto+0x414>
    5b18:	add	r0, pc, r0
    5b1c:	bl	2c88 <sf_bpf_error>
    5b20:	ldr	r0, [pc, #240]	; 5c18 <gen_proto+0x410>
    5b24:	add	r0, pc, r0
    5b28:	bl	2c88 <sf_bpf_error>
    5b2c:	ldr	r0, [pc, #224]	; 5c14 <gen_proto+0x40c>
    5b30:	add	r0, pc, r0
    5b34:	bl	2c88 <sf_bpf_error>
    5b38:	ldr	r0, [pc, #208]	; 5c10 <gen_proto+0x408>
    5b3c:	add	r0, pc, r0
    5b40:	bl	2c88 <sf_bpf_error>
    5b44:	ldr	r0, [pc, #192]	; 5c0c <gen_proto+0x404>
    5b48:	add	r0, pc, r0
    5b4c:	bl	2c88 <sf_bpf_error>
    5b50:	movw	r0, #34525	; 0x86dd
    5b54:	bl	5c54 <gen_linktype>
    5b58:	str	r0, [sp, #20]
    5b5c:	ldr	r3, [fp, #-8]
    5b60:	movw	r0, #3
    5b64:	movw	r1, #6
    5b68:	movw	r2, #16
    5b6c:	bl	6a24 <gen_cmp>
    5b70:	str	r0, [sp, #16]
    5b74:	ldr	r0, [sp, #20]
    5b78:	ldr	r1, [sp, #16]
    5b7c:	bl	4ec0 <sf_gen_and>
    5b80:	ldr	r0, [sp, #16]
    5b84:	str	r0, [fp, #-4]
    5b88:	b	5be4 <gen_proto+0x3dc>
    5b8c:	ldr	r0, [pc, #116]	; 5c08 <gen_proto+0x400>
    5b90:	add	r0, pc, r0
    5b94:	bl	2c88 <sf_bpf_error>
    5b98:	ldr	r0, [pc, #100]	; 5c04 <gen_proto+0x3fc>
    5b9c:	add	r0, pc, r0
    5ba0:	bl	2c88 <sf_bpf_error>
    5ba4:	ldr	r0, [pc, #84]	; 5c00 <gen_proto+0x3f8>
    5ba8:	add	r0, pc, r0
    5bac:	bl	2c88 <sf_bpf_error>
    5bb0:	ldr	r0, [pc, #68]	; 5bfc <gen_proto+0x3f4>
    5bb4:	add	r0, pc, r0
    5bb8:	bl	2c88 <sf_bpf_error>
    5bbc:	ldr	r0, [pc, #52]	; 5bf8 <gen_proto+0x3f0>
    5bc0:	add	r0, pc, r0
    5bc4:	bl	2c88 <sf_bpf_error>
    5bc8:	ldr	r0, [pc, #36]	; 5bf4 <gen_proto+0x3ec>
    5bcc:	add	r0, pc, r0
    5bd0:	bl	2c88 <sf_bpf_error>
    5bd4:	ldr	r0, [pc, #20]	; 5bf0 <gen_proto+0x3e8>
    5bd8:	add	r0, pc, r0
    5bdc:	bl	2c88 <sf_bpf_error>
    5be0:	bl	1048 <abort@plt>
    5be4:	ldr	r0, [fp, #-4]
    5be8:	mov	sp, fp
    5bec:	pop	{fp, pc}
    5bf0:	.word	0x000175de
    5bf4:	.word	0x000175d1
    5bf8:	.word	0x000175c8
    5bfc:	.word	0x000175bf
    5c00:	.word	0x000175b7
    5c04:	.word	0x000175c3
    5c08:	.word	0x000175b8
    5c0c:	.word	0x000175ea
    5c10:	.word	0x000175e1
    5c14:	.word	0x000175d7
    5c18:	.word	0x000175cd
    5c1c:	.word	0x000175c3
    5c20:	.word	0x000175b9
    5c24:	.word	0x000175b0
    5c28:	.word	0x000175a7
    5c2c:	.word	0x00017597
    5c30:	.word	0x00017577
    5c34:	.word	0x00017559
    5c38:	.word	0x0001753b
    5c3c:	.word	0x0001751f
    5c40:	.word	0x00017504
    5c44:	.word	0x000174e5
    5c48:	.word	0x000174f2
    5c4c:	.word	0x00017728
    5c50:	.word	0x00034c64

00005c54 <gen_linktype>:
    5c54:	push	{fp, lr}
    5c58:	mov	fp, sp
    5c5c:	sub	sp, sp, #56	; 0x38
    5c60:	ldr	r1, [pc, #3076]	; 686c <gen_linktype+0xc18>
    5c64:	add	r1, pc, r1
    5c68:	str	r0, [fp, #-8]
    5c6c:	ldr	r0, [r1]
    5c70:	cmp	r0, #0
    5c74:	bls	5cec <gen_linktype+0x98>
    5c78:	ldr	r0, [fp, #-8]
    5c7c:	cmp	r0, #33	; 0x21
    5c80:	str	r0, [fp, #-24]	; 0xffffffe8
    5c84:	beq	5cc0 <gen_linktype+0x6c>
    5c88:	b	5c8c <gen_linktype+0x38>
    5c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5c90:	cmp	r0, #87	; 0x57
    5c94:	beq	5cd0 <gen_linktype+0x7c>
    5c98:	b	5c9c <gen_linktype+0x48>
    5c9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5ca0:	cmp	r0, #2048	; 0x800
    5ca4:	beq	5cc0 <gen_linktype+0x6c>
    5ca8:	b	5cac <gen_linktype+0x58>
    5cac:	movw	r0, #34525	; 0x86dd
    5cb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    5cb4:	cmp	r1, r0
    5cb8:	beq	5cd0 <gen_linktype+0x7c>
    5cbc:	b	5ce0 <gen_linktype+0x8c>
    5cc0:	movw	r0, #2
    5cc4:	bl	ec6c <gen_mpls_linktype>
    5cc8:	str	r0, [fp, #-4]
    5ccc:	b	6860 <gen_linktype+0xc0c>
    5cd0:	movw	r0, #17
    5cd4:	bl	ec6c <gen_mpls_linktype>
    5cd8:	str	r0, [fp, #-4]
    5cdc:	b	6860 <gen_linktype+0xc0c>
    5ce0:	ldr	r0, [pc, #3096]	; 6900 <gen_linktype+0xcac>
    5ce4:	add	r0, pc, r0
    5ce8:	bl	2c88 <sf_bpf_error>
    5cec:	ldr	r0, [pc, #2940]	; 6870 <gen_linktype+0xc1c>
    5cf0:	add	r0, pc, r0
    5cf4:	ldr	r0, [r0]
    5cf8:	cmp	r0, #0
    5cfc:	beq	5d30 <gen_linktype+0xdc>
    5d00:	ldr	r0, [fp, #-8]
    5d04:	bl	ed68 <ethertype_to_ppptype>
    5d08:	ldr	lr, [pc, #3052]	; 68fc <gen_linktype+0xca8>
    5d0c:	add	lr, pc, lr
    5d10:	str	r0, [fp, #-8]
    5d14:	ldr	r1, [lr]
    5d18:	ldr	r3, [fp, #-8]
    5d1c:	movw	r0, #2
    5d20:	movw	r2, #8
    5d24:	bl	6a24 <gen_cmp>
    5d28:	str	r0, [fp, #-4]
    5d2c:	b	6860 <gen_linktype+0xc0c>
    5d30:	ldr	r0, [pc, #3020]	; 6904 <gen_linktype+0xcb0>
    5d34:	ldr	r0, [pc, r0]
    5d38:	cmp	r0, #229	; 0xe5
    5d3c:	str	r0, [sp, #28]
    5d40:	bhi	6828 <gen_linktype+0xbd4>
    5d44:	add	r0, pc, #8
    5d48:	ldr	r1, [sp, #28]
    5d4c:	ldr	r2, [r0, r1, lsl #2]
    5d50:	add	pc, r0, r2
    5d54:	.word	0x000006a8
    5d58:	.word	0x00000398
    5d5c:	.word	0x00000ad4
    5d60:	.word	0x00000ad4
    5d64:	.word	0x00000ad4
    5d68:	.word	0x00000ad4
    5d6c:	.word	0x00000428
    5d70:	.word	0x00000748
    5d74:	.word	0x000004ec
    5d78:	.word	0x000005b4
    5d7c:	.word	0x00000418
    5d80:	.word	0x00000438
    5d84:	.word	0x000004ec
    5d88:	.word	0x00000ad4
    5d8c:	.word	0x00000ad4
    5d90:	.word	0x000004ec
    5d94:	.word	0x000005e4
    5d98:	.word	0x00000ad4
    5d9c:	.word	0x00000ad4
    5da0:	.word	0x00000438
    5da4:	.word	0x00000ad4
    5da8:	.word	0x00000ad4
    5dac:	.word	0x00000ad4
    5db0:	.word	0x00000ad4
    5db4:	.word	0x00000ad4
    5db8:	.word	0x00000ad4
    5dbc:	.word	0x00000ad4
    5dc0:	.word	0x00000ad4
    5dc4:	.word	0x00000ad4
    5dc8:	.word	0x00000ad4
    5dcc:	.word	0x00000ad4
    5dd0:	.word	0x00000ad4
    5dd4:	.word	0x00000ad4
    5dd8:	.word	0x00000ad4
    5ddc:	.word	0x00000ad4
    5de0:	.word	0x00000ad4
    5de4:	.word	0x00000ad4
    5de8:	.word	0x00000ad4
    5dec:	.word	0x00000ad4
    5df0:	.word	0x00000ad4
    5df4:	.word	0x00000ad4
    5df8:	.word	0x00000ad4
    5dfc:	.word	0x00000ad4
    5e00:	.word	0x00000ad4
    5e04:	.word	0x00000ad4
    5e08:	.word	0x00000ad4
    5e0c:	.word	0x00000ad4
    5e10:	.word	0x00000ad4
    5e14:	.word	0x00000ad4
    5e18:	.word	0x00000ad4
    5e1c:	.word	0x000005b4
    5e20:	.word	0x000005b4
    5e24:	.word	0x00000ad4
    5e28:	.word	0x00000ad4
    5e2c:	.word	0x00000ad4
    5e30:	.word	0x00000ad4
    5e34:	.word	0x00000ad4
    5e38:	.word	0x00000ad4
    5e3c:	.word	0x00000ad4
    5e40:	.word	0x00000ad4
    5e44:	.word	0x00000ad4
    5e48:	.word	0x00000ad4
    5e4c:	.word	0x00000ad4
    5e50:	.word	0x00000ad4
    5e54:	.word	0x00000ad4
    5e58:	.word	0x00000ad4
    5e5c:	.word	0x00000ad4
    5e60:	.word	0x00000ad4
    5e64:	.word	0x00000ad4
    5e68:	.word	0x00000ad4
    5e6c:	.word	0x00000ad4
    5e70:	.word	0x00000ad4
    5e74:	.word	0x00000ad4
    5e78:	.word	0x00000ad4
    5e7c:	.word	0x00000ad4
    5e80:	.word	0x00000ad4
    5e84:	.word	0x00000ad4
    5e88:	.word	0x00000ad4
    5e8c:	.word	0x00000ad4
    5e90:	.word	0x00000ad4
    5e94:	.word	0x00000ad4
    5e98:	.word	0x00000ad4
    5e9c:	.word	0x00000ad4
    5ea0:	.word	0x00000ad4
    5ea4:	.word	0x00000ad4
    5ea8:	.word	0x00000ad4
    5eac:	.word	0x00000ad4
    5eb0:	.word	0x00000ad4
    5eb4:	.word	0x00000ad4
    5eb8:	.word	0x00000ad4
    5ebc:	.word	0x00000ad4
    5ec0:	.word	0x00000ad4
    5ec4:	.word	0x00000ad4
    5ec8:	.word	0x00000ad4
    5ecc:	.word	0x00000ad4
    5ed0:	.word	0x00000ad4
    5ed4:	.word	0x00000ad4
    5ed8:	.word	0x00000ad4
    5edc:	.word	0x00000ad4
    5ee0:	.word	0x00000ad4
    5ee4:	.word	0x00000ad4
    5ee8:	.word	0x00000ad4
    5eec:	.word	0x00000ad4
    5ef0:	.word	0x00000ad4
    5ef4:	.word	0x000003a8
    5ef8:	.word	0x000003ec
    5efc:	.word	0x00000ad4
    5f00:	.word	0x00000900
    5f04:	.word	0x000006a8
    5f08:	.word	0x000006a8
    5f0c:	.word	0x00000ad4
    5f10:	.word	0x00000ad4
    5f14:	.word	0x00000ad4
    5f18:	.word	0x000004dc
    5f1c:	.word	0x000008d4
    5f20:	.word	0x00000ad4
    5f24:	.word	0x00000ad4
    5f28:	.word	0x00000ad4
    5f2c:	.word	0x00000ad4
    5f30:	.word	0x000003ec
    5f34:	.word	0x00000ad4
    5f38:	.word	0x00000ad4
    5f3c:	.word	0x00000438
    5f40:	.word	0x00000448
    5f44:	.word	0x00000ad4
    5f48:	.word	0x00000ad4
    5f4c:	.word	0x00000ad4
    5f50:	.word	0x000003ec
    5f54:	.word	0x00000ad4
    5f58:	.word	0x00000748
    5f5c:	.word	0x000009f4
    5f60:	.word	0x000009f4
    5f64:	.word	0x000009f4
    5f68:	.word	0x000009f4
    5f6c:	.word	0x000009f4
    5f70:	.word	0x000009f4
    5f74:	.word	0x000009f4
    5f78:	.word	0x000009f4
    5f7c:	.word	0x00000ad4
    5f80:	.word	0x00000a44
    5f84:	.word	0x00000a44
    5f88:	.word	0x00000ad4
    5f8c:	.word	0x00000ad4
    5f90:	.word	0x00000a38
    5f94:	.word	0x00000a2c
    5f98:	.word	0x00000ad4
    5f9c:	.word	0x00000ad4
    5fa0:	.word	0x00000ad4
    5fa4:	.word	0x00000ad4
    5fa8:	.word	0x00000ad4
    5fac:	.word	0x00000ad4
    5fb0:	.word	0x00000ad4
    5fb4:	.word	0x00000ad4
    5fb8:	.word	0x00000ad4
    5fbc:	.word	0x00000ad4
    5fc0:	.word	0x00000ad4
    5fc4:	.word	0x00000ad4
    5fc8:	.word	0x00000ad4
    5fcc:	.word	0x00000ad4
    5fd0:	.word	0x00000ad4
    5fd4:	.word	0x00000ad4
    5fd8:	.word	0x00000ad4
    5fdc:	.word	0x00000ad4
    5fe0:	.word	0x000003ec
    5fe4:	.word	0x000009f4
    5fe8:	.word	0x00000ad4
    5fec:	.word	0x000005b4
    5ff0:	.word	0x000009f4
    5ff4:	.word	0x000009f4
    5ff8:	.word	0x00000ad4
    5ffc:	.word	0x00000ad4
    6000:	.word	0x00000ad4
    6004:	.word	0x00000ad4
    6008:	.word	0x00000ad4
    600c:	.word	0x00000ad4
    6010:	.word	0x00000ad4
    6014:	.word	0x00000ad4
    6018:	.word	0x00000a5c
    601c:	.word	0x000009f4
    6020:	.word	0x000009f4
    6024:	.word	0x000009f4
    6028:	.word	0x000009f4
    602c:	.word	0x000009e8
    6030:	.word	0x000009f4
    6034:	.word	0x00000ad4
    6038:	.word	0x00000ad4
    603c:	.word	0x00000a68
    6040:	.word	0x00000a74
    6044:	.word	0x00000ad4
    6048:	.word	0x00000a68
    604c:	.word	0x00000a80
    6050:	.word	0x00000a8c
    6054:	.word	0x000003ec
    6058:	.word	0x00000a98
    605c:	.word	0x000009f4
    6060:	.word	0x00000a8c
    6064:	.word	0x00000aa4
    6068:	.word	0x00000a50
    606c:	.word	0x00000ab0
    6070:	.word	0x00000abc
    6074:	.word	0x000009f4
    6078:	.word	0x00000a74
    607c:	.word	0x00000ac8
    6080:	.word	0x00000ad4
    6084:	.word	0x00000ad4
    6088:	.word	0x00000ad4
    608c:	.word	0x00000ad4
    6090:	.word	0x00000ad4
    6094:	.word	0x00000ad4
    6098:	.word	0x00000ad4
    609c:	.word	0x00000ad4
    60a0:	.word	0x00000ad4
    60a4:	.word	0x00000ad4
    60a8:	.word	0x00000ad4
    60ac:	.word	0x00000ad4
    60b0:	.word	0x00000a8c
    60b4:	.word	0x00000ad4
    60b8:	.word	0x00000ad4
    60bc:	.word	0x00000ad4
    60c0:	.word	0x00000ad4
    60c4:	.word	0x00000a68
    60c8:	.word	0x00000ad4
    60cc:	.word	0x00000ad4
    60d0:	.word	0x00000ad4
    60d4:	.word	0x00000ad4
    60d8:	.word	0x00000ad4
    60dc:	.word	0x00000a1c
    60e0:	.word	0x00000a80
    60e4:	.word	0x00000568
    60e8:	.word	0x0000058c
    60ec:	ldr	r0, [fp, #-8]
    60f0:	bl	ee68 <gen_ether_linktype>
    60f4:	str	r0, [fp, #-4]
    60f8:	b	6860 <gen_linktype+0xc0c>
    60fc:	ldr	r0, [fp, #-8]
    6100:	cmp	r0, #254	; 0xfe
    6104:	bne	611c <gen_linktype+0x4c8>
    6108:	b	610c <gen_linktype+0x4b8>
    610c:	ldr	r0, [fp, #-8]
    6110:	lsl	r0, r0, #8
    6114:	orr	r0, r0, #254	; 0xfe
    6118:	str	r0, [fp, #-8]
    611c:	ldr	r0, [pc, #1996]	; 68f0 <gen_linktype+0xc9c>
    6120:	add	r0, pc, r0
    6124:	ldr	r1, [r0]
    6128:	ldr	r3, [fp, #-8]
    612c:	movw	r0, #1
    6130:	movw	r2, #8
    6134:	bl	6a24 <gen_cmp>
    6138:	str	r0, [fp, #-4]
    613c:	b	6860 <gen_linktype+0xc0c>
    6140:	bl	f170 <gen_check_802_11_data_frame>
    6144:	str	r0, [fp, #-12]
    6148:	ldr	r0, [fp, #-8]
    614c:	bl	f20c <gen_llc_linktype>
    6150:	str	r0, [fp, #-16]
    6154:	ldr	r0, [fp, #-12]
    6158:	ldr	r1, [fp, #-16]
    615c:	bl	4ec0 <sf_gen_and>
    6160:	ldr	r0, [fp, #-16]
    6164:	str	r0, [fp, #-4]
    6168:	b	6860 <gen_linktype+0xc0c>
    616c:	ldr	r0, [fp, #-8]
    6170:	bl	f20c <gen_llc_linktype>
    6174:	str	r0, [fp, #-4]
    6178:	b	6860 <gen_linktype+0xc0c>
    617c:	ldr	r0, [fp, #-8]
    6180:	bl	f20c <gen_llc_linktype>
    6184:	str	r0, [fp, #-4]
    6188:	b	6860 <gen_linktype+0xc0c>
    618c:	ldr	r0, [fp, #-8]
    6190:	bl	f20c <gen_llc_linktype>
    6194:	str	r0, [fp, #-4]
    6198:	b	6860 <gen_linktype+0xc0c>
    619c:	ldr	r0, [pc, #1864]	; 68ec <gen_linktype+0xc98>
    61a0:	add	r0, pc, r0
    61a4:	ldr	r0, [r0]
    61a8:	cmp	r0, #0
    61ac:	beq	61f4 <gen_linktype+0x5a0>
    61b0:	movw	r0, #1
    61b4:	movw	r1, #4
    61b8:	movw	r2, #8
    61bc:	movw	r3, #65280	; 0xff00
    61c0:	bl	6a24 <gen_cmp>
    61c4:	str	r0, [fp, #-12]
    61c8:	ldr	r0, [fp, #-12]
    61cc:	bl	5110 <sf_gen_not>
    61d0:	ldr	r0, [fp, #-8]
    61d4:	bl	ee68 <gen_ether_linktype>
    61d8:	str	r0, [fp, #-16]
    61dc:	ldr	r0, [fp, #-12]
    61e0:	ldr	r1, [fp, #-16]
    61e4:	bl	4ec0 <sf_gen_and>
    61e8:	ldr	r0, [fp, #-16]
    61ec:	str	r0, [fp, #-4]
    61f0:	b	6860 <gen_linktype+0xc0c>
    61f4:	movw	r0, #53	; 0x35
    61f8:	movw	r1, #2
    61fc:	movw	r2, #16
    6200:	movw	r3, #0
    6204:	bl	d168 <sf_gen_atmfield_code>
    6208:	str	r0, [fp, #-12]
    620c:	ldr	r0, [fp, #-8]
    6210:	bl	f20c <gen_llc_linktype>
    6214:	str	r0, [fp, #-16]
    6218:	ldr	r0, [fp, #-12]
    621c:	ldr	r1, [fp, #-16]
    6220:	bl	4ec0 <sf_gen_and>
    6224:	ldr	r0, [fp, #-16]
    6228:	str	r0, [fp, #-4]
    622c:	b	6860 <gen_linktype+0xc0c>
    6230:	ldr	r0, [fp, #-8]
    6234:	bl	f320 <gen_linux_sll_linktype>
    6238:	str	r0, [fp, #-4]
    623c:	b	6860 <gen_linktype+0xc0c>
    6240:	ldr	r0, [fp, #-8]
    6244:	cmp	r0, #2048	; 0x800
    6248:	str	r0, [sp, #24]
    624c:	beq	6268 <gen_linktype+0x614>
    6250:	b	6254 <gen_linktype+0x600>
    6254:	movw	r0, #34525	; 0x86dd
    6258:	ldr	r1, [sp, #24]
    625c:	cmp	r1, r0
    6260:	beq	628c <gen_linktype+0x638>
    6264:	b	62b0 <gen_linktype+0x65c>
    6268:	movw	r0, #1
    626c:	movw	r1, #0
    6270:	movw	r2, #16
    6274:	movw	r3, #64	; 0x40
    6278:	movw	ip, #240	; 0xf0
    627c:	str	ip, [sp]
    6280:	bl	bee8 <gen_mcmp>
    6284:	str	r0, [fp, #-4]
    6288:	b	6860 <gen_linktype+0xc0c>
    628c:	movw	r0, #1
    6290:	movw	r1, #0
    6294:	movw	r2, #16
    6298:	movw	r3, #96	; 0x60
    629c:	movw	ip, #240	; 0xf0
    62a0:	str	ip, [sp]
    62a4:	bl	bee8 <gen_mcmp>
    62a8:	str	r0, [fp, #-4]
    62ac:	b	6860 <gen_linktype+0xc0c>
    62b0:	bl	f614 <gen_false>
    62b4:	str	r0, [fp, #-4]
    62b8:	b	6860 <gen_linktype+0xc0c>
    62bc:	ldr	r0, [fp, #-8]
    62c0:	cmp	r0, #2048	; 0x800
    62c4:	bne	62d4 <gen_linktype+0x680>
    62c8:	bl	f628 <gen_true>
    62cc:	str	r0, [fp, #-4]
    62d0:	b	6860 <gen_linktype+0xc0c>
    62d4:	bl	f614 <gen_false>
    62d8:	str	r0, [fp, #-4]
    62dc:	b	6860 <gen_linktype+0xc0c>
    62e0:	ldr	r0, [fp, #-8]
    62e4:	movw	r1, #34525	; 0x86dd
    62e8:	cmp	r0, r1
    62ec:	bne	62fc <gen_linktype+0x6a8>
    62f0:	bl	f628 <gen_true>
    62f4:	str	r0, [fp, #-4]
    62f8:	b	6860 <gen_linktype+0xc0c>
    62fc:	bl	f614 <gen_false>
    6300:	str	r0, [fp, #-4]
    6304:	b	6860 <gen_linktype+0xc0c>
    6308:	ldr	r0, [fp, #-8]
    630c:	bl	ed68 <ethertype_to_ppptype>
    6310:	ldr	lr, [pc, #1488]	; 68e8 <gen_linktype+0xc94>
    6314:	add	lr, pc, lr
    6318:	str	r0, [fp, #-8]
    631c:	ldr	r1, [lr]
    6320:	ldr	r3, [fp, #-8]
    6324:	movw	r0, #1
    6328:	movw	r2, #8
    632c:	bl	6a24 <gen_cmp>
    6330:	str	r0, [fp, #-4]
    6334:	b	6860 <gen_linktype+0xc0c>
    6338:	ldr	r0, [fp, #-8]
    633c:	cmp	r0, #2048	; 0x800
    6340:	bne	63cc <gen_linktype+0x778>
    6344:	b	6348 <gen_linktype+0x6f4>
    6348:	ldr	r0, [pc, #1424]	; 68e0 <gen_linktype+0xc8c>
    634c:	add	r0, pc, r0
    6350:	ldr	r1, [r0]
    6354:	movw	r0, #1
    6358:	movw	r2, #8
    635c:	movw	r3, #33	; 0x21
    6360:	bl	6a24 <gen_cmp>
    6364:	ldr	r1, [pc, #1392]	; 68dc <gen_linktype+0xc88>
    6368:	add	r1, pc, r1
    636c:	str	r0, [fp, #-12]
    6370:	ldr	r1, [r1]
    6374:	movw	r0, #1
    6378:	movw	r2, #8
    637c:	movw	r3, #45	; 0x2d
    6380:	bl	6a24 <gen_cmp>
    6384:	str	r0, [fp, #-16]
    6388:	ldr	r0, [fp, #-12]
    638c:	ldr	r1, [fp, #-16]
    6390:	bl	5078 <sf_gen_or>
    6394:	ldr	r0, [pc, #1340]	; 68d8 <gen_linktype+0xc84>
    6398:	add	r0, pc, r0
    639c:	ldr	r1, [r0]
    63a0:	movw	r0, #1
    63a4:	movw	r2, #8
    63a8:	movw	r3, #47	; 0x2f
    63ac:	bl	6a24 <gen_cmp>
    63b0:	str	r0, [fp, #-12]
    63b4:	ldr	r0, [fp, #-16]
    63b8:	ldr	r1, [fp, #-12]
    63bc:	bl	5078 <sf_gen_or>
    63c0:	ldr	r0, [fp, #-12]
    63c4:	str	r0, [fp, #-4]
    63c8:	b	6860 <gen_linktype+0xc0c>
    63cc:	ldr	r0, [fp, #-8]
    63d0:	bl	ed68 <ethertype_to_ppptype>
    63d4:	ldr	lr, [pc, #1288]	; 68e4 <gen_linktype+0xc90>
    63d8:	add	lr, pc, lr
    63dc:	str	r0, [fp, #-8]
    63e0:	ldr	r1, [lr]
    63e4:	ldr	r3, [fp, #-8]
    63e8:	movw	r0, #1
    63ec:	movw	r2, #8
    63f0:	bl	6a24 <gen_cmp>
    63f4:	str	r0, [fp, #-4]
    63f8:	b	6860 <gen_linktype+0xc0c>
    63fc:	ldr	r0, [fp, #-8]
    6400:	cmp	r0, #2048	; 0x800
    6404:	str	r0, [sp, #20]
    6408:	beq	6424 <gen_linktype+0x7d0>
    640c:	b	6410 <gen_linktype+0x7bc>
    6410:	movw	r0, #34525	; 0x86dd
    6414:	ldr	r1, [sp, #20]
    6418:	cmp	r1, r0
    641c:	beq	6430 <gen_linktype+0x7dc>
    6420:	b	643c <gen_linktype+0x7e8>
    6424:	movw	r0, #2
    6428:	str	r0, [fp, #-8]
    642c:	b	6448 <gen_linktype+0x7f4>
    6430:	movw	r0, #10
    6434:	str	r0, [fp, #-8]
    6438:	b	6448 <gen_linktype+0x7f4>
    643c:	bl	f614 <gen_false>
    6440:	str	r0, [fp, #-4]
    6444:	b	6860 <gen_linktype+0xc0c>
    6448:	ldr	r0, [pc, #1152]	; 68d0 <gen_linktype+0xc7c>
    644c:	add	r0, pc, r0
    6450:	ldr	r0, [r0]
    6454:	cmp	r0, #0
    6458:	beq	6470 <gen_linktype+0x81c>
    645c:	ldr	r0, [pc, #1136]	; 68d4 <gen_linktype+0xc80>
    6460:	add	r0, pc, r0
    6464:	ldr	r0, [r0]
    6468:	cmp	r0, #109	; 0x6d
    646c:	bne	647c <gen_linktype+0x828>
    6470:	ldr	r0, [fp, #-8]
    6474:	bl	fd0 <htonl@plt>
    6478:	str	r0, [fp, #-8]
    647c:	ldr	r3, [fp, #-8]
    6480:	movw	r0, #1
    6484:	movw	r1, #0
    6488:	str	r1, [sp, #16]
    648c:	ldr	r2, [sp, #16]
    6490:	bl	6a24 <gen_cmp>
    6494:	str	r0, [fp, #-4]
    6498:	b	6860 <gen_linktype+0xc0c>
    649c:	ldr	r0, [fp, #-8]
    64a0:	cmp	r0, #2048	; 0x800
    64a4:	str	r0, [sp, #12]
    64a8:	beq	6530 <gen_linktype+0x8dc>
    64ac:	b	64b0 <gen_linktype+0x85c>
    64b0:	movw	r0, #2054	; 0x806
    64b4:	ldr	r1, [sp, #12]
    64b8:	cmp	r1, r0
    64bc:	beq	6588 <gen_linktype+0x934>
    64c0:	b	64c4 <gen_linktype+0x870>
    64c4:	movw	r0, #32821	; 0x8035
    64c8:	ldr	r1, [sp, #12]
    64cc:	cmp	r1, r0
    64d0:	beq	65e0 <gen_linktype+0x98c>
    64d4:	b	64d8 <gen_linktype+0x884>
    64d8:	movw	r0, #32923	; 0x809b
    64dc:	ldr	r1, [sp, #12]
    64e0:	cmp	r1, r0
    64e4:	beq	6604 <gen_linktype+0x9b0>
    64e8:	b	64ec <gen_linktype+0x898>
    64ec:	movw	r0, #34525	; 0x86dd
    64f0:	ldr	r1, [sp, #12]
    64f4:	cmp	r1, r0
    64f8:	beq	650c <gen_linktype+0x8b8>
    64fc:	b	6500 <gen_linktype+0x8ac>
    6500:	bl	f614 <gen_false>
    6504:	str	r0, [fp, #-4]
    6508:	b	6860 <gen_linktype+0xc0c>
    650c:	ldr	r0, [pc, #952]	; 68cc <gen_linktype+0xc78>
    6510:	add	r0, pc, r0
    6514:	ldr	r1, [r0]
    6518:	movw	r0, #1
    651c:	movw	r2, #16
    6520:	movw	r3, #196	; 0xc4
    6524:	bl	6a24 <gen_cmp>
    6528:	str	r0, [fp, #-4]
    652c:	b	6860 <gen_linktype+0xc0c>
    6530:	ldr	r0, [pc, #912]	; 68c8 <gen_linktype+0xc74>
    6534:	add	r0, pc, r0
    6538:	ldr	r1, [r0]
    653c:	movw	r0, #1
    6540:	movw	r2, #16
    6544:	movw	r3, #212	; 0xd4
    6548:	bl	6a24 <gen_cmp>
    654c:	ldr	r1, [pc, #880]	; 68c4 <gen_linktype+0xc70>
    6550:	add	r1, pc, r1
    6554:	str	r0, [fp, #-12]
    6558:	ldr	r1, [r1]
    655c:	movw	r0, #1
    6560:	movw	r2, #16
    6564:	movw	r3, #240	; 0xf0
    6568:	bl	6a24 <gen_cmp>
    656c:	str	r0, [fp, #-16]
    6570:	ldr	r0, [fp, #-12]
    6574:	ldr	r1, [fp, #-16]
    6578:	bl	5078 <sf_gen_or>
    657c:	ldr	r0, [fp, #-16]
    6580:	str	r0, [fp, #-4]
    6584:	b	6860 <gen_linktype+0xc0c>
    6588:	ldr	r0, [pc, #816]	; 68c0 <gen_linktype+0xc6c>
    658c:	add	r0, pc, r0
    6590:	ldr	r1, [r0]
    6594:	movw	r0, #1
    6598:	movw	r2, #16
    659c:	movw	r3, #213	; 0xd5
    65a0:	bl	6a24 <gen_cmp>
    65a4:	ldr	r1, [pc, #784]	; 68bc <gen_linktype+0xc68>
    65a8:	add	r1, pc, r1
    65ac:	str	r0, [fp, #-12]
    65b0:	ldr	r1, [r1]
    65b4:	movw	r0, #1
    65b8:	movw	r2, #16
    65bc:	movw	r3, #241	; 0xf1
    65c0:	bl	6a24 <gen_cmp>
    65c4:	str	r0, [fp, #-16]
    65c8:	ldr	r0, [fp, #-12]
    65cc:	ldr	r1, [fp, #-16]
    65d0:	bl	5078 <sf_gen_or>
    65d4:	ldr	r0, [fp, #-16]
    65d8:	str	r0, [fp, #-4]
    65dc:	b	6860 <gen_linktype+0xc0c>
    65e0:	ldr	r0, [pc, #720]	; 68b8 <gen_linktype+0xc64>
    65e4:	add	r0, pc, r0
    65e8:	ldr	r1, [r0]
    65ec:	movw	r0, #1
    65f0:	movw	r2, #16
    65f4:	movw	r3, #214	; 0xd6
    65f8:	bl	6a24 <gen_cmp>
    65fc:	str	r0, [fp, #-4]
    6600:	b	6860 <gen_linktype+0xc0c>
    6604:	ldr	r0, [pc, #680]	; 68b4 <gen_linktype+0xc60>
    6608:	add	r0, pc, r0
    660c:	ldr	r1, [r0]
    6610:	movw	r0, #1
    6614:	movw	r2, #16
    6618:	movw	r3, #221	; 0xdd
    661c:	bl	6a24 <gen_cmp>
    6620:	str	r0, [fp, #-4]
    6624:	b	6860 <gen_linktype+0xc0c>
    6628:	ldr	r0, [fp, #-8]
    662c:	movw	r1, #32923	; 0x809b
    6630:	cmp	r0, r1
    6634:	bne	6648 <gen_linktype+0x9f4>
    6638:	b	663c <gen_linktype+0x9e8>
    663c:	bl	f628 <gen_true>
    6640:	str	r0, [fp, #-4]
    6644:	b	6860 <gen_linktype+0xc0c>
    6648:	bl	f614 <gen_false>
    664c:	str	r0, [fp, #-4]
    6650:	b	6860 <gen_linktype+0xc0c>
    6654:	ldr	r0, [fp, #-8]
    6658:	cmp	r0, #254	; 0xfe
    665c:	str	r0, [sp, #8]
    6660:	beq	66c4 <gen_linktype+0xa70>
    6664:	b	6668 <gen_linktype+0xa14>
    6668:	ldr	r0, [sp, #8]
    666c:	cmp	r0, #2048	; 0x800
    6670:	beq	668c <gen_linktype+0xa38>
    6674:	b	6678 <gen_linktype+0xa24>
    6678:	movw	r0, #34525	; 0x86dd
    667c:	ldr	r1, [sp, #8]
    6680:	cmp	r1, r0
    6684:	beq	66a8 <gen_linktype+0xa54>
    6688:	b	6730 <gen_linktype+0xadc>
    668c:	movw	r0, #1
    6690:	movw	r1, #2
    6694:	movw	r2, #8
    6698:	movw	r3, #972	; 0x3cc
    669c:	bl	6a24 <gen_cmp>
    66a0:	str	r0, [fp, #-4]
    66a4:	b	6860 <gen_linktype+0xc0c>
    66a8:	movw	r0, #1
    66ac:	movw	r1, #2
    66b0:	movw	r2, #8
    66b4:	movw	r3, #910	; 0x38e
    66b8:	bl	6a24 <gen_cmp>
    66bc:	str	r0, [fp, #-4]
    66c0:	b	6860 <gen_linktype+0xc0c>
    66c4:	movw	r0, #1
    66c8:	movw	r1, #2
    66cc:	movw	r2, #8
    66d0:	movw	r3, #897	; 0x381
    66d4:	bl	6a24 <gen_cmp>
    66d8:	str	r0, [fp, #-12]
    66dc:	movw	r0, #1
    66e0:	movw	r1, #2
    66e4:	movw	r2, #8
    66e8:	movw	r3, #898	; 0x382
    66ec:	bl	6a24 <gen_cmp>
    66f0:	str	r0, [fp, #-16]
    66f4:	movw	r0, #1
    66f8:	movw	r1, #2
    66fc:	movw	r2, #8
    6700:	movw	r3, #899	; 0x383
    6704:	bl	6a24 <gen_cmp>
    6708:	str	r0, [fp, #-20]	; 0xffffffec
    670c:	ldr	r0, [fp, #-16]
    6710:	ldr	r1, [fp, #-20]	; 0xffffffec
    6714:	bl	5078 <sf_gen_or>
    6718:	ldr	r0, [fp, #-12]
    671c:	ldr	r1, [fp, #-20]	; 0xffffffec
    6720:	bl	5078 <sf_gen_or>
    6724:	ldr	r0, [fp, #-20]	; 0xffffffec
    6728:	str	r0, [fp, #-4]
    672c:	b	6860 <gen_linktype+0xc0c>
    6730:	bl	f614 <gen_false>
    6734:	str	r0, [fp, #-4]
    6738:	b	6860 <gen_linktype+0xc0c>
    673c:	ldr	r0, [pc, #364]	; 68b0 <gen_linktype+0xc5c>
    6740:	add	r0, pc, r0
    6744:	bl	2c88 <sf_bpf_error>
    6748:	ldr	r3, [pc, #348]	; 68ac <gen_linktype+0xc58>
    674c:	movw	r0, #1
    6750:	movw	r1, #0
    6754:	str	r1, [sp, #4]
    6758:	ldr	r2, [sp, #4]
    675c:	mvn	ip, #255	; 0xff
    6760:	str	ip, [sp]
    6764:	bl	bee8 <gen_mcmp>
    6768:	str	r0, [fp, #-4]
    676c:	b	6860 <gen_linktype+0xc0c>
    6770:	ldr	r0, [fp, #-8]
    6774:	bl	f63c <gen_ipnet_linktype>
    6778:	str	r0, [fp, #-4]
    677c:	b	6860 <gen_linktype+0xc0c>
    6780:	ldr	r0, [pc, #288]	; 68a8 <gen_linktype+0xc54>
    6784:	add	r0, pc, r0
    6788:	bl	2c88 <sf_bpf_error>
    678c:	ldr	r0, [pc, #272]	; 68a4 <gen_linktype+0xc50>
    6790:	add	r0, pc, r0
    6794:	bl	2c88 <sf_bpf_error>
    6798:	ldr	r0, [pc, #256]	; 68a0 <gen_linktype+0xc4c>
    679c:	add	r0, pc, r0
    67a0:	bl	2c88 <sf_bpf_error>
    67a4:	ldr	r0, [pc, #240]	; 689c <gen_linktype+0xc48>
    67a8:	add	r0, pc, r0
    67ac:	bl	2c88 <sf_bpf_error>
    67b0:	ldr	r0, [pc, #224]	; 6898 <gen_linktype+0xc44>
    67b4:	add	r0, pc, r0
    67b8:	bl	2c88 <sf_bpf_error>
    67bc:	ldr	r0, [pc, #208]	; 6894 <gen_linktype+0xc40>
    67c0:	add	r0, pc, r0
    67c4:	bl	2c88 <sf_bpf_error>
    67c8:	ldr	r0, [pc, #192]	; 6890 <gen_linktype+0xc3c>
    67cc:	add	r0, pc, r0
    67d0:	bl	2c88 <sf_bpf_error>
    67d4:	ldr	r0, [pc, #176]	; 688c <gen_linktype+0xc38>
    67d8:	add	r0, pc, r0
    67dc:	bl	2c88 <sf_bpf_error>
    67e0:	ldr	r0, [pc, #160]	; 6888 <gen_linktype+0xc34>
    67e4:	add	r0, pc, r0
    67e8:	bl	2c88 <sf_bpf_error>
    67ec:	ldr	r0, [pc, #144]	; 6884 <gen_linktype+0xc30>
    67f0:	add	r0, pc, r0
    67f4:	bl	2c88 <sf_bpf_error>
    67f8:	ldr	r0, [pc, #128]	; 6880 <gen_linktype+0xc2c>
    67fc:	add	r0, pc, r0
    6800:	bl	2c88 <sf_bpf_error>
    6804:	ldr	r0, [pc, #112]	; 687c <gen_linktype+0xc28>
    6808:	add	r0, pc, r0
    680c:	bl	2c88 <sf_bpf_error>
    6810:	ldr	r0, [pc, #96]	; 6878 <gen_linktype+0xc24>
    6814:	add	r0, pc, r0
    6818:	bl	2c88 <sf_bpf_error>
    681c:	ldr	r0, [pc, #80]	; 6874 <gen_linktype+0xc20>
    6820:	add	r0, pc, r0
    6824:	bl	2c88 <sf_bpf_error>
    6828:	ldr	r0, [pc, #196]	; 68f4 <gen_linktype+0xca0>
    682c:	add	r0, pc, r0
    6830:	ldr	r0, [r0]
    6834:	cmn	r0, #1
    6838:	bne	6840 <gen_linktype+0xbec>
    683c:	bl	1048 <abort@plt>
    6840:	ldr	r0, [pc, #176]	; 68f8 <gen_linktype+0xca4>
    6844:	add	r0, pc, r0
    6848:	ldr	r1, [r0]
    684c:	ldr	r3, [fp, #-8]
    6850:	movw	r0, #1
    6854:	movw	r2, #8
    6858:	bl	6a24 <gen_cmp>
    685c:	str	r0, [fp, #-4]
    6860:	ldr	r0, [fp, #-4]
    6864:	mov	sp, fp
    6868:	pop	{fp, pc}
    686c:	.word	0x000345ec
    6870:	.word	0x00034914
    6874:	.word	0x00016708
    6878:	.word	0x000166e5
    687c:	.word	0x000166c1
    6880:	.word	0x0001669e
    6884:	.word	0x00016674
    6888:	.word	0x00016648
    688c:	.word	0x00016626
    6890:	.word	0x000165fe
    6894:	.word	0x000165dc
    6898:	.word	0x000165b9
    689c:	.word	0x00016597
    68a0:	.word	0x00016574
    68a4:	.word	0x0001654f
    68a8:	.word	0x0001652c
    68ac:	.word	0x4d474300
    68b0:	.word	0x0001652f
    68b4:	.word	0x00033fe0
    68b8:	.word	0x00034004
    68bc:	.word	0x00034040
    68c0:	.word	0x0003405c
    68c4:	.word	0x00034098
    68c8:	.word	0x000340b4
    68cc:	.word	0x000340d8
    68d0:	.word	0x00034194
    68d4:	.word	0x00034180
    68d8:	.word	0x00034250
    68dc:	.word	0x00034280
    68e0:	.word	0x0003429c
    68e4:	.word	0x00034210
    68e8:	.word	0x000342d4
    68ec:	.word	0x00034444
    68f0:	.word	0x000344c8
    68f4:	.word	0x00033dbc
    68f8:	.word	0x00033da4
    68fc:	.word	0x000348dc
    6900:	.word	0x00016f6c
    6904:	.word	0x000348ac

00006908 <sf_gen_portop>:
    6908:	push	{fp, lr}
    690c:	mov	fp, sp
    6910:	sub	sp, sp, #32
    6914:	str	r0, [fp, #-4]
    6918:	str	r1, [fp, #-8]
    691c:	str	r2, [fp, #-12]
    6920:	ldr	r3, [fp, #-8]
    6924:	mov	r0, #3
    6928:	mov	r1, #9
    692c:	mov	r2, #16
    6930:	bl	6a24 <gen_cmp>
    6934:	str	r0, [sp, #8]
    6938:	bl	6a80 <gen_ipfrag>
    693c:	str	r0, [sp, #16]
    6940:	ldr	r0, [sp, #8]
    6944:	ldr	r1, [sp, #16]
    6948:	bl	4ec0 <sf_gen_and>
    694c:	ldr	r0, [fp, #-12]
    6950:	cmp	r0, #4
    6954:	str	r0, [sp, #4]
    6958:	bhi	6a08 <sf_gen_portop+0x100>
    695c:	add	r0, pc, #8
    6960:	ldr	r1, [sp, #4]
    6964:	ldr	r2, [r0, r1, lsl #2]
    6968:	add	pc, r0, r2
    696c:	.word	0x0000003c
    6970:	.word	0x00000014
    6974:	.word	0x00000028
    6978:	.word	0x0000003c
    697c:	.word	0x0000006c
    6980:	ldr	r1, [fp, #-4]
    6984:	movw	r0, #0
    6988:	bl	6ad8 <gen_portatom>
    698c:	str	r0, [sp, #12]
    6990:	b	6a0c <sf_gen_portop+0x104>
    6994:	ldr	r1, [fp, #-4]
    6998:	movw	r0, #2
    699c:	bl	6ad8 <gen_portatom>
    69a0:	str	r0, [sp, #12]
    69a4:	b	6a0c <sf_gen_portop+0x104>
    69a8:	ldr	r1, [fp, #-4]
    69ac:	movw	r0, #0
    69b0:	bl	6ad8 <gen_portatom>
    69b4:	str	r0, [sp, #8]
    69b8:	ldr	r1, [fp, #-4]
    69bc:	movw	r0, #2
    69c0:	bl	6ad8 <gen_portatom>
    69c4:	str	r0, [sp, #12]
    69c8:	ldr	r0, [sp, #8]
    69cc:	ldr	r1, [sp, #12]
    69d0:	bl	5078 <sf_gen_or>
    69d4:	b	6a0c <sf_gen_portop+0x104>
    69d8:	ldr	r1, [fp, #-4]
    69dc:	movw	r0, #0
    69e0:	bl	6ad8 <gen_portatom>
    69e4:	str	r0, [sp, #8]
    69e8:	ldr	r1, [fp, #-4]
    69ec:	movw	r0, #2
    69f0:	bl	6ad8 <gen_portatom>
    69f4:	str	r0, [sp, #12]
    69f8:	ldr	r0, [sp, #8]
    69fc:	ldr	r1, [sp, #12]
    6a00:	bl	4ec0 <sf_gen_and>
    6a04:	b	6a0c <sf_gen_portop+0x104>
    6a08:	bl	1048 <abort@plt>
    6a0c:	ldr	r0, [sp, #16]
    6a10:	ldr	r1, [sp, #12]
    6a14:	bl	4ec0 <sf_gen_and>
    6a18:	ldr	r0, [sp, #12]
    6a1c:	mov	sp, fp
    6a20:	pop	{fp, pc}

00006a24 <gen_cmp>:
    6a24:	push	{fp, lr}
    6a28:	mov	fp, sp
    6a2c:	sub	sp, sp, #32
    6a30:	str	r0, [fp, #-4]
    6a34:	str	r1, [fp, #-8]
    6a38:	str	r2, [fp, #-12]
    6a3c:	str	r3, [sp, #16]
    6a40:	ldr	r0, [fp, #-4]
    6a44:	ldr	r1, [fp, #-8]
    6a48:	ldr	r2, [fp, #-12]
    6a4c:	ldr	r3, [sp, #16]
    6a50:	mvn	ip, #0
    6a54:	str	r3, [sp, #12]
    6a58:	mov	r3, ip
    6a5c:	movw	ip, #16
    6a60:	str	ip, [sp]
    6a64:	movw	ip, #0
    6a68:	str	ip, [sp, #4]
    6a6c:	ldr	ip, [sp, #12]
    6a70:	str	ip, [sp, #8]
    6a74:	bl	d4c8 <gen_ncmp>
    6a78:	mov	sp, fp
    6a7c:	pop	{fp, pc}

00006a80 <gen_ipfrag>:
    6a80:	push	{fp, lr}
    6a84:	mov	fp, sp
    6a88:	sub	sp, sp, #8
    6a8c:	movw	r0, #3
    6a90:	movw	r1, #6
    6a94:	movw	r2, #8
    6a98:	bl	c3d0 <gen_load_a>
    6a9c:	str	r0, [sp, #4]
    6aa0:	movw	r0, #69	; 0x45
    6aa4:	bl	b5a4 <new_block>
    6aa8:	str	r0, [sp]
    6aac:	ldr	r0, [sp]
    6ab0:	movw	r1, #8191	; 0x1fff
    6ab4:	str	r1, [r0, #20]
    6ab8:	ldr	r0, [sp, #4]
    6abc:	ldr	r1, [sp]
    6ac0:	str	r0, [r1, #4]
    6ac4:	ldr	r0, [sp]
    6ac8:	bl	5110 <sf_gen_not>
    6acc:	ldr	r0, [sp]
    6ad0:	mov	sp, fp
    6ad4:	pop	{fp, pc}

00006ad8 <gen_portatom>:
    6ad8:	push	{fp, lr}
    6adc:	mov	fp, sp
    6ae0:	sub	sp, sp, #8
    6ae4:	str	r0, [sp, #4]
    6ae8:	str	r1, [sp]
    6aec:	ldr	r1, [sp, #4]
    6af0:	ldr	r3, [sp]
    6af4:	movw	r0, #5
    6af8:	movw	r2, #8
    6afc:	bl	6a24 <gen_cmp>
    6b00:	mov	sp, fp
    6b04:	pop	{fp, pc}

00006b08 <sf_gen_portop6>:
    6b08:	push	{fp, lr}
    6b0c:	mov	fp, sp
    6b10:	sub	sp, sp, #32
    6b14:	str	r0, [fp, #-4]
    6b18:	str	r1, [fp, #-8]
    6b1c:	str	r2, [fp, #-12]
    6b20:	ldr	r3, [fp, #-8]
    6b24:	mov	r0, #3
    6b28:	mov	r1, #6
    6b2c:	mov	r2, #16
    6b30:	bl	6a24 <gen_cmp>
    6b34:	str	r0, [sp, #16]
    6b38:	ldr	r0, [fp, #-12]
    6b3c:	cmp	r0, #4
    6b40:	str	r0, [sp, #4]
    6b44:	bhi	6bf4 <sf_gen_portop6+0xec>
    6b48:	add	r0, pc, #8
    6b4c:	ldr	r1, [sp, #4]
    6b50:	ldr	r2, [r0, r1, lsl #2]
    6b54:	add	pc, r0, r2
    6b58:	.word	0x0000003c
    6b5c:	.word	0x00000014
    6b60:	.word	0x00000028
    6b64:	.word	0x0000003c
    6b68:	.word	0x0000006c
    6b6c:	ldr	r1, [fp, #-4]
    6b70:	movw	r0, #0
    6b74:	bl	6c10 <gen_portatom6>
    6b78:	str	r0, [sp, #12]
    6b7c:	b	6bf8 <sf_gen_portop6+0xf0>
    6b80:	ldr	r1, [fp, #-4]
    6b84:	movw	r0, #2
    6b88:	bl	6c10 <gen_portatom6>
    6b8c:	str	r0, [sp, #12]
    6b90:	b	6bf8 <sf_gen_portop6+0xf0>
    6b94:	ldr	r1, [fp, #-4]
    6b98:	movw	r0, #0
    6b9c:	bl	6c10 <gen_portatom6>
    6ba0:	str	r0, [sp, #8]
    6ba4:	ldr	r1, [fp, #-4]
    6ba8:	movw	r0, #2
    6bac:	bl	6c10 <gen_portatom6>
    6bb0:	str	r0, [sp, #12]
    6bb4:	ldr	r0, [sp, #8]
    6bb8:	ldr	r1, [sp, #12]
    6bbc:	bl	5078 <sf_gen_or>
    6bc0:	b	6bf8 <sf_gen_portop6+0xf0>
    6bc4:	ldr	r1, [fp, #-4]
    6bc8:	movw	r0, #0
    6bcc:	bl	6c10 <gen_portatom6>
    6bd0:	str	r0, [sp, #8]
    6bd4:	ldr	r1, [fp, #-4]
    6bd8:	movw	r0, #2
    6bdc:	bl	6c10 <gen_portatom6>
    6be0:	str	r0, [sp, #12]
    6be4:	ldr	r0, [sp, #8]
    6be8:	ldr	r1, [sp, #12]
    6bec:	bl	4ec0 <sf_gen_and>
    6bf0:	b	6bf8 <sf_gen_portop6+0xf0>
    6bf4:	bl	1048 <abort@plt>
    6bf8:	ldr	r0, [sp, #16]
    6bfc:	ldr	r1, [sp, #12]
    6c00:	bl	4ec0 <sf_gen_and>
    6c04:	ldr	r0, [sp, #12]
    6c08:	mov	sp, fp
    6c0c:	pop	{fp, pc}

00006c10 <gen_portatom6>:
    6c10:	push	{fp, lr}
    6c14:	mov	fp, sp
    6c18:	sub	sp, sp, #8
    6c1c:	str	r0, [sp, #4]
    6c20:	str	r1, [sp]
    6c24:	ldr	r1, [sp, #4]
    6c28:	ldr	r3, [sp]
    6c2c:	movw	r0, #6
    6c30:	movw	r2, #8
    6c34:	bl	6a24 <gen_cmp>
    6c38:	mov	sp, fp
    6c3c:	pop	{fp, pc}

00006c40 <sf_gen_portrangeop>:
    6c40:	push	{fp, lr}
    6c44:	mov	fp, sp
    6c48:	sub	sp, sp, #32
    6c4c:	str	r0, [fp, #-4]
    6c50:	str	r1, [fp, #-8]
    6c54:	str	r2, [fp, #-12]
    6c58:	str	r3, [sp, #16]
    6c5c:	ldr	r3, [fp, #-12]
    6c60:	mov	r0, #3
    6c64:	mov	r1, #9
    6c68:	mov	r2, #16
    6c6c:	bl	6a24 <gen_cmp>
    6c70:	str	r0, [sp, #4]
    6c74:	bl	6a80 <gen_ipfrag>
    6c78:	str	r0, [sp, #12]
    6c7c:	ldr	r0, [sp, #4]
    6c80:	ldr	r1, [sp, #12]
    6c84:	bl	4ec0 <sf_gen_and>
    6c88:	ldr	r0, [sp, #16]
    6c8c:	cmp	r0, #4
    6c90:	str	r0, [sp]
    6c94:	bhi	6d5c <sf_gen_portrangeop+0x11c>
    6c98:	add	r0, pc, #8
    6c9c:	ldr	r1, [sp]
    6ca0:	ldr	r2, [r0, r1, lsl #2]
    6ca4:	add	pc, r0, r2
    6ca8:	.word	0x00000044
    6cac:	.word	0x00000014
    6cb0:	.word	0x0000002c
    6cb4:	.word	0x00000044
    6cb8:	.word	0x0000007c
    6cbc:	ldr	r1, [fp, #-4]
    6cc0:	ldr	r2, [fp, #-8]
    6cc4:	movw	r0, #0
    6cc8:	bl	6d78 <gen_portrangeatom>
    6ccc:	str	r0, [sp, #8]
    6cd0:	b	6d60 <sf_gen_portrangeop+0x120>
    6cd4:	ldr	r1, [fp, #-4]
    6cd8:	ldr	r2, [fp, #-8]
    6cdc:	movw	r0, #2
    6ce0:	bl	6d78 <gen_portrangeatom>
    6ce4:	str	r0, [sp, #8]
    6ce8:	b	6d60 <sf_gen_portrangeop+0x120>
    6cec:	ldr	r1, [fp, #-4]
    6cf0:	ldr	r2, [fp, #-8]
    6cf4:	movw	r0, #0
    6cf8:	bl	6d78 <gen_portrangeatom>
    6cfc:	str	r0, [sp, #4]
    6d00:	ldr	r1, [fp, #-4]
    6d04:	ldr	r2, [fp, #-8]
    6d08:	movw	r0, #2
    6d0c:	bl	6d78 <gen_portrangeatom>
    6d10:	str	r0, [sp, #8]
    6d14:	ldr	r0, [sp, #4]
    6d18:	ldr	r1, [sp, #8]
    6d1c:	bl	5078 <sf_gen_or>
    6d20:	b	6d60 <sf_gen_portrangeop+0x120>
    6d24:	ldr	r1, [fp, #-4]
    6d28:	ldr	r2, [fp, #-8]
    6d2c:	movw	r0, #0
    6d30:	bl	6d78 <gen_portrangeatom>
    6d34:	str	r0, [sp, #4]
    6d38:	ldr	r1, [fp, #-4]
    6d3c:	ldr	r2, [fp, #-8]
    6d40:	movw	r0, #2
    6d44:	bl	6d78 <gen_portrangeatom>
    6d48:	str	r0, [sp, #8]
    6d4c:	ldr	r0, [sp, #4]
    6d50:	ldr	r1, [sp, #8]
    6d54:	bl	4ec0 <sf_gen_and>
    6d58:	b	6d60 <sf_gen_portrangeop+0x120>
    6d5c:	bl	1048 <abort@plt>
    6d60:	ldr	r0, [sp, #12]
    6d64:	ldr	r1, [sp, #8]
    6d68:	bl	4ec0 <sf_gen_and>
    6d6c:	ldr	r0, [sp, #8]
    6d70:	mov	sp, fp
    6d74:	pop	{fp, pc}

00006d78 <gen_portrangeatom>:
    6d78:	push	{fp, lr}
    6d7c:	mov	fp, sp
    6d80:	sub	sp, sp, #24
    6d84:	str	r0, [fp, #-4]
    6d88:	str	r1, [fp, #-8]
    6d8c:	str	r2, [sp, #12]
    6d90:	ldr	r0, [fp, #-8]
    6d94:	ldr	r1, [sp, #12]
    6d98:	cmp	r0, r1
    6d9c:	ble	6db8 <gen_portrangeatom+0x40>
    6da0:	ldr	r0, [fp, #-8]
    6da4:	str	r0, [sp]
    6da8:	ldr	r0, [sp, #12]
    6dac:	str	r0, [fp, #-8]
    6db0:	ldr	r0, [sp]
    6db4:	str	r0, [sp, #12]
    6db8:	ldr	r1, [fp, #-4]
    6dbc:	ldr	r3, [fp, #-8]
    6dc0:	movw	r0, #5
    6dc4:	movw	r2, #8
    6dc8:	bl	c554 <gen_cmp_ge>
    6dcc:	str	r0, [sp, #8]
    6dd0:	ldr	r1, [fp, #-4]
    6dd4:	ldr	r3, [sp, #12]
    6dd8:	movw	r0, #5
    6ddc:	movw	r2, #8
    6de0:	bl	f988 <gen_cmp_le>
    6de4:	str	r0, [sp, #4]
    6de8:	ldr	r0, [sp, #8]
    6dec:	ldr	r1, [sp, #4]
    6df0:	bl	4ec0 <sf_gen_and>
    6df4:	ldr	r0, [sp, #4]
    6df8:	mov	sp, fp
    6dfc:	pop	{fp, pc}

00006e00 <sf_gen_portrangeop6>:
    6e00:	push	{fp, lr}
    6e04:	mov	fp, sp
    6e08:	sub	sp, sp, #32
    6e0c:	str	r0, [fp, #-4]
    6e10:	str	r1, [fp, #-8]
    6e14:	str	r2, [fp, #-12]
    6e18:	str	r3, [sp, #16]
    6e1c:	ldr	r3, [fp, #-12]
    6e20:	mov	r0, #3
    6e24:	mov	r1, #6
    6e28:	mov	r2, #16
    6e2c:	bl	6a24 <gen_cmp>
    6e30:	str	r0, [sp, #12]
    6e34:	ldr	r0, [sp, #16]
    6e38:	cmp	r0, #4
    6e3c:	str	r0, [sp]
    6e40:	bhi	6f08 <sf_gen_portrangeop6+0x108>
    6e44:	add	r0, pc, #8
    6e48:	ldr	r1, [sp]
    6e4c:	ldr	r2, [r0, r1, lsl #2]
    6e50:	add	pc, r0, r2
    6e54:	.word	0x00000044
    6e58:	.word	0x00000014
    6e5c:	.word	0x0000002c
    6e60:	.word	0x00000044
    6e64:	.word	0x0000007c
    6e68:	ldr	r1, [fp, #-4]
    6e6c:	ldr	r2, [fp, #-8]
    6e70:	movw	r0, #0
    6e74:	bl	6f24 <gen_portrangeatom6>
    6e78:	str	r0, [sp, #8]
    6e7c:	b	6f0c <sf_gen_portrangeop6+0x10c>
    6e80:	ldr	r1, [fp, #-4]
    6e84:	ldr	r2, [fp, #-8]
    6e88:	movw	r0, #2
    6e8c:	bl	6f24 <gen_portrangeatom6>
    6e90:	str	r0, [sp, #8]
    6e94:	b	6f0c <sf_gen_portrangeop6+0x10c>
    6e98:	ldr	r1, [fp, #-4]
    6e9c:	ldr	r2, [fp, #-8]
    6ea0:	movw	r0, #0
    6ea4:	bl	6f24 <gen_portrangeatom6>
    6ea8:	str	r0, [sp, #4]
    6eac:	ldr	r1, [fp, #-4]
    6eb0:	ldr	r2, [fp, #-8]
    6eb4:	movw	r0, #2
    6eb8:	bl	6f24 <gen_portrangeatom6>
    6ebc:	str	r0, [sp, #8]
    6ec0:	ldr	r0, [sp, #4]
    6ec4:	ldr	r1, [sp, #8]
    6ec8:	bl	5078 <sf_gen_or>
    6ecc:	b	6f0c <sf_gen_portrangeop6+0x10c>
    6ed0:	ldr	r1, [fp, #-4]
    6ed4:	ldr	r2, [fp, #-8]
    6ed8:	movw	r0, #0
    6edc:	bl	6f24 <gen_portrangeatom6>
    6ee0:	str	r0, [sp, #4]
    6ee4:	ldr	r1, [fp, #-4]
    6ee8:	ldr	r2, [fp, #-8]
    6eec:	movw	r0, #2
    6ef0:	bl	6f24 <gen_portrangeatom6>
    6ef4:	str	r0, [sp, #8]
    6ef8:	ldr	r0, [sp, #4]
    6efc:	ldr	r1, [sp, #8]
    6f00:	bl	4ec0 <sf_gen_and>
    6f04:	b	6f0c <sf_gen_portrangeop6+0x10c>
    6f08:	bl	1048 <abort@plt>
    6f0c:	ldr	r0, [sp, #12]
    6f10:	ldr	r1, [sp, #8]
    6f14:	bl	4ec0 <sf_gen_and>
    6f18:	ldr	r0, [sp, #8]
    6f1c:	mov	sp, fp
    6f20:	pop	{fp, pc}

00006f24 <gen_portrangeatom6>:
    6f24:	push	{fp, lr}
    6f28:	mov	fp, sp
    6f2c:	sub	sp, sp, #24
    6f30:	str	r0, [fp, #-4]
    6f34:	str	r1, [fp, #-8]
    6f38:	str	r2, [sp, #12]
    6f3c:	ldr	r0, [fp, #-8]
    6f40:	ldr	r1, [sp, #12]
    6f44:	cmp	r0, r1
    6f48:	ble	6f64 <gen_portrangeatom6+0x40>
    6f4c:	ldr	r0, [fp, #-8]
    6f50:	str	r0, [sp]
    6f54:	ldr	r0, [sp, #12]
    6f58:	str	r0, [fp, #-8]
    6f5c:	ldr	r0, [sp]
    6f60:	str	r0, [sp, #12]
    6f64:	ldr	r1, [fp, #-4]
    6f68:	ldr	r3, [fp, #-8]
    6f6c:	movw	r0, #6
    6f70:	movw	r2, #8
    6f74:	bl	c554 <gen_cmp_ge>
    6f78:	str	r0, [sp, #8]
    6f7c:	ldr	r1, [fp, #-4]
    6f80:	ldr	r3, [sp, #12]
    6f84:	movw	r0, #6
    6f88:	movw	r2, #8
    6f8c:	bl	f988 <gen_cmp_le>
    6f90:	str	r0, [sp, #4]
    6f94:	ldr	r0, [sp, #8]
    6f98:	ldr	r1, [sp, #4]
    6f9c:	bl	4ec0 <sf_gen_and>
    6fa0:	ldr	r0, [sp, #4]
    6fa4:	mov	sp, fp
    6fa8:	pop	{fp, pc}

00006fac <sf_gen_scode>:
    6fac:	push	{fp, lr}
    6fb0:	mov	fp, sp
    6fb4:	sub	sp, sp, #128	; 0x80
    6fb8:	str	r1, [fp, #-8]
    6fbc:	str	r0, [fp, #-12]
    6fc0:	ldrb	r0, [fp, #-7]
    6fc4:	str	r0, [fp, #-16]
    6fc8:	ldrb	r0, [fp, #-6]
    6fcc:	str	r0, [fp, #-20]	; 0xffffffec
    6fd0:	ldrb	r0, [fp, #-8]
    6fd4:	mov	r1, r0
    6fd8:	cmp	r0, #2
    6fdc:	str	r1, [sp, #24]
    6fe0:	bcc	7100 <sf_gen_scode+0x154>
    6fe4:	b	6fe8 <sf_gen_scode+0x3c>
    6fe8:	ldr	r0, [sp, #24]
    6fec:	cmp	r0, #2
    6ff0:	beq	7058 <sf_gen_scode+0xac>
    6ff4:	b	6ff8 <sf_gen_scode+0x4c>
    6ff8:	ldr	r0, [sp, #24]
    6ffc:	cmp	r0, #3
    7000:	beq	763c <sf_gen_scode+0x690>
    7004:	b	7008 <sf_gen_scode+0x5c>
    7008:	ldr	r0, [sp, #24]
    700c:	cmp	r0, #4
    7010:	beq	7978 <sf_gen_scode+0x9cc>
    7014:	b	7018 <sf_gen_scode+0x6c>
    7018:	ldr	r0, [sp, #24]
    701c:	cmp	r0, #5
    7020:	beq	7984 <sf_gen_scode+0x9d8>
    7024:	b	7028 <sf_gen_scode+0x7c>
    7028:	ldr	r0, [sp, #24]
    702c:	cmp	r0, #6
    7030:	beq	79c8 <sf_gen_scode+0xa1c>
    7034:	b	7038 <sf_gen_scode+0x8c>
    7038:	ldr	r0, [sp, #24]
    703c:	cmp	r0, #7
    7040:	beq	77d4 <sf_gen_scode+0x828>
    7044:	b	7048 <sf_gen_scode+0x9c>
    7048:	ldr	r0, [sp, #24]
    704c:	cmp	r0, #255	; 0xff
    7050:	beq	7a0c <sf_gen_scode+0xa60>
    7054:	b	7a10 <sf_gen_scode+0xa64>
    7058:	ldr	r0, [fp, #-12]
    705c:	bl	10638 <pcap_nametonetaddr>
    7060:	str	r0, [fp, #-36]	; 0xffffffdc
    7064:	ldr	r0, [fp, #-36]	; 0xffffffdc
    7068:	cmp	r0, #0
    706c:	bne	7080 <sf_gen_scode+0xd4>
    7070:	ldr	r0, [pc, #2608]	; 7aa8 <sf_gen_scode+0xafc>
    7074:	add	r0, pc, r0
    7078:	ldr	r1, [fp, #-12]
    707c:	bl	2c88 <sf_bpf_error>
    7080:	mvn	r0, #0
    7084:	str	r0, [fp, #-32]	; 0xffffffe0
    7088:	ldr	r0, [fp, #-36]	; 0xffffffdc
    708c:	cmp	r0, #0
    7090:	movw	r0, #0
    7094:	str	r0, [sp, #20]
    7098:	beq	70b4 <sf_gen_scode+0x108>
    709c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    70a0:	and	r0, r0, #-16777216	; 0xff000000
    70a4:	cmp	r0, #0
    70a8:	movw	r0, #0
    70ac:	moveq	r0, #1
    70b0:	str	r0, [sp, #20]
    70b4:	ldr	r0, [sp, #20]
    70b8:	tst	r0, #1
    70bc:	beq	70dc <sf_gen_scode+0x130>
    70c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    70c4:	lsl	r0, r0, #8
    70c8:	str	r0, [fp, #-36]	; 0xffffffdc
    70cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    70d0:	lsl	r0, r0, #8
    70d4:	str	r0, [fp, #-32]	; 0xffffffe0
    70d8:	b	7088 <sf_gen_scode+0xdc>
    70dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    70e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    70e4:	ldr	r2, [fp, #-16]
    70e8:	ldr	r3, [fp, #-20]	; 0xffffffec
    70ec:	ldrb	ip, [fp, #-8]
    70f0:	str	ip, [sp]
    70f4:	bl	7ab0 <gen_host>
    70f8:	str	r0, [fp, #-4]
    70fc:	b	7a14 <sf_gen_scode+0xa68>
    7100:	ldr	r0, [fp, #-16]
    7104:	cmp	r0, #1
    7108:	bne	73e4 <sf_gen_scode+0x438>
    710c:	ldr	r0, [pc, #2456]	; 7aac <sf_gen_scode+0xb00>
    7110:	ldr	r0, [pc, r0]
    7114:	cmp	r0, #1
    7118:	str	r0, [sp, #16]
    711c:	beq	71b4 <sf_gen_scode+0x208>
    7120:	b	7124 <sf_gen_scode+0x178>
    7124:	ldr	r0, [sp, #16]
    7128:	cmp	r0, #6
    712c:	beq	7254 <sf_gen_scode+0x2a8>
    7130:	b	7134 <sf_gen_scode+0x188>
    7134:	ldr	r0, [sp, #16]
    7138:	cmp	r0, #10
    713c:	beq	7204 <sf_gen_scode+0x258>
    7140:	b	7144 <sf_gen_scode+0x198>
    7144:	ldr	r0, [sp, #16]
    7148:	cmp	r0, #105	; 0x69
    714c:	beq	72a4 <sf_gen_scode+0x2f8>
    7150:	b	7154 <sf_gen_scode+0x1a8>
    7154:	ldr	r0, [sp, #16]
    7158:	cmp	r0, #119	; 0x77
    715c:	beq	72a4 <sf_gen_scode+0x2f8>
    7160:	b	7164 <sf_gen_scode+0x1b8>
    7164:	ldr	r0, [sp, #16]
    7168:	cmp	r0, #122	; 0x7a
    716c:	beq	72f4 <sf_gen_scode+0x348>
    7170:	b	7174 <sf_gen_scode+0x1c8>
    7174:	ldr	r0, [sp, #16]
    7178:	cmp	r0, #123	; 0x7b
    717c:	beq	7344 <sf_gen_scode+0x398>
    7180:	b	7184 <sf_gen_scode+0x1d8>
    7184:	ldr	r0, [sp, #16]
    7188:	cmp	r0, #127	; 0x7f
    718c:	beq	72a4 <sf_gen_scode+0x2f8>
    7190:	b	7194 <sf_gen_scode+0x1e8>
    7194:	ldr	r0, [sp, #16]
    7198:	cmp	r0, #163	; 0xa3
    719c:	beq	72a4 <sf_gen_scode+0x2f8>
    71a0:	b	71a4 <sf_gen_scode+0x1f8>
    71a4:	ldr	r0, [sp, #16]
    71a8:	cmp	r0, #192	; 0xc0
    71ac:	beq	72a4 <sf_gen_scode+0x2f8>
    71b0:	b	73d8 <sf_gen_scode+0x42c>
    71b4:	ldr	r0, [fp, #-12]
    71b8:	bl	10db4 <pcap_ether_hostton>
    71bc:	str	r0, [fp, #-28]	; 0xffffffe4
    71c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71c4:	movw	lr, #0
    71c8:	cmp	r0, lr
    71cc:	bne	71e0 <sf_gen_scode+0x234>
    71d0:	ldr	r0, [pc, #2248]	; 7aa0 <sf_gen_scode+0xaf4>
    71d4:	add	r0, pc, r0
    71d8:	ldr	r1, [fp, #-12]
    71dc:	bl	2c88 <sf_bpf_error>
    71e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71e4:	ldr	r1, [fp, #-20]	; 0xffffffec
    71e8:	bl	7f14 <gen_ehostop>
    71ec:	str	r0, [sp, #52]	; 0x34
    71f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71f4:	bl	ebc <free@plt>
    71f8:	ldr	r0, [sp, #52]	; 0x34
    71fc:	str	r0, [fp, #-4]
    7200:	b	7a14 <sf_gen_scode+0xa68>
    7204:	ldr	r0, [fp, #-12]
    7208:	bl	10db4 <pcap_ether_hostton>
    720c:	str	r0, [fp, #-28]	; 0xffffffe4
    7210:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7214:	movw	lr, #0
    7218:	cmp	r0, lr
    721c:	bne	7230 <sf_gen_scode+0x284>
    7220:	ldr	r0, [pc, #2164]	; 7a9c <sf_gen_scode+0xaf0>
    7224:	add	r0, pc, r0
    7228:	ldr	r1, [fp, #-12]
    722c:	bl	2c88 <sf_bpf_error>
    7230:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7234:	ldr	r1, [fp, #-20]	; 0xffffffec
    7238:	bl	8034 <gen_fhostop>
    723c:	str	r0, [sp, #52]	; 0x34
    7240:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7244:	bl	ebc <free@plt>
    7248:	ldr	r0, [sp, #52]	; 0x34
    724c:	str	r0, [fp, #-4]
    7250:	b	7a14 <sf_gen_scode+0xa68>
    7254:	ldr	r0, [fp, #-12]
    7258:	bl	10db4 <pcap_ether_hostton>
    725c:	str	r0, [fp, #-28]	; 0xffffffe4
    7260:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7264:	movw	lr, #0
    7268:	cmp	r0, lr
    726c:	bne	7280 <sf_gen_scode+0x2d4>
    7270:	ldr	r0, [pc, #2080]	; 7a98 <sf_gen_scode+0xaec>
    7274:	add	r0, pc, r0
    7278:	ldr	r1, [fp, #-12]
    727c:	bl	2c88 <sf_bpf_error>
    7280:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7284:	ldr	r1, [fp, #-20]	; 0xffffffec
    7288:	bl	8138 <gen_thostop>
    728c:	str	r0, [sp, #52]	; 0x34
    7290:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7294:	bl	ebc <free@plt>
    7298:	ldr	r0, [sp, #52]	; 0x34
    729c:	str	r0, [fp, #-4]
    72a0:	b	7a14 <sf_gen_scode+0xa68>
    72a4:	ldr	r0, [fp, #-12]
    72a8:	bl	10db4 <pcap_ether_hostton>
    72ac:	str	r0, [fp, #-28]	; 0xffffffe4
    72b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    72b4:	movw	lr, #0
    72b8:	cmp	r0, lr
    72bc:	bne	72d0 <sf_gen_scode+0x324>
    72c0:	ldr	r0, [pc, #1996]	; 7a94 <sf_gen_scode+0xae8>
    72c4:	add	r0, pc, r0
    72c8:	ldr	r1, [fp, #-12]
    72cc:	bl	2c88 <sf_bpf_error>
    72d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    72d4:	ldr	r1, [fp, #-20]	; 0xffffffec
    72d8:	bl	8238 <gen_wlanhostop>
    72dc:	str	r0, [sp, #52]	; 0x34
    72e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    72e4:	bl	ebc <free@plt>
    72e8:	ldr	r0, [sp, #52]	; 0x34
    72ec:	str	r0, [fp, #-4]
    72f0:	b	7a14 <sf_gen_scode+0xa68>
    72f4:	ldr	r0, [fp, #-12]
    72f8:	bl	10db4 <pcap_ether_hostton>
    72fc:	str	r0, [fp, #-28]	; 0xffffffe4
    7300:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7304:	movw	lr, #0
    7308:	cmp	r0, lr
    730c:	bne	7320 <sf_gen_scode+0x374>
    7310:	ldr	r0, [pc, #1912]	; 7a90 <sf_gen_scode+0xae4>
    7314:	add	r0, pc, r0
    7318:	ldr	r1, [fp, #-12]
    731c:	bl	2c88 <sf_bpf_error>
    7320:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7324:	ldr	r1, [fp, #-20]	; 0xffffffec
    7328:	bl	8918 <gen_ipfchostop>
    732c:	str	r0, [sp, #52]	; 0x34
    7330:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7334:	bl	ebc <free@plt>
    7338:	ldr	r0, [sp, #52]	; 0x34
    733c:	str	r0, [fp, #-4]
    7340:	b	7a14 <sf_gen_scode+0xa68>
    7344:	ldr	r0, [pc, #1852]	; 7a88 <sf_gen_scode+0xadc>
    7348:	add	r0, pc, r0
    734c:	ldr	r0, [r0]
    7350:	cmp	r0, #0
    7354:	bne	735c <sf_gen_scode+0x3b0>
    7358:	b	73d8 <sf_gen_scode+0x42c>
    735c:	movw	r0, #1
    7360:	movw	r1, #4
    7364:	movw	r2, #8
    7368:	movw	r3, #65280	; 0xff00
    736c:	bl	6a24 <gen_cmp>
    7370:	str	r0, [sp, #48]	; 0x30
    7374:	ldr	r0, [sp, #48]	; 0x30
    7378:	bl	5110 <sf_gen_not>
    737c:	ldr	r0, [fp, #-12]
    7380:	bl	10db4 <pcap_ether_hostton>
    7384:	str	r0, [fp, #-28]	; 0xffffffe4
    7388:	ldr	r0, [fp, #-28]	; 0xffffffe4
    738c:	movw	r1, #0
    7390:	cmp	r0, r1
    7394:	bne	73a8 <sf_gen_scode+0x3fc>
    7398:	ldr	r0, [pc, #1772]	; 7a8c <sf_gen_scode+0xae0>
    739c:	add	r0, pc, r0
    73a0:	ldr	r1, [fp, #-12]
    73a4:	bl	2c88 <sf_bpf_error>
    73a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    73ac:	ldr	r1, [fp, #-20]	; 0xffffffec
    73b0:	bl	7f14 <gen_ehostop>
    73b4:	str	r0, [sp, #52]	; 0x34
    73b8:	ldr	r0, [sp, #48]	; 0x30
    73bc:	ldr	r1, [sp, #52]	; 0x34
    73c0:	bl	4ec0 <sf_gen_and>
    73c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    73c8:	bl	ebc <free@plt>
    73cc:	ldr	r0, [sp, #52]	; 0x34
    73d0:	str	r0, [fp, #-4]
    73d4:	b	7a14 <sf_gen_scode+0xa68>
    73d8:	ldr	r0, [pc, #1732]	; 7aa4 <sf_gen_scode+0xaf8>
    73dc:	add	r0, pc, r0
    73e0:	bl	2c88 <sf_bpf_error>
    73e4:	ldr	r0, [fp, #-16]
    73e8:	cmp	r0, #12
    73ec:	bne	7420 <sf_gen_scode+0x474>
    73f0:	ldr	r0, [fp, #-12]
    73f4:	bl	10f3c <__pcap_nametodnaddr>
    73f8:	strh	r0, [sp, #30]
    73fc:	ldrh	r0, [sp, #30]
    7400:	ldr	r2, [fp, #-16]
    7404:	ldr	r3, [fp, #-20]	; 0xffffffec
    7408:	ldrb	lr, [fp, #-8]
    740c:	movw	r1, #0
    7410:	str	lr, [sp]
    7414:	bl	7ab0 <gen_host>
    7418:	str	r0, [fp, #-4]
    741c:	b	7a14 <sf_gen_scode+0xa68>
    7420:	add	r0, sp, #56	; 0x38
    7424:	movw	r1, #255	; 0xff
    7428:	and	r1, r1, #255	; 0xff
    742c:	movw	r2, #16
    7430:	bl	fac <memset@plt>
    7434:	ldr	r0, [fp, #-12]
    7438:	bl	105a4 <pcap_nametoaddrinfo>
    743c:	str	r0, [fp, #-52]	; 0xffffffcc
    7440:	str	r0, [fp, #-56]	; 0xffffffc8
    7444:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7448:	movw	r1, #0
    744c:	cmp	r0, r1
    7450:	bne	7464 <sf_gen_scode+0x4b8>
    7454:	ldr	r0, [pc, #1576]	; 7a84 <sf_gen_scode+0xad8>
    7458:	add	r0, pc, r0
    745c:	ldr	r1, [fp, #-12]
    7460:	bl	2c88 <sf_bpf_error>
    7464:	ldr	r0, [pc, #1536]	; 7a6c <sf_gen_scode+0xac0>
    7468:	add	r0, pc, r0
    746c:	ldr	r1, [pc, #1532]	; 7a70 <sf_gen_scode+0xac4>
    7470:	add	r1, pc, r1
    7474:	ldr	r2, [fp, #-52]	; 0xffffffcc
    7478:	str	r2, [r1]
    747c:	movw	r1, #0
    7480:	str	r1, [sp, #48]	; 0x30
    7484:	str	r1, [sp, #52]	; 0x34
    7488:	ldr	r1, [fp, #-16]
    748c:	str	r1, [fp, #-40]	; 0xffffffd8
    7490:	str	r1, [fp, #-24]	; 0xffffffe8
    7494:	ldr	r0, [r0]
    7498:	cmn	r0, #1
    749c:	bne	74bc <sf_gen_scode+0x510>
    74a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    74a4:	cmp	r0, #0
    74a8:	bne	74bc <sf_gen_scode+0x510>
    74ac:	movw	r0, #2
    74b0:	str	r0, [fp, #-24]	; 0xffffffe8
    74b4:	movw	r0, #17
    74b8:	str	r0, [fp, #-40]	; 0xffffffd8
    74bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
    74c0:	str	r0, [fp, #-52]	; 0xffffffcc
    74c4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    74c8:	movw	r1, #0
    74cc:	cmp	r0, r1
    74d0:	beq	75cc <sf_gen_scode+0x620>
    74d4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    74d8:	ldr	r0, [r0, #4]
    74dc:	cmp	r0, #2
    74e0:	str	r0, [sp, #12]
    74e4:	beq	74fc <sf_gen_scode+0x550>
    74e8:	b	74ec <sf_gen_scode+0x540>
    74ec:	ldr	r0, [sp, #12]
    74f0:	cmp	r0, #10
    74f4:	beq	7544 <sf_gen_scode+0x598>
    74f8:	b	7594 <sf_gen_scode+0x5e8>
    74fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7500:	cmp	r0, #17
    7504:	bne	750c <sf_gen_scode+0x560>
    7508:	b	75bc <sf_gen_scode+0x610>
    750c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7510:	ldr	r0, [r0, #20]
    7514:	str	r0, [fp, #-44]	; 0xffffffd4
    7518:	ldr	r0, [fp, #-44]	; 0xffffffd4
    751c:	ldr	r0, [r0, #4]
    7520:	bl	f40 <ntohl@plt>
    7524:	ldr	r2, [fp, #-24]	; 0xffffffe8
    7528:	ldr	r3, [fp, #-20]	; 0xffffffec
    752c:	ldrb	lr, [fp, #-8]
    7530:	mvn	r1, #0
    7534:	str	lr, [sp]
    7538:	bl	7ab0 <gen_host>
    753c:	str	r0, [sp, #48]	; 0x30
    7540:	b	7598 <sf_gen_scode+0x5ec>
    7544:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7548:	cmp	r0, #2
    754c:	bne	7554 <sf_gen_scode+0x5a8>
    7550:	b	75bc <sf_gen_scode+0x610>
    7554:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7558:	ldr	r0, [r0, #20]
    755c:	str	r0, [fp, #-48]	; 0xffffffd0
    7560:	ldr	r0, [fp, #-48]	; 0xffffffd0
    7564:	add	r0, r0, #8
    7568:	ldr	r2, [fp, #-40]	; 0xffffffd8
    756c:	ldr	r3, [fp, #-20]	; 0xffffffec
    7570:	ldrb	r1, [fp, #-8]
    7574:	add	ip, sp, #56	; 0x38
    7578:	str	r1, [sp, #8]
    757c:	mov	r1, ip
    7580:	ldr	ip, [sp, #8]
    7584:	str	ip, [sp]
    7588:	bl	8a18 <gen_host6>
    758c:	str	r0, [sp, #48]	; 0x30
    7590:	b	7598 <sf_gen_scode+0x5ec>
    7594:	b	75bc <sf_gen_scode+0x610>
    7598:	ldr	r0, [sp, #52]	; 0x34
    759c:	movw	r1, #0
    75a0:	cmp	r0, r1
    75a4:	beq	75b4 <sf_gen_scode+0x608>
    75a8:	ldr	r0, [sp, #52]	; 0x34
    75ac:	ldr	r1, [sp, #48]	; 0x30
    75b0:	bl	5078 <sf_gen_or>
    75b4:	ldr	r0, [sp, #48]	; 0x30
    75b8:	str	r0, [sp, #52]	; 0x34
    75bc:	ldr	r0, [fp, #-52]	; 0xffffffcc
    75c0:	ldr	r0, [r0, #28]
    75c4:	str	r0, [fp, #-52]	; 0xffffffcc
    75c8:	b	74c4 <sf_gen_scode+0x518>
    75cc:	ldr	r0, [pc, #1184]	; 7a74 <sf_gen_scode+0xac8>
    75d0:	add	r0, pc, r0
    75d4:	movw	r1, #0
    75d8:	str	r1, [r0]
    75dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
    75e0:	bl	100c <freeaddrinfo@plt>
    75e4:	ldr	r0, [sp, #52]	; 0x34
    75e8:	movw	r1, #0
    75ec:	cmp	r0, r1
    75f0:	bne	7630 <sf_gen_scode+0x684>
    75f4:	ldr	r0, [pc, #1148]	; 7a78 <sf_gen_scode+0xacc>
    75f8:	add	r0, pc, r0
    75fc:	ldr	r1, [pc, #1144]	; 7a7c <sf_gen_scode+0xad0>
    7600:	add	r1, pc, r1
    7604:	ldr	r2, [pc, #1140]	; 7a80 <sf_gen_scode+0xad4>
    7608:	add	r2, pc, r2
    760c:	ldr	r3, [fp, #-12]
    7610:	ldr	ip, [fp, #-16]
    7614:	cmp	ip, #0
    7618:	movw	ip, #0
    761c:	moveq	ip, #1
    7620:	tst	ip, #1
    7624:	movne	r2, r1
    7628:	mov	r1, r3
    762c:	bl	2c88 <sf_bpf_error>
    7630:	ldr	r0, [sp, #52]	; 0x34
    7634:	str	r0, [fp, #-4]
    7638:	b	7a14 <sf_gen_scode+0xa68>
    763c:	ldr	r0, [fp, #-16]
    7640:	cmp	r0, #0
    7644:	beq	7678 <sf_gen_scode+0x6cc>
    7648:	ldr	r0, [fp, #-16]
    764c:	cmp	r0, #7
    7650:	beq	7678 <sf_gen_scode+0x6cc>
    7654:	ldr	r0, [fp, #-16]
    7658:	cmp	r0, #6
    765c:	beq	7678 <sf_gen_scode+0x6cc>
    7660:	ldr	r0, [fp, #-16]
    7664:	cmp	r0, #5
    7668:	beq	7678 <sf_gen_scode+0x6cc>
    766c:	ldr	r0, [pc, #1012]	; 7a68 <sf_gen_scode+0xabc>
    7670:	add	r0, pc, r0
    7674:	bl	2c88 <sf_bpf_error>
    7678:	ldr	r0, [fp, #-12]
    767c:	add	r1, sp, #44	; 0x2c
    7680:	add	r2, sp, #40	; 0x28
    7684:	bl	10684 <pcap_nametoport>
    7688:	cmp	r0, #0
    768c:	bne	76a0 <sf_gen_scode+0x6f4>
    7690:	ldr	r0, [pc, #972]	; 7a64 <sf_gen_scode+0xab8>
    7694:	add	r0, pc, r0
    7698:	ldr	r1, [fp, #-12]
    769c:	bl	2c88 <sf_bpf_error>
    76a0:	ldr	r0, [fp, #-16]
    76a4:	cmp	r0, #7
    76a8:	bne	76f4 <sf_gen_scode+0x748>
    76ac:	ldr	r0, [sp, #40]	; 0x28
    76b0:	cmp	r0, #6
    76b4:	bne	76c8 <sf_gen_scode+0x71c>
    76b8:	ldr	r0, [pc, #928]	; 7a60 <sf_gen_scode+0xab4>
    76bc:	add	r0, pc, r0
    76c0:	ldr	r1, [fp, #-12]
    76c4:	bl	2c88 <sf_bpf_error>
    76c8:	ldr	r0, [sp, #40]	; 0x28
    76cc:	cmp	r0, #132	; 0x84
    76d0:	bne	76e4 <sf_gen_scode+0x738>
    76d4:	ldr	r0, [pc, #896]	; 7a5c <sf_gen_scode+0xab0>
    76d8:	add	r0, pc, r0
    76dc:	ldr	r1, [fp, #-12]
    76e0:	bl	2c88 <sf_bpf_error>
    76e4:	movw	r0, #17
    76e8:	str	r0, [sp, #40]	; 0x28
    76ec:	b	76f0 <sf_gen_scode+0x744>
    76f0:	b	76f4 <sf_gen_scode+0x748>
    76f4:	ldr	r0, [fp, #-16]
    76f8:	cmp	r0, #6
    76fc:	bne	7748 <sf_gen_scode+0x79c>
    7700:	ldr	r0, [sp, #40]	; 0x28
    7704:	cmp	r0, #17
    7708:	bne	771c <sf_gen_scode+0x770>
    770c:	ldr	r0, [pc, #836]	; 7a58 <sf_gen_scode+0xaac>
    7710:	add	r0, pc, r0
    7714:	ldr	r1, [fp, #-12]
    7718:	bl	2c88 <sf_bpf_error>
    771c:	ldr	r0, [sp, #40]	; 0x28
    7720:	cmp	r0, #132	; 0x84
    7724:	bne	7738 <sf_gen_scode+0x78c>
    7728:	ldr	r0, [pc, #804]	; 7a54 <sf_gen_scode+0xaa8>
    772c:	add	r0, pc, r0
    7730:	ldr	r1, [fp, #-12]
    7734:	bl	2c88 <sf_bpf_error>
    7738:	movw	r0, #6
    773c:	str	r0, [sp, #40]	; 0x28
    7740:	b	7744 <sf_gen_scode+0x798>
    7744:	b	7748 <sf_gen_scode+0x79c>
    7748:	ldr	r0, [fp, #-16]
    774c:	cmp	r0, #5
    7750:	bne	779c <sf_gen_scode+0x7f0>
    7754:	ldr	r0, [sp, #40]	; 0x28
    7758:	cmp	r0, #17
    775c:	bne	7770 <sf_gen_scode+0x7c4>
    7760:	ldr	r0, [pc, #744]	; 7a50 <sf_gen_scode+0xaa4>
    7764:	add	r0, pc, r0
    7768:	ldr	r1, [fp, #-12]
    776c:	bl	2c88 <sf_bpf_error>
    7770:	ldr	r0, [sp, #40]	; 0x28
    7774:	cmp	r0, #6
    7778:	bne	778c <sf_gen_scode+0x7e0>
    777c:	ldr	r0, [pc, #712]	; 7a4c <sf_gen_scode+0xaa0>
    7780:	add	r0, pc, r0
    7784:	ldr	r1, [fp, #-12]
    7788:	bl	2c88 <sf_bpf_error>
    778c:	movw	r0, #132	; 0x84
    7790:	str	r0, [sp, #40]	; 0x28
    7794:	b	7798 <sf_gen_scode+0x7ec>
    7798:	b	779c <sf_gen_scode+0x7f0>
    779c:	ldr	r0, [sp, #44]	; 0x2c
    77a0:	ldr	r1, [sp, #40]	; 0x28
    77a4:	ldr	r2, [fp, #-20]	; 0xffffffec
    77a8:	bl	8dc0 <gen_port>
    77ac:	str	r0, [sp, #52]	; 0x34
    77b0:	ldr	r0, [sp, #44]	; 0x2c
    77b4:	ldr	r1, [sp, #40]	; 0x28
    77b8:	ldr	r2, [fp, #-20]	; 0xffffffec
    77bc:	bl	8eb4 <gen_port6>
    77c0:	ldr	r1, [sp, #52]	; 0x34
    77c4:	bl	5078 <sf_gen_or>
    77c8:	ldr	r0, [sp, #52]	; 0x34
    77cc:	str	r0, [fp, #-4]
    77d0:	b	7a14 <sf_gen_scode+0xa68>
    77d4:	ldr	r0, [fp, #-16]
    77d8:	cmp	r0, #0
    77dc:	beq	7810 <sf_gen_scode+0x864>
    77e0:	ldr	r0, [fp, #-16]
    77e4:	cmp	r0, #7
    77e8:	beq	7810 <sf_gen_scode+0x864>
    77ec:	ldr	r0, [fp, #-16]
    77f0:	cmp	r0, #6
    77f4:	beq	7810 <sf_gen_scode+0x864>
    77f8:	ldr	r0, [fp, #-16]
    77fc:	cmp	r0, #5
    7800:	beq	7810 <sf_gen_scode+0x864>
    7804:	ldr	r0, [pc, #572]	; 7a48 <sf_gen_scode+0xa9c>
    7808:	add	r0, pc, r0
    780c:	bl	2c88 <sf_bpf_error>
    7810:	ldr	r0, [fp, #-12]
    7814:	add	r1, sp, #36	; 0x24
    7818:	add	r2, sp, #32
    781c:	add	r3, sp, #40	; 0x28
    7820:	bl	107cc <pcap_nametoportrange>
    7824:	cmp	r0, #0
    7828:	bne	783c <sf_gen_scode+0x890>
    782c:	ldr	r0, [pc, #528]	; 7a44 <sf_gen_scode+0xa98>
    7830:	add	r0, pc, r0
    7834:	ldr	r1, [fp, #-12]
    7838:	bl	2c88 <sf_bpf_error>
    783c:	ldr	r0, [fp, #-16]
    7840:	cmp	r0, #7
    7844:	bne	7890 <sf_gen_scode+0x8e4>
    7848:	ldr	r0, [sp, #40]	; 0x28
    784c:	cmp	r0, #6
    7850:	bne	7864 <sf_gen_scode+0x8b8>
    7854:	ldr	r0, [pc, #484]	; 7a40 <sf_gen_scode+0xa94>
    7858:	add	r0, pc, r0
    785c:	ldr	r1, [fp, #-12]
    7860:	bl	2c88 <sf_bpf_error>
    7864:	ldr	r0, [sp, #40]	; 0x28
    7868:	cmp	r0, #132	; 0x84
    786c:	bne	7880 <sf_gen_scode+0x8d4>
    7870:	ldr	r0, [pc, #452]	; 7a3c <sf_gen_scode+0xa90>
    7874:	add	r0, pc, r0
    7878:	ldr	r1, [fp, #-12]
    787c:	bl	2c88 <sf_bpf_error>
    7880:	movw	r0, #17
    7884:	str	r0, [sp, #40]	; 0x28
    7888:	b	788c <sf_gen_scode+0x8e0>
    788c:	b	7890 <sf_gen_scode+0x8e4>
    7890:	ldr	r0, [fp, #-16]
    7894:	cmp	r0, #6
    7898:	bne	78e4 <sf_gen_scode+0x938>
    789c:	ldr	r0, [sp, #40]	; 0x28
    78a0:	cmp	r0, #17
    78a4:	bne	78b8 <sf_gen_scode+0x90c>
    78a8:	ldr	r0, [pc, #392]	; 7a38 <sf_gen_scode+0xa8c>
    78ac:	add	r0, pc, r0
    78b0:	ldr	r1, [fp, #-12]
    78b4:	bl	2c88 <sf_bpf_error>
    78b8:	ldr	r0, [sp, #40]	; 0x28
    78bc:	cmp	r0, #132	; 0x84
    78c0:	bne	78d4 <sf_gen_scode+0x928>
    78c4:	ldr	r0, [pc, #360]	; 7a34 <sf_gen_scode+0xa88>
    78c8:	add	r0, pc, r0
    78cc:	ldr	r1, [fp, #-12]
    78d0:	bl	2c88 <sf_bpf_error>
    78d4:	movw	r0, #6
    78d8:	str	r0, [sp, #40]	; 0x28
    78dc:	b	78e0 <sf_gen_scode+0x934>
    78e0:	b	78e4 <sf_gen_scode+0x938>
    78e4:	ldr	r0, [fp, #-16]
    78e8:	cmp	r0, #5
    78ec:	bne	7938 <sf_gen_scode+0x98c>
    78f0:	ldr	r0, [sp, #40]	; 0x28
    78f4:	cmp	r0, #17
    78f8:	bne	790c <sf_gen_scode+0x960>
    78fc:	ldr	r0, [pc, #300]	; 7a30 <sf_gen_scode+0xa84>
    7900:	add	r0, pc, r0
    7904:	ldr	r1, [fp, #-12]
    7908:	bl	2c88 <sf_bpf_error>
    790c:	ldr	r0, [sp, #40]	; 0x28
    7910:	cmp	r0, #6
    7914:	bne	7928 <sf_gen_scode+0x97c>
    7918:	ldr	r0, [pc, #268]	; 7a2c <sf_gen_scode+0xa80>
    791c:	add	r0, pc, r0
    7920:	ldr	r1, [fp, #-12]
    7924:	bl	2c88 <sf_bpf_error>
    7928:	movw	r0, #132	; 0x84
    792c:	str	r0, [sp, #40]	; 0x28
    7930:	b	7934 <sf_gen_scode+0x988>
    7934:	b	7938 <sf_gen_scode+0x98c>
    7938:	ldr	r0, [sp, #36]	; 0x24
    793c:	ldr	r1, [sp, #32]
    7940:	ldr	r2, [sp, #40]	; 0x28
    7944:	ldr	r3, [fp, #-20]	; 0xffffffec
    7948:	bl	8fa8 <gen_portrange>
    794c:	str	r0, [sp, #52]	; 0x34
    7950:	ldr	r0, [sp, #36]	; 0x24
    7954:	ldr	r1, [sp, #32]
    7958:	ldr	r2, [sp, #40]	; 0x28
    795c:	ldr	r3, [fp, #-20]	; 0xffffffec
    7960:	bl	90b0 <gen_portrange6>
    7964:	ldr	r1, [sp, #52]	; 0x34
    7968:	bl	5078 <sf_gen_or>
    796c:	ldr	r0, [sp, #52]	; 0x34
    7970:	str	r0, [fp, #-4]
    7974:	b	7a14 <sf_gen_scode+0xa68>
    7978:	ldr	r0, [pc, #168]	; 7a28 <sf_gen_scode+0xa7c>
    797c:	add	r0, pc, r0
    7980:	bl	2c88 <sf_bpf_error>
    7984:	ldr	r0, [fp, #-12]
    7988:	ldr	r1, [fp, #-16]
    798c:	bl	91b8 <lookup_proto>
    7990:	str	r0, [sp, #40]	; 0x28
    7994:	ldr	r0, [sp, #40]	; 0x28
    7998:	cmp	r0, #0
    799c:	blt	79b8 <sf_gen_scode+0xa0c>
    79a0:	ldr	r0, [sp, #40]	; 0x28
    79a4:	ldr	r1, [fp, #-16]
    79a8:	ldr	r2, [fp, #-20]	; 0xffffffec
    79ac:	bl	5808 <gen_proto>
    79b0:	str	r0, [fp, #-4]
    79b4:	b	7a14 <sf_gen_scode+0xa68>
    79b8:	ldr	r0, [pc, #100]	; 7a24 <sf_gen_scode+0xa78>
    79bc:	add	r0, pc, r0
    79c0:	ldr	r1, [fp, #-12]
    79c4:	bl	2c88 <sf_bpf_error>
    79c8:	ldr	r0, [fp, #-12]
    79cc:	ldr	r1, [fp, #-16]
    79d0:	bl	91b8 <lookup_proto>
    79d4:	str	r0, [sp, #40]	; 0x28
    79d8:	ldr	r0, [sp, #40]	; 0x28
    79dc:	cmp	r0, #0
    79e0:	blt	79fc <sf_gen_scode+0xa50>
    79e4:	ldr	r0, [sp, #40]	; 0x28
    79e8:	ldr	r1, [fp, #-16]
    79ec:	ldr	r2, [fp, #-20]	; 0xffffffec
    79f0:	bl	9378 <gen_protochain>
    79f4:	str	r0, [fp, #-4]
    79f8:	b	7a14 <sf_gen_scode+0xa68>
    79fc:	ldr	r0, [pc, #28]	; 7a20 <sf_gen_scode+0xa74>
    7a00:	add	r0, pc, r0
    7a04:	ldr	r1, [fp, #-12]
    7a08:	bl	2c88 <sf_bpf_error>
    7a0c:	bl	4b94 <syntax>
    7a10:	bl	1048 <abort@plt>
    7a14:	ldr	r0, [fp, #-4]
    7a18:	mov	sp, fp
    7a1c:	pop	{fp, pc}
    7a20:	.word	0x000149ad
    7a24:	.word	0x000149f1
    7a28:	.word	0x00014a03
    7a2c:	.word	0x00014a14
    7a30:	.word	0x00014a65
    7a34:	.word	0x00014a82
    7a38:	.word	0x00014ab9
    7a3c:	.word	0x00014ad6
    7a40:	.word	0x00014ad8
    7a44:	.word	0x00014ae5
    7a48:	.word	0x00014aec
    7a4c:	.word	0x00014b40
    7a50:	.word	0x00014b7f
    7a54:	.word	0x00014ba5
    7a58:	.word	0x00014bd3
    7a5c:	.word	0x00014bf9
    7a60:	.word	0x00014c04
    7a64:	.word	0x00014c1a
    7a68:	.word	0x00014c22
    7a6c:	.word	0x00033180
    7a70:	.word	0x00033164
    7a74:	.word	0x00033004
    7a78:	.word	0x00014c68
    7a7c:	.word	0x00014a7c
    7a80:	.word	0x00014c6c
    7a84:	.word	0x00014df6
    7a88:	.word	0x0003329c
    7a8c:	.word	0x00014dd3
    7a90:	.word	0x00014ec0
    7a94:	.word	0x00014ef7
    7a98:	.word	0x00014f2a
    7a9c:	.word	0x00014f63
    7aa0:	.word	0x00014f9b
    7aa4:	.word	0x00014e18
    7aa8:	.word	0x000150e6
    7aac:	.word	0x000334d0

00007ab0 <gen_host>:
    7ab0:	push	{fp, lr}
    7ab4:	mov	fp, sp
    7ab8:	sub	sp, sp, #64	; 0x40
    7abc:	ldr	ip, [fp, #8]
    7ac0:	str	r0, [fp, #-8]
    7ac4:	str	r1, [fp, #-12]
    7ac8:	str	r2, [fp, #-16]
    7acc:	str	r3, [fp, #-20]	; 0xffffffec
    7ad0:	ldr	r0, [fp, #8]
    7ad4:	cmp	r0, #2
    7ad8:	str	ip, [sp, #28]
    7adc:	bne	7af0 <gen_host+0x40>
    7ae0:	ldr	r0, [pc, #956]	; 7ea4 <gen_host+0x3f4>
    7ae4:	add	r0, pc, r0
    7ae8:	str	r0, [sp, #32]
    7aec:	b	7afc <gen_host+0x4c>
    7af0:	ldr	r0, [pc, #936]	; 7ea0 <gen_host+0x3f0>
    7af4:	add	r0, pc, r0
    7af8:	str	r0, [sp, #32]
    7afc:	ldr	r0, [fp, #-16]
    7b00:	cmp	r0, #40	; 0x28
    7b04:	str	r0, [sp, #24]
    7b08:	bhi	7e90 <gen_host+0x3e0>
    7b0c:	add	r0, pc, #8
    7b10:	ldr	r1, [sp, #24]
    7b14:	ldr	r2, [r0, r1, lsl #2]
    7b18:	add	pc, r0, r2
    7b1c:	.word	0x000000a4
    7b20:	.word	0x00000374
    7b24:	.word	0x00000160
    7b28:	.word	0x000001b8
    7b2c:	.word	0x0000018c
    7b30:	.word	0x000001f4
    7b34:	.word	0x000001e4
    7b38:	.word	0x00000204
    7b3c:	.word	0x00000214
    7b40:	.word	0x00000224
    7b44:	.word	0x00000234
    7b48:	.word	0x00000264
    7b4c:	.word	0x0000027c
    7b50:	.word	0x0000029c
    7b54:	.word	0x00000290
    7b58:	.word	0x000002b4
    7b5c:	.word	0x000002a8
    7b60:	.word	0x000002c0
    7b64:	.word	0x000002cc
    7b68:	.word	0x000002dc
    7b6c:	.word	0x000002ec
    7b70:	.word	0x00000244
    7b74:	.word	0x00000254
    7b78:	.word	0x00000270
    7b7c:	.word	0x000002fc
    7b80:	.word	0x00000308
    7b84:	.word	0x00000318
    7b88:	.word	0x00000328
    7b8c:	.word	0x00000338
    7b90:	.word	0x00000348
    7b94:	.word	0x00000354
    7b98:	.word	0x00000374
    7b9c:	.word	0x00000374
    7ba0:	.word	0x00000374
    7ba4:	.word	0x00000374
    7ba8:	.word	0x00000374
    7bac:	.word	0x00000374
    7bb0:	.word	0x00000374
    7bb4:	.word	0x00000374
    7bb8:	.word	0x00000374
    7bbc:	.word	0x00000364
    7bc0:	ldr	r0, [fp, #-8]
    7bc4:	ldr	r1, [fp, #-12]
    7bc8:	ldr	r3, [fp, #-20]	; 0xffffffec
    7bcc:	ldr	r2, [fp, #8]
    7bd0:	movw	ip, #2
    7bd4:	str	r2, [sp, #20]
    7bd8:	mov	r2, ip
    7bdc:	ldr	ip, [sp, #20]
    7be0:	str	ip, [sp]
    7be4:	bl	7ab0 <gen_host>
    7be8:	ldr	r1, [pc, #800]	; 7f10 <gen_host+0x460>
    7bec:	add	r1, pc, r1
    7bf0:	str	r0, [fp, #-24]	; 0xffffffe8
    7bf4:	ldr	r0, [r1]
    7bf8:	cmp	r0, #0
    7bfc:	bne	7c70 <gen_host+0x1c0>
    7c00:	ldr	r0, [fp, #-8]
    7c04:	ldr	r1, [fp, #-12]
    7c08:	ldr	r3, [fp, #-20]	; 0xffffffec
    7c0c:	ldr	r2, [fp, #8]
    7c10:	movw	ip, #3
    7c14:	str	r2, [sp, #16]
    7c18:	mov	r2, ip
    7c1c:	ldr	ip, [sp, #16]
    7c20:	str	ip, [sp]
    7c24:	bl	7ab0 <gen_host>
    7c28:	str	r0, [fp, #-28]	; 0xffffffe4
    7c2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7c30:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7c34:	bl	5078 <sf_gen_or>
    7c38:	ldr	r0, [fp, #-8]
    7c3c:	ldr	r1, [fp, #-12]
    7c40:	ldr	r3, [fp, #-20]	; 0xffffffec
    7c44:	ldr	r2, [fp, #8]
    7c48:	movw	ip, #4
    7c4c:	str	r2, [sp, #12]
    7c50:	mov	r2, ip
    7c54:	ldr	ip, [sp, #12]
    7c58:	str	ip, [sp]
    7c5c:	bl	7ab0 <gen_host>
    7c60:	str	r0, [fp, #-24]	; 0xffffffe8
    7c64:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7c68:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7c6c:	bl	5078 <sf_gen_or>
    7c70:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7c74:	str	r0, [fp, #-4]
    7c78:	b	7e94 <gen_host+0x3e4>
    7c7c:	ldr	r0, [fp, #-8]
    7c80:	ldr	r1, [fp, #-12]
    7c84:	ldr	r2, [fp, #-20]	; 0xffffffec
    7c88:	movw	r3, #2048	; 0x800
    7c8c:	movw	ip, #12
    7c90:	str	ip, [sp]
    7c94:	movw	ip, #16
    7c98:	str	ip, [sp, #4]
    7c9c:	bl	f9e4 <gen_hostop>
    7ca0:	str	r0, [fp, #-4]
    7ca4:	b	7e94 <gen_host+0x3e4>
    7ca8:	ldr	r0, [fp, #-8]
    7cac:	ldr	r1, [fp, #-12]
    7cb0:	ldr	r2, [fp, #-20]	; 0xffffffec
    7cb4:	movw	r3, #32821	; 0x8035
    7cb8:	movw	ip, #14
    7cbc:	str	ip, [sp]
    7cc0:	movw	ip, #24
    7cc4:	str	ip, [sp, #4]
    7cc8:	bl	f9e4 <gen_hostop>
    7ccc:	str	r0, [fp, #-4]
    7cd0:	b	7e94 <gen_host+0x3e4>
    7cd4:	ldr	r0, [fp, #-8]
    7cd8:	ldr	r1, [fp, #-12]
    7cdc:	ldr	r2, [fp, #-20]	; 0xffffffec
    7ce0:	movw	r3, #2054	; 0x806
    7ce4:	movw	ip, #14
    7ce8:	str	ip, [sp]
    7cec:	movw	ip, #24
    7cf0:	str	ip, [sp, #4]
    7cf4:	bl	f9e4 <gen_hostop>
    7cf8:	str	r0, [fp, #-4]
    7cfc:	b	7e94 <gen_host+0x3e4>
    7d00:	ldr	r0, [pc, #516]	; 7f0c <gen_host+0x45c>
    7d04:	add	r0, pc, r0
    7d08:	ldr	r1, [sp, #32]
    7d0c:	bl	2c88 <sf_bpf_error>
    7d10:	ldr	r0, [pc, #496]	; 7f08 <gen_host+0x458>
    7d14:	add	r0, pc, r0
    7d18:	ldr	r1, [sp, #32]
    7d1c:	bl	2c88 <sf_bpf_error>
    7d20:	ldr	r0, [pc, #476]	; 7f04 <gen_host+0x454>
    7d24:	add	r0, pc, r0
    7d28:	ldr	r1, [sp, #32]
    7d2c:	bl	2c88 <sf_bpf_error>
    7d30:	ldr	r0, [pc, #456]	; 7f00 <gen_host+0x450>
    7d34:	add	r0, pc, r0
    7d38:	ldr	r1, [sp, #32]
    7d3c:	bl	2c88 <sf_bpf_error>
    7d40:	ldr	r0, [pc, #436]	; 7efc <gen_host+0x44c>
    7d44:	add	r0, pc, r0
    7d48:	ldr	r1, [sp, #32]
    7d4c:	bl	2c88 <sf_bpf_error>
    7d50:	ldr	r0, [pc, #416]	; 7ef8 <gen_host+0x448>
    7d54:	add	r0, pc, r0
    7d58:	ldr	r1, [sp, #32]
    7d5c:	bl	2c88 <sf_bpf_error>
    7d60:	ldr	r0, [pc, #396]	; 7ef4 <gen_host+0x444>
    7d64:	add	r0, pc, r0
    7d68:	ldr	r1, [sp, #32]
    7d6c:	bl	2c88 <sf_bpf_error>
    7d70:	ldr	r0, [pc, #376]	; 7ef0 <gen_host+0x440>
    7d74:	add	r0, pc, r0
    7d78:	ldr	r1, [sp, #32]
    7d7c:	bl	2c88 <sf_bpf_error>
    7d80:	ldr	r0, [pc, #356]	; 7eec <gen_host+0x43c>
    7d84:	add	r0, pc, r0
    7d88:	bl	2c88 <sf_bpf_error>
    7d8c:	ldr	r0, [pc, #340]	; 7ee8 <gen_host+0x438>
    7d90:	add	r0, pc, r0
    7d94:	bl	2c88 <sf_bpf_error>
    7d98:	ldr	r0, [fp, #-8]
    7d9c:	ldr	r1, [fp, #-20]	; 0xffffffec
    7da0:	bl	fbb8 <gen_dnhostop>
    7da4:	str	r0, [fp, #-4]
    7da8:	b	7e94 <gen_host+0x3e4>
    7dac:	ldr	r0, [pc, #304]	; 7ee4 <gen_host+0x434>
    7db0:	add	r0, pc, r0
    7db4:	bl	2c88 <sf_bpf_error>
    7db8:	ldr	r0, [pc, #288]	; 7ee0 <gen_host+0x430>
    7dbc:	add	r0, pc, r0
    7dc0:	bl	2c88 <sf_bpf_error>
    7dc4:	ldr	r0, [pc, #272]	; 7edc <gen_host+0x42c>
    7dc8:	add	r0, pc, r0
    7dcc:	bl	2c88 <sf_bpf_error>
    7dd0:	ldr	r0, [pc, #256]	; 7ed8 <gen_host+0x428>
    7dd4:	add	r0, pc, r0
    7dd8:	bl	2c88 <sf_bpf_error>
    7ddc:	ldr	r0, [pc, #240]	; 7ed4 <gen_host+0x424>
    7de0:	add	r0, pc, r0
    7de4:	bl	2c88 <sf_bpf_error>
    7de8:	ldr	r0, [pc, #224]	; 7ed0 <gen_host+0x420>
    7dec:	add	r0, pc, r0
    7df0:	ldr	r1, [sp, #32]
    7df4:	bl	2c88 <sf_bpf_error>
    7df8:	ldr	r0, [pc, #204]	; 7ecc <gen_host+0x41c>
    7dfc:	add	r0, pc, r0
    7e00:	ldr	r1, [sp, #32]
    7e04:	bl	2c88 <sf_bpf_error>
    7e08:	ldr	r0, [pc, #184]	; 7ec8 <gen_host+0x418>
    7e0c:	add	r0, pc, r0
    7e10:	ldr	r1, [sp, #32]
    7e14:	bl	2c88 <sf_bpf_error>
    7e18:	ldr	r0, [pc, #164]	; 7ec4 <gen_host+0x414>
    7e1c:	add	r0, pc, r0
    7e20:	bl	2c88 <sf_bpf_error>
    7e24:	ldr	r0, [pc, #148]	; 7ec0 <gen_host+0x410>
    7e28:	add	r0, pc, r0
    7e2c:	ldr	r1, [sp, #32]
    7e30:	bl	2c88 <sf_bpf_error>
    7e34:	ldr	r0, [pc, #128]	; 7ebc <gen_host+0x40c>
    7e38:	add	r0, pc, r0
    7e3c:	ldr	r1, [sp, #32]
    7e40:	bl	2c88 <sf_bpf_error>
    7e44:	ldr	r0, [pc, #108]	; 7eb8 <gen_host+0x408>
    7e48:	add	r0, pc, r0
    7e4c:	ldr	r1, [sp, #32]
    7e50:	bl	2c88 <sf_bpf_error>
    7e54:	ldr	r0, [pc, #88]	; 7eb4 <gen_host+0x404>
    7e58:	add	r0, pc, r0
    7e5c:	ldr	r1, [sp, #32]
    7e60:	bl	2c88 <sf_bpf_error>
    7e64:	ldr	r0, [pc, #68]	; 7eb0 <gen_host+0x400>
    7e68:	add	r0, pc, r0
    7e6c:	bl	2c88 <sf_bpf_error>
    7e70:	ldr	r0, [pc, #52]	; 7eac <gen_host+0x3fc>
    7e74:	add	r0, pc, r0
    7e78:	ldr	r1, [sp, #32]
    7e7c:	bl	2c88 <sf_bpf_error>
    7e80:	ldr	r0, [pc, #32]	; 7ea8 <gen_host+0x3f8>
    7e84:	add	r0, pc, r0
    7e88:	ldr	r1, [sp, #32]
    7e8c:	bl	2c88 <sf_bpf_error>
    7e90:	bl	1048 <abort@plt>
    7e94:	ldr	r0, [fp, #-4]
    7e98:	mov	sp, fp
    7e9c:	pop	{fp, pc}
    7ea0:	.word	0x000158bc
    7ea4:	.word	0x00014d56
    7ea8:	.word	0x00015667
    7eac:	.word	0x00015656
    7eb0:	.word	0x0001563f
    7eb4:	.word	0x00015632
    7eb8:	.word	0x00015624
    7ebc:	.word	0x00015616
    7ec0:	.word	0x00015608
    7ec4:	.word	0x000155f1
    7ec8:	.word	0x000155e4
    7ecc:	.word	0x000155d8
    7ed0:	.word	0x000155c9
    7ed4:	.word	0x000155b3
    7ed8:	.word	0x0001559a
    7edc:	.word	0x00015581
    7ee0:	.word	0x0001556a
    7ee4:	.word	0x00015553
    7ee8:	.word	0x0001554f
    7eec:	.word	0x00015536
    7ef0:	.word	0x00015528
    7ef4:	.word	0x0001551b
    7ef8:	.word	0x0001550d
    7efc:	.word	0x000154ff
    7f00:	.word	0x000154f1
    7f04:	.word	0x000154e4
    7f08:	.word	0x000154d6
    7f0c:	.word	0x000154c9
    7f10:	.word	0x00032664

00007f14 <gen_ehostop>:
    7f14:	push	{fp, lr}
    7f18:	mov	fp, sp
    7f1c:	sub	sp, sp, #24
    7f20:	str	r0, [fp, #-8]
    7f24:	str	r1, [sp, #12]
    7f28:	ldr	r0, [sp, #12]
    7f2c:	cmp	r0, #4
    7f30:	str	r0, [sp]
    7f34:	bhi	801c <gen_ehostop+0x108>
    7f38:	add	r0, pc, #8
    7f3c:	ldr	r1, [sp]
    7f40:	ldr	r2, [r0, r1, lsl #2]
    7f44:	add	pc, r0, r2
    7f48:	.word	0x0000009c
    7f4c:	.word	0x00000014
    7f50:	.word	0x0000003c
    7f54:	.word	0x0000009c
    7f58:	.word	0x00000064
    7f5c:	ldr	r0, [pc, #204]	; 8030 <gen_ehostop+0x11c>
    7f60:	add	r0, pc, r0
    7f64:	ldr	r0, [r0]
    7f68:	add	r1, r0, #6
    7f6c:	ldr	r3, [fp, #-8]
    7f70:	movw	r0, #1
    7f74:	movw	r2, #6
    7f78:	bl	f75c <gen_bcmp>
    7f7c:	str	r0, [fp, #-4]
    7f80:	b	8020 <gen_ehostop+0x10c>
    7f84:	ldr	r0, [pc, #160]	; 802c <gen_ehostop+0x118>
    7f88:	add	r0, pc, r0
    7f8c:	ldr	r0, [r0]
    7f90:	add	r1, r0, #0
    7f94:	ldr	r3, [fp, #-8]
    7f98:	movw	r0, #1
    7f9c:	movw	r2, #6
    7fa0:	bl	f75c <gen_bcmp>
    7fa4:	str	r0, [fp, #-4]
    7fa8:	b	8020 <gen_ehostop+0x10c>
    7fac:	ldr	r0, [fp, #-8]
    7fb0:	movw	r1, #1
    7fb4:	bl	7f14 <gen_ehostop>
    7fb8:	str	r0, [sp, #8]
    7fbc:	ldr	r0, [fp, #-8]
    7fc0:	movw	r1, #2
    7fc4:	bl	7f14 <gen_ehostop>
    7fc8:	str	r0, [sp, #4]
    7fcc:	ldr	r0, [sp, #8]
    7fd0:	ldr	r1, [sp, #4]
    7fd4:	bl	4ec0 <sf_gen_and>
    7fd8:	ldr	r0, [sp, #4]
    7fdc:	str	r0, [fp, #-4]
    7fe0:	b	8020 <gen_ehostop+0x10c>
    7fe4:	ldr	r0, [fp, #-8]
    7fe8:	movw	r1, #1
    7fec:	bl	7f14 <gen_ehostop>
    7ff0:	str	r0, [sp, #8]
    7ff4:	ldr	r0, [fp, #-8]
    7ff8:	movw	r1, #2
    7ffc:	bl	7f14 <gen_ehostop>
    8000:	str	r0, [sp, #4]
    8004:	ldr	r0, [sp, #8]
    8008:	ldr	r1, [sp, #4]
    800c:	bl	5078 <sf_gen_or>
    8010:	ldr	r0, [sp, #4]
    8014:	str	r0, [fp, #-4]
    8018:	b	8020 <gen_ehostop+0x10c>
    801c:	bl	1048 <abort@plt>
    8020:	ldr	r0, [fp, #-4]
    8024:	mov	sp, fp
    8028:	pop	{fp, pc}
    802c:	.word	0x00032674
    8030:	.word	0x0003269c

00008034 <gen_fhostop>:
    8034:	push	{fp, lr}
    8038:	mov	fp, sp
    803c:	sub	sp, sp, #32
    8040:	str	r0, [fp, #-8]
    8044:	str	r1, [fp, #-12]
    8048:	ldr	r0, [fp, #-12]
    804c:	cmp	r0, #4
    8050:	str	r0, [sp, #8]
    8054:	bhi	8128 <gen_fhostop+0xf4>
    8058:	add	r0, pc, #8
    805c:	ldr	r1, [sp, #8]
    8060:	ldr	r2, [r0, r1, lsl #2]
    8064:	add	pc, r0, r2
    8068:	.word	0x00000088
    806c:	.word	0x00000014
    8070:	.word	0x00000030
    8074:	.word	0x00000088
    8078:	.word	0x00000050
    807c:	ldr	r3, [fp, #-8]
    8080:	movw	r0, #1
    8084:	movw	r1, #7
    8088:	movw	r2, #6
    808c:	bl	f75c <gen_bcmp>
    8090:	str	r0, [fp, #-4]
    8094:	b	812c <gen_fhostop+0xf8>
    8098:	ldr	r3, [fp, #-8]
    809c:	movw	r0, #1
    80a0:	str	r0, [sp, #4]
    80a4:	ldr	r1, [sp, #4]
    80a8:	movw	r2, #6
    80ac:	bl	f75c <gen_bcmp>
    80b0:	str	r0, [fp, #-4]
    80b4:	b	812c <gen_fhostop+0xf8>
    80b8:	ldr	r0, [fp, #-8]
    80bc:	movw	r1, #1
    80c0:	bl	8034 <gen_fhostop>
    80c4:	str	r0, [sp, #16]
    80c8:	ldr	r0, [fp, #-8]
    80cc:	movw	r1, #2
    80d0:	bl	8034 <gen_fhostop>
    80d4:	str	r0, [sp, #12]
    80d8:	ldr	r0, [sp, #16]
    80dc:	ldr	r1, [sp, #12]
    80e0:	bl	4ec0 <sf_gen_and>
    80e4:	ldr	r0, [sp, #12]
    80e8:	str	r0, [fp, #-4]
    80ec:	b	812c <gen_fhostop+0xf8>
    80f0:	ldr	r0, [fp, #-8]
    80f4:	movw	r1, #1
    80f8:	bl	8034 <gen_fhostop>
    80fc:	str	r0, [sp, #16]
    8100:	ldr	r0, [fp, #-8]
    8104:	movw	r1, #2
    8108:	bl	8034 <gen_fhostop>
    810c:	str	r0, [sp, #12]
    8110:	ldr	r0, [sp, #16]
    8114:	ldr	r1, [sp, #12]
    8118:	bl	5078 <sf_gen_or>
    811c:	ldr	r0, [sp, #12]
    8120:	str	r0, [fp, #-4]
    8124:	b	812c <gen_fhostop+0xf8>
    8128:	bl	1048 <abort@plt>
    812c:	ldr	r0, [fp, #-4]
    8130:	mov	sp, fp
    8134:	pop	{fp, pc}

00008138 <gen_thostop>:
    8138:	push	{fp, lr}
    813c:	mov	fp, sp
    8140:	sub	sp, sp, #24
    8144:	str	r0, [fp, #-8]
    8148:	str	r1, [sp, #12]
    814c:	ldr	r0, [sp, #12]
    8150:	cmp	r0, #4
    8154:	str	r0, [sp]
    8158:	bhi	8228 <gen_thostop+0xf0>
    815c:	add	r0, pc, #8
    8160:	ldr	r1, [sp]
    8164:	ldr	r2, [r0, r1, lsl #2]
    8168:	add	pc, r0, r2
    816c:	.word	0x00000084
    8170:	.word	0x00000014
    8174:	.word	0x00000030
    8178:	.word	0x00000084
    817c:	.word	0x0000004c
    8180:	ldr	r3, [fp, #-8]
    8184:	movw	r0, #1
    8188:	movw	r1, #8
    818c:	movw	r2, #6
    8190:	bl	f75c <gen_bcmp>
    8194:	str	r0, [fp, #-4]
    8198:	b	822c <gen_thostop+0xf4>
    819c:	ldr	r3, [fp, #-8]
    81a0:	movw	r0, #1
    81a4:	movw	r1, #2
    81a8:	movw	r2, #6
    81ac:	bl	f75c <gen_bcmp>
    81b0:	str	r0, [fp, #-4]
    81b4:	b	822c <gen_thostop+0xf4>
    81b8:	ldr	r0, [fp, #-8]
    81bc:	movw	r1, #1
    81c0:	bl	8138 <gen_thostop>
    81c4:	str	r0, [sp, #8]
    81c8:	ldr	r0, [fp, #-8]
    81cc:	movw	r1, #2
    81d0:	bl	8138 <gen_thostop>
    81d4:	str	r0, [sp, #4]
    81d8:	ldr	r0, [sp, #8]
    81dc:	ldr	r1, [sp, #4]
    81e0:	bl	4ec0 <sf_gen_and>
    81e4:	ldr	r0, [sp, #4]
    81e8:	str	r0, [fp, #-4]
    81ec:	b	822c <gen_thostop+0xf4>
    81f0:	ldr	r0, [fp, #-8]
    81f4:	movw	r1, #1
    81f8:	bl	8138 <gen_thostop>
    81fc:	str	r0, [sp, #8]
    8200:	ldr	r0, [fp, #-8]
    8204:	movw	r1, #2
    8208:	bl	8138 <gen_thostop>
    820c:	str	r0, [sp, #4]
    8210:	ldr	r0, [sp, #8]
    8214:	ldr	r1, [sp, #4]
    8218:	bl	5078 <sf_gen_or>
    821c:	ldr	r0, [sp, #4]
    8220:	str	r0, [fp, #-4]
    8224:	b	822c <gen_thostop+0xf4>
    8228:	bl	1048 <abort@plt>
    822c:	ldr	r0, [fp, #-4]
    8230:	mov	sp, fp
    8234:	pop	{fp, pc}

00008238 <gen_wlanhostop>:
    8238:	push	{fp, lr}
    823c:	mov	fp, sp
    8240:	sub	sp, sp, #72	; 0x48
    8244:	str	r0, [fp, #-8]
    8248:	str	r1, [fp, #-12]
    824c:	ldr	r0, [fp, #-12]
    8250:	cmp	r0, #8
    8254:	str	r0, [fp, #-32]	; 0xffffffe0
    8258:	bhi	8908 <gen_wlanhostop+0x6d0>
    825c:	add	r0, pc, #8
    8260:	ldr	r1, [fp, #-32]	; 0xffffffe0
    8264:	ldr	r2, [r0, r1, lsl #2]
    8268:	add	pc, r0, r2
    826c:	.word	0x00000664
    8270:	.word	0x00000024
    8274:	.word	0x000002c0
    8278:	.word	0x00000664
    827c:	.word	0x0000062c
    8280:	.word	0x000004a0
    8284:	.word	0x000004bc
    8288:	.word	0x0000057c
    828c:	.word	0x000005d4
    8290:	movw	r0, #1
    8294:	str	r0, [sp, #36]	; 0x24
    8298:	ldr	r1, [sp, #36]	; 0x24
    829c:	movw	r2, #16
    82a0:	bl	c3d0 <gen_load_a>
    82a4:	str	r0, [fp, #-28]	; 0xffffffe4
    82a8:	movw	r0, #69	; 0x45
    82ac:	bl	b5a4 <new_block>
    82b0:	str	r0, [fp, #-20]	; 0xffffffec
    82b4:	ldr	r0, [fp, #-20]	; 0xffffffec
    82b8:	movw	r1, #1
    82bc:	str	r1, [r0, #20]
    82c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    82c4:	ldr	r2, [fp, #-20]	; 0xffffffec
    82c8:	str	r0, [r2, #4]
    82cc:	ldr	r3, [fp, #-8]
    82d0:	mov	r0, r1
    82d4:	movw	r1, #24
    82d8:	movw	r2, #6
    82dc:	bl	f75c <gen_bcmp>
    82e0:	str	r0, [fp, #-16]
    82e4:	ldr	r0, [fp, #-20]	; 0xffffffec
    82e8:	ldr	r1, [fp, #-16]
    82ec:	bl	4ec0 <sf_gen_and>
    82f0:	movw	r0, #1
    82f4:	str	r0, [sp, #32]
    82f8:	ldr	r1, [sp, #32]
    82fc:	movw	r2, #16
    8300:	bl	c3d0 <gen_load_a>
    8304:	str	r0, [fp, #-28]	; 0xffffffe4
    8308:	movw	r0, #69	; 0x45
    830c:	bl	b5a4 <new_block>
    8310:	str	r0, [fp, #-24]	; 0xffffffe8
    8314:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8318:	movw	r1, #1
    831c:	str	r1, [r0, #20]
    8320:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8324:	ldr	r1, [fp, #-24]	; 0xffffffe8
    8328:	str	r0, [r1, #4]
    832c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8330:	bl	5110 <sf_gen_not>
    8334:	ldr	r3, [fp, #-8]
    8338:	movw	r0, #1
    833c:	movw	r1, #16
    8340:	movw	r2, #6
    8344:	bl	f75c <gen_bcmp>
    8348:	str	r0, [fp, #-20]	; 0xffffffec
    834c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8350:	ldr	r1, [fp, #-20]	; 0xffffffec
    8354:	bl	4ec0 <sf_gen_and>
    8358:	ldr	r0, [fp, #-20]	; 0xffffffec
    835c:	ldr	r1, [fp, #-16]
    8360:	bl	5078 <sf_gen_or>
    8364:	movw	r0, #1
    8368:	str	r0, [sp, #28]
    836c:	ldr	r1, [sp, #28]
    8370:	movw	r2, #16
    8374:	bl	c3d0 <gen_load_a>
    8378:	str	r0, [fp, #-28]	; 0xffffffe4
    837c:	movw	r0, #69	; 0x45
    8380:	bl	b5a4 <new_block>
    8384:	str	r0, [fp, #-20]	; 0xffffffec
    8388:	ldr	r0, [fp, #-20]	; 0xffffffec
    838c:	movw	r1, #2
    8390:	str	r1, [r0, #20]
    8394:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8398:	ldr	r1, [fp, #-20]	; 0xffffffec
    839c:	str	r0, [r1, #4]
    83a0:	ldr	r0, [fp, #-20]	; 0xffffffec
    83a4:	ldr	r1, [fp, #-16]
    83a8:	bl	4ec0 <sf_gen_and>
    83ac:	movw	r0, #1
    83b0:	str	r0, [sp, #24]
    83b4:	ldr	r1, [sp, #24]
    83b8:	movw	r2, #16
    83bc:	bl	c3d0 <gen_load_a>
    83c0:	str	r0, [fp, #-28]	; 0xffffffe4
    83c4:	movw	r0, #69	; 0x45
    83c8:	bl	b5a4 <new_block>
    83cc:	str	r0, [fp, #-24]	; 0xffffffe8
    83d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    83d4:	movw	r1, #2
    83d8:	str	r1, [r0, #20]
    83dc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    83e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    83e4:	str	r0, [r1, #4]
    83e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    83ec:	bl	5110 <sf_gen_not>
    83f0:	ldr	r3, [fp, #-8]
    83f4:	movw	r0, #1
    83f8:	movw	r1, #10
    83fc:	movw	r2, #6
    8400:	bl	f75c <gen_bcmp>
    8404:	str	r0, [fp, #-20]	; 0xffffffec
    8408:	ldr	r0, [fp, #-24]	; 0xffffffe8
    840c:	ldr	r1, [fp, #-20]	; 0xffffffec
    8410:	bl	4ec0 <sf_gen_and>
    8414:	ldr	r0, [fp, #-20]	; 0xffffffec
    8418:	ldr	r1, [fp, #-16]
    841c:	bl	5078 <sf_gen_or>
    8420:	movw	r0, #1
    8424:	movw	r1, #0
    8428:	movw	r2, #16
    842c:	bl	c3d0 <gen_load_a>
    8430:	str	r0, [fp, #-28]	; 0xffffffe4
    8434:	movw	r0, #69	; 0x45
    8438:	bl	b5a4 <new_block>
    843c:	str	r0, [fp, #-20]	; 0xffffffec
    8440:	ldr	r0, [fp, #-20]	; 0xffffffec
    8444:	movw	r1, #8
    8448:	str	r1, [r0, #20]
    844c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8450:	ldr	r1, [fp, #-20]	; 0xffffffec
    8454:	str	r0, [r1, #4]
    8458:	ldr	r0, [fp, #-20]	; 0xffffffec
    845c:	ldr	r1, [fp, #-16]
    8460:	bl	4ec0 <sf_gen_and>
    8464:	movw	r0, #1
    8468:	movw	r1, #0
    846c:	movw	r2, #16
    8470:	bl	c3d0 <gen_load_a>
    8474:	str	r0, [fp, #-28]	; 0xffffffe4
    8478:	movw	r0, #69	; 0x45
    847c:	bl	b5a4 <new_block>
    8480:	str	r0, [fp, #-24]	; 0xffffffe8
    8484:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8488:	movw	r1, #8
    848c:	str	r1, [r0, #20]
    8490:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8494:	ldr	r1, [fp, #-24]	; 0xffffffe8
    8498:	str	r0, [r1, #4]
    849c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    84a0:	bl	5110 <sf_gen_not>
    84a4:	ldr	r3, [fp, #-8]
    84a8:	movw	r0, #1
    84ac:	movw	r1, #10
    84b0:	movw	r2, #6
    84b4:	bl	f75c <gen_bcmp>
    84b8:	str	r0, [fp, #-20]	; 0xffffffec
    84bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    84c0:	ldr	r1, [fp, #-20]	; 0xffffffec
    84c4:	bl	4ec0 <sf_gen_and>
    84c8:	ldr	r0, [fp, #-20]	; 0xffffffec
    84cc:	ldr	r1, [fp, #-16]
    84d0:	bl	5078 <sf_gen_or>
    84d4:	movw	r0, #1
    84d8:	movw	r1, #0
    84dc:	movw	r2, #16
    84e0:	bl	c3d0 <gen_load_a>
    84e4:	str	r0, [fp, #-28]	; 0xffffffe4
    84e8:	movw	r0, #69	; 0x45
    84ec:	bl	b5a4 <new_block>
    84f0:	str	r0, [fp, #-20]	; 0xffffffec
    84f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    84f8:	movw	r1, #4
    84fc:	str	r1, [r0, #20]
    8500:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8504:	ldr	r1, [fp, #-20]	; 0xffffffec
    8508:	str	r0, [r1, #4]
    850c:	ldr	r0, [fp, #-20]	; 0xffffffec
    8510:	bl	5110 <sf_gen_not>
    8514:	ldr	r0, [fp, #-20]	; 0xffffffec
    8518:	ldr	r1, [fp, #-16]
    851c:	bl	4ec0 <sf_gen_and>
    8520:	ldr	r0, [fp, #-16]
    8524:	str	r0, [fp, #-4]
    8528:	b	890c <gen_wlanhostop+0x6d4>
    852c:	movw	r0, #1
    8530:	str	r0, [sp, #20]
    8534:	ldr	r1, [sp, #20]
    8538:	movw	r2, #16
    853c:	bl	c3d0 <gen_load_a>
    8540:	str	r0, [fp, #-28]	; 0xffffffe4
    8544:	movw	r0, #69	; 0x45
    8548:	bl	b5a4 <new_block>
    854c:	str	r0, [fp, #-20]	; 0xffffffec
    8550:	ldr	r0, [fp, #-20]	; 0xffffffec
    8554:	movw	r1, #1
    8558:	str	r1, [r0, #20]
    855c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8560:	ldr	r2, [fp, #-20]	; 0xffffffec
    8564:	str	r0, [r2, #4]
    8568:	ldr	r3, [fp, #-8]
    856c:	mov	r0, r1
    8570:	movw	r1, #16
    8574:	movw	r2, #6
    8578:	bl	f75c <gen_bcmp>
    857c:	str	r0, [fp, #-16]
    8580:	ldr	r0, [fp, #-20]	; 0xffffffec
    8584:	ldr	r1, [fp, #-16]
    8588:	bl	4ec0 <sf_gen_and>
    858c:	movw	r0, #1
    8590:	str	r0, [sp, #16]
    8594:	ldr	r1, [sp, #16]
    8598:	movw	r2, #16
    859c:	bl	c3d0 <gen_load_a>
    85a0:	str	r0, [fp, #-28]	; 0xffffffe4
    85a4:	movw	r0, #69	; 0x45
    85a8:	bl	b5a4 <new_block>
    85ac:	str	r0, [fp, #-24]	; 0xffffffe8
    85b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    85b4:	movw	r1, #1
    85b8:	str	r1, [r0, #20]
    85bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    85c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    85c4:	str	r0, [r1, #4]
    85c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    85cc:	bl	5110 <sf_gen_not>
    85d0:	ldr	r3, [fp, #-8]
    85d4:	movw	r0, #1
    85d8:	movw	r1, #4
    85dc:	movw	r2, #6
    85e0:	bl	f75c <gen_bcmp>
    85e4:	str	r0, [fp, #-20]	; 0xffffffec
    85e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    85ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    85f0:	bl	4ec0 <sf_gen_and>
    85f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    85f8:	ldr	r1, [fp, #-16]
    85fc:	bl	5078 <sf_gen_or>
    8600:	movw	r0, #1
    8604:	movw	r1, #0
    8608:	movw	r2, #16
    860c:	bl	c3d0 <gen_load_a>
    8610:	str	r0, [fp, #-28]	; 0xffffffe4
    8614:	movw	r0, #69	; 0x45
    8618:	bl	b5a4 <new_block>
    861c:	str	r0, [fp, #-20]	; 0xffffffec
    8620:	ldr	r0, [fp, #-20]	; 0xffffffec
    8624:	movw	r1, #8
    8628:	str	r1, [r0, #20]
    862c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8630:	ldr	r1, [fp, #-20]	; 0xffffffec
    8634:	str	r0, [r1, #4]
    8638:	ldr	r0, [fp, #-20]	; 0xffffffec
    863c:	ldr	r1, [fp, #-16]
    8640:	bl	4ec0 <sf_gen_and>
    8644:	movw	r0, #1
    8648:	movw	r1, #0
    864c:	movw	r2, #16
    8650:	bl	c3d0 <gen_load_a>
    8654:	str	r0, [fp, #-28]	; 0xffffffe4
    8658:	movw	r0, #69	; 0x45
    865c:	bl	b5a4 <new_block>
    8660:	str	r0, [fp, #-24]	; 0xffffffe8
    8664:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8668:	movw	r1, #8
    866c:	str	r1, [r0, #20]
    8670:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8674:	ldr	r1, [fp, #-24]	; 0xffffffe8
    8678:	str	r0, [r1, #4]
    867c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8680:	bl	5110 <sf_gen_not>
    8684:	ldr	r3, [fp, #-8]
    8688:	movw	r0, #1
    868c:	movw	r1, #4
    8690:	movw	r2, #6
    8694:	bl	f75c <gen_bcmp>
    8698:	str	r0, [fp, #-20]	; 0xffffffec
    869c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    86a0:	ldr	r1, [fp, #-20]	; 0xffffffec
    86a4:	bl	4ec0 <sf_gen_and>
    86a8:	ldr	r0, [fp, #-20]	; 0xffffffec
    86ac:	ldr	r1, [fp, #-16]
    86b0:	bl	5078 <sf_gen_or>
    86b4:	movw	r0, #1
    86b8:	movw	r1, #0
    86bc:	movw	r2, #16
    86c0:	bl	c3d0 <gen_load_a>
    86c4:	str	r0, [fp, #-28]	; 0xffffffe4
    86c8:	movw	r0, #69	; 0x45
    86cc:	bl	b5a4 <new_block>
    86d0:	str	r0, [fp, #-20]	; 0xffffffec
    86d4:	ldr	r0, [fp, #-20]	; 0xffffffec
    86d8:	movw	r1, #4
    86dc:	str	r1, [r0, #20]
    86e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    86e4:	ldr	r1, [fp, #-20]	; 0xffffffec
    86e8:	str	r0, [r1, #4]
    86ec:	ldr	r0, [fp, #-20]	; 0xffffffec
    86f0:	bl	5110 <sf_gen_not>
    86f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    86f8:	ldr	r1, [fp, #-16]
    86fc:	bl	4ec0 <sf_gen_and>
    8700:	ldr	r0, [fp, #-16]
    8704:	str	r0, [fp, #-4]
    8708:	b	890c <gen_wlanhostop+0x6d4>
    870c:	ldr	r3, [fp, #-8]
    8710:	movw	r0, #1
    8714:	movw	r1, #4
    8718:	movw	r2, #6
    871c:	bl	f75c <gen_bcmp>
    8720:	str	r0, [fp, #-4]
    8724:	b	890c <gen_wlanhostop+0x6d4>
    8728:	movw	r0, #1
    872c:	movw	r1, #0
    8730:	movw	r2, #16
    8734:	movw	r3, #4
    8738:	movw	ip, #12
    873c:	str	ip, [sp]
    8740:	bl	bee8 <gen_mcmp>
    8744:	str	r0, [fp, #-16]
    8748:	ldr	r0, [fp, #-16]
    874c:	bl	5110 <sf_gen_not>
    8750:	movw	r0, #1
    8754:	movw	r1, #0
    8758:	movw	r2, #16
    875c:	movw	r3, #192	; 0xc0
    8760:	movw	ip, #240	; 0xf0
    8764:	str	ip, [sp]
    8768:	bl	bee8 <gen_mcmp>
    876c:	str	r0, [fp, #-20]	; 0xffffffec
    8770:	ldr	r0, [fp, #-20]	; 0xffffffec
    8774:	bl	5110 <sf_gen_not>
    8778:	movw	r0, #1
    877c:	movw	r1, #0
    8780:	movw	r2, #16
    8784:	movw	r3, #208	; 0xd0
    8788:	movw	ip, #240	; 0xf0
    878c:	str	ip, [sp]
    8790:	bl	bee8 <gen_mcmp>
    8794:	str	r0, [fp, #-24]	; 0xffffffe8
    8798:	ldr	r0, [fp, #-24]	; 0xffffffe8
    879c:	bl	5110 <sf_gen_not>
    87a0:	ldr	r0, [fp, #-20]	; 0xffffffec
    87a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    87a8:	bl	4ec0 <sf_gen_and>
    87ac:	ldr	r0, [fp, #-16]
    87b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    87b4:	bl	5078 <sf_gen_or>
    87b8:	ldr	r3, [fp, #-8]
    87bc:	movw	r0, #1
    87c0:	movw	r1, #10
    87c4:	movw	r2, #6
    87c8:	bl	f75c <gen_bcmp>
    87cc:	str	r0, [fp, #-20]	; 0xffffffec
    87d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    87d4:	ldr	r1, [fp, #-20]	; 0xffffffec
    87d8:	bl	4ec0 <sf_gen_and>
    87dc:	ldr	r0, [fp, #-20]	; 0xffffffec
    87e0:	str	r0, [fp, #-4]
    87e4:	b	890c <gen_wlanhostop+0x6d4>
    87e8:	movw	r0, #1
    87ec:	movw	r1, #0
    87f0:	movw	r2, #16
    87f4:	movw	r3, #4
    87f8:	movw	ip, #12
    87fc:	str	ip, [sp]
    8800:	bl	bee8 <gen_mcmp>
    8804:	str	r0, [fp, #-16]
    8808:	ldr	r0, [fp, #-16]
    880c:	bl	5110 <sf_gen_not>
    8810:	ldr	r3, [fp, #-8]
    8814:	movw	r0, #1
    8818:	movw	r1, #16
    881c:	movw	r2, #6
    8820:	bl	f75c <gen_bcmp>
    8824:	str	r0, [fp, #-20]	; 0xffffffec
    8828:	ldr	r0, [fp, #-16]
    882c:	ldr	r1, [fp, #-20]	; 0xffffffec
    8830:	bl	4ec0 <sf_gen_and>
    8834:	ldr	r0, [fp, #-20]	; 0xffffffec
    8838:	str	r0, [fp, #-4]
    883c:	b	890c <gen_wlanhostop+0x6d4>
    8840:	movw	r0, #1
    8844:	str	r0, [sp, #12]
    8848:	ldr	r1, [sp, #12]
    884c:	movw	r2, #16
    8850:	movw	r3, #3
    8854:	str	r3, [sp, #8]
    8858:	ldr	ip, [sp, #8]
    885c:	str	ip, [sp]
    8860:	bl	bee8 <gen_mcmp>
    8864:	str	r0, [fp, #-16]
    8868:	ldr	r3, [fp, #-8]
    886c:	movw	r0, #1
    8870:	movw	r1, #24
    8874:	movw	r2, #6
    8878:	bl	f75c <gen_bcmp>
    887c:	str	r0, [fp, #-20]	; 0xffffffec
    8880:	ldr	r0, [fp, #-16]
    8884:	ldr	r1, [fp, #-20]	; 0xffffffec
    8888:	bl	4ec0 <sf_gen_and>
    888c:	ldr	r0, [fp, #-20]	; 0xffffffec
    8890:	str	r0, [fp, #-4]
    8894:	b	890c <gen_wlanhostop+0x6d4>
    8898:	ldr	r0, [fp, #-8]
    889c:	movw	r1, #1
    88a0:	bl	8238 <gen_wlanhostop>
    88a4:	str	r0, [fp, #-16]
    88a8:	ldr	r0, [fp, #-8]
    88ac:	movw	r1, #2
    88b0:	bl	8238 <gen_wlanhostop>
    88b4:	str	r0, [fp, #-20]	; 0xffffffec
    88b8:	ldr	r0, [fp, #-16]
    88bc:	ldr	r1, [fp, #-20]	; 0xffffffec
    88c0:	bl	4ec0 <sf_gen_and>
    88c4:	ldr	r0, [fp, #-20]	; 0xffffffec
    88c8:	str	r0, [fp, #-4]
    88cc:	b	890c <gen_wlanhostop+0x6d4>
    88d0:	ldr	r0, [fp, #-8]
    88d4:	movw	r1, #1
    88d8:	bl	8238 <gen_wlanhostop>
    88dc:	str	r0, [fp, #-16]
    88e0:	ldr	r0, [fp, #-8]
    88e4:	movw	r1, #2
    88e8:	bl	8238 <gen_wlanhostop>
    88ec:	str	r0, [fp, #-20]	; 0xffffffec
    88f0:	ldr	r0, [fp, #-16]
    88f4:	ldr	r1, [fp, #-20]	; 0xffffffec
    88f8:	bl	5078 <sf_gen_or>
    88fc:	ldr	r0, [fp, #-20]	; 0xffffffec
    8900:	str	r0, [fp, #-4]
    8904:	b	890c <gen_wlanhostop+0x6d4>
    8908:	bl	1048 <abort@plt>
    890c:	ldr	r0, [fp, #-4]
    8910:	mov	sp, fp
    8914:	pop	{fp, pc}

00008918 <gen_ipfchostop>:
    8918:	push	{fp, lr}
    891c:	mov	fp, sp
    8920:	sub	sp, sp, #24
    8924:	str	r0, [fp, #-8]
    8928:	str	r1, [sp, #12]
    892c:	ldr	r0, [sp, #12]
    8930:	cmp	r0, #4
    8934:	str	r0, [sp]
    8938:	bhi	8a08 <gen_ipfchostop+0xf0>
    893c:	add	r0, pc, #8
    8940:	ldr	r1, [sp]
    8944:	ldr	r2, [r0, r1, lsl #2]
    8948:	add	pc, r0, r2
    894c:	.word	0x00000084
    8950:	.word	0x00000014
    8954:	.word	0x00000030
    8958:	.word	0x00000084
    895c:	.word	0x0000004c
    8960:	ldr	r3, [fp, #-8]
    8964:	movw	r0, #1
    8968:	movw	r1, #10
    896c:	movw	r2, #6
    8970:	bl	f75c <gen_bcmp>
    8974:	str	r0, [fp, #-4]
    8978:	b	8a0c <gen_ipfchostop+0xf4>
    897c:	ldr	r3, [fp, #-8]
    8980:	movw	r0, #1
    8984:	movw	r1, #2
    8988:	movw	r2, #6
    898c:	bl	f75c <gen_bcmp>
    8990:	str	r0, [fp, #-4]
    8994:	b	8a0c <gen_ipfchostop+0xf4>
    8998:	ldr	r0, [fp, #-8]
    899c:	movw	r1, #1
    89a0:	bl	8918 <gen_ipfchostop>
    89a4:	str	r0, [sp, #8]
    89a8:	ldr	r0, [fp, #-8]
    89ac:	movw	r1, #2
    89b0:	bl	8918 <gen_ipfchostop>
    89b4:	str	r0, [sp, #4]
    89b8:	ldr	r0, [sp, #8]
    89bc:	ldr	r1, [sp, #4]
    89c0:	bl	4ec0 <sf_gen_and>
    89c4:	ldr	r0, [sp, #4]
    89c8:	str	r0, [fp, #-4]
    89cc:	b	8a0c <gen_ipfchostop+0xf4>
    89d0:	ldr	r0, [fp, #-8]
    89d4:	movw	r1, #1
    89d8:	bl	8918 <gen_ipfchostop>
    89dc:	str	r0, [sp, #8]
    89e0:	ldr	r0, [fp, #-8]
    89e4:	movw	r1, #2
    89e8:	bl	8918 <gen_ipfchostop>
    89ec:	str	r0, [sp, #4]
    89f0:	ldr	r0, [sp, #8]
    89f4:	ldr	r1, [sp, #4]
    89f8:	bl	5078 <sf_gen_or>
    89fc:	ldr	r0, [sp, #4]
    8a00:	str	r0, [fp, #-4]
    8a04:	b	8a0c <gen_ipfchostop+0xf4>
    8a08:	bl	1048 <abort@plt>
    8a0c:	ldr	r0, [fp, #-4]
    8a10:	mov	sp, fp
    8a14:	pop	{fp, pc}

00008a18 <gen_host6>:
    8a18:	push	{fp, lr}
    8a1c:	mov	fp, sp
    8a20:	sub	sp, sp, #48	; 0x30
    8a24:	ldr	ip, [fp, #8]
    8a28:	str	r0, [fp, #-8]
    8a2c:	str	r1, [fp, #-12]
    8a30:	str	r2, [fp, #-16]
    8a34:	str	r3, [fp, #-20]	; 0xffffffec
    8a38:	ldr	r0, [fp, #8]
    8a3c:	cmp	r0, #2
    8a40:	str	ip, [sp, #20]
    8a44:	bne	8a58 <gen_host6+0x40>
    8a48:	ldr	r0, [pc, #760]	; 8d48 <gen_host6+0x330>
    8a4c:	add	r0, pc, r0
    8a50:	str	r0, [sp, #24]
    8a54:	b	8a64 <gen_host6+0x4c>
    8a58:	ldr	r0, [pc, #740]	; 8d44 <gen_host6+0x32c>
    8a5c:	add	r0, pc, r0
    8a60:	str	r0, [sp, #24]
    8a64:	ldr	r0, [fp, #-16]
    8a68:	cmp	r0, #40	; 0x28
    8a6c:	str	r0, [sp, #16]
    8a70:	bhi	8d34 <gen_host6+0x31c>
    8a74:	add	r0, pc, #8
    8a78:	ldr	r1, [sp, #16]
    8a7c:	ldr	r2, [r0, r1, lsl #2]
    8a80:	add	pc, r0, r2
    8a84:	.word	0x000000a4
    8a88:	.word	0x000002b0
    8a8c:	.word	0x000000d4
    8a90:	.word	0x000000f4
    8a94:	.word	0x000000e4
    8a98:	.word	0x00000104
    8a9c:	.word	0x00000114
    8aa0:	.word	0x00000124
    8aa4:	.word	0x00000134
    8aa8:	.word	0x00000144
    8aac:	.word	0x00000154
    8ab0:	.word	0x00000184
    8ab4:	.word	0x0000019c
    8ab8:	.word	0x000001b8
    8abc:	.word	0x000001ac
    8ac0:	.word	0x000001d0
    8ac4:	.word	0x000001c4
    8ac8:	.word	0x000001dc
    8acc:	.word	0x00000208
    8ad0:	.word	0x00000218
    8ad4:	.word	0x00000228
    8ad8:	.word	0x00000164
    8adc:	.word	0x00000174
    8ae0:	.word	0x00000190
    8ae4:	.word	0x00000238
    8ae8:	.word	0x00000244
    8aec:	.word	0x00000254
    8af0:	.word	0x00000264
    8af4:	.word	0x00000274
    8af8:	.word	0x00000284
    8afc:	.word	0x00000290
    8b00:	.word	0x000002b0
    8b04:	.word	0x000002b0
    8b08:	.word	0x000002b0
    8b0c:	.word	0x000002b0
    8b10:	.word	0x000002b0
    8b14:	.word	0x000002b0
    8b18:	.word	0x000002b0
    8b1c:	.word	0x000002b0
    8b20:	.word	0x000002b0
    8b24:	.word	0x000002a0
    8b28:	ldr	r0, [fp, #-8]
    8b2c:	ldr	r1, [fp, #-12]
    8b30:	ldr	r3, [fp, #-20]	; 0xffffffec
    8b34:	ldr	r2, [fp, #8]
    8b38:	movw	ip, #17
    8b3c:	str	r2, [sp, #12]
    8b40:	mov	r2, ip
    8b44:	ldr	ip, [sp, #12]
    8b48:	str	ip, [sp]
    8b4c:	bl	8a18 <gen_host6>
    8b50:	str	r0, [fp, #-4]
    8b54:	b	8d38 <gen_host6+0x320>
    8b58:	ldr	r0, [pc, #604]	; 8dbc <gen_host6+0x3a4>
    8b5c:	add	r0, pc, r0
    8b60:	ldr	r1, [sp, #24]
    8b64:	bl	2c88 <sf_bpf_error>
    8b68:	ldr	r0, [pc, #584]	; 8db8 <gen_host6+0x3a0>
    8b6c:	add	r0, pc, r0
    8b70:	ldr	r1, [sp, #24]
    8b74:	bl	2c88 <sf_bpf_error>
    8b78:	ldr	r0, [pc, #564]	; 8db4 <gen_host6+0x39c>
    8b7c:	add	r0, pc, r0
    8b80:	ldr	r1, [sp, #24]
    8b84:	bl	2c88 <sf_bpf_error>
    8b88:	ldr	r0, [pc, #544]	; 8db0 <gen_host6+0x398>
    8b8c:	add	r0, pc, r0
    8b90:	ldr	r1, [sp, #24]
    8b94:	bl	2c88 <sf_bpf_error>
    8b98:	ldr	r0, [pc, #524]	; 8dac <gen_host6+0x394>
    8b9c:	add	r0, pc, r0
    8ba0:	ldr	r1, [sp, #24]
    8ba4:	bl	2c88 <sf_bpf_error>
    8ba8:	ldr	r0, [pc, #504]	; 8da8 <gen_host6+0x390>
    8bac:	add	r0, pc, r0
    8bb0:	ldr	r1, [sp, #24]
    8bb4:	bl	2c88 <sf_bpf_error>
    8bb8:	ldr	r0, [pc, #484]	; 8da4 <gen_host6+0x38c>
    8bbc:	add	r0, pc, r0
    8bc0:	ldr	r1, [sp, #24]
    8bc4:	bl	2c88 <sf_bpf_error>
    8bc8:	ldr	r0, [pc, #464]	; 8da0 <gen_host6+0x388>
    8bcc:	add	r0, pc, r0
    8bd0:	ldr	r1, [sp, #24]
    8bd4:	bl	2c88 <sf_bpf_error>
    8bd8:	ldr	r0, [pc, #444]	; 8d9c <gen_host6+0x384>
    8bdc:	add	r0, pc, r0
    8be0:	ldr	r1, [sp, #24]
    8be4:	bl	2c88 <sf_bpf_error>
    8be8:	ldr	r0, [pc, #424]	; 8d98 <gen_host6+0x380>
    8bec:	add	r0, pc, r0
    8bf0:	ldr	r1, [sp, #24]
    8bf4:	bl	2c88 <sf_bpf_error>
    8bf8:	ldr	r0, [pc, #404]	; 8d94 <gen_host6+0x37c>
    8bfc:	add	r0, pc, r0
    8c00:	ldr	r1, [sp, #24]
    8c04:	bl	2c88 <sf_bpf_error>
    8c08:	ldr	r0, [pc, #384]	; 8d90 <gen_host6+0x378>
    8c0c:	add	r0, pc, r0
    8c10:	bl	2c88 <sf_bpf_error>
    8c14:	ldr	r0, [pc, #368]	; 8d8c <gen_host6+0x374>
    8c18:	add	r0, pc, r0
    8c1c:	bl	2c88 <sf_bpf_error>
    8c20:	ldr	r0, [pc, #352]	; 8d88 <gen_host6+0x370>
    8c24:	add	r0, pc, r0
    8c28:	ldr	r1, [sp, #24]
    8c2c:	bl	2c88 <sf_bpf_error>
    8c30:	ldr	r0, [pc, #332]	; 8d84 <gen_host6+0x36c>
    8c34:	add	r0, pc, r0
    8c38:	bl	2c88 <sf_bpf_error>
    8c3c:	ldr	r0, [pc, #316]	; 8d80 <gen_host6+0x368>
    8c40:	add	r0, pc, r0
    8c44:	bl	2c88 <sf_bpf_error>
    8c48:	ldr	r0, [pc, #300]	; 8d7c <gen_host6+0x364>
    8c4c:	add	r0, pc, r0
    8c50:	bl	2c88 <sf_bpf_error>
    8c54:	ldr	r0, [pc, #284]	; 8d78 <gen_host6+0x360>
    8c58:	add	r0, pc, r0
    8c5c:	bl	2c88 <sf_bpf_error>
    8c60:	ldr	r0, [fp, #-8]
    8c64:	ldr	r1, [fp, #-12]
    8c68:	ldr	r2, [fp, #-20]	; 0xffffffec
    8c6c:	movw	r3, #34525	; 0x86dd
    8c70:	movw	ip, #8
    8c74:	str	ip, [sp]
    8c78:	movw	ip, #24
    8c7c:	str	ip, [sp, #4]
    8c80:	bl	ff18 <gen_hostop6>
    8c84:	str	r0, [fp, #-4]
    8c88:	b	8d38 <gen_host6+0x320>
    8c8c:	ldr	r0, [pc, #224]	; 8d74 <gen_host6+0x35c>
    8c90:	add	r0, pc, r0
    8c94:	ldr	r1, [sp, #24]
    8c98:	bl	2c88 <sf_bpf_error>
    8c9c:	ldr	r0, [pc, #204]	; 8d70 <gen_host6+0x358>
    8ca0:	add	r0, pc, r0
    8ca4:	ldr	r1, [sp, #24]
    8ca8:	bl	2c88 <sf_bpf_error>
    8cac:	ldr	r0, [pc, #184]	; 8d6c <gen_host6+0x354>
    8cb0:	add	r0, pc, r0
    8cb4:	ldr	r1, [sp, #24]
    8cb8:	bl	2c88 <sf_bpf_error>
    8cbc:	ldr	r0, [pc, #164]	; 8d68 <gen_host6+0x350>
    8cc0:	add	r0, pc, r0
    8cc4:	bl	2c88 <sf_bpf_error>
    8cc8:	ldr	r0, [pc, #148]	; 8d64 <gen_host6+0x34c>
    8ccc:	add	r0, pc, r0
    8cd0:	ldr	r1, [sp, #24]
    8cd4:	bl	2c88 <sf_bpf_error>
    8cd8:	ldr	r0, [pc, #128]	; 8d60 <gen_host6+0x348>
    8cdc:	add	r0, pc, r0
    8ce0:	ldr	r1, [sp, #24]
    8ce4:	bl	2c88 <sf_bpf_error>
    8ce8:	ldr	r0, [pc, #108]	; 8d5c <gen_host6+0x344>
    8cec:	add	r0, pc, r0
    8cf0:	ldr	r1, [sp, #24]
    8cf4:	bl	2c88 <sf_bpf_error>
    8cf8:	ldr	r0, [pc, #88]	; 8d58 <gen_host6+0x340>
    8cfc:	add	r0, pc, r0
    8d00:	ldr	r1, [sp, #24]
    8d04:	bl	2c88 <sf_bpf_error>
    8d08:	ldr	r0, [pc, #68]	; 8d54 <gen_host6+0x33c>
    8d0c:	add	r0, pc, r0
    8d10:	bl	2c88 <sf_bpf_error>
    8d14:	ldr	r0, [pc, #52]	; 8d50 <gen_host6+0x338>
    8d18:	add	r0, pc, r0
    8d1c:	ldr	r1, [sp, #24]
    8d20:	bl	2c88 <sf_bpf_error>
    8d24:	ldr	r0, [pc, #32]	; 8d4c <gen_host6+0x334>
    8d28:	add	r0, pc, r0
    8d2c:	ldr	r1, [sp, #24]
    8d30:	bl	2c88 <sf_bpf_error>
    8d34:	bl	1048 <abort@plt>
    8d38:	ldr	r0, [fp, #-4]
    8d3c:	mov	sp, fp
    8d40:	pop	{fp, pc}
    8d44:	.word	0x00014954
    8d48:	.word	0x00013dee
    8d4c:	.word	0x000147c3
    8d50:	.word	0x000147b2
    8d54:	.word	0x0001479b
    8d58:	.word	0x0001478e
    8d5c:	.word	0x00014780
    8d60:	.word	0x00014772
    8d64:	.word	0x00014764
    8d68:	.word	0x0001474d
    8d6c:	.word	0x00014740
    8d70:	.word	0x00014734
    8d74:	.word	0x00014725
    8d78:	.word	0x00014716
    8d7c:	.word	0x000146fd
    8d80:	.word	0x000146e6
    8d84:	.word	0x000146cf
    8d88:	.word	0x00014949
    8d8c:	.word	0x000146c7
    8d90:	.word	0x000146ae
    8d94:	.word	0x000146a0
    8d98:	.word	0x00014693
    8d9c:	.word	0x00014685
    8da0:	.word	0x00014677
    8da4:	.word	0x00014669
    8da8:	.word	0x0001465c
    8dac:	.word	0x00014631
    8db0:	.word	0x0001465e
    8db4:	.word	0x000149d0
    8db8:	.word	0x000149be
    8dbc:	.word	0x000149ae

00008dc0 <gen_port>:
    8dc0:	push	{fp, lr}
    8dc4:	mov	fp, sp
    8dc8:	sub	sp, sp, #32
    8dcc:	str	r0, [fp, #-4]
    8dd0:	str	r1, [fp, #-8]
    8dd4:	str	r2, [fp, #-12]
    8dd8:	mov	r0, #2048	; 0x800
    8ddc:	bl	5c54 <gen_linktype>
    8de0:	str	r0, [sp, #16]
    8de4:	ldr	r0, [fp, #-8]
    8de8:	cmn	r0, #1
    8dec:	str	r0, [sp, #4]
    8df0:	beq	8e40 <gen_port+0x80>
    8df4:	b	8df8 <gen_port+0x38>
    8df8:	ldr	r0, [sp, #4]
    8dfc:	cmp	r0, #6
    8e00:	beq	8e28 <gen_port+0x68>
    8e04:	b	8e08 <gen_port+0x48>
    8e08:	ldr	r0, [sp, #4]
    8e0c:	cmp	r0, #17
    8e10:	beq	8e28 <gen_port+0x68>
    8e14:	b	8e18 <gen_port+0x58>
    8e18:	ldr	r0, [sp, #4]
    8e1c:	cmp	r0, #132	; 0x84
    8e20:	bne	8e98 <gen_port+0xd8>
    8e24:	b	8e28 <gen_port+0x68>
    8e28:	ldr	r0, [fp, #-4]
    8e2c:	ldr	r1, [fp, #-8]
    8e30:	ldr	r2, [fp, #-12]
    8e34:	bl	6908 <sf_gen_portop>
    8e38:	str	r0, [sp, #12]
    8e3c:	b	8e9c <gen_port+0xdc>
    8e40:	ldr	r0, [fp, #-4]
    8e44:	ldr	r2, [fp, #-12]
    8e48:	movw	r1, #6
    8e4c:	bl	6908 <sf_gen_portop>
    8e50:	str	r0, [sp, #8]
    8e54:	ldr	r0, [fp, #-4]
    8e58:	ldr	r2, [fp, #-12]
    8e5c:	movw	r1, #17
    8e60:	bl	6908 <sf_gen_portop>
    8e64:	str	r0, [sp, #12]
    8e68:	ldr	r0, [sp, #8]
    8e6c:	ldr	r1, [sp, #12]
    8e70:	bl	5078 <sf_gen_or>
    8e74:	ldr	r0, [fp, #-4]
    8e78:	ldr	r2, [fp, #-12]
    8e7c:	movw	r1, #132	; 0x84
    8e80:	bl	6908 <sf_gen_portop>
    8e84:	str	r0, [sp, #8]
    8e88:	ldr	r0, [sp, #8]
    8e8c:	ldr	r1, [sp, #12]
    8e90:	bl	5078 <sf_gen_or>
    8e94:	b	8e9c <gen_port+0xdc>
    8e98:	bl	1048 <abort@plt>
    8e9c:	ldr	r0, [sp, #16]
    8ea0:	ldr	r1, [sp, #12]
    8ea4:	bl	4ec0 <sf_gen_and>
    8ea8:	ldr	r0, [sp, #12]
    8eac:	mov	sp, fp
    8eb0:	pop	{fp, pc}

00008eb4 <gen_port6>:
    8eb4:	push	{fp, lr}
    8eb8:	mov	fp, sp
    8ebc:	sub	sp, sp, #32
    8ec0:	str	r0, [fp, #-4]
    8ec4:	str	r1, [fp, #-8]
    8ec8:	str	r2, [fp, #-12]
    8ecc:	movw	r0, #34525	; 0x86dd
    8ed0:	bl	5c54 <gen_linktype>
    8ed4:	str	r0, [sp, #16]
    8ed8:	ldr	r0, [fp, #-8]
    8edc:	cmn	r0, #1
    8ee0:	str	r0, [sp, #4]
    8ee4:	beq	8f34 <gen_port6+0x80>
    8ee8:	b	8eec <gen_port6+0x38>
    8eec:	ldr	r0, [sp, #4]
    8ef0:	cmp	r0, #6
    8ef4:	beq	8f1c <gen_port6+0x68>
    8ef8:	b	8efc <gen_port6+0x48>
    8efc:	ldr	r0, [sp, #4]
    8f00:	cmp	r0, #17
    8f04:	beq	8f1c <gen_port6+0x68>
    8f08:	b	8f0c <gen_port6+0x58>
    8f0c:	ldr	r0, [sp, #4]
    8f10:	cmp	r0, #132	; 0x84
    8f14:	bne	8f8c <gen_port6+0xd8>
    8f18:	b	8f1c <gen_port6+0x68>
    8f1c:	ldr	r0, [fp, #-4]
    8f20:	ldr	r1, [fp, #-8]
    8f24:	ldr	r2, [fp, #-12]
    8f28:	bl	6b08 <sf_gen_portop6>
    8f2c:	str	r0, [sp, #12]
    8f30:	b	8f90 <gen_port6+0xdc>
    8f34:	ldr	r0, [fp, #-4]
    8f38:	ldr	r2, [fp, #-12]
    8f3c:	movw	r1, #6
    8f40:	bl	6b08 <sf_gen_portop6>
    8f44:	str	r0, [sp, #8]
    8f48:	ldr	r0, [fp, #-4]
    8f4c:	ldr	r2, [fp, #-12]
    8f50:	movw	r1, #17
    8f54:	bl	6b08 <sf_gen_portop6>
    8f58:	str	r0, [sp, #12]
    8f5c:	ldr	r0, [sp, #8]
    8f60:	ldr	r1, [sp, #12]
    8f64:	bl	5078 <sf_gen_or>
    8f68:	ldr	r0, [fp, #-4]
    8f6c:	ldr	r2, [fp, #-12]
    8f70:	movw	r1, #132	; 0x84
    8f74:	bl	6b08 <sf_gen_portop6>
    8f78:	str	r0, [sp, #8]
    8f7c:	ldr	r0, [sp, #8]
    8f80:	ldr	r1, [sp, #12]
    8f84:	bl	5078 <sf_gen_or>
    8f88:	b	8f90 <gen_port6+0xdc>
    8f8c:	bl	1048 <abort@plt>
    8f90:	ldr	r0, [sp, #16]
    8f94:	ldr	r1, [sp, #12]
    8f98:	bl	4ec0 <sf_gen_and>
    8f9c:	ldr	r0, [sp, #12]
    8fa0:	mov	sp, fp
    8fa4:	pop	{fp, pc}

00008fa8 <gen_portrange>:
    8fa8:	push	{fp, lr}
    8fac:	mov	fp, sp
    8fb0:	sub	sp, sp, #32
    8fb4:	str	r0, [fp, #-4]
    8fb8:	str	r1, [fp, #-8]
    8fbc:	str	r2, [fp, #-12]
    8fc0:	str	r3, [sp, #16]
    8fc4:	mov	r0, #2048	; 0x800
    8fc8:	bl	5c54 <gen_linktype>
    8fcc:	str	r0, [sp, #12]
    8fd0:	ldr	r0, [fp, #-12]
    8fd4:	cmn	r0, #1
    8fd8:	str	r0, [sp]
    8fdc:	beq	9030 <gen_portrange+0x88>
    8fe0:	b	8fe4 <gen_portrange+0x3c>
    8fe4:	ldr	r0, [sp]
    8fe8:	cmp	r0, #6
    8fec:	beq	9014 <gen_portrange+0x6c>
    8ff0:	b	8ff4 <gen_portrange+0x4c>
    8ff4:	ldr	r0, [sp]
    8ff8:	cmp	r0, #17
    8ffc:	beq	9014 <gen_portrange+0x6c>
    9000:	b	9004 <gen_portrange+0x5c>
    9004:	ldr	r0, [sp]
    9008:	cmp	r0, #132	; 0x84
    900c:	bne	9094 <gen_portrange+0xec>
    9010:	b	9014 <gen_portrange+0x6c>
    9014:	ldr	r0, [fp, #-4]
    9018:	ldr	r1, [fp, #-8]
    901c:	ldr	r2, [fp, #-12]
    9020:	ldr	r3, [sp, #16]
    9024:	bl	6c40 <sf_gen_portrangeop>
    9028:	str	r0, [sp, #8]
    902c:	b	9098 <gen_portrange+0xf0>
    9030:	ldr	r0, [fp, #-4]
    9034:	ldr	r1, [fp, #-8]
    9038:	ldr	r3, [sp, #16]
    903c:	movw	r2, #6
    9040:	bl	6c40 <sf_gen_portrangeop>
    9044:	str	r0, [sp, #4]
    9048:	ldr	r0, [fp, #-4]
    904c:	ldr	r1, [fp, #-8]
    9050:	ldr	r3, [sp, #16]
    9054:	movw	r2, #17
    9058:	bl	6c40 <sf_gen_portrangeop>
    905c:	str	r0, [sp, #8]
    9060:	ldr	r0, [sp, #4]
    9064:	ldr	r1, [sp, #8]
    9068:	bl	5078 <sf_gen_or>
    906c:	ldr	r0, [fp, #-4]
    9070:	ldr	r1, [fp, #-8]
    9074:	ldr	r3, [sp, #16]
    9078:	movw	r2, #132	; 0x84
    907c:	bl	6c40 <sf_gen_portrangeop>
    9080:	str	r0, [sp, #4]
    9084:	ldr	r0, [sp, #4]
    9088:	ldr	r1, [sp, #8]
    908c:	bl	5078 <sf_gen_or>
    9090:	b	9098 <gen_portrange+0xf0>
    9094:	bl	1048 <abort@plt>
    9098:	ldr	r0, [sp, #12]
    909c:	ldr	r1, [sp, #8]
    90a0:	bl	4ec0 <sf_gen_and>
    90a4:	ldr	r0, [sp, #8]
    90a8:	mov	sp, fp
    90ac:	pop	{fp, pc}

000090b0 <gen_portrange6>:
    90b0:	push	{fp, lr}
    90b4:	mov	fp, sp
    90b8:	sub	sp, sp, #32
    90bc:	str	r0, [fp, #-4]
    90c0:	str	r1, [fp, #-8]
    90c4:	str	r2, [fp, #-12]
    90c8:	str	r3, [sp, #16]
    90cc:	movw	r0, #34525	; 0x86dd
    90d0:	bl	5c54 <gen_linktype>
    90d4:	str	r0, [sp, #12]
    90d8:	ldr	r0, [fp, #-12]
    90dc:	cmn	r0, #1
    90e0:	str	r0, [sp]
    90e4:	beq	9138 <gen_portrange6+0x88>
    90e8:	b	90ec <gen_portrange6+0x3c>
    90ec:	ldr	r0, [sp]
    90f0:	cmp	r0, #6
    90f4:	beq	911c <gen_portrange6+0x6c>
    90f8:	b	90fc <gen_portrange6+0x4c>
    90fc:	ldr	r0, [sp]
    9100:	cmp	r0, #17
    9104:	beq	911c <gen_portrange6+0x6c>
    9108:	b	910c <gen_portrange6+0x5c>
    910c:	ldr	r0, [sp]
    9110:	cmp	r0, #132	; 0x84
    9114:	bne	919c <gen_portrange6+0xec>
    9118:	b	911c <gen_portrange6+0x6c>
    911c:	ldr	r0, [fp, #-4]
    9120:	ldr	r1, [fp, #-8]
    9124:	ldr	r2, [fp, #-12]
    9128:	ldr	r3, [sp, #16]
    912c:	bl	6e00 <sf_gen_portrangeop6>
    9130:	str	r0, [sp, #8]
    9134:	b	91a0 <gen_portrange6+0xf0>
    9138:	ldr	r0, [fp, #-4]
    913c:	ldr	r1, [fp, #-8]
    9140:	ldr	r3, [sp, #16]
    9144:	movw	r2, #6
    9148:	bl	6e00 <sf_gen_portrangeop6>
    914c:	str	r0, [sp, #4]
    9150:	ldr	r0, [fp, #-4]
    9154:	ldr	r1, [fp, #-8]
    9158:	ldr	r3, [sp, #16]
    915c:	movw	r2, #17
    9160:	bl	6e00 <sf_gen_portrangeop6>
    9164:	str	r0, [sp, #8]
    9168:	ldr	r0, [sp, #4]
    916c:	ldr	r1, [sp, #8]
    9170:	bl	5078 <sf_gen_or>
    9174:	ldr	r0, [fp, #-4]
    9178:	ldr	r1, [fp, #-8]
    917c:	ldr	r3, [sp, #16]
    9180:	movw	r2, #132	; 0x84
    9184:	bl	6e00 <sf_gen_portrangeop6>
    9188:	str	r0, [sp, #4]
    918c:	ldr	r0, [sp, #4]
    9190:	ldr	r1, [sp, #8]
    9194:	bl	5078 <sf_gen_or>
    9198:	b	91a0 <gen_portrange6+0xf0>
    919c:	bl	1048 <abort@plt>
    91a0:	ldr	r0, [sp, #12]
    91a4:	ldr	r1, [sp, #8]
    91a8:	bl	4ec0 <sf_gen_and>
    91ac:	ldr	r0, [sp, #8]
    91b0:	mov	sp, fp
    91b4:	pop	{fp, pc}

000091b8 <lookup_proto>:
    91b8:	push	{fp, lr}
    91bc:	mov	fp, sp
    91c0:	sub	sp, sp, #16
    91c4:	str	r0, [fp, #-4]
    91c8:	str	r1, [sp, #8]
    91cc:	ldr	r0, [sp, #8]
    91d0:	cmp	r0, #24
    91d4:	str	r0, [sp]
    91d8:	bhi	934c <lookup_proto+0x194>
    91dc:	add	r0, pc, #8
    91e0:	ldr	r1, [sp]
    91e4:	ldr	r2, [r0, r1, lsl #2]
    91e8:	add	pc, r0, r2
    91ec:	.word	0x00000064
    91f0:	.word	0x00000090
    91f4:	.word	0x00000064
    91f8:	.word	0x00000160
    91fc:	.word	0x00000160
    9200:	.word	0x00000160
    9204:	.word	0x00000160
    9208:	.word	0x00000160
    920c:	.word	0x00000160
    9210:	.word	0x00000160
    9214:	.word	0x00000160
    9218:	.word	0x00000160
    921c:	.word	0x00000160
    9220:	.word	0x00000160
    9224:	.word	0x00000160
    9228:	.word	0x00000160
    922c:	.word	0x00000160
    9230:	.word	0x00000064
    9234:	.word	0x00000160
    9238:	.word	0x00000160
    923c:	.word	0x00000160
    9240:	.word	0x00000160
    9244:	.word	0x00000160
    9248:	.word	0x00000160
    924c:	.word	0x000000d8
    9250:	ldr	r0, [fp, #-4]
    9254:	bl	10934 <pcap_nametoproto>
    9258:	str	r0, [sp, #4]
    925c:	ldr	r0, [sp, #4]
    9260:	cmn	r0, #1
    9264:	bne	9278 <lookup_proto+0xc0>
    9268:	ldr	r0, [pc, #248]	; 9368 <lookup_proto+0x1b0>
    926c:	add	r0, pc, r0
    9270:	ldr	r1, [fp, #-4]
    9274:	bl	2c88 <sf_bpf_error>
    9278:	b	9354 <lookup_proto+0x19c>
    927c:	ldr	r0, [fp, #-4]
    9280:	bl	10984 <pcap_nametoeproto>
    9284:	str	r0, [sp, #4]
    9288:	ldr	r0, [sp, #4]
    928c:	cmn	r0, #1
    9290:	bne	92c0 <lookup_proto+0x108>
    9294:	ldr	r0, [fp, #-4]
    9298:	bl	10a04 <pcap_nametollc>
    929c:	str	r0, [sp, #4]
    92a0:	ldr	r0, [sp, #4]
    92a4:	cmn	r0, #1
    92a8:	bne	92bc <lookup_proto+0x104>
    92ac:	ldr	r0, [pc, #176]	; 9364 <lookup_proto+0x1ac>
    92b0:	add	r0, pc, r0
    92b4:	ldr	r1, [fp, #-4]
    92b8:	bl	2c88 <sf_bpf_error>
    92bc:	b	92c0 <lookup_proto+0x108>
    92c0:	b	9354 <lookup_proto+0x19c>
    92c4:	ldr	r0, [fp, #-4]
    92c8:	ldr	r1, [pc, #156]	; 936c <lookup_proto+0x1b4>
    92cc:	add	r1, pc, r1
    92d0:	bl	e68 <strcmp@plt>
    92d4:	cmp	r0, #0
    92d8:	bne	92e8 <lookup_proto+0x130>
    92dc:	movw	r0, #130	; 0x82
    92e0:	str	r0, [sp, #4]
    92e4:	b	9348 <lookup_proto+0x190>
    92e8:	ldr	r0, [fp, #-4]
    92ec:	ldr	r1, [pc, #124]	; 9370 <lookup_proto+0x1b8>
    92f0:	add	r1, pc, r1
    92f4:	bl	e68 <strcmp@plt>
    92f8:	cmp	r0, #0
    92fc:	bne	930c <lookup_proto+0x154>
    9300:	movw	r0, #131	; 0x83
    9304:	str	r0, [sp, #4]
    9308:	b	9344 <lookup_proto+0x18c>
    930c:	ldr	r0, [fp, #-4]
    9310:	ldr	r1, [pc, #92]	; 9374 <lookup_proto+0x1bc>
    9314:	add	r1, pc, r1
    9318:	bl	e68 <strcmp@plt>
    931c:	cmp	r0, #0
    9320:	bne	9330 <lookup_proto+0x178>
    9324:	movw	r0, #129	; 0x81
    9328:	str	r0, [sp, #4]
    932c:	b	9340 <lookup_proto+0x188>
    9330:	ldr	r0, [pc, #40]	; 9360 <lookup_proto+0x1a8>
    9334:	add	r0, pc, r0
    9338:	ldr	r1, [fp, #-4]
    933c:	bl	2c88 <sf_bpf_error>
    9340:	b	9344 <lookup_proto+0x18c>
    9344:	b	9348 <lookup_proto+0x190>
    9348:	b	9354 <lookup_proto+0x19c>
    934c:	mvn	r0, #0
    9350:	str	r0, [sp, #4]
    9354:	ldr	r0, [sp, #4]
    9358:	mov	sp, fp
    935c:	pop	{fp, pc}
    9360:	.word	0x0001429b
    9364:	.word	0x000142f7
    9368:	.word	0x00014325
    936c:	.word	0x000142f4
    9370:	.word	0x000142d5
    9374:	.word	0x000142b6

00009378 <gen_protochain>:
    9378:	push	{r4, r5, fp, lr}
    937c:	add	fp, sp, #8
    9380:	sub	sp, sp, #576	; 0x240
    9384:	str	r0, [fp, #-16]
    9388:	str	r1, [fp, #-20]	; 0xffffffec
    938c:	str	r2, [fp, #-24]	; 0xffffffe8
    9390:	bl	aff4 <alloc_reg>
    9394:	str	r0, [sp, #112]	; 0x70
    9398:	add	r0, sp, #152	; 0x98
    939c:	mov	r1, #0
    93a0:	mov	r2, #400	; 0x190
    93a4:	str	r1, [sp, #92]	; 0x5c
    93a8:	bl	fac <memset@plt>
    93ac:	ldr	r1, [sp, #92]	; 0x5c
    93b0:	str	r1, [sp, #136]	; 0x88
    93b4:	str	r1, [sp, #140]	; 0x8c
    93b8:	str	r1, [sp, #144]	; 0x90
    93bc:	str	r1, [sp, #148]	; 0x94
    93c0:	ldr	r2, [fp, #-20]	; 0xffffffec
    93c4:	cmp	r2, #0
    93c8:	str	r0, [sp, #88]	; 0x58
    93cc:	str	r2, [sp, #84]	; 0x54
    93d0:	beq	93fc <gen_protochain+0x84>
    93d4:	b	93d8 <gen_protochain+0x60>
    93d8:	ldr	r0, [sp, #84]	; 0x54
    93dc:	cmp	r0, #2
    93e0:	beq	93f8 <gen_protochain+0x80>
    93e4:	b	93e8 <gen_protochain+0x70>
    93e8:	ldr	r0, [sp, #84]	; 0x54
    93ec:	cmp	r0, #17
    93f0:	bne	943c <gen_protochain+0xc4>
    93f4:	b	93f8 <gen_protochain+0x80>
    93f8:	b	9448 <gen_protochain+0xd0>
    93fc:	ldr	r0, [fp, #-16]
    9400:	ldr	r2, [fp, #-24]	; 0xffffffe8
    9404:	movw	r1, #2
    9408:	bl	9378 <gen_protochain>
    940c:	str	r0, [fp, #-28]	; 0xffffffe4
    9410:	ldr	r0, [fp, #-16]
    9414:	ldr	r2, [fp, #-24]	; 0xffffffe8
    9418:	movw	r1, #17
    941c:	bl	9378 <gen_protochain>
    9420:	str	r0, [fp, #-32]	; 0xffffffe0
    9424:	ldr	r0, [fp, #-28]	; 0xffffffe4
    9428:	ldr	r1, [fp, #-32]	; 0xffffffe0
    942c:	bl	5078 <sf_gen_or>
    9430:	ldr	r0, [fp, #-32]	; 0xffffffe0
    9434:	str	r0, [fp, #-12]
    9438:	b	9fa0 <gen_protochain+0xc28>
    943c:	ldr	r0, [pc, #2928]	; 9fb4 <gen_protochain+0xc3c>
    9440:	add	r0, pc, r0
    9444:	bl	2c88 <sf_bpf_error>
    9448:	ldr	r0, [pc, #2920]	; 9fb8 <gen_protochain+0xc40>
    944c:	ldr	r0, [pc, r0]
    9450:	cmp	r0, #105	; 0x69
    9454:	str	r0, [sp, #80]	; 0x50
    9458:	beq	94a0 <gen_protochain+0x128>
    945c:	b	9460 <gen_protochain+0xe8>
    9460:	ldr	r0, [sp, #80]	; 0x50
    9464:	cmp	r0, #119	; 0x77
    9468:	beq	94a0 <gen_protochain+0x128>
    946c:	b	9470 <gen_protochain+0xf8>
    9470:	ldr	r0, [sp, #80]	; 0x50
    9474:	cmp	r0, #127	; 0x7f
    9478:	beq	94a0 <gen_protochain+0x128>
    947c:	b	9480 <gen_protochain+0x108>
    9480:	ldr	r0, [sp, #80]	; 0x50
    9484:	cmp	r0, #163	; 0xa3
    9488:	beq	94a0 <gen_protochain+0x128>
    948c:	b	9490 <gen_protochain+0x118>
    9490:	ldr	r0, [sp, #80]	; 0x50
    9494:	cmp	r0, #192	; 0xc0
    9498:	bne	94ac <gen_protochain+0x134>
    949c:	b	94a0 <gen_protochain+0x128>
    94a0:	ldr	r0, [pc, #2820]	; 9fac <gen_protochain+0xc34>
    94a4:	add	r0, pc, r0
    94a8:	bl	2c88 <sf_bpf_error>
    94ac:	ldr	r0, [pc, #2824]	; 9fbc <gen_protochain+0xc44>
    94b0:	add	r0, pc, r0
    94b4:	mov	r1, #1
    94b8:	str	r1, [r0]
    94bc:	mov	r0, #0
    94c0:	str	r0, [sp, #120]	; 0x78
    94c4:	bl	b160 <new_stmt>
    94c8:	ldr	r1, [sp, #120]	; 0x78
    94cc:	add	lr, sp, #152	; 0x98
    94d0:	str	r0, [lr, r1, lsl #2]
    94d4:	ldr	r0, [sp, #120]	; 0x78
    94d8:	add	r0, r0, #1
    94dc:	str	r0, [sp, #120]	; 0x78
    94e0:	ldr	r0, [fp, #-20]	; 0xffffffec
    94e4:	cmp	r0, #2
    94e8:	str	r0, [sp, #76]	; 0x4c
    94ec:	beq	9504 <gen_protochain+0x18c>
    94f0:	b	94f4 <gen_protochain+0x17c>
    94f4:	ldr	r0, [sp, #76]	; 0x4c
    94f8:	cmp	r0, #17
    94fc:	beq	95a0 <gen_protochain+0x228>
    9500:	b	962c <gen_protochain+0x2b4>
    9504:	mov	r0, #2048	; 0x800
    9508:	bl	5c54 <gen_linktype>
    950c:	str	r0, [fp, #-28]	; 0xffffffe4
    9510:	mov	r0, #48	; 0x30
    9514:	bl	b160 <new_stmt>
    9518:	ldr	lr, [sp, #120]	; 0x78
    951c:	add	r1, sp, #152	; 0x98
    9520:	str	r0, [r1, lr, lsl #2]
    9524:	ldr	r0, [pc, #2708]	; 9fc0 <gen_protochain+0xc48>
    9528:	ldr	r0, [pc, r0]
    952c:	ldr	lr, [pc, #2704]	; 9fc4 <gen_protochain+0xc4c>
    9530:	ldr	lr, [pc, lr]
    9534:	add	r0, r0, lr
    9538:	add	r0, r0, #9
    953c:	ldr	lr, [sp, #120]	; 0x78
    9540:	ldr	lr, [r1, lr, lsl #2]
    9544:	str	r0, [lr, #12]
    9548:	ldr	r0, [sp, #120]	; 0x78
    954c:	add	r0, r0, #1
    9550:	str	r0, [sp, #120]	; 0x78
    9554:	mov	r0, #177	; 0xb1
    9558:	str	r1, [sp, #72]	; 0x48
    955c:	bl	b160 <new_stmt>
    9560:	ldr	r1, [sp, #120]	; 0x78
    9564:	ldr	lr, [sp, #72]	; 0x48
    9568:	str	r0, [lr, r1, lsl #2]
    956c:	ldr	r0, [pc, #2644]	; 9fc8 <gen_protochain+0xc50>
    9570:	ldr	r0, [pc, r0]
    9574:	ldr	r1, [pc, #2640]	; 9fcc <gen_protochain+0xc54>
    9578:	ldr	r1, [pc, r1]
    957c:	add	r0, r0, r1
    9580:	ldr	r1, [sp, #120]	; 0x78
    9584:	add	r1, lr, r1, lsl #2
    9588:	ldr	r1, [r1]
    958c:	str	r0, [r1, #12]
    9590:	ldr	r0, [sp, #120]	; 0x78
    9594:	add	r0, r0, #1
    9598:	str	r0, [sp, #120]	; 0x78
    959c:	b	9638 <gen_protochain+0x2c0>
    95a0:	movw	r0, #34525	; 0x86dd
    95a4:	bl	5c54 <gen_linktype>
    95a8:	str	r0, [fp, #-28]	; 0xffffffe4
    95ac:	mov	r0, #48	; 0x30
    95b0:	bl	b160 <new_stmt>
    95b4:	ldr	lr, [sp, #120]	; 0x78
    95b8:	add	r1, sp, #152	; 0x98
    95bc:	str	r0, [r1, lr, lsl #2]
    95c0:	ldr	r0, [pc, #2568]	; 9fd0 <gen_protochain+0xc58>
    95c4:	ldr	r0, [pc, r0]
    95c8:	ldr	lr, [pc, #2564]	; 9fd4 <gen_protochain+0xc5c>
    95cc:	ldr	lr, [pc, lr]
    95d0:	add	r0, r0, lr
    95d4:	add	r0, r0, #6
    95d8:	ldr	lr, [sp, #120]	; 0x78
    95dc:	ldr	lr, [r1, lr, lsl #2]
    95e0:	str	r0, [lr, #12]
    95e4:	ldr	r0, [sp, #120]	; 0x78
    95e8:	add	r0, r0, #1
    95ec:	str	r0, [sp, #120]	; 0x78
    95f0:	mov	r0, #1
    95f4:	str	r1, [sp, #68]	; 0x44
    95f8:	bl	b160 <new_stmt>
    95fc:	ldr	r1, [sp, #120]	; 0x78
    9600:	ldr	lr, [sp, #68]	; 0x44
    9604:	str	r0, [lr, r1, lsl #2]
    9608:	ldr	r0, [sp, #120]	; 0x78
    960c:	add	r0, lr, r0, lsl #2
    9610:	ldr	r0, [r0]
    9614:	movw	r1, #40	; 0x28
    9618:	str	r1, [r0, #12]
    961c:	ldr	r0, [sp, #120]	; 0x78
    9620:	add	r0, r0, #1
    9624:	str	r0, [sp, #120]	; 0x78
    9628:	b	9638 <gen_protochain+0x2c0>
    962c:	ldr	r0, [pc, #2428]	; 9fb0 <gen_protochain+0xc38>
    9630:	add	r0, pc, r0
    9634:	bl	2c88 <sf_bpf_error>
    9638:	ldr	r0, [sp, #120]	; 0x78
    963c:	str	r0, [sp, #128]	; 0x80
    9640:	mov	r0, #21
    9644:	str	r0, [sp, #64]	; 0x40
    9648:	bl	b160 <new_stmt>
    964c:	ldr	lr, [sp, #120]	; 0x78
    9650:	add	r1, sp, #152	; 0x98
    9654:	str	r0, [r1, lr, lsl #2]
    9658:	ldr	r0, [fp, #-16]
    965c:	ldr	lr, [sp, #120]	; 0x78
    9660:	ldr	lr, [r1, lr, lsl #2]
    9664:	str	r0, [lr, #12]
    9668:	ldr	r0, [sp, #120]	; 0x78
    966c:	ldr	r0, [r1, r0, lsl #2]
    9670:	mov	lr, #0
    9674:	str	lr, [r0, #4]
    9678:	ldr	r0, [sp, #120]	; 0x78
    967c:	ldr	r0, [r1, r0, lsl #2]
    9680:	str	lr, [r0, #8]
    9684:	ldr	r0, [sp, #120]	; 0x78
    9688:	str	r0, [sp, #136]	; 0x88
    968c:	ldr	r0, [sp, #120]	; 0x78
    9690:	add	r0, r0, #1
    9694:	str	r0, [sp, #120]	; 0x78
    9698:	ldr	r0, [sp, #64]	; 0x40
    969c:	str	r1, [sp, #60]	; 0x3c
    96a0:	str	lr, [sp, #56]	; 0x38
    96a4:	bl	b160 <new_stmt>
    96a8:	ldr	r1, [sp, #120]	; 0x78
    96ac:	ldr	lr, [sp, #60]	; 0x3c
    96b0:	str	r0, [lr, r1, lsl #2]
    96b4:	ldr	r0, [sp, #120]	; 0x78
    96b8:	ldr	r0, [lr, r0, lsl #2]
    96bc:	ldr	r1, [sp, #56]	; 0x38
    96c0:	str	r1, [r0, #4]
    96c4:	ldr	r0, [sp, #120]	; 0x78
    96c8:	ldr	r0, [lr, r0, lsl #2]
    96cc:	str	r1, [r0, #8]
    96d0:	ldr	r0, [sp, #120]	; 0x78
    96d4:	ldr	r0, [lr, r0, lsl #2]
    96d8:	mov	r2, #59	; 0x3b
    96dc:	str	r2, [r0, #12]
    96e0:	ldr	r0, [sp, #120]	; 0x78
    96e4:	ldr	r0, [lr, r0, lsl #2]
    96e8:	ldr	r2, [sp, #136]	; 0x88
    96ec:	add	r2, lr, r2, lsl #2
    96f0:	ldr	r2, [r2]
    96f4:	str	r0, [r2, #8]
    96f8:	ldr	r0, [sp, #120]	; 0x78
    96fc:	str	r0, [sp, #148]	; 0x94
    9700:	ldr	r0, [sp, #120]	; 0x78
    9704:	add	r0, r0, #1
    9708:	str	r0, [sp, #120]	; 0x78
    970c:	ldr	r0, [fp, #-20]	; 0xffffffec
    9710:	cmp	r0, #17
    9714:	bne	9b50 <gen_protochain+0x7d8>
    9718:	ldr	r0, [sp, #120]	; 0x78
    971c:	str	r0, [sp, #108]	; 0x6c
    9720:	mov	r0, #21
    9724:	str	r0, [sp, #52]	; 0x34
    9728:	bl	b160 <new_stmt>
    972c:	ldr	lr, [sp, #120]	; 0x78
    9730:	add	r1, sp, #152	; 0x98
    9734:	str	r0, [r1, lr, lsl #2]
    9738:	ldr	r0, [sp, #120]	; 0x78
    973c:	ldr	r0, [r1, r0, lsl #2]
    9740:	mov	lr, #0
    9744:	str	lr, [r0, #4]
    9748:	ldr	r0, [sp, #120]	; 0x78
    974c:	ldr	r0, [r1, r0, lsl #2]
    9750:	str	lr, [r0, #8]
    9754:	ldr	r0, [sp, #120]	; 0x78
    9758:	ldr	r0, [r1, r0, lsl #2]
    975c:	str	lr, [r0, #12]
    9760:	ldr	r0, [sp, #120]	; 0x78
    9764:	ldr	r0, [r1, r0, lsl #2]
    9768:	ldr	r2, [sp, #148]	; 0x94
    976c:	ldr	r2, [r1, r2, lsl #2]
    9770:	str	r0, [r2, #8]
    9774:	ldr	r0, [sp, #120]	; 0x78
    9778:	add	r0, r0, #1
    977c:	str	r0, [sp, #120]	; 0x78
    9780:	ldr	r0, [sp, #52]	; 0x34
    9784:	str	r1, [sp, #48]	; 0x30
    9788:	str	lr, [sp, #44]	; 0x2c
    978c:	bl	b160 <new_stmt>
    9790:	ldr	r1, [sp, #120]	; 0x78
    9794:	ldr	r2, [sp, #48]	; 0x30
    9798:	str	r0, [r2, r1, lsl #2]
    979c:	ldr	r1, [sp, #120]	; 0x78
    97a0:	add	r1, r2, r1, lsl #2
    97a4:	ldr	r1, [r1, #-4]
    97a8:	str	r0, [r1, #8]
    97ac:	ldr	r0, [sp, #120]	; 0x78
    97b0:	ldr	r0, [r2, r0, lsl #2]
    97b4:	ldr	r1, [sp, #44]	; 0x2c
    97b8:	str	r1, [r0, #4]
    97bc:	ldr	r0, [sp, #120]	; 0x78
    97c0:	ldr	r0, [r2, r0, lsl #2]
    97c4:	str	r1, [r0, #8]
    97c8:	ldr	r0, [sp, #120]	; 0x78
    97cc:	ldr	r0, [r2, r0, lsl #2]
    97d0:	mov	lr, #60	; 0x3c
    97d4:	str	lr, [r0, #12]
    97d8:	ldr	r0, [sp, #120]	; 0x78
    97dc:	add	r0, r0, #1
    97e0:	str	r0, [sp, #120]	; 0x78
    97e4:	ldr	r0, [sp, #52]	; 0x34
    97e8:	bl	b160 <new_stmt>
    97ec:	ldr	r1, [sp, #120]	; 0x78
    97f0:	ldr	r2, [sp, #48]	; 0x30
    97f4:	str	r0, [r2, r1, lsl #2]
    97f8:	ldr	r1, [sp, #120]	; 0x78
    97fc:	add	r1, r2, r1, lsl #2
    9800:	ldr	r1, [r1, #-4]
    9804:	str	r0, [r1, #8]
    9808:	ldr	r0, [sp, #120]	; 0x78
    980c:	ldr	r0, [r2, r0, lsl #2]
    9810:	ldr	r1, [sp, #44]	; 0x2c
    9814:	str	r1, [r0, #4]
    9818:	ldr	r0, [sp, #120]	; 0x78
    981c:	ldr	r0, [r2, r0, lsl #2]
    9820:	str	r1, [r0, #8]
    9824:	ldr	r0, [sp, #120]	; 0x78
    9828:	ldr	r0, [r2, r0, lsl #2]
    982c:	mov	lr, #43	; 0x2b
    9830:	str	lr, [r0, #12]
    9834:	ldr	r0, [sp, #120]	; 0x78
    9838:	add	r0, r0, #1
    983c:	str	r0, [sp, #120]	; 0x78
    9840:	ldr	r0, [sp, #52]	; 0x34
    9844:	bl	b160 <new_stmt>
    9848:	ldr	r1, [sp, #120]	; 0x78
    984c:	ldr	r2, [sp, #48]	; 0x30
    9850:	str	r0, [r2, r1, lsl #2]
    9854:	ldr	r1, [sp, #120]	; 0x78
    9858:	add	r1, r2, r1, lsl #2
    985c:	ldr	r1, [r1, #-4]
    9860:	str	r0, [r1, #8]
    9864:	ldr	r0, [sp, #120]	; 0x78
    9868:	ldr	r0, [r2, r0, lsl #2]
    986c:	ldr	r1, [sp, #44]	; 0x2c
    9870:	str	r1, [r0, #4]
    9874:	ldr	r0, [sp, #120]	; 0x78
    9878:	ldr	r0, [r2, r0, lsl #2]
    987c:	str	r1, [r0, #8]
    9880:	ldr	r0, [sp, #120]	; 0x78
    9884:	ldr	r0, [r2, r0, lsl #2]
    9888:	mov	lr, #44	; 0x2c
    988c:	str	lr, [r0, #12]
    9890:	ldr	r0, [sp, #120]	; 0x78
    9894:	str	r0, [sp, #144]	; 0x90
    9898:	ldr	r0, [sp, #120]	; 0x78
    989c:	str	r0, [sp, #104]	; 0x68
    98a0:	ldr	r0, [sp, #120]	; 0x78
    98a4:	add	r0, r0, #1
    98a8:	str	r0, [sp, #120]	; 0x78
    98ac:	ldr	r0, [sp, #120]	; 0x78
    98b0:	str	r0, [sp, #100]	; 0x64
    98b4:	mov	r0, #135	; 0x87
    98b8:	str	r0, [sp, #40]	; 0x28
    98bc:	bl	b160 <new_stmt>
    98c0:	ldr	r1, [sp, #120]	; 0x78
    98c4:	ldr	r2, [sp, #48]	; 0x30
    98c8:	str	r0, [r2, r1, lsl #2]
    98cc:	ldr	r0, [sp, #120]	; 0x78
    98d0:	add	r0, r0, #1
    98d4:	str	r0, [sp, #120]	; 0x78
    98d8:	mov	r0, #80	; 0x50
    98dc:	str	r0, [sp, #36]	; 0x24
    98e0:	bl	b160 <new_stmt>
    98e4:	ldr	r1, [sp, #120]	; 0x78
    98e8:	ldr	r2, [sp, #48]	; 0x30
    98ec:	str	r0, [r2, r1, lsl #2]
    98f0:	ldr	r0, [pc, #1760]	; 9fd8 <gen_protochain+0xc60>
    98f4:	ldr	r0, [pc, r0]
    98f8:	ldr	r1, [pc, #1756]	; 9fdc <gen_protochain+0xc64>
    98fc:	ldr	r1, [pc, r1]
    9900:	add	r0, r0, r1
    9904:	ldr	r1, [sp, #120]	; 0x78
    9908:	ldr	r1, [r2, r1, lsl #2]
    990c:	str	r0, [r1, #12]
    9910:	ldr	r0, [sp, #120]	; 0x78
    9914:	add	r0, r0, #1
    9918:	str	r0, [sp, #120]	; 0x78
    991c:	mov	r0, #2
    9920:	bl	b160 <new_stmt>
    9924:	ldr	r1, [sp, #120]	; 0x78
    9928:	ldr	r2, [sp, #48]	; 0x30
    992c:	str	r0, [r2, r1, lsl #2]
    9930:	ldr	r0, [sp, #112]	; 0x70
    9934:	ldr	r1, [sp, #120]	; 0x78
    9938:	ldr	r1, [r2, r1, lsl #2]
    993c:	str	r0, [r1, #12]
    9940:	ldr	r0, [sp, #120]	; 0x78
    9944:	add	r0, r0, #1
    9948:	str	r0, [sp, #120]	; 0x78
    994c:	ldr	r0, [sp, #40]	; 0x28
    9950:	bl	b160 <new_stmt>
    9954:	ldr	r1, [sp, #120]	; 0x78
    9958:	ldr	r2, [sp, #48]	; 0x30
    995c:	str	r0, [r2, r1, lsl #2]
    9960:	ldr	r0, [sp, #120]	; 0x78
    9964:	add	r0, r0, #1
    9968:	str	r0, [sp, #120]	; 0x78
    996c:	mov	r0, #4
    9970:	str	r0, [sp, #32]
    9974:	bl	b160 <new_stmt>
    9978:	ldr	r1, [sp, #120]	; 0x78
    997c:	ldr	r2, [sp, #48]	; 0x30
    9980:	str	r0, [r2, r1, lsl #2]
    9984:	ldr	r0, [sp, #120]	; 0x78
    9988:	ldr	r0, [r2, r0, lsl #2]
    998c:	mov	r1, #1
    9990:	str	r1, [r0, #12]
    9994:	ldr	r0, [sp, #120]	; 0x78
    9998:	add	r0, r0, #1
    999c:	str	r0, [sp, #120]	; 0x78
    99a0:	mov	r0, #7
    99a4:	str	r0, [sp, #28]
    99a8:	str	r1, [sp, #24]
    99ac:	bl	b160 <new_stmt>
    99b0:	ldr	r1, [sp, #120]	; 0x78
    99b4:	ldr	r2, [sp, #48]	; 0x30
    99b8:	str	r0, [r2, r1, lsl #2]
    99bc:	ldr	r0, [sp, #120]	; 0x78
    99c0:	add	r0, r0, #1
    99c4:	str	r0, [sp, #120]	; 0x78
    99c8:	ldr	r0, [sp, #36]	; 0x24
    99cc:	bl	b160 <new_stmt>
    99d0:	ldr	r1, [sp, #120]	; 0x78
    99d4:	ldr	r2, [sp, #48]	; 0x30
    99d8:	str	r0, [r2, r1, lsl #2]
    99dc:	ldr	r0, [pc, #1532]	; 9fe0 <gen_protochain+0xc68>
    99e0:	ldr	r0, [pc, r0]
    99e4:	ldr	r1, [pc, #1528]	; 9fe4 <gen_protochain+0xc6c>
    99e8:	ldr	r1, [pc, r1]
    99ec:	add	r0, r0, r1
    99f0:	ldr	r1, [sp, #120]	; 0x78
    99f4:	ldr	r1, [r2, r1, lsl #2]
    99f8:	str	r0, [r1, #12]
    99fc:	ldr	r0, [sp, #120]	; 0x78
    9a00:	add	r0, r0, #1
    9a04:	str	r0, [sp, #120]	; 0x78
    9a08:	ldr	r0, [sp, #32]
    9a0c:	bl	b160 <new_stmt>
    9a10:	ldr	r1, [sp, #120]	; 0x78
    9a14:	ldr	r2, [sp, #48]	; 0x30
    9a18:	str	r0, [r2, r1, lsl #2]
    9a1c:	ldr	r0, [sp, #120]	; 0x78
    9a20:	ldr	r0, [r2, r0, lsl #2]
    9a24:	ldr	r1, [sp, #24]
    9a28:	str	r1, [r0, #12]
    9a2c:	ldr	r0, [sp, #120]	; 0x78
    9a30:	add	r0, r0, #1
    9a34:	str	r0, [sp, #120]	; 0x78
    9a38:	mov	r0, #36	; 0x24
    9a3c:	bl	b160 <new_stmt>
    9a40:	ldr	r1, [sp, #120]	; 0x78
    9a44:	ldr	r2, [sp, #48]	; 0x30
    9a48:	str	r0, [r2, r1, lsl #2]
    9a4c:	ldr	r0, [sp, #120]	; 0x78
    9a50:	ldr	r0, [r2, r0, lsl #2]
    9a54:	mov	r1, #8
    9a58:	str	r1, [r0, #12]
    9a5c:	ldr	r0, [sp, #120]	; 0x78
    9a60:	add	r0, r0, #1
    9a64:	str	r0, [sp, #120]	; 0x78
    9a68:	ldr	r0, [sp, #28]
    9a6c:	bl	b160 <new_stmt>
    9a70:	ldr	r1, [sp, #120]	; 0x78
    9a74:	ldr	r2, [sp, #48]	; 0x30
    9a78:	str	r0, [r2, r1, lsl #2]
    9a7c:	ldr	r0, [sp, #120]	; 0x78
    9a80:	add	r0, r0, #1
    9a84:	str	r0, [sp, #120]	; 0x78
    9a88:	mov	r0, #96	; 0x60
    9a8c:	bl	b160 <new_stmt>
    9a90:	ldr	r1, [sp, #120]	; 0x78
    9a94:	ldr	r2, [sp, #48]	; 0x30
    9a98:	str	r0, [r2, r1, lsl #2]
    9a9c:	ldr	r0, [sp, #112]	; 0x70
    9aa0:	ldr	r1, [sp, #120]	; 0x78
    9aa4:	ldr	r1, [r2, r1, lsl #2]
    9aa8:	str	r0, [r1, #12]
    9aac:	ldr	r0, [sp, #120]	; 0x78
    9ab0:	add	r0, r0, #1
    9ab4:	str	r0, [sp, #120]	; 0x78
    9ab8:	mov	r0, #5
    9abc:	bl	b160 <new_stmt>
    9ac0:	ldr	r1, [sp, #120]	; 0x78
    9ac4:	ldr	r2, [sp, #48]	; 0x30
    9ac8:	str	r0, [r2, r1, lsl #2]
    9acc:	ldr	r0, [sp, #128]	; 0x80
    9ad0:	ldr	r1, [sp, #120]	; 0x78
    9ad4:	sub	r0, r0, r1
    9ad8:	sub	r0, r0, #1
    9adc:	ldr	r1, [r2, r1, lsl #2]
    9ae0:	str	r0, [r1, #12]
    9ae4:	ldr	r0, [sp, #120]	; 0x78
    9ae8:	ldr	r1, [r2, r0, lsl #2]
    9aec:	sub	r0, r0, #1
    9af0:	add	r0, r2, r0, lsl #2
    9af4:	ldr	r0, [r0]
    9af8:	str	r1, [r0, #8]
    9afc:	ldr	r0, [sp, #120]	; 0x78
    9b00:	add	r0, r0, #1
    9b04:	str	r0, [sp, #120]	; 0x78
    9b08:	ldr	r0, [sp, #108]	; 0x6c
    9b0c:	str	r0, [sp, #96]	; 0x60
    9b10:	ldr	r0, [sp, #96]	; 0x60
    9b14:	ldr	r1, [sp, #104]	; 0x68
    9b18:	cmp	r0, r1
    9b1c:	bgt	9b4c <gen_protochain+0x7d4>
    9b20:	ldr	r0, [sp, #100]	; 0x64
    9b24:	add	r1, sp, #152	; 0x98
    9b28:	ldr	r0, [r1, r0, lsl #2]
    9b2c:	ldr	r2, [sp, #96]	; 0x60
    9b30:	add	r1, r1, r2, lsl #2
    9b34:	ldr	r1, [r1]
    9b38:	str	r0, [r1, #4]
    9b3c:	ldr	r0, [sp, #96]	; 0x60
    9b40:	add	r0, r0, #1
    9b44:	str	r0, [sp, #96]	; 0x60
    9b48:	b	9b10 <gen_protochain+0x798>
    9b4c:	b	9b98 <gen_protochain+0x820>
    9b50:	mov	r0, #4
    9b54:	bl	b160 <new_stmt>
    9b58:	ldr	lr, [sp, #120]	; 0x78
    9b5c:	add	r1, sp, #152	; 0x98
    9b60:	str	r0, [r1, lr, lsl #2]
    9b64:	ldr	r0, [sp, #120]	; 0x78
    9b68:	ldr	r0, [r1, r0, lsl #2]
    9b6c:	mov	lr, #0
    9b70:	str	lr, [r0, #12]
    9b74:	ldr	r0, [sp, #120]	; 0x78
    9b78:	ldr	r0, [r1, r0, lsl #2]
    9b7c:	ldr	lr, [sp, #148]	; 0x94
    9b80:	add	r1, r1, lr, lsl #2
    9b84:	ldr	r1, [r1]
    9b88:	str	r0, [r1, #8]
    9b8c:	ldr	r0, [sp, #120]	; 0x78
    9b90:	add	r0, r0, #1
    9b94:	str	r0, [sp, #120]	; 0x78
    9b98:	ldr	r0, [sp, #120]	; 0x78
    9b9c:	str	r0, [sp, #132]	; 0x84
    9ba0:	mov	r0, #21
    9ba4:	bl	b160 <new_stmt>
    9ba8:	ldr	lr, [sp, #120]	; 0x78
    9bac:	add	r1, sp, #152	; 0x98
    9bb0:	str	r0, [r1, lr, lsl #2]
    9bb4:	ldr	r0, [sp, #120]	; 0x78
    9bb8:	ldr	r0, [r1, r0, lsl #2]
    9bbc:	mov	lr, #0
    9bc0:	str	lr, [r0, #4]
    9bc4:	ldr	r0, [sp, #120]	; 0x78
    9bc8:	ldr	r0, [r1, r0, lsl #2]
    9bcc:	str	lr, [r0, #8]
    9bd0:	ldr	r0, [sp, #120]	; 0x78
    9bd4:	add	r0, r1, r0, lsl #2
    9bd8:	ldr	r0, [r0]
    9bdc:	movw	r1, #51	; 0x33
    9be0:	str	r1, [r0, #12]
    9be4:	ldr	r0, [sp, #144]	; 0x90
    9be8:	cmp	r0, #0
    9bec:	beq	9c0c <gen_protochain+0x894>
    9bf0:	ldr	r0, [sp, #132]	; 0x84
    9bf4:	add	r1, sp, #152	; 0x98
    9bf8:	ldr	r0, [r1, r0, lsl #2]
    9bfc:	ldr	r2, [sp, #144]	; 0x90
    9c00:	add	r1, r1, r2, lsl #2
    9c04:	ldr	r1, [r1]
    9c08:	str	r0, [r1, #8]
    9c0c:	ldr	r0, [sp, #120]	; 0x78
    9c10:	str	r0, [sp, #140]	; 0x8c
    9c14:	ldr	r0, [sp, #120]	; 0x78
    9c18:	add	r0, r0, #1
    9c1c:	str	r0, [sp, #120]	; 0x78
    9c20:	mov	r0, #135	; 0x87
    9c24:	str	r0, [sp, #20]
    9c28:	bl	b160 <new_stmt>
    9c2c:	ldr	lr, [sp, #120]	; 0x78
    9c30:	add	r1, sp, #152	; 0x98
    9c34:	str	r0, [r1, lr, lsl #2]
    9c38:	ldr	lr, [sp, #120]	; 0x78
    9c3c:	add	lr, r1, lr, lsl #2
    9c40:	ldr	lr, [lr, #-4]
    9c44:	str	r0, [lr, #4]
    9c48:	ldr	r0, [sp, #120]	; 0x78
    9c4c:	add	r0, r0, #1
    9c50:	str	r0, [sp, #120]	; 0x78
    9c54:	mov	r0, #80	; 0x50
    9c58:	str	r0, [sp, #16]
    9c5c:	str	r1, [sp, #12]
    9c60:	bl	b160 <new_stmt>
    9c64:	ldr	r1, [sp, #120]	; 0x78
    9c68:	ldr	lr, [sp, #12]
    9c6c:	str	r0, [lr, r1, lsl #2]
    9c70:	ldr	r0, [pc, #880]	; 9fe8 <gen_protochain+0xc70>
    9c74:	ldr	r0, [pc, r0]
    9c78:	ldr	r1, [pc, #876]	; 9fec <gen_protochain+0xc74>
    9c7c:	ldr	r1, [pc, r1]
    9c80:	add	r0, r0, r1
    9c84:	ldr	r1, [sp, #120]	; 0x78
    9c88:	ldr	r1, [lr, r1, lsl #2]
    9c8c:	str	r0, [r1, #12]
    9c90:	ldr	r0, [sp, #120]	; 0x78
    9c94:	add	r0, r0, #1
    9c98:	str	r0, [sp, #120]	; 0x78
    9c9c:	mov	r0, #2
    9ca0:	str	r0, [sp, #8]
    9ca4:	bl	b160 <new_stmt>
    9ca8:	ldr	r1, [sp, #120]	; 0x78
    9cac:	ldr	lr, [sp, #12]
    9cb0:	str	r0, [lr, r1, lsl #2]
    9cb4:	ldr	r0, [sp, #112]	; 0x70
    9cb8:	ldr	r1, [sp, #120]	; 0x78
    9cbc:	ldr	r1, [lr, r1, lsl #2]
    9cc0:	str	r0, [r1, #12]
    9cc4:	ldr	r0, [sp, #120]	; 0x78
    9cc8:	add	r0, r0, #1
    9ccc:	str	r0, [sp, #120]	; 0x78
    9cd0:	ldr	r0, [sp, #20]
    9cd4:	bl	b160 <new_stmt>
    9cd8:	ldr	r1, [sp, #120]	; 0x78
    9cdc:	ldr	lr, [sp, #12]
    9ce0:	str	r0, [lr, r1, lsl #2]
    9ce4:	ldr	r1, [sp, #120]	; 0x78
    9ce8:	add	r1, lr, r1, lsl #2
    9cec:	ldr	r1, [r1, #-4]
    9cf0:	str	r0, [r1, #4]
    9cf4:	ldr	r0, [sp, #120]	; 0x78
    9cf8:	add	r0, r0, #1
    9cfc:	str	r0, [sp, #120]	; 0x78
    9d00:	mov	r0, #4
    9d04:	str	r0, [sp, #4]
    9d08:	bl	b160 <new_stmt>
    9d0c:	ldr	r1, [sp, #120]	; 0x78
    9d10:	ldr	lr, [sp, #12]
    9d14:	str	r0, [lr, r1, lsl #2]
    9d18:	ldr	r0, [sp, #120]	; 0x78
    9d1c:	ldr	r0, [lr, r0, lsl #2]
    9d20:	mov	r1, #1
    9d24:	str	r1, [r0, #12]
    9d28:	ldr	r0, [sp, #120]	; 0x78
    9d2c:	add	r0, r0, #1
    9d30:	str	r0, [sp, #120]	; 0x78
    9d34:	mov	r0, #7
    9d38:	str	r0, [sp]
    9d3c:	bl	b160 <new_stmt>
    9d40:	ldr	r1, [sp, #120]	; 0x78
    9d44:	ldr	lr, [sp, #12]
    9d48:	str	r0, [lr, r1, lsl #2]
    9d4c:	ldr	r0, [sp, #120]	; 0x78
    9d50:	add	r0, r0, #1
    9d54:	str	r0, [sp, #120]	; 0x78
    9d58:	ldr	r0, [sp, #16]
    9d5c:	bl	b160 <new_stmt>
    9d60:	ldr	r1, [sp, #120]	; 0x78
    9d64:	ldr	lr, [sp, #12]
    9d68:	str	r0, [lr, r1, lsl #2]
    9d6c:	ldr	r0, [pc, #636]	; 9ff0 <gen_protochain+0xc78>
    9d70:	ldr	r0, [pc, r0]
    9d74:	ldr	r1, [pc, #632]	; 9ff4 <gen_protochain+0xc7c>
    9d78:	ldr	r1, [pc, r1]
    9d7c:	add	r0, r0, r1
    9d80:	ldr	r1, [sp, #120]	; 0x78
    9d84:	ldr	r1, [lr, r1, lsl #2]
    9d88:	str	r0, [r1, #12]
    9d8c:	ldr	r0, [sp, #120]	; 0x78
    9d90:	add	r0, r0, #1
    9d94:	str	r0, [sp, #120]	; 0x78
    9d98:	ldr	r0, [sp, #4]
    9d9c:	bl	b160 <new_stmt>
    9da0:	ldr	r1, [sp, #120]	; 0x78
    9da4:	ldr	lr, [sp, #12]
    9da8:	str	r0, [lr, r1, lsl #2]
    9dac:	ldr	r0, [sp, #120]	; 0x78
    9db0:	ldr	r0, [lr, r0, lsl #2]
    9db4:	ldr	r1, [sp, #8]
    9db8:	str	r1, [r0, #12]
    9dbc:	ldr	r0, [sp, #120]	; 0x78
    9dc0:	add	r0, r0, #1
    9dc4:	str	r0, [sp, #120]	; 0x78
    9dc8:	mov	r0, #36	; 0x24
    9dcc:	bl	b160 <new_stmt>
    9dd0:	ldr	r1, [sp, #120]	; 0x78
    9dd4:	ldr	lr, [sp, #12]
    9dd8:	str	r0, [lr, r1, lsl #2]
    9ddc:	ldr	r0, [sp, #120]	; 0x78
    9de0:	ldr	r0, [lr, r0, lsl #2]
    9de4:	ldr	r1, [sp, #4]
    9de8:	str	r1, [r0, #12]
    9dec:	ldr	r0, [sp, #120]	; 0x78
    9df0:	add	r0, r0, #1
    9df4:	str	r0, [sp, #120]	; 0x78
    9df8:	ldr	r0, [sp]
    9dfc:	bl	b160 <new_stmt>
    9e00:	ldr	r1, [sp, #120]	; 0x78
    9e04:	ldr	lr, [sp, #12]
    9e08:	str	r0, [lr, r1, lsl #2]
    9e0c:	ldr	r0, [sp, #120]	; 0x78
    9e10:	add	r0, r0, #1
    9e14:	str	r0, [sp, #120]	; 0x78
    9e18:	mov	r0, #96	; 0x60
    9e1c:	bl	b160 <new_stmt>
    9e20:	ldr	r1, [sp, #120]	; 0x78
    9e24:	ldr	lr, [sp, #12]
    9e28:	str	r0, [lr, r1, lsl #2]
    9e2c:	ldr	r0, [sp, #112]	; 0x70
    9e30:	ldr	r1, [sp, #120]	; 0x78
    9e34:	ldr	r1, [lr, r1, lsl #2]
    9e38:	str	r0, [r1, #12]
    9e3c:	ldr	r0, [sp, #120]	; 0x78
    9e40:	add	r0, r0, #1
    9e44:	str	r0, [sp, #120]	; 0x78
    9e48:	mov	r0, #5
    9e4c:	bl	b160 <new_stmt>
    9e50:	ldr	r1, [sp, #120]	; 0x78
    9e54:	ldr	lr, [sp, #12]
    9e58:	str	r0, [lr, r1, lsl #2]
    9e5c:	ldr	r0, [sp, #128]	; 0x80
    9e60:	ldr	r1, [sp, #120]	; 0x78
    9e64:	sub	r0, r0, r1
    9e68:	sub	r0, r0, #1
    9e6c:	ldr	r1, [lr, r1, lsl #2]
    9e70:	str	r0, [r1, #12]
    9e74:	ldr	r0, [sp, #120]	; 0x78
    9e78:	add	r0, r0, #1
    9e7c:	str	r0, [sp, #120]	; 0x78
    9e80:	ldr	r0, [sp, #120]	; 0x78
    9e84:	str	r0, [sp, #124]	; 0x7c
    9e88:	ldr	r0, [sp, #4]
    9e8c:	bl	b160 <new_stmt>
    9e90:	ldr	r1, [sp, #120]	; 0x78
    9e94:	ldr	lr, [sp, #12]
    9e98:	str	r0, [lr, r1, lsl #2]
    9e9c:	ldr	r0, [sp, #120]	; 0x78
    9ea0:	ldr	r0, [lr, r0, lsl #2]
    9ea4:	mov	r1, #0
    9ea8:	str	r1, [r0, #12]
    9eac:	ldr	r0, [sp, #124]	; 0x7c
    9eb0:	ldr	r0, [lr, r0, lsl #2]
    9eb4:	ldr	r1, [sp, #148]	; 0x94
    9eb8:	ldr	r1, [lr, r1, lsl #2]
    9ebc:	str	r0, [r1, #4]
    9ec0:	ldr	r0, [sp, #124]	; 0x7c
    9ec4:	ldr	r0, [lr, r0, lsl #2]
    9ec8:	ldr	r1, [sp, #140]	; 0x8c
    9ecc:	ldr	r1, [lr, r1, lsl #2]
    9ed0:	str	r0, [r1, #8]
    9ed4:	ldr	r0, [sp, #124]	; 0x7c
    9ed8:	ldr	r0, [lr, r0, lsl #2]
    9edc:	ldr	r1, [sp, #136]	; 0x88
    9ee0:	add	r1, lr, r1, lsl #2
    9ee4:	ldr	r1, [r1]
    9ee8:	str	r0, [r1, #4]
    9eec:	ldr	r0, [sp, #120]	; 0x78
    9ef0:	add	r0, r0, #1
    9ef4:	str	r0, [sp, #120]	; 0x78
    9ef8:	ldr	r0, [sp, #120]	; 0x78
    9efc:	str	r0, [sp, #116]	; 0x74
    9f00:	movw	r0, #0
    9f04:	str	r0, [sp, #120]	; 0x78
    9f08:	ldr	r0, [sp, #120]	; 0x78
    9f0c:	ldr	r1, [sp, #116]	; 0x74
    9f10:	sub	r1, r1, #1
    9f14:	cmp	r0, r1
    9f18:	bge	9f44 <gen_protochain+0xbcc>
    9f1c:	ldr	r0, [sp, #120]	; 0x78
    9f20:	add	r1, sp, #152	; 0x98
    9f24:	add	r0, r1, r0, lsl #2
    9f28:	ldr	r1, [r0, #4]
    9f2c:	ldr	r0, [r0]
    9f30:	str	r1, [r0, #16]
    9f34:	ldr	r0, [sp, #120]	; 0x78
    9f38:	add	r0, r0, #1
    9f3c:	str	r0, [sp, #120]	; 0x78
    9f40:	b	9f08 <gen_protochain+0xb90>
    9f44:	ldr	r0, [sp, #116]	; 0x74
    9f48:	sub	r0, r0, #1
    9f4c:	add	r1, sp, #152	; 0x98
    9f50:	add	r0, r1, r0, lsl #2
    9f54:	ldr	r0, [r0]
    9f58:	movw	r1, #0
    9f5c:	str	r1, [r0, #16]
    9f60:	movw	r0, #21
    9f64:	bl	b5a4 <new_block>
    9f68:	str	r0, [fp, #-32]	; 0xffffffe0
    9f6c:	ldr	r0, [sp, #156]	; 0x9c
    9f70:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9f74:	str	r0, [r1, #4]
    9f78:	ldr	r0, [fp, #-16]
    9f7c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9f80:	str	r0, [r1, #20]
    9f84:	ldr	r0, [sp, #112]	; 0x70
    9f88:	bl	b0ec <free_reg>
    9f8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    9f90:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9f94:	bl	4ec0 <sf_gen_and>
    9f98:	ldr	r0, [fp, #-32]	; 0xffffffe0
    9f9c:	str	r0, [fp, #-12]
    9fa0:	ldr	r0, [fp, #-12]
    9fa4:	sub	sp, fp, #8
    9fa8:	pop	{r4, r5, fp, pc}
    9fac:	.word	0x00014168
    9fb0:	.word	0x00014003
    9fb4:	.word	0x000141a6
    9fb8:	.word	0x00031194
    9fbc:	.word	0x000316a4
    9fc0:	.word	0x000310c8
    9fc4:	.word	0x000310c4
    9fc8:	.word	0x00031080
    9fcc:	.word	0x0003107c
    9fd0:	.word	0x0003102c
    9fd4:	.word	0x00031028
    9fd8:	.word	0x00030cfc
    9fdc:	.word	0x00030cf8
    9fe0:	.word	0x00030c10
    9fe4:	.word	0x00030c0c
    9fe8:	.word	0x0003097c
    9fec:	.word	0x00030978
    9ff0:	.word	0x00030880
    9ff4:	.word	0x0003087c

00009ff8 <sf_gen_mcode>:
    9ff8:	push	{fp, lr}
    9ffc:	mov	fp, sp
    a000:	sub	sp, sp, #40	; 0x28
    a004:	str	r3, [fp, #-4]
    a008:	str	r0, [fp, #-8]
    a00c:	str	r1, [fp, #-12]
    a010:	str	r2, [fp, #-16]
    a014:	ldr	r0, [fp, #-8]
    a018:	add	r1, sp, #12
    a01c:	bl	10a84 <__pcap_atoin>
    a020:	str	r0, [sp, #20]
    a024:	ldr	r0, [sp, #20]
    a028:	movw	r1, #32
    a02c:	sub	r0, r1, r0
    a030:	ldr	r1, [sp, #12]
    a034:	lsl	r0, r1, r0
    a038:	str	r0, [sp, #12]
    a03c:	ldr	r0, [fp, #-12]
    a040:	movw	r1, #0
    a044:	cmp	r0, r1
    a048:	beq	a0a8 <sf_gen_mcode+0xb0>
    a04c:	ldr	r0, [fp, #-12]
    a050:	add	r1, sp, #8
    a054:	bl	10a84 <__pcap_atoin>
    a058:	str	r0, [sp, #16]
    a05c:	ldr	r0, [sp, #16]
    a060:	movw	r1, #32
    a064:	sub	r0, r1, r0
    a068:	ldr	r1, [sp, #8]
    a06c:	lsl	r0, r1, r0
    a070:	str	r0, [sp, #8]
    a074:	ldr	r0, [sp, #12]
    a078:	ldr	r1, [sp, #8]
    a07c:	mvn	lr, #0
    a080:	eor	r1, r1, lr
    a084:	and	r0, r0, r1
    a088:	cmp	r0, #0
    a08c:	beq	a0a4 <sf_gen_mcode+0xac>
    a090:	ldr	r0, [pc, #216]	; a170 <sf_gen_mcode+0x178>
    a094:	add	r0, pc, r0
    a098:	ldr	r1, [fp, #-8]
    a09c:	ldr	r2, [fp, #-12]
    a0a0:	bl	2c88 <sf_bpf_error>
    a0a4:	b	a124 <sf_gen_mcode+0x12c>
    a0a8:	ldr	r0, [fp, #-16]
    a0ac:	cmp	r0, #32
    a0b0:	ble	a0c0 <sf_gen_mcode+0xc8>
    a0b4:	ldr	r0, [pc, #172]	; a168 <sf_gen_mcode+0x170>
    a0b8:	add	r0, pc, r0
    a0bc:	bl	2c88 <sf_bpf_error>
    a0c0:	ldr	r0, [fp, #-16]
    a0c4:	cmp	r0, #0
    a0c8:	bne	a0d8 <sf_gen_mcode+0xe0>
    a0cc:	movw	r0, #0
    a0d0:	str	r0, [sp, #8]
    a0d4:	b	a0f0 <sf_gen_mcode+0xf8>
    a0d8:	ldr	r0, [fp, #-16]
    a0dc:	movw	r1, #32
    a0e0:	sub	r0, r1, r0
    a0e4:	mvn	r1, #0
    a0e8:	lsl	r0, r1, r0
    a0ec:	str	r0, [sp, #8]
    a0f0:	ldr	r0, [sp, #12]
    a0f4:	ldr	r1, [sp, #8]
    a0f8:	mvn	r2, #0
    a0fc:	eor	r1, r1, r2
    a100:	and	r0, r0, r1
    a104:	cmp	r0, #0
    a108:	beq	a120 <sf_gen_mcode+0x128>
    a10c:	ldr	r0, [pc, #80]	; a164 <sf_gen_mcode+0x16c>
    a110:	add	r0, pc, r0
    a114:	ldr	r1, [fp, #-8]
    a118:	ldr	r2, [fp, #-16]
    a11c:	bl	2c88 <sf_bpf_error>
    a120:	b	a124 <sf_gen_mcode+0x12c>
    a124:	ldrb	r0, [fp, #-4]
    a128:	cmp	r0, #2
    a12c:	bne	a158 <sf_gen_mcode+0x160>
    a130:	b	a134 <sf_gen_mcode+0x13c>
    a134:	ldr	r0, [sp, #12]
    a138:	ldr	r1, [sp, #8]
    a13c:	ldrb	r2, [fp, #-3]
    a140:	ldrb	r3, [fp, #-2]
    a144:	ldrb	ip, [fp, #-4]
    a148:	str	ip, [sp]
    a14c:	bl	7ab0 <gen_host>
    a150:	mov	sp, fp
    a154:	pop	{fp, pc}
    a158:	ldr	r0, [pc, #12]	; a16c <sf_gen_mcode+0x174>
    a15c:	add	r0, pc, r0
    a160:	bl	2c88 <sf_bpf_error>
    a164:	.word	0x000122f1
    a168:	.word	0x0001232f
    a16c:	.word	0x000122c5
    a170:	.word	0x0001232e

0000a174 <sf_gen_ncode>:
    a174:	push	{fp, lr}
    a178:	mov	fp, sp
    a17c:	sub	sp, sp, #56	; 0x38
    a180:	str	r2, [fp, #-8]
    a184:	str	r0, [fp, #-12]
    a188:	str	r1, [fp, #-16]
    a18c:	ldrb	r0, [fp, #-7]
    a190:	str	r0, [fp, #-24]	; 0xffffffe8
    a194:	ldrb	r0, [fp, #-6]
    a198:	str	r0, [sp, #28]
    a19c:	ldr	r0, [fp, #-12]
    a1a0:	movw	r1, #0
    a1a4:	cmp	r0, r1
    a1a8:	bne	a1b8 <sf_gen_ncode+0x44>
    a1ac:	movw	r0, #32
    a1b0:	str	r0, [sp, #24]
    a1b4:	b	a1ec <sf_gen_ncode+0x78>
    a1b8:	ldrb	r0, [fp, #-7]
    a1bc:	cmp	r0, #12
    a1c0:	bne	a1d8 <sf_gen_ncode+0x64>
    a1c4:	ldr	r0, [fp, #-12]
    a1c8:	sub	r1, fp, #16
    a1cc:	bl	10b70 <__pcap_atodn>
    a1d0:	str	r0, [sp, #24]
    a1d4:	b	a1e8 <sf_gen_ncode+0x74>
    a1d8:	ldr	r0, [fp, #-12]
    a1dc:	sub	r1, fp, #16
    a1e0:	bl	10a84 <__pcap_atoin>
    a1e4:	str	r0, [sp, #24]
    a1e8:	b	a1ec <sf_gen_ncode+0x78>
    a1ec:	ldrb	r0, [fp, #-8]
    a1f0:	mov	r1, r0
    a1f4:	cmp	r0, #3
    a1f8:	str	r1, [sp, #12]
    a1fc:	bcc	a264 <sf_gen_ncode+0xf0>
    a200:	b	a204 <sf_gen_ncode+0x90>
    a204:	ldr	r0, [sp, #12]
    a208:	cmp	r0, #3
    a20c:	beq	a388 <sf_gen_ncode+0x214>
    a210:	b	a214 <sf_gen_ncode+0xa0>
    a214:	ldr	r0, [sp, #12]
    a218:	cmp	r0, #4
    a21c:	beq	a4f0 <sf_gen_ncode+0x37c>
    a220:	b	a224 <sf_gen_ncode+0xb0>
    a224:	ldr	r0, [sp, #12]
    a228:	cmp	r0, #5
    a22c:	beq	a4fc <sf_gen_ncode+0x388>
    a230:	b	a234 <sf_gen_ncode+0xc0>
    a234:	ldr	r0, [sp, #12]
    a238:	cmp	r0, #6
    a23c:	beq	a514 <sf_gen_ncode+0x3a0>
    a240:	b	a244 <sf_gen_ncode+0xd0>
    a244:	ldr	r0, [sp, #12]
    a248:	cmp	r0, #7
    a24c:	beq	a438 <sf_gen_ncode+0x2c4>
    a250:	b	a254 <sf_gen_ncode+0xe0>
    a254:	ldr	r0, [sp, #12]
    a258:	cmp	r0, #255	; 0xff
    a25c:	beq	a52c <sf_gen_ncode+0x3b8>
    a260:	b	a530 <sf_gen_ncode+0x3bc>
    a264:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a268:	cmp	r0, #12
    a26c:	bne	a2a0 <sf_gen_ncode+0x12c>
    a270:	ldr	r0, [fp, #-16]
    a274:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a278:	ldr	r3, [sp, #28]
    a27c:	ldrb	r1, [fp, #-8]
    a280:	movw	ip, #0
    a284:	str	r1, [sp, #8]
    a288:	mov	r1, ip
    a28c:	ldr	ip, [sp, #8]
    a290:	str	ip, [sp]
    a294:	bl	7ab0 <gen_host>
    a298:	str	r0, [fp, #-4]
    a29c:	b	a534 <sf_gen_ncode+0x3c0>
    a2a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a2a4:	cmp	r0, #1
    a2a8:	bne	a2b8 <sf_gen_ncode+0x144>
    a2ac:	ldr	r0, [pc, #664]	; a54c <sf_gen_ncode+0x3d8>
    a2b0:	add	r0, pc, r0
    a2b4:	bl	2c88 <sf_bpf_error>
    a2b8:	mvn	r0, #0
    a2bc:	str	r0, [fp, #-20]	; 0xffffffec
    a2c0:	ldr	r0, [fp, #-12]
    a2c4:	movw	r1, #0
    a2c8:	cmp	r0, r1
    a2cc:	bne	a338 <sf_gen_ncode+0x1c4>
    a2d0:	ldrb	r0, [fp, #-8]
    a2d4:	cmp	r0, #2
    a2d8:	bne	a338 <sf_gen_ncode+0x1c4>
    a2dc:	b	a2e0 <sf_gen_ncode+0x16c>
    a2e0:	ldr	r0, [fp, #-16]
    a2e4:	cmp	r0, #0
    a2e8:	movw	r0, #0
    a2ec:	str	r0, [sp, #4]
    a2f0:	beq	a30c <sf_gen_ncode+0x198>
    a2f4:	ldr	r0, [fp, #-16]
    a2f8:	and	r0, r0, #-16777216	; 0xff000000
    a2fc:	cmp	r0, #0
    a300:	movw	r0, #0
    a304:	moveq	r0, #1
    a308:	str	r0, [sp, #4]
    a30c:	ldr	r0, [sp, #4]
    a310:	tst	r0, #1
    a314:	beq	a334 <sf_gen_ncode+0x1c0>
    a318:	ldr	r0, [fp, #-16]
    a31c:	lsl	r0, r0, #8
    a320:	str	r0, [fp, #-16]
    a324:	ldr	r0, [fp, #-20]	; 0xffffffec
    a328:	lsl	r0, r0, #8
    a32c:	str	r0, [fp, #-20]	; 0xffffffec
    a330:	b	a2e0 <sf_gen_ncode+0x16c>
    a334:	b	a364 <sf_gen_ncode+0x1f0>
    a338:	ldr	r0, [sp, #24]
    a33c:	movw	r1, #32
    a340:	sub	r0, r1, r0
    a344:	ldr	r2, [fp, #-16]
    a348:	lsl	r0, r2, r0
    a34c:	str	r0, [fp, #-16]
    a350:	ldr	r0, [sp, #24]
    a354:	sub	r0, r1, r0
    a358:	ldr	r1, [fp, #-20]	; 0xffffffec
    a35c:	lsl	r0, r1, r0
    a360:	str	r0, [fp, #-20]	; 0xffffffec
    a364:	ldr	r0, [fp, #-16]
    a368:	ldr	r1, [fp, #-20]	; 0xffffffec
    a36c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a370:	ldr	r3, [sp, #28]
    a374:	ldrb	ip, [fp, #-8]
    a378:	str	ip, [sp]
    a37c:	bl	7ab0 <gen_host>
    a380:	str	r0, [fp, #-4]
    a384:	b	a534 <sf_gen_ncode+0x3c0>
    a388:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a38c:	cmp	r0, #7
    a390:	bne	a3a0 <sf_gen_ncode+0x22c>
    a394:	movw	r0, #17
    a398:	str	r0, [fp, #-24]	; 0xffffffe8
    a39c:	b	a400 <sf_gen_ncode+0x28c>
    a3a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a3a4:	cmp	r0, #6
    a3a8:	bne	a3b8 <sf_gen_ncode+0x244>
    a3ac:	movw	r0, #6
    a3b0:	str	r0, [fp, #-24]	; 0xffffffe8
    a3b4:	b	a3fc <sf_gen_ncode+0x288>
    a3b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a3bc:	cmp	r0, #5
    a3c0:	bne	a3d0 <sf_gen_ncode+0x25c>
    a3c4:	movw	r0, #132	; 0x84
    a3c8:	str	r0, [fp, #-24]	; 0xffffffe8
    a3cc:	b	a3f8 <sf_gen_ncode+0x284>
    a3d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a3d4:	cmp	r0, #0
    a3d8:	bne	a3e8 <sf_gen_ncode+0x274>
    a3dc:	mvn	r0, #0
    a3e0:	str	r0, [fp, #-24]	; 0xffffffe8
    a3e4:	b	a3f4 <sf_gen_ncode+0x280>
    a3e8:	ldr	r0, [pc, #344]	; a548 <sf_gen_ncode+0x3d4>
    a3ec:	add	r0, pc, r0
    a3f0:	bl	2c88 <sf_bpf_error>
    a3f4:	b	a3f8 <sf_gen_ncode+0x284>
    a3f8:	b	a3fc <sf_gen_ncode+0x288>
    a3fc:	b	a400 <sf_gen_ncode+0x28c>
    a400:	ldr	r0, [fp, #-16]
    a404:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a408:	ldr	r2, [sp, #28]
    a40c:	bl	8dc0 <gen_port>
    a410:	str	r0, [sp, #20]
    a414:	ldr	r0, [fp, #-16]
    a418:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a41c:	ldr	r2, [sp, #28]
    a420:	bl	8eb4 <gen_port6>
    a424:	ldr	r1, [sp, #20]
    a428:	bl	5078 <sf_gen_or>
    a42c:	ldr	r0, [sp, #20]
    a430:	str	r0, [fp, #-4]
    a434:	b	a534 <sf_gen_ncode+0x3c0>
    a438:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a43c:	cmp	r0, #7
    a440:	bne	a450 <sf_gen_ncode+0x2dc>
    a444:	movw	r0, #17
    a448:	str	r0, [fp, #-24]	; 0xffffffe8
    a44c:	b	a4b0 <sf_gen_ncode+0x33c>
    a450:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a454:	cmp	r0, #6
    a458:	bne	a468 <sf_gen_ncode+0x2f4>
    a45c:	movw	r0, #6
    a460:	str	r0, [fp, #-24]	; 0xffffffe8
    a464:	b	a4ac <sf_gen_ncode+0x338>
    a468:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a46c:	cmp	r0, #5
    a470:	bne	a480 <sf_gen_ncode+0x30c>
    a474:	movw	r0, #132	; 0x84
    a478:	str	r0, [fp, #-24]	; 0xffffffe8
    a47c:	b	a4a8 <sf_gen_ncode+0x334>
    a480:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a484:	cmp	r0, #0
    a488:	bne	a498 <sf_gen_ncode+0x324>
    a48c:	mvn	r0, #0
    a490:	str	r0, [fp, #-24]	; 0xffffffe8
    a494:	b	a4a4 <sf_gen_ncode+0x330>
    a498:	ldr	r0, [pc, #164]	; a544 <sf_gen_ncode+0x3d0>
    a49c:	add	r0, pc, r0
    a4a0:	bl	2c88 <sf_bpf_error>
    a4a4:	b	a4a8 <sf_gen_ncode+0x334>
    a4a8:	b	a4ac <sf_gen_ncode+0x338>
    a4ac:	b	a4b0 <sf_gen_ncode+0x33c>
    a4b0:	ldr	r0, [fp, #-16]
    a4b4:	ldr	r1, [fp, #-16]
    a4b8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a4bc:	ldr	r3, [sp, #28]
    a4c0:	bl	8fa8 <gen_portrange>
    a4c4:	str	r0, [sp, #16]
    a4c8:	ldr	r0, [fp, #-16]
    a4cc:	ldr	r1, [fp, #-16]
    a4d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a4d4:	ldr	r3, [sp, #28]
    a4d8:	bl	90b0 <gen_portrange6>
    a4dc:	ldr	r1, [sp, #16]
    a4e0:	bl	5078 <sf_gen_or>
    a4e4:	ldr	r0, [sp, #16]
    a4e8:	str	r0, [fp, #-4]
    a4ec:	b	a534 <sf_gen_ncode+0x3c0>
    a4f0:	ldr	r0, [pc, #72]	; a540 <sf_gen_ncode+0x3cc>
    a4f4:	add	r0, pc, r0
    a4f8:	bl	2c88 <sf_bpf_error>
    a4fc:	ldr	r0, [fp, #-16]
    a500:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a504:	ldr	r2, [sp, #28]
    a508:	bl	5808 <gen_proto>
    a50c:	str	r0, [fp, #-4]
    a510:	b	a534 <sf_gen_ncode+0x3c0>
    a514:	ldr	r0, [fp, #-16]
    a518:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a51c:	ldr	r2, [sp, #28]
    a520:	bl	9378 <gen_protochain>
    a524:	str	r0, [fp, #-4]
    a528:	b	a534 <sf_gen_ncode+0x3c0>
    a52c:	bl	4b94 <syntax>
    a530:	bl	1048 <abort@plt>
    a534:	ldr	r0, [fp, #-4]
    a538:	mov	sp, fp
    a53c:	pop	{fp, pc}
    a540:	.word	0x00011f66
    a544:	.word	0x00011e58
    a548:	.word	0x00011ea6
    a54c:	.word	0x0001218f

0000a550 <sf_gen_mcode6>:
    a550:	push	{fp, lr}
    a554:	mov	fp, sp
    a558:	sub	sp, sp, #72	; 0x48
    a55c:	str	r3, [fp, #-4]
    a560:	str	r0, [fp, #-8]
    a564:	str	r1, [fp, #-12]
    a568:	str	r2, [fp, #-16]
    a56c:	ldr	r0, [fp, #-12]
    a570:	movw	r1, #0
    a574:	cmp	r0, r1
    a578:	beq	a58c <sf_gen_mcode6+0x3c>
    a57c:	ldr	r0, [pc, #652]	; a810 <sf_gen_mcode6+0x2c0>
    a580:	add	r0, pc, r0
    a584:	ldr	r1, [fp, #-12]
    a588:	bl	2c88 <sf_bpf_error>
    a58c:	ldr	r0, [fp, #-8]
    a590:	bl	105a4 <pcap_nametoaddrinfo>
    a594:	str	r0, [fp, #-20]	; 0xffffffec
    a598:	ldr	r0, [fp, #-20]	; 0xffffffec
    a59c:	movw	lr, #0
    a5a0:	cmp	r0, lr
    a5a4:	bne	a5b8 <sf_gen_mcode6+0x68>
    a5a8:	ldr	r0, [pc, #576]	; a7f0 <sf_gen_mcode6+0x2a0>
    a5ac:	add	r0, pc, r0
    a5b0:	ldr	r1, [fp, #-8]
    a5b4:	bl	2c88 <sf_bpf_error>
    a5b8:	ldr	r0, [pc, #564]	; a7f4 <sf_gen_mcode6+0x2a4>
    a5bc:	add	r0, pc, r0
    a5c0:	ldr	r1, [fp, #-20]	; 0xffffffec
    a5c4:	str	r1, [r0]
    a5c8:	ldr	r0, [fp, #-20]	; 0xffffffec
    a5cc:	ldr	r0, [r0, #28]
    a5d0:	movw	r1, #0
    a5d4:	cmp	r0, r1
    a5d8:	beq	a5ec <sf_gen_mcode6+0x9c>
    a5dc:	ldr	r0, [pc, #552]	; a80c <sf_gen_mcode6+0x2bc>
    a5e0:	add	r0, pc, r0
    a5e4:	ldr	r1, [fp, #-8]
    a5e8:	bl	2c88 <sf_bpf_error>
    a5ec:	ldr	r0, [fp, #-20]	; 0xffffffec
    a5f0:	ldr	r0, [r0, #20]
    a5f4:	add	r0, r0, #8
    a5f8:	str	r0, [fp, #-24]	; 0xffffffe8
    a5fc:	ldr	r0, [fp, #-16]
    a600:	movw	r1, #128	; 0x80
    a604:	cmp	r1, r0
    a608:	bcs	a61c <sf_gen_mcode6+0xcc>
    a60c:	ldr	r0, [pc, #500]	; a808 <sf_gen_mcode6+0x2b8>
    a610:	add	r0, pc, r0
    a614:	movw	r1, #128	; 0x80
    a618:	bl	2c88 <sf_bpf_error>
    a61c:	vmov.i32	q8, #0	; 0x00000000
    a620:	add	r0, sp, #32
    a624:	vst1.64	{d16-d17}, [r0]
    a628:	ldr	r1, [fp, #-16]
    a62c:	asr	r2, r1, #31
    a630:	add	r1, r1, r2, lsr #29
    a634:	asr	r2, r1, #3
    a638:	mov	r1, #255	; 0xff
    a63c:	bl	fac <memset@plt>
    a640:	ldr	r1, [fp, #-16]
    a644:	asr	r2, r1, #31
    a648:	add	r2, r1, r2, lsr #29
    a64c:	bic	r2, r2, #7
    a650:	sub	r1, r1, r2
    a654:	cmp	r1, #0
    a658:	str	r0, [sp, #16]
    a65c:	beq	a69c <sf_gen_mcode6+0x14c>
    a660:	add	r0, sp, #32
    a664:	ldr	r1, [fp, #-16]
    a668:	asr	r2, r1, #31
    a66c:	add	r2, r1, r2, lsr #29
    a670:	bic	r2, r2, #7
    a674:	sub	r1, r1, r2
    a678:	movw	r2, #8
    a67c:	sub	r1, r2, r1
    a680:	movw	r3, #255	; 0xff
    a684:	lsl	r1, r3, r1
    a688:	and	r1, r1, #255	; 0xff
    a68c:	ldr	r3, [fp, #-16]
    a690:	sdiv	r2, r3, r2
    a694:	add	r0, r0, r2
    a698:	strb	r1, [r0]
    a69c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a6a0:	str	r0, [sp, #24]
    a6a4:	add	r0, sp, #32
    a6a8:	str	r0, [sp, #20]
    a6ac:	ldr	r0, [sp, #24]
    a6b0:	ldr	r0, [r0]
    a6b4:	ldr	r1, [sp, #20]
    a6b8:	ldr	r1, [r1]
    a6bc:	mvn	r2, #0
    a6c0:	eor	r1, r1, r2
    a6c4:	and	r0, r0, r1
    a6c8:	cmp	r0, #0
    a6cc:	bne	a73c <sf_gen_mcode6+0x1ec>
    a6d0:	ldr	r0, [sp, #24]
    a6d4:	ldr	r0, [r0, #4]
    a6d8:	ldr	r1, [sp, #20]
    a6dc:	ldr	r1, [r1, #4]
    a6e0:	mvn	r2, #0
    a6e4:	eor	r1, r1, r2
    a6e8:	and	r0, r0, r1
    a6ec:	cmp	r0, #0
    a6f0:	bne	a73c <sf_gen_mcode6+0x1ec>
    a6f4:	ldr	r0, [sp, #24]
    a6f8:	ldr	r0, [r0, #8]
    a6fc:	ldr	r1, [sp, #20]
    a700:	ldr	r1, [r1, #8]
    a704:	mvn	r2, #0
    a708:	eor	r1, r1, r2
    a70c:	and	r0, r0, r1
    a710:	cmp	r0, #0
    a714:	bne	a73c <sf_gen_mcode6+0x1ec>
    a718:	ldr	r0, [sp, #24]
    a71c:	ldr	r0, [r0, #12]
    a720:	ldr	r1, [sp, #20]
    a724:	ldr	r1, [r1, #12]
    a728:	mvn	r2, #0
    a72c:	eor	r1, r1, r2
    a730:	and	r0, r0, r1
    a734:	cmp	r0, #0
    a738:	beq	a750 <sf_gen_mcode6+0x200>
    a73c:	ldr	r0, [pc, #192]	; a804 <sf_gen_mcode6+0x2b4>
    a740:	add	r0, pc, r0
    a744:	ldr	r1, [fp, #-8]
    a748:	ldr	r2, [fp, #-16]
    a74c:	bl	2c88 <sf_bpf_error>
    a750:	ldrb	r0, [fp, #-4]
    a754:	mov	r1, r0
    a758:	cmp	r0, #2
    a75c:	str	r1, [sp, #12]
    a760:	bcc	a778 <sf_gen_mcode6+0x228>
    a764:	b	a768 <sf_gen_mcode6+0x218>
    a768:	ldr	r0, [sp, #12]
    a76c:	cmp	r0, #2
    a770:	beq	a794 <sf_gen_mcode6+0x244>
    a774:	b	a7e4 <sf_gen_mcode6+0x294>
    a778:	ldr	r0, [fp, #-16]
    a77c:	cmp	r0, #128	; 0x80
    a780:	beq	a790 <sf_gen_mcode6+0x240>
    a784:	ldr	r0, [pc, #112]	; a7fc <sf_gen_mcode6+0x2ac>
    a788:	add	r0, pc, r0
    a78c:	bl	2c88 <sf_bpf_error>
    a790:	b	a794 <sf_gen_mcode6+0x244>
    a794:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a798:	ldrb	r2, [fp, #-3]
    a79c:	ldrb	r3, [fp, #-2]
    a7a0:	ldrb	r1, [fp, #-4]
    a7a4:	add	ip, sp, #32
    a7a8:	str	r1, [sp, #8]
    a7ac:	mov	r1, ip
    a7b0:	ldr	ip, [sp, #8]
    a7b4:	str	ip, [sp]
    a7b8:	bl	8a18 <gen_host6>
    a7bc:	ldr	r1, [pc, #52]	; a7f8 <sf_gen_mcode6+0x2a8>
    a7c0:	add	r1, pc, r1
    a7c4:	str	r0, [sp, #28]
    a7c8:	movw	r0, #0
    a7cc:	str	r0, [r1]
    a7d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    a7d4:	bl	100c <freeaddrinfo@plt>
    a7d8:	ldr	r0, [sp, #28]
    a7dc:	mov	sp, fp
    a7e0:	pop	{fp, pc}
    a7e4:	ldr	r0, [pc, #20]	; a800 <sf_gen_mcode6+0x2b0>
    a7e8:	add	r0, pc, r0
    a7ec:	bl	2c88 <sf_bpf_error>
    a7f0:	.word	0x00011edd
    a7f4:	.word	0x00030018
    a7f8:	.word	0x0002fe14
    a7fc:	.word	0x00011c99
    a800:	.word	0x00011cf2
    a804:	.word	0x00011cc1
    a808:	.word	0x00011eb0
    a80c:	.word	0x00011ec0
    a810:	.word	0x00011ef4

0000a814 <sf_gen_ecode>:
    a814:	push	{fp, lr}
    a818:	mov	fp, sp
    a81c:	sub	sp, sp, #24
    a820:	str	r1, [fp, #-8]
    a824:	str	r0, [sp, #12]
    a828:	ldrb	r0, [fp, #-8]
    a82c:	cmp	r0, #1
    a830:	beq	a840 <sf_gen_ecode+0x2c>
    a834:	ldrb	r0, [fp, #-8]
    a838:	cmp	r0, #0
    a83c:	bne	a9c8 <sf_gen_ecode+0x1b4>
    a840:	ldrb	r0, [fp, #-7]
    a844:	cmp	r0, #1
    a848:	bne	a9c8 <sf_gen_ecode+0x1b4>
    a84c:	ldr	r0, [pc, #408]	; a9ec <sf_gen_ecode+0x1d8>
    a850:	ldr	r0, [pc, r0]
    a854:	cmp	r0, #1
    a858:	str	r0, [sp]
    a85c:	beq	a8f4 <sf_gen_ecode+0xe0>
    a860:	b	a864 <sf_gen_ecode+0x50>
    a864:	ldr	r0, [sp]
    a868:	cmp	r0, #6
    a86c:	beq	a91c <sf_gen_ecode+0x108>
    a870:	b	a874 <sf_gen_ecode+0x60>
    a874:	ldr	r0, [sp]
    a878:	cmp	r0, #10
    a87c:	beq	a908 <sf_gen_ecode+0xf4>
    a880:	b	a884 <sf_gen_ecode+0x70>
    a884:	ldr	r0, [sp]
    a888:	cmp	r0, #105	; 0x69
    a88c:	beq	a930 <sf_gen_ecode+0x11c>
    a890:	b	a894 <sf_gen_ecode+0x80>
    a894:	ldr	r0, [sp]
    a898:	cmp	r0, #119	; 0x77
    a89c:	beq	a930 <sf_gen_ecode+0x11c>
    a8a0:	b	a8a4 <sf_gen_ecode+0x90>
    a8a4:	ldr	r0, [sp]
    a8a8:	cmp	r0, #122	; 0x7a
    a8ac:	beq	a9a4 <sf_gen_ecode+0x190>
    a8b0:	b	a8b4 <sf_gen_ecode+0xa0>
    a8b4:	ldr	r0, [sp]
    a8b8:	cmp	r0, #123	; 0x7b
    a8bc:	beq	a944 <sf_gen_ecode+0x130>
    a8c0:	b	a8c4 <sf_gen_ecode+0xb0>
    a8c4:	ldr	r0, [sp]
    a8c8:	cmp	r0, #127	; 0x7f
    a8cc:	beq	a930 <sf_gen_ecode+0x11c>
    a8d0:	b	a8d4 <sf_gen_ecode+0xc0>
    a8d4:	ldr	r0, [sp]
    a8d8:	cmp	r0, #163	; 0xa3
    a8dc:	beq	a930 <sf_gen_ecode+0x11c>
    a8e0:	b	a8e4 <sf_gen_ecode+0xd0>
    a8e4:	ldr	r0, [sp]
    a8e8:	cmp	r0, #192	; 0xc0
    a8ec:	beq	a930 <sf_gen_ecode+0x11c>
    a8f0:	b	a9b8 <sf_gen_ecode+0x1a4>
    a8f4:	ldr	r0, [sp, #12]
    a8f8:	ldrb	r1, [fp, #-6]
    a8fc:	bl	7f14 <gen_ehostop>
    a900:	str	r0, [fp, #-4]
    a904:	b	a9d4 <sf_gen_ecode+0x1c0>
    a908:	ldr	r0, [sp, #12]
    a90c:	ldrb	r1, [fp, #-6]
    a910:	bl	8034 <gen_fhostop>
    a914:	str	r0, [fp, #-4]
    a918:	b	a9d4 <sf_gen_ecode+0x1c0>
    a91c:	ldr	r0, [sp, #12]
    a920:	ldrb	r1, [fp, #-6]
    a924:	bl	8138 <gen_thostop>
    a928:	str	r0, [fp, #-4]
    a92c:	b	a9d4 <sf_gen_ecode+0x1c0>
    a930:	ldr	r0, [sp, #12]
    a934:	ldrb	r1, [fp, #-6]
    a938:	bl	8238 <gen_wlanhostop>
    a93c:	str	r0, [fp, #-4]
    a940:	b	a9d4 <sf_gen_ecode+0x1c0>
    a944:	ldr	r0, [pc, #148]	; a9e0 <sf_gen_ecode+0x1cc>
    a948:	add	r0, pc, r0
    a94c:	ldr	r0, [r0]
    a950:	cmp	r0, #0
    a954:	beq	a9a0 <sf_gen_ecode+0x18c>
    a958:	movw	r0, #1
    a95c:	movw	r1, #4
    a960:	movw	r2, #8
    a964:	movw	r3, #65280	; 0xff00
    a968:	bl	6a24 <gen_cmp>
    a96c:	str	r0, [sp, #4]
    a970:	ldr	r0, [sp, #4]
    a974:	bl	5110 <sf_gen_not>
    a978:	ldr	r0, [sp, #12]
    a97c:	ldrb	r1, [fp, #-6]
    a980:	bl	7f14 <gen_ehostop>
    a984:	str	r0, [sp, #8]
    a988:	ldr	r0, [sp, #4]
    a98c:	ldr	r1, [sp, #8]
    a990:	bl	4ec0 <sf_gen_and>
    a994:	ldr	r0, [sp, #8]
    a998:	str	r0, [fp, #-4]
    a99c:	b	a9d4 <sf_gen_ecode+0x1c0>
    a9a0:	b	a9c4 <sf_gen_ecode+0x1b0>
    a9a4:	ldr	r0, [sp, #12]
    a9a8:	ldrb	r1, [fp, #-6]
    a9ac:	bl	8918 <gen_ipfchostop>
    a9b0:	str	r0, [fp, #-4]
    a9b4:	b	a9d4 <sf_gen_ecode+0x1c0>
    a9b8:	ldr	r0, [pc, #40]	; a9e8 <sf_gen_ecode+0x1d4>
    a9bc:	add	r0, pc, r0
    a9c0:	bl	2c88 <sf_bpf_error>
    a9c4:	b	a9c8 <sf_gen_ecode+0x1b4>
    a9c8:	ldr	r0, [pc, #20]	; a9e4 <sf_gen_ecode+0x1d0>
    a9cc:	add	r0, pc, r0
    a9d0:	bl	2c88 <sf_bpf_error>
    a9d4:	ldr	r0, [fp, #-4]
    a9d8:	mov	sp, fp
    a9dc:	pop	{fp, pc}
    a9e0:	.word	0x0002fc9c
    a9e4:	.word	0x00011b91
    a9e8:	.word	0x00011b45
    a9ec:	.word	0x0002fd90

0000a9f0 <sf_append>:
    a9f0:	sub	sp, sp, #8
    a9f4:	str	r0, [sp, #4]
    a9f8:	str	r1, [sp]
    a9fc:	ldr	r0, [sp, #4]
    aa00:	ldr	r0, [r0, #16]
    aa04:	movw	r1, #0
    aa08:	cmp	r0, r1
    aa0c:	beq	aa20 <sf_append+0x30>
    aa10:	ldr	r0, [sp, #4]
    aa14:	ldr	r0, [r0, #16]
    aa18:	str	r0, [sp, #4]
    aa1c:	b	a9fc <sf_append+0xc>
    aa20:	ldr	r0, [sp]
    aa24:	ldr	r1, [sp, #4]
    aa28:	str	r0, [r1, #16]
    aa2c:	add	sp, sp, #8
    aa30:	bx	lr

0000aa34 <sf_gen_load>:
    aa34:	push	{fp, lr}
    aa38:	mov	fp, sp
    aa3c:	sub	sp, sp, #128	; 0x80
    aa40:	str	r0, [fp, #-4]
    aa44:	str	r1, [fp, #-8]
    aa48:	str	r2, [fp, #-12]
    aa4c:	bl	aff4 <alloc_reg>
    aa50:	str	r0, [fp, #-28]	; 0xffffffe4
    aa54:	ldr	r0, [fp, #-8]
    aa58:	ldr	r0, [r0, #8]
    aa5c:	bl	b0ec <free_reg>
    aa60:	ldr	r0, [fp, #-12]
    aa64:	cmp	r0, #1
    aa68:	str	r0, [fp, #-32]	; 0xffffffe0
    aa6c:	beq	aaa0 <sf_gen_load+0x6c>
    aa70:	b	aa74 <sf_gen_load+0x40>
    aa74:	ldr	r0, [fp, #-32]	; 0xffffffe0
    aa78:	cmp	r0, #2
    aa7c:	beq	aaac <sf_gen_load+0x78>
    aa80:	b	aa84 <sf_gen_load+0x50>
    aa84:	ldr	r0, [fp, #-32]	; 0xffffffe0
    aa88:	cmp	r0, #4
    aa8c:	beq	aab8 <sf_gen_load+0x84>
    aa90:	b	aa94 <sf_gen_load+0x60>
    aa94:	ldr	r0, [pc, #1364]	; aff0 <sf_gen_load+0x5bc>
    aa98:	add	r0, pc, r0
    aa9c:	bl	2c88 <sf_bpf_error>
    aaa0:	movw	r0, #16
    aaa4:	str	r0, [fp, #-12]
    aaa8:	b	aac0 <sf_gen_load+0x8c>
    aaac:	movw	r0, #8
    aab0:	str	r0, [fp, #-12]
    aab4:	b	aac0 <sf_gen_load+0x8c>
    aab8:	movw	r0, #0
    aabc:	str	r0, [fp, #-12]
    aac0:	ldr	r0, [fp, #-4]
    aac4:	sub	r0, r0, #1
    aac8:	cmp	r0, #39	; 0x27
    aacc:	str	r0, [fp, #-36]	; 0xffffffdc
    aad0:	bhi	ab84 <sf_gen_load+0x150>
    aad4:	add	r0, pc, #8
    aad8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    aadc:	ldr	r2, [r0, r1, lsl #2]
    aae0:	add	pc, r0, r2
    aae4:	.word	0x00000130
    aae8:	.word	0x00000214
    aaec:	.word	0x00000214
    aaf0:	.word	0x00000214
    aaf4:	.word	0x00000344
    aaf8:	.word	0x00000344
    aafc:	.word	0x00000344
    ab00:	.word	0x00000344
    ab04:	.word	0x00000344
    ab08:	.word	0x00000344
    ab0c:	.word	0x00000214
    ab10:	.word	0x00000214
    ab14:	.word	0x00000214
    ab18:	.word	0x00000214
    ab1c:	.word	0x00000214
    ab20:	.word	0x00000214
    ab24:	.word	0x00000214
    ab28:	.word	0x00000494
    ab2c:	.word	0x000000a0
    ab30:	.word	0x000000a0
    ab34:	.word	0x00000344
    ab38:	.word	0x00000344
    ab3c:	.word	0x000000a0
    ab40:	.word	0x000000a0
    ab44:	.word	0x000000a0
    ab48:	.word	0x000000a0
    ab4c:	.word	0x000000a0
    ab50:	.word	0x000000a0
    ab54:	.word	0x000000a0
    ab58:	.word	0x000000a0
    ab5c:	.word	0x000000a0
    ab60:	.word	0x000000a0
    ab64:	.word	0x000000a0
    ab68:	.word	0x000000a0
    ab6c:	.word	0x000000a0
    ab70:	.word	0x000000a0
    ab74:	.word	0x000000a0
    ab78:	.word	0x000000a0
    ab7c:	.word	0x000000a0
    ab80:	.word	0x000000ac
    ab84:	ldr	r0, [pc, #1120]	; afec <sf_gen_load+0x5b8>
    ab88:	add	r0, pc, r0
    ab8c:	bl	2c88 <sf_bpf_error>
    ab90:	ldr	r0, [pc, #1092]	; afdc <sf_gen_load+0x5a8>
    ab94:	add	r0, pc, r0
    ab98:	ldr	r0, [r0]
    ab9c:	cmp	r0, #163	; 0xa3
    aba0:	beq	abd8 <sf_gen_load+0x1a4>
    aba4:	ldr	r0, [pc, #1076]	; afe0 <sf_gen_load+0x5ac>
    aba8:	add	r0, pc, r0
    abac:	ldr	r0, [r0]
    abb0:	cmp	r0, #127	; 0x7f
    abb4:	beq	abd8 <sf_gen_load+0x1a4>
    abb8:	ldr	r0, [pc, #1060]	; afe4 <sf_gen_load+0x5b0>
    abbc:	add	r0, pc, r0
    abc0:	ldr	r0, [r0]
    abc4:	cmp	r0, #119	; 0x77
    abc8:	beq	abd8 <sf_gen_load+0x1a4>
    abcc:	ldr	r0, [pc, #1044]	; afe8 <sf_gen_load+0x5b4>
    abd0:	add	r0, pc, r0
    abd4:	bl	2c88 <sf_bpf_error>
    abd8:	ldr	r0, [fp, #-8]
    abdc:	bl	b128 <xfer_to_x>
    abe0:	str	r0, [fp, #-16]
    abe4:	ldr	r0, [fp, #-12]
    abe8:	orr	r0, r0, #64	; 0x40
    abec:	bl	b160 <new_stmt>
    abf0:	str	r0, [fp, #-20]	; 0xffffffec
    abf4:	ldr	r0, [fp, #-16]
    abf8:	ldr	r1, [fp, #-20]	; 0xffffffec
    abfc:	bl	a9f0 <sf_append>
    ac00:	ldr	r0, [fp, #-8]
    ac04:	ldr	r0, [r0, #4]
    ac08:	ldr	r1, [fp, #-16]
    ac0c:	bl	a9f0 <sf_append>
    ac10:	b	af84 <sf_gen_load+0x550>
    ac14:	bl	b194 <gen_llprefixlen>
    ac18:	str	r0, [fp, #-16]
    ac1c:	ldr	r0, [fp, #-16]
    ac20:	movw	lr, #0
    ac24:	cmp	r0, lr
    ac28:	beq	aca8 <sf_gen_load+0x274>
    ac2c:	ldr	r0, [fp, #-16]
    ac30:	ldr	r1, [fp, #-8]
    ac34:	str	r0, [fp, #-40]	; 0xffffffd8
    ac38:	mov	r0, r1
    ac3c:	bl	b230 <xfer_to_a>
    ac40:	ldr	r1, [fp, #-40]	; 0xffffffd8
    ac44:	str	r0, [fp, #-44]	; 0xffffffd4
    ac48:	mov	r0, r1
    ac4c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    ac50:	bl	a9f0 <sf_append>
    ac54:	ldr	r0, [fp, #-16]
    ac58:	movw	r1, #12
    ac5c:	str	r0, [fp, #-48]	; 0xffffffd0
    ac60:	mov	r0, r1
    ac64:	bl	b160 <new_stmt>
    ac68:	ldr	r1, [fp, #-48]	; 0xffffffd0
    ac6c:	str	r0, [fp, #-52]	; 0xffffffcc
    ac70:	mov	r0, r1
    ac74:	ldr	r1, [fp, #-52]	; 0xffffffcc
    ac78:	bl	a9f0 <sf_append>
    ac7c:	ldr	r0, [fp, #-16]
    ac80:	movw	r1, #7
    ac84:	str	r0, [fp, #-56]	; 0xffffffc8
    ac88:	mov	r0, r1
    ac8c:	bl	b160 <new_stmt>
    ac90:	ldr	r1, [fp, #-56]	; 0xffffffc8
    ac94:	str	r0, [fp, #-60]	; 0xffffffc4
    ac98:	mov	r0, r1
    ac9c:	ldr	r1, [fp, #-60]	; 0xffffffc4
    aca0:	bl	a9f0 <sf_append>
    aca4:	b	acb4 <sf_gen_load+0x280>
    aca8:	ldr	r0, [fp, #-8]
    acac:	bl	b128 <xfer_to_x>
    acb0:	str	r0, [fp, #-16]
    acb4:	ldr	r0, [fp, #-12]
    acb8:	orr	r0, r0, #64	; 0x40
    acbc:	bl	b160 <new_stmt>
    acc0:	ldr	lr, [pc, #784]	; afd8 <sf_gen_load+0x5a4>
    acc4:	add	lr, pc, lr
    acc8:	str	r0, [fp, #-20]	; 0xffffffec
    accc:	ldr	r0, [lr]
    acd0:	ldr	lr, [fp, #-20]	; 0xffffffec
    acd4:	str	r0, [lr, #12]
    acd8:	ldr	r0, [fp, #-16]
    acdc:	ldr	r1, [fp, #-20]	; 0xffffffec
    ace0:	bl	a9f0 <sf_append>
    ace4:	ldr	r0, [fp, #-8]
    ace8:	ldr	r0, [r0, #4]
    acec:	ldr	r1, [fp, #-16]
    acf0:	bl	a9f0 <sf_append>
    acf4:	b	af84 <sf_gen_load+0x550>
    acf8:	bl	b268 <gen_off_macpl>
    acfc:	str	r0, [fp, #-16]
    ad00:	ldr	r0, [fp, #-16]
    ad04:	movw	lr, #0
    ad08:	cmp	r0, lr
    ad0c:	beq	ad8c <sf_gen_load+0x358>
    ad10:	ldr	r0, [fp, #-16]
    ad14:	ldr	r1, [fp, #-8]
    ad18:	str	r0, [sp, #64]	; 0x40
    ad1c:	mov	r0, r1
    ad20:	bl	b230 <xfer_to_a>
    ad24:	ldr	r1, [sp, #64]	; 0x40
    ad28:	str	r0, [sp, #60]	; 0x3c
    ad2c:	mov	r0, r1
    ad30:	ldr	r1, [sp, #60]	; 0x3c
    ad34:	bl	a9f0 <sf_append>
    ad38:	ldr	r0, [fp, #-16]
    ad3c:	movw	r1, #12
    ad40:	str	r0, [sp, #56]	; 0x38
    ad44:	mov	r0, r1
    ad48:	bl	b160 <new_stmt>
    ad4c:	ldr	r1, [sp, #56]	; 0x38
    ad50:	str	r0, [sp, #52]	; 0x34
    ad54:	mov	r0, r1
    ad58:	ldr	r1, [sp, #52]	; 0x34
    ad5c:	bl	a9f0 <sf_append>
    ad60:	ldr	r0, [fp, #-16]
    ad64:	movw	r1, #7
    ad68:	str	r0, [sp, #48]	; 0x30
    ad6c:	mov	r0, r1
    ad70:	bl	b160 <new_stmt>
    ad74:	ldr	r1, [sp, #48]	; 0x30
    ad78:	str	r0, [sp, #44]	; 0x2c
    ad7c:	mov	r0, r1
    ad80:	ldr	r1, [sp, #44]	; 0x2c
    ad84:	bl	a9f0 <sf_append>
    ad88:	b	ad98 <sf_gen_load+0x364>
    ad8c:	ldr	r0, [fp, #-8]
    ad90:	bl	b128 <xfer_to_x>
    ad94:	str	r0, [fp, #-16]
    ad98:	ldr	r0, [fp, #-12]
    ad9c:	orr	r0, r0, #64	; 0x40
    ada0:	bl	b160 <new_stmt>
    ada4:	ldr	lr, [pc, #548]	; afd0 <sf_gen_load+0x59c>
    ada8:	add	lr, pc, lr
    adac:	ldr	r1, [pc, #544]	; afd4 <sf_gen_load+0x5a0>
    adb0:	add	r1, pc, r1
    adb4:	str	r0, [fp, #-20]	; 0xffffffec
    adb8:	ldr	r0, [r1]
    adbc:	ldr	r1, [lr]
    adc0:	add	r0, r0, r1
    adc4:	ldr	r1, [fp, #-20]	; 0xffffffec
    adc8:	str	r0, [r1, #12]
    adcc:	ldr	r0, [fp, #-16]
    add0:	ldr	r1, [fp, #-20]	; 0xffffffec
    add4:	bl	a9f0 <sf_append>
    add8:	ldr	r0, [fp, #-8]
    addc:	ldr	r0, [r0, #4]
    ade0:	ldr	r1, [fp, #-16]
    ade4:	bl	a9f0 <sf_append>
    ade8:	ldr	r0, [fp, #-4]
    adec:	bl	5148 <sf_gen_proto_abbrev>
    adf0:	str	r0, [fp, #-24]	; 0xffffffe8
    adf4:	ldr	r0, [fp, #-8]
    adf8:	ldr	r0, [r0]
    adfc:	movw	r1, #0
    ae00:	cmp	r0, r1
    ae04:	beq	ae18 <sf_gen_load+0x3e4>
    ae08:	ldr	r0, [fp, #-8]
    ae0c:	ldr	r0, [r0]
    ae10:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ae14:	bl	4ec0 <sf_gen_and>
    ae18:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ae1c:	ldr	r1, [fp, #-8]
    ae20:	str	r0, [r1]
    ae24:	b	af84 <sf_gen_load+0x550>
    ae28:	bl	b2fc <gen_loadx_iphdrlen>
    ae2c:	str	r0, [fp, #-16]
    ae30:	ldr	r0, [fp, #-16]
    ae34:	ldr	lr, [fp, #-8]
    ae38:	str	r0, [sp, #40]	; 0x28
    ae3c:	mov	r0, lr
    ae40:	bl	b230 <xfer_to_a>
    ae44:	ldr	lr, [sp, #40]	; 0x28
    ae48:	str	r0, [sp, #36]	; 0x24
    ae4c:	mov	r0, lr
    ae50:	ldr	r1, [sp, #36]	; 0x24
    ae54:	bl	a9f0 <sf_append>
    ae58:	ldr	r0, [fp, #-16]
    ae5c:	movw	r1, #12
    ae60:	str	r0, [sp, #32]
    ae64:	mov	r0, r1
    ae68:	bl	b160 <new_stmt>
    ae6c:	ldr	r1, [sp, #32]
    ae70:	str	r0, [sp, #28]
    ae74:	mov	r0, r1
    ae78:	ldr	r1, [sp, #28]
    ae7c:	bl	a9f0 <sf_append>
    ae80:	ldr	r0, [fp, #-16]
    ae84:	movw	r1, #7
    ae88:	str	r0, [sp, #24]
    ae8c:	mov	r0, r1
    ae90:	bl	b160 <new_stmt>
    ae94:	ldr	r1, [sp, #24]
    ae98:	str	r0, [sp, #20]
    ae9c:	mov	r0, r1
    aea0:	ldr	r1, [sp, #20]
    aea4:	bl	a9f0 <sf_append>
    aea8:	ldr	r0, [fp, #-16]
    aeac:	ldr	r1, [fp, #-12]
    aeb0:	orr	r1, r1, #64	; 0x40
    aeb4:	str	r0, [sp, #16]
    aeb8:	mov	r0, r1
    aebc:	bl	b160 <new_stmt>
    aec0:	str	r0, [fp, #-20]	; 0xffffffec
    aec4:	ldr	r1, [sp, #16]
    aec8:	str	r0, [sp, #12]
    aecc:	mov	r0, r1
    aed0:	ldr	r1, [sp, #12]
    aed4:	bl	a9f0 <sf_append>
    aed8:	ldr	r0, [pc, #232]	; afc8 <sf_gen_load+0x594>
    aedc:	add	r0, pc, r0
    aee0:	ldr	r1, [pc, #228]	; afcc <sf_gen_load+0x598>
    aee4:	add	r1, pc, r1
    aee8:	ldr	r1, [r1]
    aeec:	ldr	r0, [r0]
    aef0:	add	r0, r1, r0
    aef4:	ldr	r1, [fp, #-20]	; 0xffffffec
    aef8:	str	r0, [r1, #12]
    aefc:	ldr	r0, [fp, #-8]
    af00:	ldr	r0, [r0, #4]
    af04:	ldr	r1, [fp, #-16]
    af08:	bl	a9f0 <sf_append>
    af0c:	ldr	r0, [fp, #-4]
    af10:	bl	5148 <sf_gen_proto_abbrev>
    af14:	str	r0, [sp, #8]
    af18:	bl	6a80 <gen_ipfrag>
    af1c:	str	r0, [fp, #-24]	; 0xffffffe8
    af20:	ldr	r1, [sp, #8]
    af24:	str	r0, [sp, #4]
    af28:	mov	r0, r1
    af2c:	ldr	r1, [sp, #4]
    af30:	bl	4ec0 <sf_gen_and>
    af34:	ldr	r0, [fp, #-8]
    af38:	ldr	r0, [r0]
    af3c:	movw	r1, #0
    af40:	cmp	r0, r1
    af44:	beq	af58 <sf_gen_load+0x524>
    af48:	ldr	r0, [fp, #-8]
    af4c:	ldr	r0, [r0]
    af50:	ldr	r1, [fp, #-24]	; 0xffffffe8
    af54:	bl	4ec0 <sf_gen_and>
    af58:	movw	r0, #2
    af5c:	bl	5148 <sf_gen_proto_abbrev>
    af60:	ldr	r1, [fp, #-24]	; 0xffffffe8
    af64:	bl	4ec0 <sf_gen_and>
    af68:	ldr	r0, [fp, #-24]	; 0xffffffe8
    af6c:	ldr	r1, [fp, #-8]
    af70:	str	r0, [r1]
    af74:	b	af84 <sf_gen_load+0x550>
    af78:	ldr	r0, [pc, #68]	; afc4 <sf_gen_load+0x590>
    af7c:	add	r0, pc, r0
    af80:	bl	2c88 <sf_bpf_error>
    af84:	ldr	r0, [fp, #-28]	; 0xffffffe4
    af88:	ldr	r1, [fp, #-8]
    af8c:	str	r0, [r1, #8]
    af90:	movw	r0, #2
    af94:	bl	b160 <new_stmt>
    af98:	str	r0, [fp, #-16]
    af9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    afa0:	ldr	r1, [fp, #-16]
    afa4:	str	r0, [r1, #12]
    afa8:	ldr	r0, [fp, #-8]
    afac:	ldr	r0, [r0, #4]
    afb0:	ldr	r1, [fp, #-16]
    afb4:	bl	a9f0 <sf_append>
    afb8:	ldr	r0, [fp, #-8]
    afbc:	mov	sp, fp
    afc0:	pop	{fp, pc}
    afc4:	.word	0x00011671
    afc8:	.word	0x0002f718
    afcc:	.word	0x0002f70c
    afd0:	.word	0x0002f84c
    afd4:	.word	0x0002f840
    afd8:	.word	0x0002f928
    afdc:	.word	0x0002fa4c
    afe0:	.word	0x0002fa38
    afe4:	.word	0x0002fa24
    afe8:	.word	0x000119f4
    afec:	.word	0x00011a20
    aff0:	.word	0x00011af3

0000aff4 <alloc_reg>:
    aff4:	push	{fp, lr}
    aff8:	mov	fp, sp
    affc:	sub	sp, sp, #16
    b000:	movw	r0, #16
    b004:	str	r0, [fp, #-4]
    b008:	ldr	r0, [fp, #-4]
    b00c:	mvn	r1, #0
    b010:	add	r0, r0, r1
    b014:	str	r0, [fp, #-4]
    b018:	cmp	r0, #0
    b01c:	blt	b0b8 <alloc_reg+0xc4>
    b020:	ldr	r0, [pc, #160]	; b0c8 <alloc_reg+0xd4>
    b024:	add	r0, pc, r0
    b028:	ldr	r1, [pc, #168]	; b0d8 <alloc_reg+0xe4>
    b02c:	ldr	r1, [pc, r1]
    b030:	ldr	r2, [pc, #164]	; b0dc <alloc_reg+0xe8>
    b034:	add	r2, pc, r2
    b038:	add	r1, r2, r1, lsl #2
    b03c:	ldr	r1, [r1]
    b040:	cmp	r1, #0
    b044:	str	r0, [sp, #8]
    b048:	beq	b078 <alloc_reg+0x84>
    b04c:	ldr	r0, [pc, #128]	; b0d4 <alloc_reg+0xe0>
    b050:	add	r0, pc, r0
    b054:	ldr	r1, [pc, #132]	; b0e0 <alloc_reg+0xec>
    b058:	ldr	r1, [pc, r1]
    b05c:	add	r1, r1, #1
    b060:	asr	r2, r1, #31
    b064:	add	r2, r1, r2, lsr #28
    b068:	bic	r2, r2, #15
    b06c:	sub	r1, r1, r2
    b070:	str	r1, [r0]
    b074:	b	b0b4 <alloc_reg+0xc0>
    b078:	ldr	r0, [pc, #76]	; b0cc <alloc_reg+0xd8>
    b07c:	add	r0, pc, r0
    b080:	ldr	r1, [pc, #72]	; b0d0 <alloc_reg+0xdc>
    b084:	add	r1, pc, r1
    b088:	ldr	r2, [pc, #84]	; b0e4 <alloc_reg+0xf0>
    b08c:	ldr	r2, [pc, r2]
    b090:	ldr	r3, [pc, #80]	; b0e8 <alloc_reg+0xf4>
    b094:	add	r3, pc, r3
    b098:	add	r2, r3, r2, lsl #2
    b09c:	movw	r3, #1
    b0a0:	str	r3, [r2]
    b0a4:	ldr	r0, [r0]
    b0a8:	str	r1, [sp, #4]
    b0ac:	mov	sp, fp
    b0b0:	pop	{fp, pc}
    b0b4:	b	b008 <alloc_reg+0x14>
    b0b8:	ldr	r0, [pc, #4]	; b0c4 <alloc_reg+0xd0>
    b0bc:	add	r0, pc, r0
    b0c0:	bl	2c88 <sf_bpf_error>
    b0c4:	.word	0x0001259b
    b0c8:	.word	0x0002f6a0
    b0cc:	.word	0x0002f644
    b0d0:	.word	0x0002f640
    b0d4:	.word	0x0002f670
    b0d8:	.word	0x0002f694
    b0dc:	.word	0x0002f690
    b0e0:	.word	0x0002f668
    b0e4:	.word	0x0002f634
    b0e8:	.word	0x0002f630

0000b0ec <free_reg>:
    b0ec:	sub	sp, sp, #8
    b0f0:	ldr	r1, [pc, #40]	; b120 <free_reg+0x34>
    b0f4:	add	r1, pc, r1
    b0f8:	str	r0, [sp, #4]
    b0fc:	ldr	r0, [sp, #4]
    b100:	ldr	r2, [pc, #28]	; b124 <free_reg+0x38>
    b104:	add	r2, pc, r2
    b108:	add	r0, r2, r0, lsl #2
    b10c:	movw	r2, #0
    b110:	str	r2, [r0]
    b114:	str	r1, [sp]
    b118:	add	sp, sp, #8
    b11c:	bx	lr
    b120:	.word	0x0002f5d0
    b124:	.word	0x0002f5c0

0000b128 <xfer_to_x>:
    b128:	push	{fp, lr}
    b12c:	mov	fp, sp
    b130:	sub	sp, sp, #8
    b134:	str	r0, [sp, #4]
    b138:	movw	r0, #97	; 0x61
    b13c:	bl	b160 <new_stmt>
    b140:	str	r0, [sp]
    b144:	ldr	r0, [sp, #4]
    b148:	ldr	r0, [r0, #8]
    b14c:	ldr	lr, [sp]
    b150:	str	r0, [lr, #12]
    b154:	ldr	r0, [sp]
    b158:	mov	sp, fp
    b15c:	pop	{fp, pc}

0000b160 <new_stmt>:
    b160:	push	{fp, lr}
    b164:	mov	fp, sp
    b168:	sub	sp, sp, #8
    b16c:	str	r0, [sp, #4]
    b170:	movw	r0, #20
    b174:	bl	2d78 <newchunk>
    b178:	str	r0, [sp]
    b17c:	ldr	r0, [sp, #4]
    b180:	ldr	lr, [sp]
    b184:	str	r0, [lr]
    b188:	ldr	r0, [sp]
    b18c:	mov	sp, fp
    b190:	pop	{fp, pc}

0000b194 <gen_llprefixlen>:
    b194:	push	{fp, lr}
    b198:	mov	fp, sp
    b19c:	sub	sp, sp, #8
    b1a0:	ldr	r0, [pc, #132]	; b22c <gen_llprefixlen+0x98>
    b1a4:	ldr	r0, [pc, r0]
    b1a8:	cmp	r0, #119	; 0x77
    b1ac:	str	r0, [sp]
    b1b0:	beq	b1e8 <gen_llprefixlen+0x54>
    b1b4:	b	b1b8 <gen_llprefixlen+0x24>
    b1b8:	ldr	r0, [sp]
    b1bc:	cmp	r0, #127	; 0x7f
    b1c0:	beq	b200 <gen_llprefixlen+0x6c>
    b1c4:	b	b1c8 <gen_llprefixlen+0x34>
    b1c8:	ldr	r0, [sp]
    b1cc:	cmp	r0, #163	; 0xa3
    b1d0:	beq	b1f4 <gen_llprefixlen+0x60>
    b1d4:	b	b1d8 <gen_llprefixlen+0x44>
    b1d8:	ldr	r0, [sp]
    b1dc:	cmp	r0, #192	; 0xc0
    b1e0:	beq	b20c <gen_llprefixlen+0x78>
    b1e4:	b	b218 <gen_llprefixlen+0x84>
    b1e8:	bl	10244 <gen_prism_llprefixlen>
    b1ec:	str	r0, [sp, #4]
    b1f0:	b	b220 <gen_llprefixlen+0x8c>
    b1f4:	bl	102ac <gen_avs_llprefixlen>
    b1f8:	str	r0, [sp, #4]
    b1fc:	b	b220 <gen_llprefixlen+0x8c>
    b200:	bl	10314 <gen_radiotap_llprefixlen>
    b204:	str	r0, [sp, #4]
    b208:	b	b220 <gen_llprefixlen+0x8c>
    b20c:	bl	1037c <gen_ppi_llprefixlen>
    b210:	str	r0, [sp, #4]
    b214:	b	b220 <gen_llprefixlen+0x8c>
    b218:	movw	r0, #0
    b21c:	str	r0, [sp, #4]
    b220:	ldr	r0, [sp, #4]
    b224:	mov	sp, fp
    b228:	pop	{fp, pc}
    b22c:	.word	0x0002f43c

0000b230 <xfer_to_a>:
    b230:	push	{fp, lr}
    b234:	mov	fp, sp
    b238:	sub	sp, sp, #8
    b23c:	str	r0, [sp, #4]
    b240:	movw	r0, #96	; 0x60
    b244:	bl	b160 <new_stmt>
    b248:	str	r0, [sp]
    b24c:	ldr	r0, [sp, #4]
    b250:	ldr	r0, [r0, #8]
    b254:	ldr	lr, [sp]
    b258:	str	r0, [lr, #12]
    b25c:	ldr	r0, [sp]
    b260:	mov	sp, fp
    b264:	pop	{fp, pc}

0000b268 <gen_off_macpl>:
    b268:	push	{fp, lr}
    b26c:	mov	fp, sp
    b270:	sub	sp, sp, #8
    b274:	ldr	r0, [pc, #112]	; b2ec <gen_off_macpl+0x84>
    b278:	add	r0, pc, r0
    b27c:	ldr	r0, [r0]
    b280:	cmp	r0, #0
    b284:	beq	b2d8 <gen_off_macpl+0x70>
    b288:	ldr	r0, [pc, #96]	; b2f0 <gen_off_macpl+0x88>
    b28c:	add	r0, pc, r0
    b290:	ldr	r0, [r0]
    b294:	cmn	r0, #1
    b298:	bne	b2ac <gen_off_macpl+0x44>
    b29c:	bl	aff4 <alloc_reg>
    b2a0:	ldr	lr, [pc, #76]	; b2f4 <gen_off_macpl+0x8c>
    b2a4:	add	lr, pc, lr
    b2a8:	str	r0, [lr]
    b2ac:	movw	r0, #97	; 0x61
    b2b0:	bl	b160 <new_stmt>
    b2b4:	ldr	lr, [pc, #60]	; b2f8 <gen_off_macpl+0x90>
    b2b8:	add	lr, pc, lr
    b2bc:	str	r0, [sp]
    b2c0:	ldr	r0, [lr]
    b2c4:	ldr	lr, [sp]
    b2c8:	str	r0, [lr, #12]
    b2cc:	ldr	r0, [sp]
    b2d0:	str	r0, [sp, #4]
    b2d4:	b	b2e0 <gen_off_macpl+0x78>
    b2d8:	movw	r0, #0
    b2dc:	str	r0, [sp, #4]
    b2e0:	ldr	r0, [sp, #4]
    b2e4:	mov	sp, fp
    b2e8:	pop	{fp, pc}
    b2ec:	.word	0x0002f43c
    b2f0:	.word	0x0002f430
    b2f4:	.word	0x0002f418
    b2f8:	.word	0x0002f404

0000b2fc <gen_loadx_iphdrlen>:
    b2fc:	push	{fp, lr}
    b300:	mov	fp, sp
    b304:	sub	sp, sp, #24
    b308:	bl	b268 <gen_off_macpl>
    b30c:	str	r0, [fp, #-4]
    b310:	ldr	r0, [fp, #-4]
    b314:	movw	lr, #0
    b318:	cmp	r0, lr
    b31c:	beq	b3e8 <gen_loadx_iphdrlen+0xec>
    b320:	movw	r0, #80	; 0x50
    b324:	bl	b160 <new_stmt>
    b328:	ldr	lr, [pc, #252]	; b42c <gen_loadx_iphdrlen+0x130>
    b32c:	add	lr, pc, lr
    b330:	str	r0, [fp, #-8]
    b334:	ldr	r0, [lr]
    b338:	ldr	lr, [fp, #-8]
    b33c:	str	r0, [lr, #12]
    b340:	ldr	r0, [fp, #-4]
    b344:	ldr	r1, [fp, #-8]
    b348:	bl	a9f0 <sf_append>
    b34c:	movw	r0, #84	; 0x54
    b350:	bl	b160 <new_stmt>
    b354:	str	r0, [fp, #-8]
    b358:	ldr	r0, [fp, #-8]
    b35c:	movw	r1, #15
    b360:	str	r1, [r0, #12]
    b364:	ldr	r0, [fp, #-4]
    b368:	ldr	r1, [fp, #-8]
    b36c:	bl	a9f0 <sf_append>
    b370:	movw	r0, #100	; 0x64
    b374:	bl	b160 <new_stmt>
    b378:	str	r0, [fp, #-8]
    b37c:	ldr	r0, [fp, #-8]
    b380:	movw	r1, #2
    b384:	str	r1, [r0, #12]
    b388:	ldr	r0, [fp, #-4]
    b38c:	ldr	r1, [fp, #-8]
    b390:	bl	a9f0 <sf_append>
    b394:	ldr	r0, [fp, #-4]
    b398:	movw	r1, #12
    b39c:	str	r0, [sp, #12]
    b3a0:	mov	r0, r1
    b3a4:	bl	b160 <new_stmt>
    b3a8:	ldr	r1, [sp, #12]
    b3ac:	str	r0, [sp, #8]
    b3b0:	mov	r0, r1
    b3b4:	ldr	r1, [sp, #8]
    b3b8:	bl	a9f0 <sf_append>
    b3bc:	ldr	r0, [fp, #-4]
    b3c0:	movw	r1, #7
    b3c4:	str	r0, [sp, #4]
    b3c8:	mov	r0, r1
    b3cc:	bl	b160 <new_stmt>
    b3d0:	ldr	r1, [sp, #4]
    b3d4:	str	r0, [sp]
    b3d8:	mov	r0, r1
    b3dc:	ldr	r1, [sp]
    b3e0:	bl	a9f0 <sf_append>
    b3e4:	b	b418 <gen_loadx_iphdrlen+0x11c>
    b3e8:	movw	r0, #177	; 0xb1
    b3ec:	bl	b160 <new_stmt>
    b3f0:	ldr	lr, [pc, #44]	; b424 <gen_loadx_iphdrlen+0x128>
    b3f4:	add	lr, pc, lr
    b3f8:	ldr	r1, [pc, #40]	; b428 <gen_loadx_iphdrlen+0x12c>
    b3fc:	add	r1, pc, r1
    b400:	str	r0, [fp, #-4]
    b404:	ldr	r0, [r1]
    b408:	ldr	r1, [lr]
    b40c:	add	r0, r0, r1
    b410:	ldr	r1, [fp, #-4]
    b414:	str	r0, [r1, #12]
    b418:	ldr	r0, [fp, #-4]
    b41c:	mov	sp, fp
    b420:	pop	{fp, pc}
    b424:	.word	0x0002f200
    b428:	.word	0x0002f1f4
    b42c:	.word	0x0002f2c8

0000b430 <sf_gen_relation>:
    b430:	push	{fp, lr}
    b434:	mov	fp, sp
    b438:	sub	sp, sp, #40	; 0x28
    b43c:	str	r0, [fp, #-4]
    b440:	str	r1, [fp, #-8]
    b444:	str	r2, [fp, #-12]
    b448:	str	r3, [fp, #-16]
    b44c:	ldr	r0, [fp, #-12]
    b450:	bl	b128 <xfer_to_x>
    b454:	str	r0, [sp, #20]
    b458:	ldr	r0, [fp, #-8]
    b45c:	bl	b230 <xfer_to_a>
    b460:	str	r0, [sp, #16]
    b464:	ldr	r0, [fp, #-4]
    b468:	cmp	r0, #16
    b46c:	bne	b49c <sf_gen_relation+0x6c>
    b470:	movw	r0, #28
    b474:	bl	b160 <new_stmt>
    b478:	str	r0, [sp, #12]
    b47c:	ldr	r0, [fp, #-4]
    b480:	orr	r0, r0, #5
    b484:	bl	b5a4 <new_block>
    b488:	str	r0, [sp, #8]
    b48c:	ldr	r0, [sp, #16]
    b490:	ldr	r1, [sp, #12]
    b494:	bl	a9f0 <sf_append>
    b498:	b	b4b0 <sf_gen_relation+0x80>
    b49c:	ldr	r0, [fp, #-4]
    b4a0:	orr	r0, r0, #5
    b4a4:	orr	r0, r0, #8
    b4a8:	bl	b5a4 <new_block>
    b4ac:	str	r0, [sp, #8]
    b4b0:	ldr	r0, [fp, #-16]
    b4b4:	cmp	r0, #0
    b4b8:	beq	b4c4 <sf_gen_relation+0x94>
    b4bc:	ldr	r0, [sp, #8]
    b4c0:	bl	5110 <sf_gen_not>
    b4c4:	ldr	r0, [sp, #20]
    b4c8:	ldr	r1, [sp, #16]
    b4cc:	bl	a9f0 <sf_append>
    b4d0:	ldr	r0, [fp, #-12]
    b4d4:	ldr	r0, [r0, #4]
    b4d8:	ldr	r1, [sp, #20]
    b4dc:	bl	a9f0 <sf_append>
    b4e0:	ldr	r0, [fp, #-8]
    b4e4:	ldr	r0, [r0, #4]
    b4e8:	ldr	r1, [fp, #-12]
    b4ec:	ldr	r1, [r1, #4]
    b4f0:	bl	a9f0 <sf_append>
    b4f4:	ldr	r0, [fp, #-8]
    b4f8:	ldr	r0, [r0, #4]
    b4fc:	ldr	r1, [sp, #8]
    b500:	str	r0, [r1, #4]
    b504:	ldr	r0, [fp, #-8]
    b508:	ldr	r0, [r0, #8]
    b50c:	bl	b0ec <free_reg>
    b510:	ldr	r0, [fp, #-12]
    b514:	ldr	r0, [r0, #8]
    b518:	bl	b0ec <free_reg>
    b51c:	ldr	r0, [fp, #-8]
    b520:	ldr	r0, [r0]
    b524:	movw	r1, #0
    b528:	cmp	r0, r1
    b52c:	beq	b570 <sf_gen_relation+0x140>
    b530:	ldr	r0, [fp, #-12]
    b534:	ldr	r0, [r0]
    b538:	movw	r1, #0
    b53c:	cmp	r0, r1
    b540:	beq	b560 <sf_gen_relation+0x130>
    b544:	ldr	r0, [fp, #-8]
    b548:	ldr	r0, [r0]
    b54c:	ldr	r1, [fp, #-12]
    b550:	ldr	r1, [r1]
    b554:	str	r1, [sp, #4]
    b558:	bl	4ec0 <sf_gen_and>
    b55c:	b	b56c <sf_gen_relation+0x13c>
    b560:	ldr	r0, [fp, #-8]
    b564:	ldr	r0, [r0]
    b568:	str	r0, [sp, #4]
    b56c:	b	b57c <sf_gen_relation+0x14c>
    b570:	ldr	r0, [fp, #-12]
    b574:	ldr	r0, [r0]
    b578:	str	r0, [sp, #4]
    b57c:	ldr	r0, [sp, #4]
    b580:	movw	r1, #0
    b584:	cmp	r0, r1
    b588:	beq	b598 <sf_gen_relation+0x168>
    b58c:	ldr	r0, [sp, #4]
    b590:	ldr	r1, [sp, #8]
    b594:	bl	4ec0 <sf_gen_and>
    b598:	ldr	r0, [sp, #8]
    b59c:	mov	sp, fp
    b5a0:	pop	{fp, pc}

0000b5a4 <new_block>:
    b5a4:	push	{fp, lr}
    b5a8:	mov	fp, sp
    b5ac:	sub	sp, sp, #8
    b5b0:	str	r0, [sp, #4]
    b5b4:	movw	r0, #208	; 0xd0
    b5b8:	bl	2d78 <newchunk>
    b5bc:	str	r0, [sp]
    b5c0:	ldr	r0, [sp, #4]
    b5c4:	ldr	lr, [sp]
    b5c8:	str	r0, [lr, #8]
    b5cc:	ldr	r0, [sp]
    b5d0:	ldr	lr, [sp]
    b5d4:	str	r0, [lr, #96]	; 0x60
    b5d8:	ldr	r0, [sp]
    b5dc:	mov	sp, fp
    b5e0:	pop	{fp, pc}

0000b5e4 <sf_gen_loadlen>:
    b5e4:	push	{fp, lr}
    b5e8:	mov	fp, sp
    b5ec:	sub	sp, sp, #16
    b5f0:	bl	aff4 <alloc_reg>
    b5f4:	str	r0, [fp, #-4]
    b5f8:	movw	r0, #12
    b5fc:	bl	2d78 <newchunk>
    b600:	str	r0, [sp, #8]
    b604:	movw	r0, #128	; 0x80
    b608:	bl	b160 <new_stmt>
    b60c:	str	r0, [sp, #4]
    b610:	movw	r0, #2
    b614:	bl	b160 <new_stmt>
    b618:	ldr	lr, [sp, #4]
    b61c:	str	r0, [lr, #16]
    b620:	ldr	r0, [fp, #-4]
    b624:	ldr	lr, [sp, #4]
    b628:	ldr	lr, [lr, #16]
    b62c:	str	r0, [lr, #12]
    b630:	ldr	r0, [sp, #4]
    b634:	ldr	lr, [sp, #8]
    b638:	str	r0, [lr, #4]
    b63c:	ldr	r0, [fp, #-4]
    b640:	ldr	lr, [sp, #8]
    b644:	str	r0, [lr, #8]
    b648:	ldr	r0, [sp, #8]
    b64c:	mov	sp, fp
    b650:	pop	{fp, pc}

0000b654 <sf_gen_loadi>:
    b654:	push	{fp, lr}
    b658:	mov	fp, sp
    b65c:	sub	sp, sp, #16
    b660:	str	r0, [fp, #-4]
    b664:	movw	r0, #12
    b668:	bl	2d78 <newchunk>
    b66c:	str	r0, [sp, #8]
    b670:	bl	aff4 <alloc_reg>
    b674:	str	r0, [sp]
    b678:	movw	r0, #0
    b67c:	bl	b160 <new_stmt>
    b680:	str	r0, [sp, #4]
    b684:	ldr	r0, [fp, #-4]
    b688:	ldr	lr, [sp, #4]
    b68c:	str	r0, [lr, #12]
    b690:	movw	r0, #2
    b694:	bl	b160 <new_stmt>
    b698:	ldr	lr, [sp, #4]
    b69c:	str	r0, [lr, #16]
    b6a0:	ldr	r0, [sp]
    b6a4:	ldr	lr, [sp, #4]
    b6a8:	ldr	lr, [lr, #16]
    b6ac:	str	r0, [lr, #12]
    b6b0:	ldr	r0, [sp, #4]
    b6b4:	ldr	lr, [sp, #8]
    b6b8:	str	r0, [lr, #4]
    b6bc:	ldr	r0, [sp]
    b6c0:	ldr	lr, [sp, #8]
    b6c4:	str	r0, [lr, #8]
    b6c8:	ldr	r0, [sp, #8]
    b6cc:	mov	sp, fp
    b6d0:	pop	{fp, pc}

0000b6d4 <sf_gen_neg>:
    b6d4:	push	{fp, lr}
    b6d8:	mov	fp, sp
    b6dc:	sub	sp, sp, #8
    b6e0:	str	r0, [sp, #4]
    b6e4:	ldr	r0, [sp, #4]
    b6e8:	bl	b230 <xfer_to_a>
    b6ec:	str	r0, [sp]
    b6f0:	ldr	r0, [sp, #4]
    b6f4:	ldr	r0, [r0, #4]
    b6f8:	ldr	r1, [sp]
    b6fc:	bl	a9f0 <sf_append>
    b700:	movw	r0, #132	; 0x84
    b704:	bl	b160 <new_stmt>
    b708:	str	r0, [sp]
    b70c:	ldr	r0, [sp]
    b710:	movw	r1, #0
    b714:	str	r1, [r0, #12]
    b718:	ldr	r0, [sp, #4]
    b71c:	ldr	r0, [r0, #4]
    b720:	ldr	r1, [sp]
    b724:	bl	a9f0 <sf_append>
    b728:	movw	r0, #2
    b72c:	bl	b160 <new_stmt>
    b730:	str	r0, [sp]
    b734:	ldr	r0, [sp, #4]
    b738:	ldr	r0, [r0, #8]
    b73c:	ldr	r1, [sp]
    b740:	str	r0, [r1, #12]
    b744:	ldr	r0, [sp, #4]
    b748:	ldr	r0, [r0, #4]
    b74c:	ldr	r1, [sp]
    b750:	bl	a9f0 <sf_append>
    b754:	ldr	r0, [sp, #4]
    b758:	mov	sp, fp
    b75c:	pop	{fp, pc}

0000b760 <sf_gen_arth>:
    b760:	push	{fp, lr}
    b764:	mov	fp, sp
    b768:	sub	sp, sp, #24
    b76c:	str	r0, [fp, #-4]
    b770:	str	r1, [fp, #-8]
    b774:	str	r2, [sp, #12]
    b778:	ldr	r0, [sp, #12]
    b77c:	bl	b128 <xfer_to_x>
    b780:	str	r0, [sp, #8]
    b784:	ldr	r0, [fp, #-8]
    b788:	bl	b230 <xfer_to_a>
    b78c:	str	r0, [sp, #4]
    b790:	ldr	r0, [fp, #-4]
    b794:	orr	r0, r0, #12
    b798:	bl	b160 <new_stmt>
    b79c:	str	r0, [sp]
    b7a0:	ldr	r0, [sp, #4]
    b7a4:	ldr	r1, [sp]
    b7a8:	bl	a9f0 <sf_append>
    b7ac:	ldr	r0, [sp, #8]
    b7b0:	ldr	r1, [sp, #4]
    b7b4:	bl	a9f0 <sf_append>
    b7b8:	ldr	r0, [sp, #12]
    b7bc:	ldr	r0, [r0, #4]
    b7c0:	ldr	r1, [sp, #8]
    b7c4:	bl	a9f0 <sf_append>
    b7c8:	ldr	r0, [fp, #-8]
    b7cc:	ldr	r0, [r0, #4]
    b7d0:	ldr	r1, [sp, #12]
    b7d4:	ldr	r1, [r1, #4]
    b7d8:	bl	a9f0 <sf_append>
    b7dc:	ldr	r0, [fp, #-8]
    b7e0:	ldr	r0, [r0, #8]
    b7e4:	bl	b0ec <free_reg>
    b7e8:	ldr	r0, [sp, #12]
    b7ec:	ldr	r0, [r0, #8]
    b7f0:	bl	b0ec <free_reg>
    b7f4:	movw	r0, #2
    b7f8:	bl	b160 <new_stmt>
    b7fc:	str	r0, [sp, #8]
    b800:	bl	aff4 <alloc_reg>
    b804:	ldr	r1, [sp, #8]
    b808:	str	r0, [r1, #12]
    b80c:	ldr	r1, [fp, #-8]
    b810:	str	r0, [r1, #8]
    b814:	ldr	r0, [fp, #-8]
    b818:	ldr	r0, [r0, #4]
    b81c:	ldr	r1, [sp, #8]
    b820:	bl	a9f0 <sf_append>
    b824:	ldr	r0, [fp, #-8]
    b828:	mov	sp, fp
    b82c:	pop	{fp, pc}

0000b830 <sf_gen_greater>:
    b830:	push	{fp, lr}
    b834:	mov	fp, sp
    b838:	sub	sp, sp, #8
    b83c:	str	r0, [sp, #4]
    b840:	ldr	r1, [sp, #4]
    b844:	movw	r0, #48	; 0x30
    b848:	bl	b854 <gen_len>
    b84c:	mov	sp, fp
    b850:	pop	{fp, pc}

0000b854 <gen_len>:
    b854:	push	{fp, lr}
    b858:	mov	fp, sp
    b85c:	sub	sp, sp, #16
    b860:	str	r0, [fp, #-4]
    b864:	str	r1, [sp, #8]
    b868:	movw	r0, #128	; 0x80
    b86c:	bl	b160 <new_stmt>
    b870:	str	r0, [sp, #4]
    b874:	ldr	r0, [fp, #-4]
    b878:	orr	r0, r0, #5
    b87c:	bl	b5a4 <new_block>
    b880:	str	r0, [sp]
    b884:	ldr	r0, [sp, #4]
    b888:	ldr	r1, [sp]
    b88c:	str	r0, [r1, #4]
    b890:	ldr	r0, [sp, #8]
    b894:	ldr	r1, [sp]
    b898:	str	r0, [r1, #20]
    b89c:	ldr	r0, [sp]
    b8a0:	mov	sp, fp
    b8a4:	pop	{fp, pc}

0000b8a8 <sf_gen_less>:
    b8a8:	push	{fp, lr}
    b8ac:	mov	fp, sp
    b8b0:	sub	sp, sp, #8
    b8b4:	str	r0, [sp, #4]
    b8b8:	ldr	r1, [sp, #4]
    b8bc:	movw	r0, #32
    b8c0:	bl	b854 <gen_len>
    b8c4:	str	r0, [sp]
    b8c8:	ldr	r0, [sp]
    b8cc:	bl	5110 <sf_gen_not>
    b8d0:	ldr	r0, [sp]
    b8d4:	mov	sp, fp
    b8d8:	pop	{fp, pc}

0000b8dc <sf_gen_byteop>:
    b8dc:	push	{fp, lr}
    b8e0:	mov	fp, sp
    b8e4:	sub	sp, sp, #32
    b8e8:	str	r0, [fp, #-8]
    b8ec:	str	r1, [fp, #-12]
    b8f0:	str	r2, [sp, #16]
    b8f4:	ldr	r0, [fp, #-8]
    b8f8:	cmp	r0, #38	; 0x26
    b8fc:	str	r0, [sp, #4]
    b900:	beq	b9c0 <sf_gen_byteop+0xe4>
    b904:	b	b908 <sf_gen_byteop+0x2c>
    b908:	ldr	r0, [sp, #4]
    b90c:	cmp	r0, #60	; 0x3c
    b910:	beq	b968 <sf_gen_byteop+0x8c>
    b914:	b	b918 <sf_gen_byteop+0x3c>
    b918:	ldr	r0, [sp, #4]
    b91c:	cmp	r0, #61	; 0x3d
    b920:	beq	b94c <sf_gen_byteop+0x70>
    b924:	b	b928 <sf_gen_byteop+0x4c>
    b928:	ldr	r0, [sp, #4]
    b92c:	cmp	r0, #62	; 0x3e
    b930:	beq	b98c <sf_gen_byteop+0xb0>
    b934:	b	b938 <sf_gen_byteop+0x5c>
    b938:	ldr	r0, [sp, #4]
    b93c:	cmp	r0, #124	; 0x7c
    b940:	beq	b9b0 <sf_gen_byteop+0xd4>
    b944:	b	b948 <sf_gen_byteop+0x6c>
    b948:	bl	1048 <abort@plt>
    b94c:	ldr	r1, [fp, #-12]
    b950:	ldr	r3, [sp, #16]
    b954:	movw	r0, #1
    b958:	movw	r2, #16
    b95c:	bl	6a24 <gen_cmp>
    b960:	str	r0, [fp, #-4]
    b964:	b	ba00 <sf_gen_byteop+0x124>
    b968:	ldr	r1, [fp, #-12]
    b96c:	ldr	r3, [sp, #16]
    b970:	movw	r0, #1
    b974:	movw	r2, #16
    b978:	bl	ba0c <gen_cmp_lt>
    b97c:	str	r0, [sp, #12]
    b980:	ldr	r0, [sp, #12]
    b984:	str	r0, [fp, #-4]
    b988:	b	ba00 <sf_gen_byteop+0x124>
    b98c:	ldr	r1, [fp, #-12]
    b990:	ldr	r3, [sp, #16]
    b994:	movw	r0, #1
    b998:	movw	r2, #16
    b99c:	bl	ba68 <gen_cmp_gt>
    b9a0:	str	r0, [sp, #12]
    b9a4:	ldr	r0, [sp, #12]
    b9a8:	str	r0, [fp, #-4]
    b9ac:	b	ba00 <sf_gen_byteop+0x124>
    b9b0:	movw	r0, #68	; 0x44
    b9b4:	bl	b160 <new_stmt>
    b9b8:	str	r0, [sp, #8]
    b9bc:	b	b9cc <sf_gen_byteop+0xf0>
    b9c0:	movw	r0, #84	; 0x54
    b9c4:	bl	b160 <new_stmt>
    b9c8:	str	r0, [sp, #8]
    b9cc:	ldr	r0, [sp, #16]
    b9d0:	ldr	r1, [sp, #8]
    b9d4:	str	r0, [r1, #12]
    b9d8:	movw	r0, #21
    b9dc:	bl	b5a4 <new_block>
    b9e0:	str	r0, [sp, #12]
    b9e4:	ldr	r0, [sp, #8]
    b9e8:	ldr	r1, [sp, #12]
    b9ec:	str	r0, [r1, #4]
    b9f0:	ldr	r0, [sp, #12]
    b9f4:	bl	5110 <sf_gen_not>
    b9f8:	ldr	r0, [sp, #12]
    b9fc:	str	r0, [fp, #-4]
    ba00:	ldr	r0, [fp, #-4]
    ba04:	mov	sp, fp
    ba08:	pop	{fp, pc}

0000ba0c <gen_cmp_lt>:
    ba0c:	push	{fp, lr}
    ba10:	mov	fp, sp
    ba14:	sub	sp, sp, #32
    ba18:	str	r0, [fp, #-4]
    ba1c:	str	r1, [fp, #-8]
    ba20:	str	r2, [fp, #-12]
    ba24:	str	r3, [sp, #16]
    ba28:	ldr	r0, [fp, #-4]
    ba2c:	ldr	r1, [fp, #-8]
    ba30:	ldr	r2, [fp, #-12]
    ba34:	ldr	r3, [sp, #16]
    ba38:	mvn	ip, #0
    ba3c:	str	r3, [sp, #12]
    ba40:	mov	r3, ip
    ba44:	movw	ip, #48	; 0x30
    ba48:	str	ip, [sp]
    ba4c:	movw	ip, #1
    ba50:	str	ip, [sp, #4]
    ba54:	ldr	ip, [sp, #12]
    ba58:	str	ip, [sp, #8]
    ba5c:	bl	d4c8 <gen_ncmp>
    ba60:	mov	sp, fp
    ba64:	pop	{fp, pc}

0000ba68 <gen_cmp_gt>:
    ba68:	push	{fp, lr}
    ba6c:	mov	fp, sp
    ba70:	sub	sp, sp, #32
    ba74:	str	r0, [fp, #-4]
    ba78:	str	r1, [fp, #-8]
    ba7c:	str	r2, [fp, #-12]
    ba80:	str	r3, [sp, #16]
    ba84:	ldr	r0, [fp, #-4]
    ba88:	ldr	r1, [fp, #-8]
    ba8c:	ldr	r2, [fp, #-12]
    ba90:	ldr	r3, [sp, #16]
    ba94:	mvn	ip, #0
    ba98:	str	r3, [sp, #12]
    ba9c:	mov	r3, ip
    baa0:	movw	ip, #32
    baa4:	str	ip, [sp]
    baa8:	movw	ip, #0
    baac:	str	ip, [sp, #4]
    bab0:	ldr	ip, [sp, #12]
    bab4:	str	ip, [sp, #8]
    bab8:	bl	d4c8 <gen_ncmp>
    babc:	mov	sp, fp
    bac0:	pop	{fp, pc}

0000bac4 <sf_gen_broadcast>:
    bac4:	push	{fp, lr}
    bac8:	mov	fp, sp
    bacc:	sub	sp, sp, #48	; 0x30
    bad0:	str	r0, [fp, #-8]
    bad4:	ldr	r0, [fp, #-8]
    bad8:	cmp	r0, #2
    badc:	str	r0, [sp, #20]
    bae0:	bcc	baf8 <sf_gen_broadcast+0x34>
    bae4:	b	bae8 <sf_gen_broadcast+0x24>
    bae8:	ldr	r0, [sp, #20]
    baec:	cmp	r0, #2
    baf0:	beq	bcc4 <sf_gen_broadcast+0x200>
    baf4:	b	bd90 <sf_gen_broadcast+0x2cc>
    baf8:	ldr	r0, [pc, #732]	; bddc <sf_gen_broadcast+0x318>
    bafc:	ldr	r0, [pc, r0]
    bb00:	cmp	r0, #1
    bb04:	str	r0, [sp, #16]
    bb08:	beq	bbd8 <sf_gen_broadcast+0x114>
    bb0c:	b	bb10 <sf_gen_broadcast+0x4c>
    bb10:	ldr	r0, [sp, #16]
    bb14:	cmp	r0, #6
    bb18:	beq	bc08 <sf_gen_broadcast+0x144>
    bb1c:	b	bb20 <sf_gen_broadcast+0x5c>
    bb20:	ldr	r0, [sp, #16]
    bb24:	cmp	r0, #7
    bb28:	beq	bbc0 <sf_gen_broadcast+0xfc>
    bb2c:	b	bb30 <sf_gen_broadcast+0x6c>
    bb30:	ldr	r0, [sp, #16]
    bb34:	cmp	r0, #10
    bb38:	beq	bbf0 <sf_gen_broadcast+0x12c>
    bb3c:	b	bb40 <sf_gen_broadcast+0x7c>
    bb40:	ldr	r0, [sp, #16]
    bb44:	cmp	r0, #105	; 0x69
    bb48:	beq	bc20 <sf_gen_broadcast+0x15c>
    bb4c:	b	bb50 <sf_gen_broadcast+0x8c>
    bb50:	ldr	r0, [sp, #16]
    bb54:	cmp	r0, #119	; 0x77
    bb58:	beq	bc20 <sf_gen_broadcast+0x15c>
    bb5c:	b	bb60 <sf_gen_broadcast+0x9c>
    bb60:	ldr	r0, [sp, #16]
    bb64:	cmp	r0, #122	; 0x7a
    bb68:	beq	bc38 <sf_gen_broadcast+0x174>
    bb6c:	b	bb70 <sf_gen_broadcast+0xac>
    bb70:	ldr	r0, [sp, #16]
    bb74:	cmp	r0, #123	; 0x7b
    bb78:	beq	bc50 <sf_gen_broadcast+0x18c>
    bb7c:	b	bb80 <sf_gen_broadcast+0xbc>
    bb80:	ldr	r0, [sp, #16]
    bb84:	cmp	r0, #127	; 0x7f
    bb88:	beq	bc20 <sf_gen_broadcast+0x15c>
    bb8c:	b	bb90 <sf_gen_broadcast+0xcc>
    bb90:	ldr	r0, [sp, #16]
    bb94:	cmp	r0, #129	; 0x81
    bb98:	beq	bbc0 <sf_gen_broadcast+0xfc>
    bb9c:	b	bba0 <sf_gen_broadcast+0xdc>
    bba0:	ldr	r0, [sp, #16]
    bba4:	cmp	r0, #163	; 0xa3
    bba8:	beq	bc20 <sf_gen_broadcast+0x15c>
    bbac:	b	bbb0 <sf_gen_broadcast+0xec>
    bbb0:	ldr	r0, [sp, #16]
    bbb4:	cmp	r0, #192	; 0xc0
    bbb8:	beq	bc20 <sf_gen_broadcast+0x15c>
    bbbc:	b	bcb4 <sf_gen_broadcast+0x1f0>
    bbc0:	ldr	r0, [pc, #520]	; bdd0 <sf_gen_broadcast+0x30c>
    bbc4:	add	r0, pc, r0
    bbc8:	movw	r1, #2
    bbcc:	bl	bde0 <gen_ahostop>
    bbd0:	str	r0, [fp, #-4]
    bbd4:	b	bd9c <sf_gen_broadcast+0x2d8>
    bbd8:	ldr	r0, [pc, #492]	; bdcc <sf_gen_broadcast+0x308>
    bbdc:	add	r0, pc, r0
    bbe0:	movw	r1, #2
    bbe4:	bl	7f14 <gen_ehostop>
    bbe8:	str	r0, [fp, #-4]
    bbec:	b	bd9c <sf_gen_broadcast+0x2d8>
    bbf0:	ldr	r0, [pc, #464]	; bdc8 <sf_gen_broadcast+0x304>
    bbf4:	add	r0, pc, r0
    bbf8:	movw	r1, #2
    bbfc:	bl	8034 <gen_fhostop>
    bc00:	str	r0, [fp, #-4]
    bc04:	b	bd9c <sf_gen_broadcast+0x2d8>
    bc08:	ldr	r0, [pc, #436]	; bdc4 <sf_gen_broadcast+0x300>
    bc0c:	add	r0, pc, r0
    bc10:	movw	r1, #2
    bc14:	bl	8138 <gen_thostop>
    bc18:	str	r0, [fp, #-4]
    bc1c:	b	bd9c <sf_gen_broadcast+0x2d8>
    bc20:	ldr	r0, [pc, #408]	; bdc0 <sf_gen_broadcast+0x2fc>
    bc24:	add	r0, pc, r0
    bc28:	movw	r1, #2
    bc2c:	bl	8238 <gen_wlanhostop>
    bc30:	str	r0, [fp, #-4]
    bc34:	b	bd9c <sf_gen_broadcast+0x2d8>
    bc38:	ldr	r0, [pc, #380]	; bdbc <sf_gen_broadcast+0x2f8>
    bc3c:	add	r0, pc, r0
    bc40:	movw	r1, #2
    bc44:	bl	8918 <gen_ipfchostop>
    bc48:	str	r0, [fp, #-4]
    bc4c:	b	bd9c <sf_gen_broadcast+0x2d8>
    bc50:	ldr	r0, [pc, #348]	; bdb4 <sf_gen_broadcast+0x2f0>
    bc54:	add	r0, pc, r0
    bc58:	ldr	r0, [r0]
    bc5c:	cmp	r0, #0
    bc60:	beq	bcb0 <sf_gen_broadcast+0x1ec>
    bc64:	movw	r0, #1
    bc68:	movw	r1, #4
    bc6c:	movw	r2, #8
    bc70:	movw	r3, #65280	; 0xff00
    bc74:	bl	6a24 <gen_cmp>
    bc78:	str	r0, [fp, #-20]	; 0xffffffec
    bc7c:	ldr	r0, [fp, #-20]	; 0xffffffec
    bc80:	bl	5110 <sf_gen_not>
    bc84:	ldr	r0, [pc, #300]	; bdb8 <sf_gen_broadcast+0x2f4>
    bc88:	add	r0, pc, r0
    bc8c:	movw	r1, #2
    bc90:	bl	7f14 <gen_ehostop>
    bc94:	str	r0, [fp, #-16]
    bc98:	ldr	r0, [fp, #-20]	; 0xffffffec
    bc9c:	ldr	r1, [fp, #-16]
    bca0:	bl	4ec0 <sf_gen_and>
    bca4:	ldr	r0, [fp, #-16]
    bca8:	str	r0, [fp, #-4]
    bcac:	b	bd9c <sf_gen_broadcast+0x2d8>
    bcb0:	b	bcc0 <sf_gen_broadcast+0x1fc>
    bcb4:	ldr	r0, [pc, #280]	; bdd4 <sf_gen_broadcast+0x310>
    bcb8:	add	r0, pc, r0
    bcbc:	bl	2c88 <sf_bpf_error>
    bcc0:	b	bd90 <sf_gen_broadcast+0x2cc>
    bcc4:	ldr	r0, [pc, #220]	; bda8 <sf_gen_broadcast+0x2e4>
    bcc8:	add	r0, pc, r0
    bccc:	ldr	r0, [r0]
    bcd0:	cmn	r0, #1
    bcd4:	bne	bce4 <sf_gen_broadcast+0x220>
    bcd8:	ldr	r0, [pc, #208]	; bdb0 <sf_gen_broadcast+0x2ec>
    bcdc:	add	r0, pc, r0
    bce0:	bl	2c88 <sf_bpf_error>
    bce4:	movw	r0, #2048	; 0x800
    bce8:	bl	5c54 <gen_linktype>
    bcec:	ldr	lr, [pc, #184]	; bdac <sf_gen_broadcast+0x2e8>
    bcf0:	add	lr, pc, lr
    bcf4:	str	r0, [fp, #-16]
    bcf8:	ldr	r0, [lr]
    bcfc:	mvn	lr, #0
    bd00:	eor	r0, r0, lr
    bd04:	str	r0, [fp, #-12]
    bd08:	ldr	r0, [fp, #-12]
    bd0c:	movw	lr, #3
    bd10:	str	r0, [sp, #12]
    bd14:	mov	r0, lr
    bd18:	movw	r1, #16
    bd1c:	movw	lr, #0
    bd20:	mov	r2, lr
    bd24:	mov	r3, lr
    bd28:	ldr	lr, [sp, #12]
    bd2c:	str	lr, [sp]
    bd30:	bl	bee8 <gen_mcmp>
    bd34:	str	r0, [fp, #-20]	; 0xffffffec
    bd38:	ldr	r0, [fp, #-12]
    bd3c:	mvn	r1, #0
    bd40:	and	r3, r0, r1
    bd44:	ldr	r0, [fp, #-12]
    bd48:	movw	r1, #3
    bd4c:	str	r0, [sp, #8]
    bd50:	mov	r0, r1
    bd54:	movw	r1, #16
    bd58:	movw	r2, #0
    bd5c:	ldr	lr, [sp, #8]
    bd60:	str	lr, [sp]
    bd64:	bl	bee8 <gen_mcmp>
    bd68:	str	r0, [sp, #24]
    bd6c:	ldr	r0, [fp, #-20]	; 0xffffffec
    bd70:	ldr	r1, [sp, #24]
    bd74:	bl	5078 <sf_gen_or>
    bd78:	ldr	r0, [fp, #-16]
    bd7c:	ldr	r1, [sp, #24]
    bd80:	bl	4ec0 <sf_gen_and>
    bd84:	ldr	r0, [sp, #24]
    bd88:	str	r0, [fp, #-4]
    bd8c:	b	bd9c <sf_gen_broadcast+0x2d8>
    bd90:	ldr	r0, [pc, #64]	; bdd8 <sf_gen_broadcast+0x314>
    bd94:	add	r0, pc, r0
    bd98:	bl	2c88 <sf_bpf_error>
    bd9c:	ldr	r0, [fp, #-4]
    bda0:	mov	sp, fp
    bda4:	pop	{fp, pc}
    bda8:	.word	0x0002e910
    bdac:	.word	0x0002e8e8
    bdb0:	.word	0x0001095d
    bdb4:	.word	0x0002e990
    bdb8:	.word	0x0002e5c0
    bdbc:	.word	0x0002e60c
    bdc0:	.word	0x0002e624
    bdc4:	.word	0x0002e63c
    bdc8:	.word	0x0002e654
    bdcc:	.word	0x0002e66c
    bdd0:	.word	0x0002ea34
    bdd4:	.word	0x0001096c
    bdd8:	.word	0x000108d8
    bddc:	.word	0x0002eae4

0000bde0 <gen_ahostop>:
    bde0:	push	{fp, lr}
    bde4:	mov	fp, sp
    bde8:	sub	sp, sp, #32
    bdec:	str	r0, [fp, #-8]
    bdf0:	str	r1, [fp, #-12]
    bdf4:	ldr	r0, [fp, #-12]
    bdf8:	cmp	r0, #4
    bdfc:	str	r0, [sp, #8]
    be00:	bhi	bed8 <gen_ahostop+0xf8>
    be04:	add	r0, pc, #8
    be08:	ldr	r1, [sp, #8]
    be0c:	ldr	r2, [r0, r1, lsl #2]
    be10:	add	pc, r0, r2
    be14:	.word	0x0000008c
    be18:	.word	0x00000014
    be1c:	.word	0x00000034
    be20:	.word	0x0000008c
    be24:	.word	0x00000054
    be28:	ldr	r3, [fp, #-8]
    be2c:	movw	r0, #1
    be30:	str	r0, [sp, #4]
    be34:	movw	r1, #0
    be38:	ldr	r2, [sp, #4]
    be3c:	bl	f75c <gen_bcmp>
    be40:	str	r0, [fp, #-4]
    be44:	b	bedc <gen_ahostop+0xfc>
    be48:	ldr	r3, [fp, #-8]
    be4c:	movw	r0, #1
    be50:	str	r0, [sp]
    be54:	ldr	r1, [sp]
    be58:	ldr	r2, [sp]
    be5c:	bl	f75c <gen_bcmp>
    be60:	str	r0, [fp, #-4]
    be64:	b	bedc <gen_ahostop+0xfc>
    be68:	ldr	r0, [fp, #-8]
    be6c:	movw	r1, #1
    be70:	bl	bde0 <gen_ahostop>
    be74:	str	r0, [sp, #16]
    be78:	ldr	r0, [fp, #-8]
    be7c:	movw	r1, #2
    be80:	bl	bde0 <gen_ahostop>
    be84:	str	r0, [sp, #12]
    be88:	ldr	r0, [sp, #16]
    be8c:	ldr	r1, [sp, #12]
    be90:	bl	4ec0 <sf_gen_and>
    be94:	ldr	r0, [sp, #12]
    be98:	str	r0, [fp, #-4]
    be9c:	b	bedc <gen_ahostop+0xfc>
    bea0:	ldr	r0, [fp, #-8]
    bea4:	movw	r1, #1
    bea8:	bl	bde0 <gen_ahostop>
    beac:	str	r0, [sp, #16]
    beb0:	ldr	r0, [fp, #-8]
    beb4:	movw	r1, #2
    beb8:	bl	bde0 <gen_ahostop>
    bebc:	str	r0, [sp, #12]
    bec0:	ldr	r0, [sp, #16]
    bec4:	ldr	r1, [sp, #12]
    bec8:	bl	5078 <sf_gen_or>
    becc:	ldr	r0, [sp, #12]
    bed0:	str	r0, [fp, #-4]
    bed4:	b	bedc <gen_ahostop+0xfc>
    bed8:	bl	1048 <abort@plt>
    bedc:	ldr	r0, [fp, #-4]
    bee0:	mov	sp, fp
    bee4:	pop	{fp, pc}

0000bee8 <gen_mcmp>:
    bee8:	push	{r4, sl, fp, lr}
    beec:	add	fp, sp, #8
    bef0:	sub	sp, sp, #32
    bef4:	ldr	ip, [fp, #8]
    bef8:	str	r0, [fp, #-12]
    befc:	str	r1, [fp, #-16]
    bf00:	str	r2, [sp, #20]
    bf04:	str	r3, [sp, #16]
    bf08:	ldr	r0, [fp, #-12]
    bf0c:	ldr	r1, [fp, #-16]
    bf10:	ldr	r2, [sp, #20]
    bf14:	ldr	r3, [fp, #8]
    bf18:	ldr	lr, [sp, #16]
    bf1c:	movw	r4, #16
    bf20:	str	r4, [sp]
    bf24:	movw	r4, #0
    bf28:	str	r4, [sp, #4]
    bf2c:	str	lr, [sp, #8]
    bf30:	str	ip, [sp, #12]
    bf34:	bl	d4c8 <gen_ncmp>
    bf38:	sub	sp, fp, #8
    bf3c:	pop	{r4, sl, fp, pc}

0000bf40 <sf_gen_multicast>:
    bf40:	push	{fp, lr}
    bf44:	mov	fp, sp
    bf48:	sub	sp, sp, #40	; 0x28
    bf4c:	str	r0, [fp, #-8]
    bf50:	ldr	r0, [fp, #-8]
    bf54:	cmp	r0, #2
    bf58:	str	r0, [sp, #12]
    bf5c:	bcc	bf84 <sf_gen_multicast+0x44>
    bf60:	b	bf64 <sf_gen_multicast+0x24>
    bf64:	ldr	r0, [sp, #12]
    bf68:	cmp	r0, #2
    bf6c:	beq	c2d4 <sf_gen_multicast+0x394>
    bf70:	b	bf74 <sf_gen_multicast+0x34>
    bf74:	ldr	r0, [sp, #12]
    bf78:	cmp	r0, #17
    bf7c:	beq	c314 <sf_gen_multicast+0x3d4>
    bf80:	b	c350 <sf_gen_multicast+0x410>
    bf84:	ldr	r0, [pc, #1004]	; c378 <sf_gen_multicast+0x438>
    bf88:	ldr	r0, [pc, r0]
    bf8c:	cmp	r0, #1
    bf90:	str	r0, [sp, #8]
    bf94:	beq	c064 <sf_gen_multicast+0x124>
    bf98:	b	bf9c <sf_gen_multicast+0x5c>
    bf9c:	ldr	r0, [sp, #8]
    bfa0:	cmp	r0, #6
    bfa4:	beq	c084 <sf_gen_multicast+0x144>
    bfa8:	b	bfac <sf_gen_multicast+0x6c>
    bfac:	ldr	r0, [sp, #8]
    bfb0:	cmp	r0, #7
    bfb4:	beq	c04c <sf_gen_multicast+0x10c>
    bfb8:	b	bfbc <sf_gen_multicast+0x7c>
    bfbc:	ldr	r0, [sp, #8]
    bfc0:	cmp	r0, #10
    bfc4:	beq	c074 <sf_gen_multicast+0x134>
    bfc8:	b	bfcc <sf_gen_multicast+0x8c>
    bfcc:	ldr	r0, [sp, #8]
    bfd0:	cmp	r0, #105	; 0x69
    bfd4:	beq	c094 <sf_gen_multicast+0x154>
    bfd8:	b	bfdc <sf_gen_multicast+0x9c>
    bfdc:	ldr	r0, [sp, #8]
    bfe0:	cmp	r0, #119	; 0x77
    bfe4:	beq	c094 <sf_gen_multicast+0x154>
    bfe8:	b	bfec <sf_gen_multicast+0xac>
    bfec:	ldr	r0, [sp, #8]
    bff0:	cmp	r0, #122	; 0x7a
    bff4:	beq	c250 <sf_gen_multicast+0x310>
    bff8:	b	bffc <sf_gen_multicast+0xbc>
    bffc:	ldr	r0, [sp, #8]
    c000:	cmp	r0, #123	; 0x7b
    c004:	beq	c268 <sf_gen_multicast+0x328>
    c008:	b	c00c <sf_gen_multicast+0xcc>
    c00c:	ldr	r0, [sp, #8]
    c010:	cmp	r0, #127	; 0x7f
    c014:	beq	c094 <sf_gen_multicast+0x154>
    c018:	b	c01c <sf_gen_multicast+0xdc>
    c01c:	ldr	r0, [sp, #8]
    c020:	cmp	r0, #129	; 0x81
    c024:	beq	c04c <sf_gen_multicast+0x10c>
    c028:	b	c02c <sf_gen_multicast+0xec>
    c02c:	ldr	r0, [sp, #8]
    c030:	cmp	r0, #163	; 0xa3
    c034:	beq	c094 <sf_gen_multicast+0x154>
    c038:	b	c03c <sf_gen_multicast+0xfc>
    c03c:	ldr	r0, [sp, #8]
    c040:	cmp	r0, #192	; 0xc0
    c044:	beq	c094 <sf_gen_multicast+0x154>
    c048:	b	c2cc <sf_gen_multicast+0x38c>
    c04c:	ldr	r0, [pc, #796]	; c370 <sf_gen_multicast+0x430>
    c050:	add	r0, pc, r0
    c054:	movw	r1, #2
    c058:	bl	bde0 <gen_ahostop>
    c05c:	str	r0, [fp, #-4]
    c060:	b	c35c <sf_gen_multicast+0x41c>
    c064:	movw	r0, #0
    c068:	bl	c37c <gen_mac_multicast>
    c06c:	str	r0, [fp, #-4]
    c070:	b	c35c <sf_gen_multicast+0x41c>
    c074:	movw	r0, #1
    c078:	bl	c37c <gen_mac_multicast>
    c07c:	str	r0, [fp, #-4]
    c080:	b	c35c <sf_gen_multicast+0x41c>
    c084:	movw	r0, #2
    c088:	bl	c37c <gen_mac_multicast>
    c08c:	str	r0, [fp, #-4]
    c090:	b	c35c <sf_gen_multicast+0x41c>
    c094:	movw	r0, #1
    c098:	str	r0, [sp, #4]
    c09c:	ldr	r1, [sp, #4]
    c0a0:	movw	r2, #16
    c0a4:	bl	c3d0 <gen_load_a>
    c0a8:	str	r0, [sp, #16]
    c0ac:	movw	r0, #69	; 0x45
    c0b0:	bl	b5a4 <new_block>
    c0b4:	str	r0, [fp, #-16]
    c0b8:	ldr	r0, [fp, #-16]
    c0bc:	movw	r1, #1
    c0c0:	str	r1, [r0, #20]
    c0c4:	ldr	r0, [sp, #16]
    c0c8:	ldr	r1, [fp, #-16]
    c0cc:	str	r0, [r1, #4]
    c0d0:	movw	r0, #16
    c0d4:	bl	c37c <gen_mac_multicast>
    c0d8:	str	r0, [fp, #-12]
    c0dc:	ldr	r0, [fp, #-16]
    c0e0:	ldr	r1, [fp, #-12]
    c0e4:	bl	4ec0 <sf_gen_and>
    c0e8:	movw	r0, #1
    c0ec:	str	r0, [sp]
    c0f0:	ldr	r1, [sp]
    c0f4:	movw	r2, #16
    c0f8:	bl	c3d0 <gen_load_a>
    c0fc:	str	r0, [sp, #16]
    c100:	movw	r0, #69	; 0x45
    c104:	bl	b5a4 <new_block>
    c108:	str	r0, [sp, #20]
    c10c:	ldr	r0, [sp, #20]
    c110:	movw	r1, #1
    c114:	str	r1, [r0, #20]
    c118:	ldr	r0, [sp, #16]
    c11c:	ldr	r1, [sp, #20]
    c120:	str	r0, [r1, #4]
    c124:	ldr	r0, [sp, #20]
    c128:	bl	5110 <sf_gen_not>
    c12c:	movw	r0, #4
    c130:	bl	c37c <gen_mac_multicast>
    c134:	str	r0, [fp, #-16]
    c138:	ldr	r0, [sp, #20]
    c13c:	ldr	r1, [fp, #-16]
    c140:	bl	4ec0 <sf_gen_and>
    c144:	ldr	r0, [fp, #-16]
    c148:	ldr	r1, [fp, #-12]
    c14c:	bl	5078 <sf_gen_or>
    c150:	movw	r0, #1
    c154:	movw	r1, #0
    c158:	movw	r2, #16
    c15c:	bl	c3d0 <gen_load_a>
    c160:	str	r0, [sp, #16]
    c164:	movw	r0, #69	; 0x45
    c168:	bl	b5a4 <new_block>
    c16c:	str	r0, [fp, #-16]
    c170:	ldr	r0, [fp, #-16]
    c174:	movw	r1, #8
    c178:	str	r1, [r0, #20]
    c17c:	ldr	r0, [sp, #16]
    c180:	ldr	r1, [fp, #-16]
    c184:	str	r0, [r1, #4]
    c188:	ldr	r0, [fp, #-16]
    c18c:	ldr	r1, [fp, #-12]
    c190:	bl	4ec0 <sf_gen_and>
    c194:	movw	r0, #1
    c198:	movw	r1, #0
    c19c:	movw	r2, #16
    c1a0:	bl	c3d0 <gen_load_a>
    c1a4:	str	r0, [sp, #16]
    c1a8:	movw	r0, #69	; 0x45
    c1ac:	bl	b5a4 <new_block>
    c1b0:	str	r0, [sp, #20]
    c1b4:	ldr	r0, [sp, #20]
    c1b8:	movw	r1, #8
    c1bc:	str	r1, [r0, #20]
    c1c0:	ldr	r0, [sp, #16]
    c1c4:	ldr	r1, [sp, #20]
    c1c8:	str	r0, [r1, #4]
    c1cc:	ldr	r0, [sp, #20]
    c1d0:	bl	5110 <sf_gen_not>
    c1d4:	movw	r0, #4
    c1d8:	bl	c37c <gen_mac_multicast>
    c1dc:	str	r0, [fp, #-16]
    c1e0:	ldr	r0, [sp, #20]
    c1e4:	ldr	r1, [fp, #-16]
    c1e8:	bl	4ec0 <sf_gen_and>
    c1ec:	ldr	r0, [fp, #-16]
    c1f0:	ldr	r1, [fp, #-12]
    c1f4:	bl	5078 <sf_gen_or>
    c1f8:	movw	r0, #1
    c1fc:	movw	r1, #0
    c200:	movw	r2, #16
    c204:	bl	c3d0 <gen_load_a>
    c208:	str	r0, [sp, #16]
    c20c:	movw	r0, #69	; 0x45
    c210:	bl	b5a4 <new_block>
    c214:	str	r0, [fp, #-16]
    c218:	ldr	r0, [fp, #-16]
    c21c:	movw	r1, #4
    c220:	str	r1, [r0, #20]
    c224:	ldr	r0, [sp, #16]
    c228:	ldr	r1, [fp, #-16]
    c22c:	str	r0, [r1, #4]
    c230:	ldr	r0, [fp, #-16]
    c234:	bl	5110 <sf_gen_not>
    c238:	ldr	r0, [fp, #-16]
    c23c:	ldr	r1, [fp, #-12]
    c240:	bl	4ec0 <sf_gen_and>
    c244:	ldr	r0, [fp, #-12]
    c248:	str	r0, [fp, #-4]
    c24c:	b	c35c <sf_gen_multicast+0x41c>
    c250:	movw	r0, #2
    c254:	bl	c37c <gen_mac_multicast>
    c258:	str	r0, [fp, #-12]
    c25c:	ldr	r0, [fp, #-12]
    c260:	str	r0, [fp, #-4]
    c264:	b	c35c <sf_gen_multicast+0x41c>
    c268:	ldr	r0, [pc, #248]	; c368 <sf_gen_multicast+0x428>
    c26c:	add	r0, pc, r0
    c270:	ldr	r0, [r0]
    c274:	cmp	r0, #0
    c278:	beq	c2c8 <sf_gen_multicast+0x388>
    c27c:	movw	r0, #1
    c280:	movw	r1, #4
    c284:	movw	r2, #8
    c288:	movw	r3, #65280	; 0xff00
    c28c:	bl	6a24 <gen_cmp>
    c290:	str	r0, [fp, #-16]
    c294:	ldr	r0, [fp, #-16]
    c298:	bl	5110 <sf_gen_not>
    c29c:	ldr	r0, [pc, #200]	; c36c <sf_gen_multicast+0x42c>
    c2a0:	add	r0, pc, r0
    c2a4:	ldr	r0, [r0]
    c2a8:	bl	c37c <gen_mac_multicast>
    c2ac:	str	r0, [fp, #-12]
    c2b0:	ldr	r0, [fp, #-16]
    c2b4:	ldr	r1, [fp, #-12]
    c2b8:	bl	4ec0 <sf_gen_and>
    c2bc:	ldr	r0, [fp, #-12]
    c2c0:	str	r0, [fp, #-4]
    c2c4:	b	c35c <sf_gen_multicast+0x41c>
    c2c8:	b	c2d0 <sf_gen_multicast+0x390>
    c2cc:	b	c2d0 <sf_gen_multicast+0x390>
    c2d0:	b	c350 <sf_gen_multicast+0x410>
    c2d4:	movw	r0, #2048	; 0x800
    c2d8:	bl	5c54 <gen_linktype>
    c2dc:	str	r0, [fp, #-12]
    c2e0:	movw	r0, #3
    c2e4:	movw	lr, #16
    c2e8:	mov	r1, lr
    c2ec:	mov	r2, lr
    c2f0:	movw	r3, #224	; 0xe0
    c2f4:	bl	c554 <gen_cmp_ge>
    c2f8:	str	r0, [fp, #-16]
    c2fc:	ldr	r0, [fp, #-12]
    c300:	ldr	r1, [fp, #-16]
    c304:	bl	4ec0 <sf_gen_and>
    c308:	ldr	r0, [fp, #-16]
    c30c:	str	r0, [fp, #-4]
    c310:	b	c35c <sf_gen_multicast+0x41c>
    c314:	movw	r0, #34525	; 0x86dd
    c318:	bl	5c54 <gen_linktype>
    c31c:	str	r0, [fp, #-12]
    c320:	movw	r0, #3
    c324:	movw	r1, #24
    c328:	movw	r2, #16
    c32c:	movw	r3, #255	; 0xff
    c330:	bl	6a24 <gen_cmp>
    c334:	str	r0, [fp, #-16]
    c338:	ldr	r0, [fp, #-12]
    c33c:	ldr	r1, [fp, #-16]
    c340:	bl	4ec0 <sf_gen_and>
    c344:	ldr	r0, [fp, #-16]
    c348:	str	r0, [fp, #-4]
    c34c:	b	c35c <sf_gen_multicast+0x41c>
    c350:	ldr	r0, [pc, #28]	; c374 <sf_gen_multicast+0x434>
    c354:	add	r0, pc, r0
    c358:	bl	2c88 <sf_bpf_error>
    c35c:	ldr	r0, [fp, #-4]
    c360:	mov	sp, fp
    c364:	pop	{fp, pc}
    c368:	.word	0x0002e378
    c36c:	.word	0x0002e35c
    c370:	.word	0x0002e5a8
    c374:	.word	0x00010347
    c378:	.word	0x0002e658

0000c37c <gen_mac_multicast>:
    c37c:	push	{fp, lr}
    c380:	mov	fp, sp
    c384:	sub	sp, sp, #16
    c388:	str	r0, [fp, #-4]
    c38c:	ldr	r1, [fp, #-4]
    c390:	movw	r0, #1
    c394:	movw	r2, #16
    c398:	bl	c3d0 <gen_load_a>
    c39c:	str	r0, [sp, #4]
    c3a0:	movw	r0, #69	; 0x45
    c3a4:	bl	b5a4 <new_block>
    c3a8:	str	r0, [sp, #8]
    c3ac:	ldr	r0, [sp, #8]
    c3b0:	movw	r1, #1
    c3b4:	str	r1, [r0, #20]
    c3b8:	ldr	r0, [sp, #4]
    c3bc:	ldr	r1, [sp, #8]
    c3c0:	str	r0, [r1, #4]
    c3c4:	ldr	r0, [sp, #8]
    c3c8:	mov	sp, fp
    c3cc:	pop	{fp, pc}

0000c3d0 <gen_load_a>:
    c3d0:	push	{fp, lr}
    c3d4:	mov	fp, sp
    c3d8:	sub	sp, sp, #24
    c3dc:	str	r0, [fp, #-4]
    c3e0:	str	r1, [fp, #-8]
    c3e4:	str	r2, [sp, #12]
    c3e8:	ldr	r0, [fp, #-4]
    c3ec:	cmp	r0, #6
    c3f0:	str	r0, [sp]
    c3f4:	bhi	c530 <gen_load_a+0x160>
    c3f8:	add	r0, pc, #8
    c3fc:	ldr	r1, [sp]
    c400:	ldr	r2, [r0, r1, lsl #2]
    c404:	add	pc, r0, r2
    c408:	.word	0x0000001c
    c40c:	.word	0x0000003c
    c410:	.word	0x00000050
    c414:	.word	0x00000064
    c418:	.word	0x00000088
    c41c:	.word	0x000000ac
    c420:	.word	0x00000100
    c424:	ldr	r0, [sp, #12]
    c428:	orr	r0, r0, #32
    c42c:	bl	b160 <new_stmt>
    c430:	str	r0, [sp, #8]
    c434:	ldr	r0, [fp, #-8]
    c438:	ldr	lr, [sp, #8]
    c43c:	str	r0, [lr, #12]
    c440:	b	c534 <gen_load_a+0x164>
    c444:	ldr	r0, [fp, #-8]
    c448:	ldr	r1, [sp, #12]
    c44c:	bl	103e4 <gen_load_llrel>
    c450:	str	r0, [sp, #8]
    c454:	b	c534 <gen_load_a+0x164>
    c458:	ldr	r0, [fp, #-8]
    c45c:	ldr	r1, [sp, #12]
    c460:	bl	10478 <gen_load_macplrel>
    c464:	str	r0, [sp, #8]
    c468:	b	c534 <gen_load_a+0x164>
    c46c:	ldr	r0, [pc, #220]	; c550 <gen_load_a+0x180>
    c470:	add	r0, pc, r0
    c474:	ldr	r0, [r0]
    c478:	ldr	r1, [fp, #-8]
    c47c:	add	r0, r0, r1
    c480:	ldr	r1, [sp, #12]
    c484:	bl	10478 <gen_load_macplrel>
    c488:	str	r0, [sp, #8]
    c48c:	b	c534 <gen_load_a+0x164>
    c490:	ldr	r0, [pc, #180]	; c54c <gen_load_a+0x17c>
    c494:	add	r0, pc, r0
    c498:	ldr	r0, [r0]
    c49c:	ldr	r1, [fp, #-8]
    c4a0:	add	r0, r0, r1
    c4a4:	ldr	r1, [sp, #12]
    c4a8:	bl	10478 <gen_load_macplrel>
    c4ac:	str	r0, [sp, #8]
    c4b0:	b	c534 <gen_load_a+0x164>
    c4b4:	bl	b2fc <gen_loadx_iphdrlen>
    c4b8:	str	r0, [sp, #8]
    c4bc:	ldr	r0, [sp, #12]
    c4c0:	orr	r0, r0, #64	; 0x40
    c4c4:	bl	b160 <new_stmt>
    c4c8:	ldr	lr, [pc, #116]	; c544 <gen_load_a+0x174>
    c4cc:	add	lr, pc, lr
    c4d0:	ldr	r1, [pc, #112]	; c548 <gen_load_a+0x178>
    c4d4:	add	r1, pc, r1
    c4d8:	str	r0, [sp, #4]
    c4dc:	ldr	r0, [r1]
    c4e0:	ldr	r1, [lr]
    c4e4:	add	r0, r0, r1
    c4e8:	ldr	r1, [fp, #-8]
    c4ec:	add	r0, r0, r1
    c4f0:	ldr	r1, [sp, #4]
    c4f4:	str	r0, [r1, #12]
    c4f8:	ldr	r0, [sp, #8]
    c4fc:	ldr	r1, [sp, #4]
    c500:	bl	a9f0 <sf_append>
    c504:	b	c534 <gen_load_a+0x164>
    c508:	ldr	r0, [pc, #48]	; c540 <gen_load_a+0x170>
    c50c:	add	r0, pc, r0
    c510:	ldr	r0, [r0]
    c514:	add	r0, r0, #40	; 0x28
    c518:	ldr	r1, [fp, #-8]
    c51c:	add	r0, r0, r1
    c520:	ldr	r1, [sp, #12]
    c524:	bl	10478 <gen_load_macplrel>
    c528:	str	r0, [sp, #8]
    c52c:	b	c534 <gen_load_a+0x164>
    c530:	bl	1048 <abort@plt>
    c534:	ldr	r0, [sp, #8]
    c538:	mov	sp, fp
    c53c:	pop	{fp, pc}
    c540:	.word	0x0002e0e8
    c544:	.word	0x0002e128
    c548:	.word	0x0002e11c
    c54c:	.word	0x0002e16c
    c550:	.word	0x0002e184

0000c554 <gen_cmp_ge>:
    c554:	push	{fp, lr}
    c558:	mov	fp, sp
    c55c:	sub	sp, sp, #32
    c560:	str	r0, [fp, #-4]
    c564:	str	r1, [fp, #-8]
    c568:	str	r2, [fp, #-12]
    c56c:	str	r3, [sp, #16]
    c570:	ldr	r0, [fp, #-4]
    c574:	ldr	r1, [fp, #-8]
    c578:	ldr	r2, [fp, #-12]
    c57c:	ldr	r3, [sp, #16]
    c580:	mvn	ip, #0
    c584:	str	r3, [sp, #12]
    c588:	mov	r3, ip
    c58c:	movw	ip, #48	; 0x30
    c590:	str	ip, [sp]
    c594:	movw	ip, #0
    c598:	str	ip, [sp, #4]
    c59c:	ldr	ip, [sp, #12]
    c5a0:	str	ip, [sp, #8]
    c5a4:	bl	d4c8 <gen_ncmp>
    c5a8:	mov	sp, fp
    c5ac:	pop	{fp, pc}

0000c5b0 <sf_gen_inbound>:
    c5b0:	push	{fp, lr}
    c5b4:	mov	fp, sp
    c5b8:	sub	sp, sp, #56	; 0x38
    c5bc:	str	r0, [fp, #-4]
    c5c0:	ldr	r0, [pc, #1352]	; cb10 <sf_gen_inbound+0x560>
    c5c4:	ldr	r0, [pc, r0]
    c5c8:	sub	r0, r0, #8
    c5cc:	cmp	r0, #218	; 0xda
    c5d0:	str	r0, [fp, #-12]
    c5d4:	bhi	cae4 <sf_gen_inbound+0x534>
    c5d8:	add	r0, pc, #8
    c5dc:	ldr	r1, [fp, #-12]
    c5e0:	ldr	r2, [r0, r1, lsl #2]
    c5e4:	add	pc, r0, r2
    c5e8:	.word	0x0000036c
    c5ec:	.word	0x000004fc
    c5f0:	.word	0x000004fc
    c5f4:	.word	0x000004fc
    c5f8:	.word	0x000004fc
    c5fc:	.word	0x000004fc
    c600:	.word	0x000004fc
    c604:	.word	0x000004fc
    c608:	.word	0x000004fc
    c60c:	.word	0x000004fc
    c610:	.word	0x000004fc
    c614:	.word	0x000004fc
    c618:	.word	0x000004fc
    c61c:	.word	0x000004fc
    c620:	.word	0x000004fc
    c624:	.word	0x000004fc
    c628:	.word	0x000004fc
    c62c:	.word	0x000004fc
    c630:	.word	0x000004fc
    c634:	.word	0x000004fc
    c638:	.word	0x000004fc
    c63c:	.word	0x000004fc
    c640:	.word	0x000004fc
    c644:	.word	0x000004fc
    c648:	.word	0x000004fc
    c64c:	.word	0x000004fc
    c650:	.word	0x000004fc
    c654:	.word	0x000004fc
    c658:	.word	0x000004fc
    c65c:	.word	0x000004fc
    c660:	.word	0x000004fc
    c664:	.word	0x000004fc
    c668:	.word	0x000004fc
    c66c:	.word	0x000004fc
    c670:	.word	0x000004fc
    c674:	.word	0x000004fc
    c678:	.word	0x000004fc
    c67c:	.word	0x000004fc
    c680:	.word	0x000004fc
    c684:	.word	0x000004fc
    c688:	.word	0x000004fc
    c68c:	.word	0x000004fc
    c690:	.word	0x000004fc
    c694:	.word	0x000004fc
    c698:	.word	0x000004fc
    c69c:	.word	0x000004fc
    c6a0:	.word	0x000004fc
    c6a4:	.word	0x000004fc
    c6a8:	.word	0x000004fc
    c6ac:	.word	0x000004fc
    c6b0:	.word	0x000004fc
    c6b4:	.word	0x000004fc
    c6b8:	.word	0x000004fc
    c6bc:	.word	0x000004fc
    c6c0:	.word	0x000004fc
    c6c4:	.word	0x000004fc
    c6c8:	.word	0x000004fc
    c6cc:	.word	0x000004fc
    c6d0:	.word	0x000004fc
    c6d4:	.word	0x000004fc
    c6d8:	.word	0x000004fc
    c6dc:	.word	0x000004fc
    c6e0:	.word	0x000004fc
    c6e4:	.word	0x000004fc
    c6e8:	.word	0x000004fc
    c6ec:	.word	0x000004fc
    c6f0:	.word	0x000004fc
    c6f4:	.word	0x000004fc
    c6f8:	.word	0x000004fc
    c6fc:	.word	0x000004fc
    c700:	.word	0x000004fc
    c704:	.word	0x000004fc
    c708:	.word	0x000004fc
    c70c:	.word	0x000004fc
    c710:	.word	0x000004fc
    c714:	.word	0x000004fc
    c718:	.word	0x000004fc
    c71c:	.word	0x000004fc
    c720:	.word	0x000004fc
    c724:	.word	0x000004fc
    c728:	.word	0x000004fc
    c72c:	.word	0x000004fc
    c730:	.word	0x000004fc
    c734:	.word	0x000004fc
    c738:	.word	0x000004fc
    c73c:	.word	0x000004fc
    c740:	.word	0x000004fc
    c744:	.word	0x000004fc
    c748:	.word	0x000004fc
    c74c:	.word	0x000004fc
    c750:	.word	0x000004fc
    c754:	.word	0x000004fc
    c758:	.word	0x000004fc
    c75c:	.word	0x000004fc
    c760:	.word	0x000004fc
    c764:	.word	0x000004fc
    c768:	.word	0x000004fc
    c76c:	.word	0x000004fc
    c770:	.word	0x000004fc
    c774:	.word	0x000004fc
    c778:	.word	0x000004fc
    c77c:	.word	0x000004fc
    c780:	.word	0x000004fc
    c784:	.word	0x000004fc
    c788:	.word	0x000004fc
    c78c:	.word	0x0000040c
    c790:	.word	0x000004fc
    c794:	.word	0x000004fc
    c798:	.word	0x000004fc
    c79c:	.word	0x000004fc
    c7a0:	.word	0x000004fc
    c7a4:	.word	0x000004fc
    c7a8:	.word	0x000004fc
    c7ac:	.word	0x000004fc
    c7b0:	.word	0x000004fc
    c7b4:	.word	0x000004fc
    c7b8:	.word	0x000004fc
    c7bc:	.word	0x000004fc
    c7c0:	.word	0x000004fc
    c7c4:	.word	0x000004fc
    c7c8:	.word	0x000004fc
    c7cc:	.word	0x000004fc
    c7d0:	.word	0x000004a0
    c7d4:	.word	0x000004a0
    c7d8:	.word	0x000004a0
    c7dc:	.word	0x000004a0
    c7e0:	.word	0x000004a0
    c7e4:	.word	0x000004a0
    c7e8:	.word	0x000004a0
    c7ec:	.word	0x000004a0
    c7f0:	.word	0x000004fc
    c7f4:	.word	0x000004fc
    c7f8:	.word	0x000004fc
    c7fc:	.word	0x000004fc
    c800:	.word	0x000004fc
    c804:	.word	0x000004fc
    c808:	.word	0x000004fc
    c80c:	.word	0x000004fc
    c810:	.word	0x000004fc
    c814:	.word	0x000004fc
    c818:	.word	0x000004fc
    c81c:	.word	0x000004fc
    c820:	.word	0x000004fc
    c824:	.word	0x000004fc
    c828:	.word	0x000004fc
    c82c:	.word	0x000004fc
    c830:	.word	0x000004fc
    c834:	.word	0x000004fc
    c838:	.word	0x000004fc
    c83c:	.word	0x000004fc
    c840:	.word	0x000004fc
    c844:	.word	0x000004fc
    c848:	.word	0x000004fc
    c84c:	.word	0x000004fc
    c850:	.word	0x000004fc
    c854:	.word	0x000004fc
    c858:	.word	0x000004a0
    c85c:	.word	0x000004fc
    c860:	.word	0x00000454
    c864:	.word	0x000004a0
    c868:	.word	0x000004a0
    c86c:	.word	0x000004fc
    c870:	.word	0x000004fc
    c874:	.word	0x000004fc
    c878:	.word	0x000004fc
    c87c:	.word	0x000004fc
    c880:	.word	0x000004fc
    c884:	.word	0x000004fc
    c888:	.word	0x000004fc
    c88c:	.word	0x000004fc
    c890:	.word	0x000004a0
    c894:	.word	0x000004a0
    c898:	.word	0x000004a0
    c89c:	.word	0x000004a0
    c8a0:	.word	0x000004fc
    c8a4:	.word	0x000004a0
    c8a8:	.word	0x000004fc
    c8ac:	.word	0x000004fc
    c8b0:	.word	0x000004fc
    c8b4:	.word	0x000004fc
    c8b8:	.word	0x000004fc
    c8bc:	.word	0x000004fc
    c8c0:	.word	0x000004fc
    c8c4:	.word	0x000004fc
    c8c8:	.word	0x000004fc
    c8cc:	.word	0x000004fc
    c8d0:	.word	0x000004a0
    c8d4:	.word	0x000004fc
    c8d8:	.word	0x000004fc
    c8dc:	.word	0x000004fc
    c8e0:	.word	0x000004fc
    c8e4:	.word	0x000004fc
    c8e8:	.word	0x000004a0
    c8ec:	.word	0x000004fc
    c8f0:	.word	0x000004fc
    c8f4:	.word	0x000004fc
    c8f8:	.word	0x000004fc
    c8fc:	.word	0x000004fc
    c900:	.word	0x000004fc
    c904:	.word	0x000004fc
    c908:	.word	0x000004fc
    c90c:	.word	0x000004fc
    c910:	.word	0x000004fc
    c914:	.word	0x000004fc
    c918:	.word	0x000004fc
    c91c:	.word	0x000004fc
    c920:	.word	0x000004fc
    c924:	.word	0x000004fc
    c928:	.word	0x000004fc
    c92c:	.word	0x000004fc
    c930:	.word	0x000004fc
    c934:	.word	0x000004fc
    c938:	.word	0x000004fc
    c93c:	.word	0x000004fc
    c940:	.word	0x000004fc
    c944:	.word	0x000004fc
    c948:	.word	0x000004fc
    c94c:	.word	0x000004fc
    c950:	.word	0x000003c0
    c954:	movw	r0, #0
    c958:	bl	b654 <sf_gen_loadi>
    c95c:	movw	lr, #1
    c960:	str	r0, [fp, #-16]
    c964:	mov	r0, lr
    c968:	ldr	r1, [fp, #-16]
    c96c:	mov	r2, lr
    c970:	bl	aa34 <sf_gen_load>
    c974:	movw	r1, #0
    c978:	str	r0, [fp, #-20]	; 0xffffffec
    c97c:	mov	r0, r1
    c980:	bl	b654 <sf_gen_loadi>
    c984:	ldr	r3, [fp, #-4]
    c988:	movw	r1, #16
    c98c:	str	r0, [fp, #-24]	; 0xffffffe8
    c990:	mov	r0, r1
    c994:	ldr	r1, [fp, #-20]	; 0xffffffec
    c998:	ldr	r2, [fp, #-24]	; 0xffffffe8
    c99c:	bl	b430 <sf_gen_relation>
    c9a0:	str	r0, [fp, #-8]
    c9a4:	b	cafc <sf_gen_inbound+0x54c>
    c9a8:	ldr	r0, [fp, #-4]
    c9ac:	cmp	r0, #0
    c9b0:	beq	c9d4 <sf_gen_inbound+0x424>
    c9b4:	movw	r0, #1
    c9b8:	str	r0, [sp, #28]
    c9bc:	movw	r1, #2
    c9c0:	movw	r2, #8
    c9c4:	ldr	r3, [sp, #28]
    c9c8:	bl	6a24 <gen_cmp>
    c9cc:	str	r0, [fp, #-8]
    c9d0:	b	c9f0 <sf_gen_inbound+0x440>
    c9d4:	movw	r0, #1
    c9d8:	movw	r1, #2
    c9dc:	str	r1, [sp, #24]
    c9e0:	movw	r2, #8
    c9e4:	ldr	r3, [sp, #24]
    c9e8:	bl	6a24 <gen_cmp>
    c9ec:	str	r0, [fp, #-8]
    c9f0:	b	cafc <sf_gen_inbound+0x54c>
    c9f4:	ldr	r0, [fp, #-4]
    c9f8:	cmp	r0, #0
    c9fc:	beq	ca1c <sf_gen_inbound+0x46c>
    ca00:	movw	r0, #1
    ca04:	movw	r1, #0
    ca08:	movw	r2, #8
    ca0c:	movw	r3, #4
    ca10:	bl	6a24 <gen_cmp>
    ca14:	str	r0, [fp, #-8]
    ca18:	b	ca38 <sf_gen_inbound+0x488>
    ca1c:	movw	r0, #1
    ca20:	movw	r1, #0
    ca24:	str	r1, [sp, #20]
    ca28:	movw	r2, #8
    ca2c:	ldr	r3, [sp, #20]
    ca30:	bl	6a24 <gen_cmp>
    ca34:	str	r0, [fp, #-8]
    ca38:	b	cafc <sf_gen_inbound+0x54c>
    ca3c:	ldr	r0, [fp, #-4]
    ca40:	cmp	r0, #0
    ca44:	beq	ca68 <sf_gen_inbound+0x4b8>
    ca48:	movw	r0, #1
    ca4c:	str	r0, [sp, #16]
    ca50:	movw	r1, #0
    ca54:	movw	r2, #16
    ca58:	ldr	r3, [sp, #16]
    ca5c:	bl	6a24 <gen_cmp>
    ca60:	str	r0, [fp, #-8]
    ca64:	b	ca84 <sf_gen_inbound+0x4d4>
    ca68:	movw	r0, #1
    ca6c:	movw	r1, #0
    ca70:	str	r1, [sp, #12]
    ca74:	movw	r2, #16
    ca78:	ldr	r3, [sp, #12]
    ca7c:	bl	6a24 <gen_cmp>
    ca80:	str	r0, [fp, #-8]
    ca84:	b	cafc <sf_gen_inbound+0x54c>
    ca88:	ldr	r0, [fp, #-4]
    ca8c:	cmp	r0, #0
    ca90:	beq	cabc <sf_gen_inbound+0x50c>
    ca94:	movw	r0, #1
    ca98:	str	r0, [sp, #8]
    ca9c:	movw	r1, #3
    caa0:	movw	r2, #16
    caa4:	movw	r3, #0
    caa8:	ldr	ip, [sp, #8]
    caac:	str	ip, [sp]
    cab0:	bl	bee8 <gen_mcmp>
    cab4:	str	r0, [fp, #-8]
    cab8:	b	cae0 <sf_gen_inbound+0x530>
    cabc:	movw	r0, #1
    cac0:	str	r0, [sp, #4]
    cac4:	movw	r1, #3
    cac8:	movw	r2, #16
    cacc:	ldr	r3, [sp, #4]
    cad0:	ldr	ip, [sp, #4]
    cad4:	str	ip, [sp]
    cad8:	bl	bee8 <gen_mcmp>
    cadc:	str	r0, [fp, #-8]
    cae0:	b	cafc <sf_gen_inbound+0x54c>
    cae4:	ldr	r0, [pc, #28]	; cb08 <sf_gen_inbound+0x558>
    cae8:	add	r0, pc, r0
    caec:	ldr	r1, [pc, #24]	; cb0c <sf_gen_inbound+0x55c>
    caf0:	add	r1, pc, r1
    caf4:	ldr	r1, [r1]
    caf8:	bl	2c88 <sf_bpf_error>
    cafc:	ldr	r0, [fp, #-8]
    cb00:	mov	sp, fp
    cb04:	pop	{fp, pc}
    cb08:	.word	0x0000fc20
    cb0c:	.word	0x0002daf0
    cb10:	.word	0x0002e01c

0000cb14 <sf_gen_pf_ifname>:
    cb14:	push	{fp, lr}
    cb18:	mov	fp, sp
    cb1c:	sub	sp, sp, #8
    cb20:	ldr	r1, [pc, #12]	; cb34 <sf_gen_pf_ifname+0x20>
    cb24:	add	r1, pc, r1
    cb28:	str	r0, [sp]
    cb2c:	mov	r0, r1
    cb30:	bl	2c88 <sf_bpf_error>
    cb34:	.word	0x0000fc12

0000cb38 <sf_gen_pf_ruleset>:
    cb38:	push	{fp, lr}
    cb3c:	mov	fp, sp
    cb40:	sub	sp, sp, #8
    cb44:	ldr	r1, [pc, #12]	; cb58 <sf_gen_pf_ruleset+0x20>
    cb48:	add	r1, pc, r1
    cb4c:	str	r0, [sp]
    cb50:	mov	r0, r1
    cb54:	bl	2c88 <sf_bpf_error>
    cb58:	.word	0x0000fc16

0000cb5c <sf_gen_pf_rnr>:
    cb5c:	push	{fp, lr}
    cb60:	mov	fp, sp
    cb64:	sub	sp, sp, #8
    cb68:	ldr	r1, [pc, #12]	; cb7c <sf_gen_pf_rnr+0x20>
    cb6c:	add	r1, pc, r1
    cb70:	str	r0, [sp]
    cb74:	mov	r0, r1
    cb78:	bl	2c88 <sf_bpf_error>
    cb7c:	.word	0x0000fbf2

0000cb80 <sf_gen_pf_srnr>:
    cb80:	push	{fp, lr}
    cb84:	mov	fp, sp
    cb88:	sub	sp, sp, #8
    cb8c:	ldr	r1, [pc, #12]	; cba0 <sf_gen_pf_srnr+0x20>
    cb90:	add	r1, pc, r1
    cb94:	str	r0, [sp]
    cb98:	mov	r0, r1
    cb9c:	bl	2c88 <sf_bpf_error>
    cba0:	.word	0x0000fbce

0000cba4 <sf_gen_pf_reason>:
    cba4:	push	{fp, lr}
    cba8:	mov	fp, sp
    cbac:	sub	sp, sp, #8
    cbb0:	ldr	r1, [pc, #12]	; cbc4 <sf_gen_pf_reason+0x20>
    cbb4:	add	r1, pc, r1
    cbb8:	str	r0, [sp]
    cbbc:	mov	r0, r1
    cbc0:	bl	2c88 <sf_bpf_error>
    cbc4:	.word	0x0000fbaa

0000cbc8 <sf_gen_pf_action>:
    cbc8:	push	{fp, lr}
    cbcc:	mov	fp, sp
    cbd0:	sub	sp, sp, #8
    cbd4:	ldr	r1, [pc, #12]	; cbe8 <sf_gen_pf_action+0x20>
    cbd8:	add	r1, pc, r1
    cbdc:	str	r0, [sp]
    cbe0:	mov	r0, r1
    cbe4:	bl	2c88 <sf_bpf_error>
    cbe8:	.word	0x0000fb86

0000cbec <sf_gen_p80211_type>:
    cbec:	push	{fp, lr}
    cbf0:	mov	fp, sp
    cbf4:	sub	sp, sp, #24
    cbf8:	str	r0, [fp, #-4]
    cbfc:	str	r1, [fp, #-8]
    cc00:	ldr	r0, [pc, #140]	; cc94 <sf_gen_p80211_type+0xa8>
    cc04:	ldr	r0, [pc, r0]
    cc08:	cmp	r0, #105	; 0x69
    cc0c:	str	r0, [sp, #8]
    cc10:	beq	cc48 <sf_gen_p80211_type+0x5c>
    cc14:	b	cc18 <sf_gen_p80211_type+0x2c>
    cc18:	ldr	r0, [sp, #8]
    cc1c:	cmp	r0, #119	; 0x77
    cc20:	beq	cc48 <sf_gen_p80211_type+0x5c>
    cc24:	b	cc28 <sf_gen_p80211_type+0x3c>
    cc28:	ldr	r0, [sp, #8]
    cc2c:	cmp	r0, #127	; 0x7f
    cc30:	beq	cc48 <sf_gen_p80211_type+0x5c>
    cc34:	b	cc38 <sf_gen_p80211_type+0x4c>
    cc38:	ldr	r0, [sp, #8]
    cc3c:	cmp	r0, #163	; 0xa3
    cc40:	bne	cc78 <sf_gen_p80211_type+0x8c>
    cc44:	b	cc48 <sf_gen_p80211_type+0x5c>
    cc48:	ldr	r3, [fp, #-4]
    cc4c:	ldr	r0, [fp, #-8]
    cc50:	movw	r1, #1
    cc54:	str	r0, [sp, #4]
    cc58:	mov	r0, r1
    cc5c:	movw	r1, #0
    cc60:	movw	r2, #16
    cc64:	ldr	ip, [sp, #4]
    cc68:	str	ip, [sp]
    cc6c:	bl	bee8 <gen_mcmp>
    cc70:	str	r0, [sp, #12]
    cc74:	b	cc84 <sf_gen_p80211_type+0x98>
    cc78:	ldr	r0, [pc, #16]	; cc90 <sf_gen_p80211_type+0xa4>
    cc7c:	add	r0, pc, r0
    cc80:	bl	2c88 <sf_bpf_error>
    cc84:	ldr	r0, [sp, #12]
    cc88:	mov	sp, fp
    cc8c:	pop	{fp, pc}
    cc90:	.word	0x0000fb17
    cc94:	.word	0x0002d9dc

0000cc98 <sf_gen_p80211_fcdir>:
    cc98:	push	{fp, lr}
    cc9c:	mov	fp, sp
    cca0:	sub	sp, sp, #24
    cca4:	str	r0, [fp, #-4]
    cca8:	ldr	r0, [pc, #132]	; cd34 <sf_gen_p80211_fcdir+0x9c>
    ccac:	ldr	r0, [pc, r0]
    ccb0:	cmp	r0, #105	; 0x69
    ccb4:	str	r0, [sp, #12]
    ccb8:	beq	ccf0 <sf_gen_p80211_fcdir+0x58>
    ccbc:	b	ccc0 <sf_gen_p80211_fcdir+0x28>
    ccc0:	ldr	r0, [sp, #12]
    ccc4:	cmp	r0, #119	; 0x77
    ccc8:	beq	ccf0 <sf_gen_p80211_fcdir+0x58>
    cccc:	b	ccd0 <sf_gen_p80211_fcdir+0x38>
    ccd0:	ldr	r0, [sp, #12]
    ccd4:	cmp	r0, #127	; 0x7f
    ccd8:	beq	ccf0 <sf_gen_p80211_fcdir+0x58>
    ccdc:	b	cce0 <sf_gen_p80211_fcdir+0x48>
    cce0:	ldr	r0, [sp, #12]
    cce4:	cmp	r0, #163	; 0xa3
    cce8:	bne	ccf4 <sf_gen_p80211_fcdir+0x5c>
    ccec:	b	ccf0 <sf_gen_p80211_fcdir+0x58>
    ccf0:	b	cd00 <sf_gen_p80211_fcdir+0x68>
    ccf4:	ldr	r0, [pc, #52]	; cd30 <sf_gen_p80211_fcdir+0x98>
    ccf8:	add	r0, pc, r0
    ccfc:	bl	2c88 <sf_bpf_error>
    cd00:	ldr	r3, [fp, #-4]
    cd04:	movw	r0, #1
    cd08:	str	r0, [sp, #8]
    cd0c:	ldr	r1, [sp, #8]
    cd10:	movw	r2, #16
    cd14:	movw	ip, #3
    cd18:	str	ip, [sp]
    cd1c:	bl	bee8 <gen_mcmp>
    cd20:	str	r0, [fp, #-8]
    cd24:	ldr	r0, [fp, #-8]
    cd28:	mov	sp, fp
    cd2c:	pop	{fp, pc}
    cd30:	.word	0x0000facc
    cd34:	.word	0x0002d934

0000cd38 <sf_gen_acode>:
    cd38:	push	{fp, lr}
    cd3c:	mov	fp, sp
    cd40:	sub	sp, sp, #16
    cd44:	str	r1, [fp, #-4]
    cd48:	str	r0, [sp, #8]
    cd4c:	ldr	r0, [pc, #120]	; cdcc <sf_gen_acode+0x94>
    cd50:	ldr	r0, [pc, r0]
    cd54:	cmp	r0, #7
    cd58:	str	r0, [sp, #4]
    cd5c:	beq	cd74 <sf_gen_acode+0x3c>
    cd60:	b	cd64 <sf_gen_acode+0x2c>
    cd64:	ldr	r0, [sp, #4]
    cd68:	cmp	r0, #129	; 0x81
    cd6c:	bne	cdb8 <sf_gen_acode+0x80>
    cd70:	b	cd74 <sf_gen_acode+0x3c>
    cd74:	ldrb	r0, [fp, #-4]
    cd78:	cmp	r0, #1
    cd7c:	beq	cd8c <sf_gen_acode+0x54>
    cd80:	ldrb	r0, [fp, #-4]
    cd84:	cmp	r0, #0
    cd88:	bne	cdac <sf_gen_acode+0x74>
    cd8c:	ldrb	r0, [fp, #-3]
    cd90:	cmp	r0, #1
    cd94:	bne	cdac <sf_gen_acode+0x74>
    cd98:	ldr	r0, [sp, #8]
    cd9c:	ldrb	r1, [fp, #-2]
    cda0:	bl	bde0 <gen_ahostop>
    cda4:	mov	sp, fp
    cda8:	pop	{fp, pc}
    cdac:	ldr	r0, [pc, #16]	; cdc4 <sf_gen_acode+0x8c>
    cdb0:	add	r0, pc, r0
    cdb4:	bl	2c88 <sf_bpf_error>
    cdb8:	ldr	r0, [pc, #8]	; cdc8 <sf_gen_acode+0x90>
    cdbc:	add	r0, pc, r0
    cdc0:	bl	2c88 <sf_bpf_error>
    cdc4:	.word	0x0000fa47
    cdc8:	.word	0x0000fa65
    cdcc:	.word	0x0002d890

0000cdd0 <sf_gen_vlan>:
    cdd0:	push	{fp, lr}
    cdd4:	mov	fp, sp
    cdd8:	sub	sp, sp, #16
    cddc:	ldr	r1, [pc, #244]	; ced8 <sf_gen_vlan+0x108>
    cde0:	add	r1, pc, r1
    cde4:	str	r0, [fp, #-4]
    cde8:	ldr	r0, [r1]
    cdec:	cmp	r0, #0
    cdf0:	bls	ce00 <sf_gen_vlan+0x30>
    cdf4:	ldr	r0, [pc, #244]	; cef0 <sf_gen_vlan+0x120>
    cdf8:	add	r0, pc, r0
    cdfc:	bl	2c88 <sf_bpf_error>
    ce00:	ldr	r0, [pc, #236]	; cef4 <sf_gen_vlan+0x124>
    ce04:	ldr	r0, [pc, r0]
    ce08:	ldr	r1, [pc, #232]	; cef8 <sf_gen_vlan+0x128>
    ce0c:	add	r1, pc, r1
    ce10:	str	r0, [r1]
    ce14:	ldr	r0, [pc, #224]	; cefc <sf_gen_vlan+0x12c>
    ce18:	ldr	r0, [pc, r0]
    ce1c:	cmp	r0, #1
    ce20:	bne	ceb4 <sf_gen_vlan+0xe4>
    ce24:	b	ce28 <sf_gen_vlan+0x58>
    ce28:	ldr	r0, [pc, #172]	; cedc <sf_gen_vlan+0x10c>
    ce2c:	add	r0, pc, r0
    ce30:	ldr	r1, [r0]
    ce34:	movw	r0, #1
    ce38:	movw	r2, #8
    ce3c:	movw	r3, #33024	; 0x8100
    ce40:	bl	6a24 <gen_cmp>
    ce44:	str	r0, [sp, #8]
    ce48:	ldr	r0, [fp, #-4]
    ce4c:	cmp	r0, #0
    ce50:	blt	ce88 <sf_gen_vlan+0xb8>
    ce54:	ldr	r3, [fp, #-4]
    ce58:	movw	r0, #2
    ce5c:	movw	r1, #0
    ce60:	movw	r2, #8
    ce64:	movw	ip, #4095	; 0xfff
    ce68:	str	ip, [sp]
    ce6c:	bl	bee8 <gen_mcmp>
    ce70:	str	r0, [sp, #4]
    ce74:	ldr	r0, [sp, #8]
    ce78:	ldr	r1, [sp, #4]
    ce7c:	bl	4ec0 <sf_gen_and>
    ce80:	ldr	r0, [sp, #4]
    ce84:	str	r0, [sp, #8]
    ce88:	ldr	r0, [pc, #80]	; cee0 <sf_gen_vlan+0x110>
    ce8c:	add	r0, pc, r0
    ce90:	ldr	r1, [pc, #76]	; cee4 <sf_gen_vlan+0x114>
    ce94:	add	r1, pc, r1
    ce98:	ldr	r2, [r1]
    ce9c:	add	r2, r2, #4
    cea0:	str	r2, [r1]
    cea4:	ldr	r1, [r0]
    cea8:	add	r1, r1, #4
    ceac:	str	r1, [r0]
    ceb0:	b	cecc <sf_gen_vlan+0xfc>
    ceb4:	ldr	r0, [pc, #44]	; cee8 <sf_gen_vlan+0x118>
    ceb8:	add	r0, pc, r0
    cebc:	ldr	r1, [pc, #40]	; ceec <sf_gen_vlan+0x11c>
    cec0:	add	r1, pc, r1
    cec4:	ldr	r1, [r1]
    cec8:	bl	2c88 <sf_bpf_error>
    cecc:	ldr	r0, [sp, #8]
    ced0:	mov	sp, fp
    ced4:	pop	{fp, pc}
    ced8:	.word	0x0002d470
    cedc:	.word	0x0002d7bc
    cee0:	.word	0x0002d75c
    cee4:	.word	0x0002d75c
    cee8:	.word	0x0000f99f
    ceec:	.word	0x0002d720
    cef0:	.word	0x0000fa46
    cef4:	.word	0x0002d7f0
    cef8:	.word	0x0002d448
    cefc:	.word	0x0002d7c8

0000cf00 <sf_gen_mpls>:
    cf00:	push	{fp, lr}
    cf04:	mov	fp, sp
    cf08:	sub	sp, sp, #24
    cf0c:	ldr	r1, [pc, #372]	; d088 <sf_gen_mpls+0x188>
    cf10:	add	r1, pc, r1
    cf14:	ldr	r2, [pc, #368]	; d08c <sf_gen_mpls+0x18c>
    cf18:	add	r2, pc, r2
    cf1c:	ldr	r3, [pc, #364]	; d090 <sf_gen_mpls+0x190>
    cf20:	add	r3, pc, r3
    cf24:	str	r0, [fp, #-4]
    cf28:	ldr	r0, [r3]
    cf2c:	str	r0, [r2]
    cf30:	ldr	r0, [r1]
    cf34:	cmp	r0, #0
    cf38:	bls	cf6c <sf_gen_mpls+0x6c>
    cf3c:	ldr	r0, [pc, #344]	; d09c <sf_gen_mpls+0x19c>
    cf40:	add	r0, pc, r0
    cf44:	ldr	r0, [r0]
    cf48:	sub	r1, r0, #2
    cf4c:	movw	r0, #2
    cf50:	movw	r2, #16
    cf54:	movw	r3, #0
    cf58:	movw	ip, #1
    cf5c:	str	ip, [sp]
    cf60:	bl	bee8 <gen_mcmp>
    cf64:	str	r0, [fp, #-8]
    cf68:	b	cfe0 <sf_gen_mpls+0xe0>
    cf6c:	ldr	r0, [pc, #320]	; d0b4 <sf_gen_mpls+0x1b4>
    cf70:	ldr	r0, [pc, r0]
    cf74:	cmp	r0, #1
    cf78:	str	r0, [sp, #8]
    cf7c:	beq	cfa4 <sf_gen_mpls+0xa4>
    cf80:	b	cf84 <sf_gen_mpls+0x84>
    cf84:	ldr	r0, [sp, #8]
    cf88:	cmp	r0, #9
    cf8c:	beq	cfb4 <sf_gen_mpls+0xb4>
    cf90:	b	cf94 <sf_gen_mpls+0x94>
    cf94:	ldr	r0, [sp, #8]
    cf98:	cmp	r0, #104	; 0x68
    cf9c:	bne	cfc4 <sf_gen_mpls+0xc4>
    cfa0:	b	cfa4 <sf_gen_mpls+0xa4>
    cfa4:	movw	r0, #34887	; 0x8847
    cfa8:	bl	5c54 <gen_linktype>
    cfac:	str	r0, [fp, #-8]
    cfb0:	b	cfdc <sf_gen_mpls+0xdc>
    cfb4:	movw	r0, #641	; 0x281
    cfb8:	bl	5c54 <gen_linktype>
    cfbc:	str	r0, [fp, #-8]
    cfc0:	b	cfdc <sf_gen_mpls+0xdc>
    cfc4:	ldr	r0, [pc, #200]	; d094 <sf_gen_mpls+0x194>
    cfc8:	add	r0, pc, r0
    cfcc:	ldr	r1, [pc, #196]	; d098 <sf_gen_mpls+0x198>
    cfd0:	add	r1, pc, r1
    cfd4:	ldr	r1, [r1]
    cfd8:	bl	2c88 <sf_bpf_error>
    cfdc:	b	cfe0 <sf_gen_mpls+0xe0>
    cfe0:	ldr	r0, [fp, #-4]
    cfe4:	cmp	r0, #0
    cfe8:	blt	d040 <sf_gen_mpls+0x140>
    cfec:	ldr	r0, [pc, #172]	; d0a0 <sf_gen_mpls+0x1a0>
    cff0:	ldr	r1, [pc, #172]	; d0a4 <sf_gen_mpls+0x1a4>
    cff4:	add	r1, pc, r1
    cff8:	ldr	r2, [fp, #-4]
    cffc:	lsl	r2, r2, #12
    d000:	str	r2, [fp, #-4]
    d004:	ldr	r1, [r1]
    d008:	ldr	r3, [fp, #-4]
    d00c:	movw	r2, #2
    d010:	str	r0, [sp, #4]
    d014:	mov	r0, r2
    d018:	movw	r2, #0
    d01c:	ldr	ip, [sp, #4]
    d020:	str	ip, [sp]
    d024:	bl	bee8 <gen_mcmp>
    d028:	str	r0, [sp, #12]
    d02c:	ldr	r0, [fp, #-8]
    d030:	ldr	r1, [sp, #12]
    d034:	bl	4ec0 <sf_gen_and>
    d038:	ldr	r0, [sp, #12]
    d03c:	str	r0, [fp, #-8]
    d040:	ldr	r0, [pc, #96]	; d0a8 <sf_gen_mpls+0x1a8>
    d044:	add	r0, pc, r0
    d048:	ldr	r1, [pc, #92]	; d0ac <sf_gen_mpls+0x1ac>
    d04c:	add	r1, pc, r1
    d050:	ldr	r2, [pc, #88]	; d0b0 <sf_gen_mpls+0x1b0>
    d054:	add	r2, pc, r2
    d058:	ldr	r3, [r2]
    d05c:	add	r3, r3, #4
    d060:	str	r3, [r2]
    d064:	ldr	r2, [r1]
    d068:	add	r2, r2, #4
    d06c:	str	r2, [r1]
    d070:	ldr	r1, [r0]
    d074:	add	r1, r1, #1
    d078:	str	r1, [r0]
    d07c:	ldr	r0, [fp, #-8]
    d080:	mov	sp, fp
    d084:	pop	{fp, pc}
    d088:	.word	0x0002d340
    d08c:	.word	0x0002d33c
    d090:	.word	0x0002d6d4
    d094:	.word	0x0000f8b5
    d098:	.word	0x0002d610
    d09c:	.word	0x0002d314
    d0a0:	.word	0xfffff000
    d0a4:	.word	0x0002d260
    d0a8:	.word	0x0002d20c
    d0ac:	.word	0x0002d5a8
    d0b0:	.word	0x0002d5ac
    d0b4:	.word	0x0002d670

0000d0b8 <sf_gen_pppoed>:
    d0b8:	push	{fp, lr}
    d0bc:	mov	fp, sp
    d0c0:	movw	r0, #34915	; 0x8863
    d0c4:	bl	5c54 <gen_linktype>
    d0c8:	pop	{fp, pc}

0000d0cc <sf_gen_pppoes>:
    d0cc:	push	{r4, sl, fp, lr}
    d0d0:	add	fp, sp, #8
    d0d4:	sub	sp, sp, #8
    d0d8:	movw	r0, #34916	; 0x8864
    d0dc:	bl	5c54 <gen_linktype>
    d0e0:	ldr	lr, [pc, #104]	; d150 <sf_gen_pppoes+0x84>
    d0e4:	add	lr, pc, lr
    d0e8:	ldr	r1, [pc, #100]	; d154 <sf_gen_pppoes+0x88>
    d0ec:	add	r1, pc, r1
    d0f0:	ldr	r2, [pc, #96]	; d158 <sf_gen_pppoes+0x8c>
    d0f4:	add	r2, pc, r2
    d0f8:	ldr	r3, [pc, #92]	; d15c <sf_gen_pppoes+0x90>
    d0fc:	add	r3, pc, r3
    d100:	ldr	ip, [pc, #88]	; d160 <sf_gen_pppoes+0x94>
    d104:	add	ip, pc, ip
    d108:	ldr	r4, [pc, #84]	; d164 <sf_gen_pppoes+0x98>
    d10c:	add	r4, pc, r4
    d110:	str	r0, [sp, #4]
    d114:	ldr	r0, [r2]
    d118:	str	r0, [r4]
    d11c:	ldr	r0, [r1]
    d120:	str	r0, [ip]
    d124:	movw	r0, #1
    d128:	str	r0, [r3]
    d12c:	ldr	r0, [r1]
    d130:	add	r0, r0, #6
    d134:	str	r0, [r2]
    d138:	movw	r0, #8
    d13c:	str	r0, [r1]
    d140:	str	r0, [lr]
    d144:	ldr	r0, [sp, #4]
    d148:	sub	sp, fp, #8
    d14c:	pop	{r4, sl, fp, pc}
    d150:	.word	0x0002d51c
    d154:	.word	0x0002d508
    d158:	.word	0x0002d4f4
    d15c:	.word	0x0002d508
    d160:	.word	0x0002d150
    d164:	.word	0x0002d14c

0000d168 <sf_gen_atmfield_code>:
    d168:	push	{r4, sl, fp, lr}
    d16c:	add	fp, sp, #8
    d170:	sub	sp, sp, #96	; 0x60
    d174:	str	r0, [fp, #-12]
    d178:	str	r1, [fp, #-16]
    d17c:	str	r2, [fp, #-20]	; 0xffffffec
    d180:	str	r3, [fp, #-24]	; 0xffffffe8
    d184:	ldr	r0, [fp, #-12]
    d188:	sub	r0, r0, #51	; 0x33
    d18c:	cmp	r0, #4
    d190:	str	r0, [fp, #-32]	; 0xffffffe0
    d194:	bhi	d478 <sf_gen_atmfield_code+0x310>
    d198:	add	r0, pc, #8
    d19c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    d1a0:	ldr	r2, [r0, r1, lsl #2]
    d1a4:	add	pc, r0, r2
    d1a8:	.word	0x00000014
    d1ac:	.word	0x000000ac
    d1b0:	.word	0x00000144
    d1b4:	.word	0x000001bc
    d1b8:	.word	0x00000238
    d1bc:	ldr	r0, [pc, #756]	; d4b8 <sf_gen_atmfield_code+0x350>
    d1c0:	add	r0, pc, r0
    d1c4:	ldr	r0, [r0]
    d1c8:	cmp	r0, #0
    d1cc:	bne	d1dc <sf_gen_atmfield_code+0x74>
    d1d0:	ldr	r0, [pc, #740]	; d4bc <sf_gen_atmfield_code+0x354>
    d1d4:	add	r0, pc, r0
    d1d8:	bl	2c88 <sf_bpf_error>
    d1dc:	ldr	r0, [pc, #732]	; d4c0 <sf_gen_atmfield_code+0x358>
    d1e0:	add	r0, pc, r0
    d1e4:	ldr	r0, [r0]
    d1e8:	cmn	r0, #1
    d1ec:	bne	d1f4 <sf_gen_atmfield_code+0x8c>
    d1f0:	bl	1048 <abort@plt>
    d1f4:	ldr	r0, [pc, #712]	; d4c4 <sf_gen_atmfield_code+0x35c>
    d1f8:	add	r0, pc, r0
    d1fc:	ldr	r1, [r0]
    d200:	ldr	r0, [fp, #-20]	; 0xffffffec
    d204:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d208:	ldr	r3, [fp, #-16]
    d20c:	movw	ip, #1
    d210:	str	r0, [fp, #-36]	; 0xffffffdc
    d214:	mov	r0, ip
    d218:	movw	ip, #16
    d21c:	str	r2, [fp, #-40]	; 0xffffffd8
    d220:	mov	r2, ip
    d224:	mvn	ip, #0
    d228:	str	r3, [fp, #-44]	; 0xffffffd4
    d22c:	mov	r3, ip
    d230:	ldr	ip, [fp, #-36]	; 0xffffffdc
    d234:	str	ip, [sp]
    d238:	ldr	lr, [fp, #-40]	; 0xffffffd8
    d23c:	str	lr, [sp, #4]
    d240:	ldr	r4, [fp, #-44]	; 0xffffffd4
    d244:	str	r4, [sp, #8]
    d248:	bl	d4c8 <gen_ncmp>
    d24c:	str	r0, [fp, #-28]	; 0xffffffe4
    d250:	b	d47c <sf_gen_atmfield_code+0x314>
    d254:	ldr	r0, [pc, #588]	; d4a8 <sf_gen_atmfield_code+0x340>
    d258:	add	r0, pc, r0
    d25c:	ldr	r0, [r0]
    d260:	cmp	r0, #0
    d264:	bne	d274 <sf_gen_atmfield_code+0x10c>
    d268:	ldr	r0, [pc, #572]	; d4ac <sf_gen_atmfield_code+0x344>
    d26c:	add	r0, pc, r0
    d270:	bl	2c88 <sf_bpf_error>
    d274:	ldr	r0, [pc, #564]	; d4b0 <sf_gen_atmfield_code+0x348>
    d278:	add	r0, pc, r0
    d27c:	ldr	r0, [r0]
    d280:	cmn	r0, #1
    d284:	bne	d28c <sf_gen_atmfield_code+0x124>
    d288:	bl	1048 <abort@plt>
    d28c:	ldr	r0, [pc, #544]	; d4b4 <sf_gen_atmfield_code+0x34c>
    d290:	add	r0, pc, r0
    d294:	ldr	r1, [r0]
    d298:	ldr	r0, [fp, #-20]	; 0xffffffec
    d29c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d2a0:	ldr	r3, [fp, #-16]
    d2a4:	movw	ip, #1
    d2a8:	str	r0, [fp, #-48]	; 0xffffffd0
    d2ac:	mov	r0, ip
    d2b0:	movw	ip, #8
    d2b4:	str	r2, [sp, #52]	; 0x34
    d2b8:	mov	r2, ip
    d2bc:	mvn	ip, #0
    d2c0:	str	r3, [sp, #48]	; 0x30
    d2c4:	mov	r3, ip
    d2c8:	ldr	ip, [fp, #-48]	; 0xffffffd0
    d2cc:	str	ip, [sp]
    d2d0:	ldr	lr, [sp, #52]	; 0x34
    d2d4:	str	lr, [sp, #4]
    d2d8:	ldr	r4, [sp, #48]	; 0x30
    d2dc:	str	r4, [sp, #8]
    d2e0:	bl	d4c8 <gen_ncmp>
    d2e4:	str	r0, [fp, #-28]	; 0xffffffe4
    d2e8:	b	d47c <sf_gen_atmfield_code+0x314>
    d2ec:	ldr	r0, [pc, #428]	; d4a0 <sf_gen_atmfield_code+0x338>
    d2f0:	add	r0, pc, r0
    d2f4:	ldr	r0, [r0]
    d2f8:	cmn	r0, #1
    d2fc:	bne	d304 <sf_gen_atmfield_code+0x19c>
    d300:	bl	1048 <abort@plt>
    d304:	ldr	r0, [pc, #408]	; d4a4 <sf_gen_atmfield_code+0x33c>
    d308:	add	r0, pc, r0
    d30c:	ldr	r1, [r0]
    d310:	ldr	r0, [fp, #-20]	; 0xffffffec
    d314:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d318:	ldr	r3, [fp, #-16]
    d31c:	movw	ip, #1
    d320:	str	r0, [sp, #44]	; 0x2c
    d324:	mov	r0, ip
    d328:	movw	ip, #16
    d32c:	str	r2, [sp, #40]	; 0x28
    d330:	mov	r2, ip
    d334:	movw	ip, #15
    d338:	str	r3, [sp, #36]	; 0x24
    d33c:	mov	r3, ip
    d340:	ldr	ip, [sp, #44]	; 0x2c
    d344:	str	ip, [sp]
    d348:	ldr	lr, [sp, #40]	; 0x28
    d34c:	str	lr, [sp, #4]
    d350:	ldr	r4, [sp, #36]	; 0x24
    d354:	str	r4, [sp, #8]
    d358:	bl	d4c8 <gen_ncmp>
    d35c:	str	r0, [fp, #-28]	; 0xffffffe4
    d360:	b	d47c <sf_gen_atmfield_code+0x314>
    d364:	ldr	r0, [pc, #300]	; d498 <sf_gen_atmfield_code+0x330>
    d368:	add	r0, pc, r0
    d36c:	ldr	r0, [r0]
    d370:	cmn	r0, #1
    d374:	bne	d37c <sf_gen_atmfield_code+0x214>
    d378:	bl	1048 <abort@plt>
    d37c:	ldr	r0, [pc, #280]	; d49c <sf_gen_atmfield_code+0x334>
    d380:	add	r0, pc, r0
    d384:	ldr	r0, [r0]
    d388:	add	r1, r0, #5
    d38c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d390:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d394:	ldr	r3, [fp, #-16]
    d398:	movw	ip, #1
    d39c:	str	r0, [sp, #32]
    d3a0:	mov	r0, ip
    d3a4:	movw	ip, #16
    d3a8:	str	r2, [sp, #28]
    d3ac:	mov	r2, ip
    d3b0:	mvn	ip, #0
    d3b4:	str	r3, [sp, #24]
    d3b8:	mov	r3, ip
    d3bc:	ldr	ip, [sp, #32]
    d3c0:	str	ip, [sp]
    d3c4:	ldr	lr, [sp, #28]
    d3c8:	str	lr, [sp, #4]
    d3cc:	ldr	r4, [sp, #24]
    d3d0:	str	r4, [sp, #8]
    d3d4:	bl	d4c8 <gen_ncmp>
    d3d8:	str	r0, [fp, #-28]	; 0xffffffe4
    d3dc:	b	d47c <sf_gen_atmfield_code+0x314>
    d3e0:	ldr	r0, [pc, #160]	; d488 <sf_gen_atmfield_code+0x320>
    d3e4:	add	r0, pc, r0
    d3e8:	ldr	r0, [r0]
    d3ec:	cmp	r0, #0
    d3f0:	bne	d400 <sf_gen_atmfield_code+0x298>
    d3f4:	ldr	r0, [pc, #144]	; d48c <sf_gen_atmfield_code+0x324>
    d3f8:	add	r0, pc, r0
    d3fc:	bl	2c88 <sf_bpf_error>
    d400:	ldr	r0, [pc, #136]	; d490 <sf_gen_atmfield_code+0x328>
    d404:	add	r0, pc, r0
    d408:	ldr	r0, [r0]
    d40c:	cmn	r0, #1
    d410:	bne	d418 <sf_gen_atmfield_code+0x2b0>
    d414:	bl	1048 <abort@plt>
    d418:	ldr	r0, [pc, #116]	; d494 <sf_gen_atmfield_code+0x32c>
    d41c:	add	r0, pc, r0
    d420:	ldr	r1, [r0]
    d424:	ldr	r0, [fp, #-20]	; 0xffffffec
    d428:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d42c:	ldr	r3, [fp, #-16]
    d430:	movw	ip, #1
    d434:	str	r0, [sp, #20]
    d438:	mov	r0, ip
    d43c:	movw	ip, #16
    d440:	str	r2, [sp, #16]
    d444:	mov	r2, ip
    d448:	mvn	ip, #0
    d44c:	str	r3, [sp, #12]
    d450:	mov	r3, ip
    d454:	ldr	ip, [sp, #20]
    d458:	str	ip, [sp]
    d45c:	ldr	lr, [sp, #16]
    d460:	str	lr, [sp, #4]
    d464:	ldr	r4, [sp, #12]
    d468:	str	r4, [sp, #8]
    d46c:	bl	d4c8 <gen_ncmp>
    d470:	str	r0, [fp, #-28]	; 0xffffffe4
    d474:	b	d47c <sf_gen_atmfield_code+0x314>
    d478:	bl	1048 <abort@plt>
    d47c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    d480:	sub	sp, fp, #8
    d484:	pop	{r4, sl, fp, pc}
    d488:	.word	0x0002d224
    d48c:	.word	0x0000f4eb
    d490:	.word	0x0002d210
    d494:	.word	0x0002d1f8
    d498:	.word	0x0002d2b0
    d49c:	.word	0x0002d298
    d4a0:	.word	0x0002d324
    d4a4:	.word	0x0002d30c
    d4a8:	.word	0x0002d3b0
    d4ac:	.word	0x0000f657
    d4b0:	.word	0x0002d398
    d4b4:	.word	0x0002d380
    d4b8:	.word	0x0002d448
    d4bc:	.word	0x0000f6cf
    d4c0:	.word	0x0002d42c
    d4c4:	.word	0x0002d414

0000d4c8 <gen_ncmp>:
    d4c8:	push	{r4, sl, fp, lr}
    d4cc:	add	fp, sp, #8
    d4d0:	sub	sp, sp, #40	; 0x28
    d4d4:	ldr	ip, [fp, #16]
    d4d8:	ldr	lr, [fp, #12]
    d4dc:	ldr	r4, [fp, #8]
    d4e0:	str	r0, [fp, #-12]
    d4e4:	str	r1, [fp, #-16]
    d4e8:	str	r2, [fp, #-20]	; 0xffffffec
    d4ec:	str	r3, [sp, #24]
    d4f0:	ldr	r0, [fp, #-12]
    d4f4:	ldr	r1, [fp, #-16]
    d4f8:	ldr	r2, [fp, #-20]	; 0xffffffec
    d4fc:	str	r4, [sp, #8]
    d500:	str	lr, [sp, #4]
    d504:	str	ip, [sp]
    d508:	bl	c3d0 <gen_load_a>
    d50c:	str	r0, [sp, #20]
    d510:	ldr	r0, [sp, #24]
    d514:	cmn	r0, #1
    d518:	beq	d540 <gen_ncmp+0x78>
    d51c:	movw	r0, #84	; 0x54
    d520:	bl	b160 <new_stmt>
    d524:	str	r0, [sp, #16]
    d528:	ldr	r0, [sp, #24]
    d52c:	ldr	lr, [sp, #16]
    d530:	str	r0, [lr, #12]
    d534:	ldr	r0, [sp, #20]
    d538:	ldr	r1, [sp, #16]
    d53c:	bl	a9f0 <sf_append>
    d540:	ldr	r0, [fp, #8]
    d544:	orr	r0, r0, #5
    d548:	bl	b5a4 <new_block>
    d54c:	str	r0, [sp, #12]
    d550:	ldr	r0, [sp, #20]
    d554:	ldr	lr, [sp, #12]
    d558:	str	r0, [lr, #4]
    d55c:	ldr	r0, [fp, #16]
    d560:	ldr	lr, [sp, #12]
    d564:	str	r0, [lr, #20]
    d568:	ldr	r0, [fp, #12]
    d56c:	cmp	r0, #0
    d570:	beq	d594 <gen_ncmp+0xcc>
    d574:	ldr	r0, [fp, #8]
    d578:	cmp	r0, #32
    d57c:	beq	d58c <gen_ncmp+0xc4>
    d580:	ldr	r0, [fp, #8]
    d584:	cmp	r0, #48	; 0x30
    d588:	bne	d594 <gen_ncmp+0xcc>
    d58c:	ldr	r0, [sp, #12]
    d590:	bl	5110 <sf_gen_not>
    d594:	ldr	r0, [sp, #12]
    d598:	sub	sp, fp, #8
    d59c:	pop	{r4, sl, fp, pc}

0000d5a0 <sf_gen_atmtype_abbrev>:
    d5a0:	push	{r4, r5, fp, lr}
    d5a4:	add	fp, sp, #8
    d5a8:	sub	sp, sp, #48	; 0x30
    d5ac:	str	r0, [fp, #-12]
    d5b0:	ldr	r0, [fp, #-12]
    d5b4:	sub	r0, r0, #22
    d5b8:	cmp	r0, #9
    d5bc:	str	r0, [fp, #-24]	; 0xffffffe8
    d5c0:	bhi	d954 <sf_gen_atmtype_abbrev+0x3b4>
    d5c4:	add	r0, pc, #8
    d5c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d5cc:	ldr	r2, [r0, r1, lsl #2]
    d5d0:	add	pc, r0, r2
    d5d4:	.word	0x00000028
    d5d8:	.word	0x0000008c
    d5dc:	.word	0x000000f0
    d5e0:	.word	0x00000154
    d5e4:	.word	0x000001b8
    d5e8:	.word	0x0000021c
    d5ec:	.word	0x00000380
    d5f0:	.word	0x00000380
    d5f4:	.word	0x00000284
    d5f8:	.word	0x00000334
    d5fc:	ldr	r0, [pc, #952]	; d9bc <sf_gen_atmtype_abbrev+0x41c>
    d600:	add	r0, pc, r0
    d604:	ldr	r0, [r0]
    d608:	cmp	r0, #0
    d60c:	bne	d61c <sf_gen_atmtype_abbrev+0x7c>
    d610:	ldr	r0, [pc, #936]	; d9c0 <sf_gen_atmtype_abbrev+0x420>
    d614:	add	r0, pc, r0
    d618:	bl	2c88 <sf_bpf_error>
    d61c:	movw	r0, #51	; 0x33
    d620:	movw	r1, #0
    d624:	str	r1, [sp, #28]
    d628:	movw	r2, #16
    d62c:	ldr	r3, [sp, #28]
    d630:	bl	d168 <sf_gen_atmfield_code>
    d634:	str	r0, [fp, #-16]
    d638:	movw	r0, #52	; 0x34
    d63c:	movw	r1, #1
    d640:	movw	r2, #16
    d644:	movw	r3, #0
    d648:	bl	d168 <sf_gen_atmfield_code>
    d64c:	str	r0, [fp, #-20]	; 0xffffffec
    d650:	ldr	r0, [fp, #-16]
    d654:	ldr	r1, [fp, #-20]	; 0xffffffec
    d658:	bl	4ec0 <sf_gen_and>
    d65c:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d660:	ldr	r0, [pc, #844]	; d9b4 <sf_gen_atmtype_abbrev+0x414>
    d664:	add	r0, pc, r0
    d668:	ldr	r0, [r0]
    d66c:	cmp	r0, #0
    d670:	bne	d680 <sf_gen_atmtype_abbrev+0xe0>
    d674:	ldr	r0, [pc, #828]	; d9b8 <sf_gen_atmtype_abbrev+0x418>
    d678:	add	r0, pc, r0
    d67c:	bl	2c88 <sf_bpf_error>
    d680:	movw	r0, #51	; 0x33
    d684:	movw	r1, #0
    d688:	str	r1, [sp, #24]
    d68c:	movw	r2, #16
    d690:	ldr	r3, [sp, #24]
    d694:	bl	d168 <sf_gen_atmfield_code>
    d698:	str	r0, [fp, #-16]
    d69c:	movw	r0, #52	; 0x34
    d6a0:	movw	r1, #2
    d6a4:	movw	r2, #16
    d6a8:	movw	r3, #0
    d6ac:	bl	d168 <sf_gen_atmfield_code>
    d6b0:	str	r0, [fp, #-20]	; 0xffffffec
    d6b4:	ldr	r0, [fp, #-16]
    d6b8:	ldr	r1, [fp, #-20]	; 0xffffffec
    d6bc:	bl	4ec0 <sf_gen_and>
    d6c0:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d6c4:	ldr	r0, [pc, #736]	; d9ac <sf_gen_atmtype_abbrev+0x40c>
    d6c8:	add	r0, pc, r0
    d6cc:	ldr	r0, [r0]
    d6d0:	cmp	r0, #0
    d6d4:	bne	d6e4 <sf_gen_atmtype_abbrev+0x144>
    d6d8:	ldr	r0, [pc, #720]	; d9b0 <sf_gen_atmtype_abbrev+0x410>
    d6dc:	add	r0, pc, r0
    d6e0:	bl	2c88 <sf_bpf_error>
    d6e4:	movw	r0, #51	; 0x33
    d6e8:	movw	r1, #0
    d6ec:	str	r1, [sp, #20]
    d6f0:	movw	r2, #16
    d6f4:	ldr	r3, [sp, #20]
    d6f8:	bl	d168 <sf_gen_atmfield_code>
    d6fc:	str	r0, [fp, #-16]
    d700:	movw	r0, #52	; 0x34
    d704:	movw	r1, #3
    d708:	movw	r2, #16
    d70c:	movw	r3, #0
    d710:	bl	d168 <sf_gen_atmfield_code>
    d714:	str	r0, [fp, #-20]	; 0xffffffec
    d718:	ldr	r0, [fp, #-16]
    d71c:	ldr	r1, [fp, #-20]	; 0xffffffec
    d720:	bl	4ec0 <sf_gen_and>
    d724:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d728:	ldr	r0, [pc, #628]	; d9a4 <sf_gen_atmtype_abbrev+0x404>
    d72c:	add	r0, pc, r0
    d730:	ldr	r0, [r0]
    d734:	cmp	r0, #0
    d738:	bne	d748 <sf_gen_atmtype_abbrev+0x1a8>
    d73c:	ldr	r0, [pc, #612]	; d9a8 <sf_gen_atmtype_abbrev+0x408>
    d740:	add	r0, pc, r0
    d744:	bl	2c88 <sf_bpf_error>
    d748:	movw	r0, #51	; 0x33
    d74c:	movw	r1, #0
    d750:	str	r1, [sp, #16]
    d754:	movw	r2, #16
    d758:	ldr	r3, [sp, #16]
    d75c:	bl	d168 <sf_gen_atmfield_code>
    d760:	str	r0, [fp, #-16]
    d764:	movw	r0, #52	; 0x34
    d768:	movw	r1, #4
    d76c:	movw	r2, #16
    d770:	movw	r3, #0
    d774:	bl	d168 <sf_gen_atmfield_code>
    d778:	str	r0, [fp, #-20]	; 0xffffffec
    d77c:	ldr	r0, [fp, #-16]
    d780:	ldr	r1, [fp, #-20]	; 0xffffffec
    d784:	bl	4ec0 <sf_gen_and>
    d788:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d78c:	ldr	r0, [pc, #520]	; d99c <sf_gen_atmtype_abbrev+0x3fc>
    d790:	add	r0, pc, r0
    d794:	ldr	r0, [r0]
    d798:	cmp	r0, #0
    d79c:	bne	d7ac <sf_gen_atmtype_abbrev+0x20c>
    d7a0:	ldr	r0, [pc, #504]	; d9a0 <sf_gen_atmtype_abbrev+0x400>
    d7a4:	add	r0, pc, r0
    d7a8:	bl	2c88 <sf_bpf_error>
    d7ac:	movw	r0, #51	; 0x33
    d7b0:	movw	r1, #0
    d7b4:	str	r1, [sp, #12]
    d7b8:	movw	r2, #16
    d7bc:	ldr	r3, [sp, #12]
    d7c0:	bl	d168 <sf_gen_atmfield_code>
    d7c4:	str	r0, [fp, #-16]
    d7c8:	movw	r0, #52	; 0x34
    d7cc:	movw	r1, #5
    d7d0:	movw	r2, #16
    d7d4:	movw	r3, #0
    d7d8:	bl	d168 <sf_gen_atmfield_code>
    d7dc:	str	r0, [fp, #-20]	; 0xffffffec
    d7e0:	ldr	r0, [fp, #-16]
    d7e4:	ldr	r1, [fp, #-20]	; 0xffffffec
    d7e8:	bl	4ec0 <sf_gen_and>
    d7ec:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d7f0:	ldr	r0, [pc, #412]	; d994 <sf_gen_atmtype_abbrev+0x3f4>
    d7f4:	add	r0, pc, r0
    d7f8:	ldr	r0, [r0]
    d7fc:	cmp	r0, #0
    d800:	bne	d810 <sf_gen_atmtype_abbrev+0x270>
    d804:	ldr	r0, [pc, #396]	; d998 <sf_gen_atmtype_abbrev+0x3f8>
    d808:	add	r0, pc, r0
    d80c:	bl	2c88 <sf_bpf_error>
    d810:	movw	r0, #51	; 0x33
    d814:	movw	r1, #0
    d818:	str	r1, [sp, #8]
    d81c:	movw	r2, #16
    d820:	ldr	r3, [sp, #8]
    d824:	bl	d168 <sf_gen_atmfield_code>
    d828:	str	r0, [fp, #-16]
    d82c:	movw	r0, #52	; 0x34
    d830:	movw	r1, #16
    d834:	str	r1, [sp, #4]
    d838:	ldr	r2, [sp, #4]
    d83c:	movw	r3, #0
    d840:	bl	d168 <sf_gen_atmfield_code>
    d844:	str	r0, [fp, #-20]	; 0xffffffec
    d848:	ldr	r0, [fp, #-16]
    d84c:	ldr	r1, [fp, #-20]	; 0xffffffec
    d850:	bl	4ec0 <sf_gen_and>
    d854:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d858:	ldr	r0, [pc, #272]	; d970 <sf_gen_atmtype_abbrev+0x3d0>
    d85c:	add	r0, pc, r0
    d860:	ldr	r0, [r0]
    d864:	cmp	r0, #0
    d868:	bne	d878 <sf_gen_atmtype_abbrev+0x2d8>
    d86c:	ldr	r0, [pc, #256]	; d974 <sf_gen_atmtype_abbrev+0x3d4>
    d870:	add	r0, pc, r0
    d874:	bl	2c88 <sf_bpf_error>
    d878:	movw	r0, #53	; 0x35
    d87c:	movw	r1, #1
    d880:	movw	r2, #16
    d884:	movw	r3, #0
    d888:	bl	d168 <sf_gen_atmfield_code>
    d88c:	ldr	r1, [pc, #228]	; d978 <sf_gen_atmtype_abbrev+0x3d8>
    d890:	add	r1, pc, r1
    d894:	ldr	r2, [pc, #224]	; d97c <sf_gen_atmtype_abbrev+0x3dc>
    d898:	add	r2, pc, r2
    d89c:	ldr	r3, [pc, #220]	; d980 <sf_gen_atmtype_abbrev+0x3e0>
    d8a0:	add	r3, pc, r3
    d8a4:	ldr	lr, [pc, #216]	; d984 <sf_gen_atmtype_abbrev+0x3e4>
    d8a8:	add	lr, pc, lr
    d8ac:	ldr	ip, [pc, #212]	; d988 <sf_gen_atmtype_abbrev+0x3e8>
    d8b0:	add	ip, pc, ip
    d8b4:	ldr	r4, [pc, #208]	; d98c <sf_gen_atmtype_abbrev+0x3ec>
    d8b8:	add	r4, pc, r4
    d8bc:	ldr	r5, [pc, #204]	; d990 <sf_gen_atmtype_abbrev+0x3f0>
    d8c0:	add	r5, pc, r5
    d8c4:	str	r0, [fp, #-20]	; 0xffffffec
    d8c8:	movw	r0, #1
    d8cc:	str	r0, [r5]
    d8d0:	ldr	r0, [r4]
    d8d4:	add	r0, r0, #2
    d8d8:	str	r0, [lr]
    d8dc:	ldr	r0, [lr]
    d8e0:	add	r0, r0, #12
    d8e4:	str	r0, [ip]
    d8e8:	ldr	r0, [lr]
    d8ec:	add	r0, r0, #14
    d8f0:	str	r0, [r3]
    d8f4:	movw	r0, #0
    d8f8:	str	r0, [r2]
    d8fc:	movw	r0, #3
    d900:	str	r0, [r1]
    d904:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d908:	ldr	r0, [pc, #84]	; d964 <sf_gen_atmtype_abbrev+0x3c4>
    d90c:	add	r0, pc, r0
    d910:	ldr	r0, [r0]
    d914:	cmp	r0, #0
    d918:	bne	d928 <sf_gen_atmtype_abbrev+0x388>
    d91c:	ldr	r0, [pc, #68]	; d968 <sf_gen_atmtype_abbrev+0x3c8>
    d920:	add	r0, pc, r0
    d924:	bl	2c88 <sf_bpf_error>
    d928:	movw	r0, #53	; 0x35
    d92c:	movw	r1, #2
    d930:	movw	r2, #16
    d934:	movw	r3, #0
    d938:	bl	d168 <sf_gen_atmfield_code>
    d93c:	ldr	r1, [pc, #40]	; d96c <sf_gen_atmtype_abbrev+0x3cc>
    d940:	add	r1, pc, r1
    d944:	str	r0, [fp, #-20]	; 0xffffffec
    d948:	movw	r0, #0
    d94c:	str	r0, [r1]
    d950:	b	d958 <sf_gen_atmtype_abbrev+0x3b8>
    d954:	bl	1048 <abort@plt>
    d958:	ldr	r0, [fp, #-20]	; 0xffffffec
    d95c:	sub	sp, fp, #8
    d960:	pop	{r4, r5, fp, pc}
    d964:	.word	0x0002ccfc
    d968:	.word	0x0000f0d1
    d96c:	.word	0x0002cca4
    d970:	.word	0x0002cdac
    d974:	.word	0x0000f160
    d978:	.word	0x0002cd70
    d97c:	.word	0x0002cd5c
    d980:	.word	0x0002cd50
    d984:	.word	0x0002cd54
    d988:	.word	0x0002cd38
    d98c:	.word	0x0002cd60
    d990:	.word	0x0002cd24
    d994:	.word	0x0002ce14
    d998:	.word	0x0000f1a6
    d99c:	.word	0x0002ce78
    d9a0:	.word	0x0000f1eb
    d9a4:	.word	0x0002cedc
    d9a8:	.word	0x0000f22c
    d9ac:	.word	0x0002cf40
    d9b0:	.word	0x0000f26d
    d9b4:	.word	0x0002cfa4
    d9b8:	.word	0x0000f2b1
    d9bc:	.word	0x0002d008
    d9c0:	.word	0x0000f2f3

0000d9c4 <sf_gen_mtp2type_abbrev>:
    d9c4:	push	{fp, lr}
    d9c8:	mov	fp, sp
    d9cc:	sub	sp, sp, #48	; 0x30
    d9d0:	str	r0, [fp, #-4]
    d9d4:	ldr	r0, [fp, #-4]
    d9d8:	cmp	r0, #22
    d9dc:	str	r0, [fp, #-16]
    d9e0:	beq	da08 <sf_gen_mtp2type_abbrev+0x44>
    d9e4:	b	d9e8 <sf_gen_mtp2type_abbrev+0x24>
    d9e8:	ldr	r0, [fp, #-16]
    d9ec:	cmp	r0, #23
    d9f0:	beq	da90 <sf_gen_mtp2type_abbrev+0xcc>
    d9f4:	b	d9f8 <sf_gen_mtp2type_abbrev+0x34>
    d9f8:	ldr	r0, [fp, #-16]
    d9fc:	cmp	r0, #24
    da00:	beq	db58 <sf_gen_mtp2type_abbrev+0x194>
    da04:	b	dbe0 <sf_gen_mtp2type_abbrev+0x21c>
    da08:	ldr	r0, [pc, #524]	; dc1c <sf_gen_mtp2type_abbrev+0x258>
    da0c:	add	r0, pc, r0
    da10:	ldr	r0, [r0]
    da14:	cmp	r0, #140	; 0x8c
    da18:	beq	da50 <sf_gen_mtp2type_abbrev+0x8c>
    da1c:	ldr	r0, [pc, #508]	; dc20 <sf_gen_mtp2type_abbrev+0x25c>
    da20:	add	r0, pc, r0
    da24:	ldr	r0, [r0]
    da28:	cmp	r0, #197	; 0xc5
    da2c:	beq	da50 <sf_gen_mtp2type_abbrev+0x8c>
    da30:	ldr	r0, [pc, #492]	; dc24 <sf_gen_mtp2type_abbrev+0x260>
    da34:	add	r0, pc, r0
    da38:	ldr	r0, [r0]
    da3c:	cmp	r0, #139	; 0x8b
    da40:	beq	da50 <sf_gen_mtp2type_abbrev+0x8c>
    da44:	ldr	r0, [pc, #480]	; dc2c <sf_gen_mtp2type_abbrev+0x268>
    da48:	add	r0, pc, r0
    da4c:	bl	2c88 <sf_bpf_error>
    da50:	ldr	r0, [pc, #464]	; dc28 <sf_gen_mtp2type_abbrev+0x264>
    da54:	add	r0, pc, r0
    da58:	ldr	r1, [r0]
    da5c:	movw	r0, #0
    da60:	str	r0, [fp, #-20]	; 0xffffffec
    da64:	movw	r2, #16
    da68:	str	r2, [sp, #24]
    da6c:	movw	r3, #63	; 0x3f
    da70:	ldr	ip, [sp, #24]
    da74:	str	ip, [sp]
    da78:	ldr	lr, [fp, #-20]	; 0xffffffec
    da7c:	str	lr, [sp, #4]
    da80:	str	lr, [sp, #8]
    da84:	bl	d4c8 <gen_ncmp>
    da88:	str	r0, [fp, #-8]
    da8c:	b	dbe4 <sf_gen_mtp2type_abbrev+0x220>
    da90:	ldr	r0, [pc, #364]	; dc04 <sf_gen_mtp2type_abbrev+0x240>
    da94:	add	r0, pc, r0
    da98:	ldr	r0, [r0]
    da9c:	cmp	r0, #140	; 0x8c
    daa0:	beq	dad8 <sf_gen_mtp2type_abbrev+0x114>
    daa4:	ldr	r0, [pc, #348]	; dc08 <sf_gen_mtp2type_abbrev+0x244>
    daa8:	add	r0, pc, r0
    daac:	ldr	r0, [r0]
    dab0:	cmp	r0, #197	; 0xc5
    dab4:	beq	dad8 <sf_gen_mtp2type_abbrev+0x114>
    dab8:	ldr	r0, [pc, #332]	; dc0c <sf_gen_mtp2type_abbrev+0x248>
    dabc:	add	r0, pc, r0
    dac0:	ldr	r0, [r0]
    dac4:	cmp	r0, #139	; 0x8b
    dac8:	beq	dad8 <sf_gen_mtp2type_abbrev+0x114>
    dacc:	ldr	r0, [pc, #324]	; dc18 <sf_gen_mtp2type_abbrev+0x254>
    dad0:	add	r0, pc, r0
    dad4:	bl	2c88 <sf_bpf_error>
    dad8:	ldr	r0, [pc, #308]	; dc14 <sf_gen_mtp2type_abbrev+0x250>
    dadc:	add	r0, pc, r0
    dae0:	ldr	r1, [r0]
    dae4:	movw	r0, #0
    dae8:	movw	r2, #16
    daec:	movw	r3, #63	; 0x3f
    daf0:	movw	ip, #32
    daf4:	str	ip, [sp]
    daf8:	movw	ip, #1
    dafc:	str	ip, [sp, #4]
    db00:	movw	ip, #2
    db04:	str	ip, [sp, #8]
    db08:	bl	d4c8 <gen_ncmp>
    db0c:	ldr	r1, [pc, #252]	; dc10 <sf_gen_mtp2type_abbrev+0x24c>
    db10:	add	r1, pc, r1
    db14:	str	r0, [fp, #-8]
    db18:	ldr	r1, [r1]
    db1c:	movw	r0, #0
    db20:	str	r0, [sp, #20]
    db24:	movw	r2, #16
    db28:	movw	r3, #63	; 0x3f
    db2c:	movw	ip, #32
    db30:	str	ip, [sp]
    db34:	ldr	ip, [sp, #20]
    db38:	str	ip, [sp, #4]
    db3c:	str	ip, [sp, #8]
    db40:	bl	d4c8 <gen_ncmp>
    db44:	str	r0, [fp, #-12]
    db48:	ldr	r0, [fp, #-12]
    db4c:	ldr	r1, [fp, #-8]
    db50:	bl	4ec0 <sf_gen_and>
    db54:	b	dbe4 <sf_gen_mtp2type_abbrev+0x220>
    db58:	ldr	r0, [pc, #144]	; dbf0 <sf_gen_mtp2type_abbrev+0x22c>
    db5c:	add	r0, pc, r0
    db60:	ldr	r0, [r0]
    db64:	cmp	r0, #140	; 0x8c
    db68:	beq	dba0 <sf_gen_mtp2type_abbrev+0x1dc>
    db6c:	ldr	r0, [pc, #128]	; dbf4 <sf_gen_mtp2type_abbrev+0x230>
    db70:	add	r0, pc, r0
    db74:	ldr	r0, [r0]
    db78:	cmp	r0, #197	; 0xc5
    db7c:	beq	dba0 <sf_gen_mtp2type_abbrev+0x1dc>
    db80:	ldr	r0, [pc, #112]	; dbf8 <sf_gen_mtp2type_abbrev+0x234>
    db84:	add	r0, pc, r0
    db88:	ldr	r0, [r0]
    db8c:	cmp	r0, #139	; 0x8b
    db90:	beq	dba0 <sf_gen_mtp2type_abbrev+0x1dc>
    db94:	ldr	r0, [pc, #100]	; dc00 <sf_gen_mtp2type_abbrev+0x23c>
    db98:	add	r0, pc, r0
    db9c:	bl	2c88 <sf_bpf_error>
    dba0:	ldr	r0, [pc, #84]	; dbfc <sf_gen_mtp2type_abbrev+0x238>
    dba4:	add	r0, pc, r0
    dba8:	ldr	r1, [r0]
    dbac:	movw	r0, #0
    dbb0:	str	r0, [sp, #16]
    dbb4:	movw	r2, #16
    dbb8:	movw	r3, #63	; 0x3f
    dbbc:	movw	ip, #32
    dbc0:	str	ip, [sp]
    dbc4:	ldr	ip, [sp, #16]
    dbc8:	str	ip, [sp, #4]
    dbcc:	movw	lr, #2
    dbd0:	str	lr, [sp, #8]
    dbd4:	bl	d4c8 <gen_ncmp>
    dbd8:	str	r0, [fp, #-8]
    dbdc:	b	dbe4 <sf_gen_mtp2type_abbrev+0x220>
    dbe0:	bl	1048 <abort@plt>
    dbe4:	ldr	r0, [fp, #-8]
    dbe8:	mov	sp, fp
    dbec:	pop	{fp, pc}
    dbf0:	.word	0x0002ca84
    dbf4:	.word	0x0002ca70
    dbf8:	.word	0x0002ca5c
    dbfc:	.word	0x0002ca78
    dc00:	.word	0x0000eeb5
    dc04:	.word	0x0002cb4c
    dc08:	.word	0x0002cb38
    dc0c:	.word	0x0002cb24
    dc10:	.word	0x0002cb0c
    dc14:	.word	0x0002cb40
    dc18:	.word	0x0000ef5f
    dc1c:	.word	0x0002cbd4
    dc20:	.word	0x0002cbc0
    dc24:	.word	0x0002cbac
    dc28:	.word	0x0002cbc8
    dc2c:	.word	0x0000efc9

0000dc30 <sf_gen_mtp3field_code>:
    dc30:	push	{r4, sl, fp, lr}
    dc34:	add	fp, sp, #8
    dc38:	sub	sp, sp, #88	; 0x58
    dc3c:	str	r0, [fp, #-12]
    dc40:	str	r1, [fp, #-16]
    dc44:	str	r2, [fp, #-20]	; 0xffffffec
    dc48:	str	r3, [fp, #-24]	; 0xffffffe8
    dc4c:	ldr	r0, [fp, #-12]
    dc50:	sub	r0, r0, #1
    dc54:	cmp	r0, #3
    dc58:	str	r0, [fp, #-44]	; 0xffffffd4
    dc5c:	bhi	df84 <sf_gen_mtp3field_code+0x354>
    dc60:	add	r0, pc, #8
    dc64:	ldr	r1, [fp, #-44]	; 0xffffffd4
    dc68:	ldr	r2, [r0, r1, lsl #2]
    dc6c:	add	pc, r0, r2
    dc70:	.word	0x00000010
    dc74:	.word	0x000000ac
    dc78:	.word	0x0000019c
    dc7c:	.word	0x0000026c
    dc80:	ldr	r0, [pc, #836]	; dfcc <sf_gen_mtp3field_code+0x39c>
    dc84:	add	r0, pc, r0
    dc88:	ldr	r0, [r0]
    dc8c:	cmn	r0, #1
    dc90:	bne	dca0 <sf_gen_mtp3field_code+0x70>
    dc94:	ldr	r0, [pc, #828]	; dfd8 <sf_gen_mtp3field_code+0x3a8>
    dc98:	add	r0, pc, r0
    dc9c:	bl	2c88 <sf_bpf_error>
    dca0:	ldr	r0, [fp, #-16]
    dca4:	cmp	r0, #255	; 0xff
    dca8:	bls	dcbc <sf_gen_mtp3field_code+0x8c>
    dcac:	ldr	r0, [pc, #800]	; dfd4 <sf_gen_mtp3field_code+0x3a4>
    dcb0:	add	r0, pc, r0
    dcb4:	ldr	r1, [fp, #-16]
    dcb8:	bl	2c88 <sf_bpf_error>
    dcbc:	ldr	r0, [pc, #780]	; dfd0 <sf_gen_mtp3field_code+0x3a0>
    dcc0:	add	r0, pc, r0
    dcc4:	ldr	r1, [r0]
    dcc8:	ldr	r0, [fp, #-20]	; 0xffffffec
    dccc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    dcd0:	ldr	r3, [fp, #-16]
    dcd4:	movw	ip, #0
    dcd8:	str	r0, [sp, #48]	; 0x30
    dcdc:	mov	r0, ip
    dce0:	movw	ip, #16
    dce4:	str	r2, [sp, #44]	; 0x2c
    dce8:	mov	r2, ip
    dcec:	mvn	ip, #0
    dcf0:	str	r3, [sp, #40]	; 0x28
    dcf4:	mov	r3, ip
    dcf8:	ldr	ip, [sp, #48]	; 0x30
    dcfc:	str	ip, [sp]
    dd00:	ldr	lr, [sp, #44]	; 0x2c
    dd04:	str	lr, [sp, #4]
    dd08:	ldr	r4, [sp, #40]	; 0x28
    dd0c:	str	r4, [sp, #8]
    dd10:	bl	d4c8 <gen_ncmp>
    dd14:	str	r0, [fp, #-28]	; 0xffffffe4
    dd18:	b	df88 <sf_gen_mtp3field_code+0x358>
    dd1c:	ldr	r0, [pc, #660]	; dfb8 <sf_gen_mtp3field_code+0x388>
    dd20:	add	r0, pc, r0
    dd24:	ldr	r0, [r0]
    dd28:	cmn	r0, #1
    dd2c:	bne	dd3c <sf_gen_mtp3field_code+0x10c>
    dd30:	ldr	r0, [pc, #656]	; dfc8 <sf_gen_mtp3field_code+0x398>
    dd34:	add	r0, pc, r0
    dd38:	bl	2c88 <sf_bpf_error>
    dd3c:	ldr	r0, [fp, #-16]
    dd40:	movw	r1, #16383	; 0x3fff
    dd44:	cmp	r0, r1
    dd48:	bls	dd5c <sf_gen_mtp3field_code+0x12c>
    dd4c:	ldr	r0, [pc, #624]	; dfc4 <sf_gen_mtp3field_code+0x394>
    dd50:	add	r0, pc, r0
    dd54:	ldr	r1, [fp, #-16]
    dd58:	bl	2c88 <sf_bpf_error>
    dd5c:	ldr	r3, [pc, #600]	; dfbc <sf_gen_mtp3field_code+0x38c>
    dd60:	ldr	r0, [pc, #600]	; dfc0 <sf_gen_mtp3field_code+0x390>
    dd64:	add	r0, pc, r0
    dd68:	ldr	r1, [fp, #-16]
    dd6c:	and	r1, r1, #15360	; 0x3c00
    dd70:	str	r1, [fp, #-32]	; 0xffffffe0
    dd74:	ldr	r1, [fp, #-32]	; 0xffffffe0
    dd78:	lsr	r1, r1, #10
    dd7c:	str	r1, [fp, #-32]	; 0xffffffe0
    dd80:	ldr	r1, [fp, #-16]
    dd84:	and	r1, r1, #1020	; 0x3fc
    dd88:	str	r1, [fp, #-36]	; 0xffffffdc
    dd8c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    dd90:	lsl	r1, r1, #6
    dd94:	str	r1, [fp, #-36]	; 0xffffffdc
    dd98:	ldr	r1, [fp, #-16]
    dd9c:	and	r1, r1, #3
    dda0:	str	r1, [fp, #-40]	; 0xffffffd8
    dda4:	ldr	r1, [fp, #-40]	; 0xffffffd8
    dda8:	lsl	r1, r1, #22
    ddac:	str	r1, [fp, #-40]	; 0xffffffd8
    ddb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    ddb4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    ddb8:	add	r1, r1, r2
    ddbc:	ldr	r2, [fp, #-40]	; 0xffffffd8
    ddc0:	add	r1, r1, r2
    ddc4:	str	r1, [fp, #-16]
    ddc8:	ldr	r1, [r0]
    ddcc:	ldr	r0, [fp, #-20]	; 0xffffffec
    ddd0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    ddd4:	ldr	ip, [fp, #-16]
    ddd8:	movw	lr, #0
    dddc:	str	r0, [sp, #36]	; 0x24
    dde0:	mov	r0, lr
    dde4:	str	r2, [sp, #32]
    dde8:	mov	r2, lr
    ddec:	ldr	lr, [sp, #36]	; 0x24
    ddf0:	str	lr, [sp]
    ddf4:	ldr	r4, [sp, #32]
    ddf8:	str	r4, [sp, #4]
    ddfc:	str	ip, [sp, #8]
    de00:	bl	d4c8 <gen_ncmp>
    de04:	str	r0, [fp, #-28]	; 0xffffffe4
    de08:	b	df88 <sf_gen_mtp3field_code+0x358>
    de0c:	ldr	r0, [pc, #400]	; dfa4 <sf_gen_mtp3field_code+0x374>
    de10:	add	r0, pc, r0
    de14:	ldr	r0, [r0]
    de18:	cmn	r0, #1
    de1c:	bne	de2c <sf_gen_mtp3field_code+0x1fc>
    de20:	ldr	r0, [pc, #396]	; dfb4 <sf_gen_mtp3field_code+0x384>
    de24:	add	r0, pc, r0
    de28:	bl	2c88 <sf_bpf_error>
    de2c:	ldr	r0, [fp, #-16]
    de30:	movw	r1, #16383	; 0x3fff
    de34:	cmp	r0, r1
    de38:	bls	de4c <sf_gen_mtp3field_code+0x21c>
    de3c:	ldr	r0, [pc, #364]	; dfb0 <sf_gen_mtp3field_code+0x380>
    de40:	add	r0, pc, r0
    de44:	ldr	r1, [fp, #-16]
    de48:	bl	2c88 <sf_bpf_error>
    de4c:	ldr	r3, [pc, #340]	; dfa8 <sf_gen_mtp3field_code+0x378>
    de50:	ldr	r0, [pc, #340]	; dfac <sf_gen_mtp3field_code+0x37c>
    de54:	add	r0, pc, r0
    de58:	ldr	r1, [fp, #-16]
    de5c:	and	r1, r1, #255	; 0xff
    de60:	str	r1, [fp, #-32]	; 0xffffffe0
    de64:	ldr	r1, [fp, #-32]	; 0xffffffe0
    de68:	lsl	r1, r1, #24
    de6c:	str	r1, [fp, #-32]	; 0xffffffe0
    de70:	ldr	r1, [fp, #-16]
    de74:	and	r1, r1, #16128	; 0x3f00
    de78:	str	r1, [fp, #-36]	; 0xffffffdc
    de7c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    de80:	lsl	r1, r1, #8
    de84:	str	r1, [fp, #-36]	; 0xffffffdc
    de88:	ldr	r1, [fp, #-32]	; 0xffffffe0
    de8c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    de90:	add	r1, r1, r2
    de94:	str	r1, [fp, #-16]
    de98:	ldr	r1, [r0]
    de9c:	ldr	r0, [fp, #-20]	; 0xffffffec
    dea0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    dea4:	ldr	ip, [fp, #-16]
    dea8:	movw	lr, #0
    deac:	str	r0, [sp, #28]
    deb0:	mov	r0, lr
    deb4:	str	r2, [sp, #24]
    deb8:	mov	r2, lr
    debc:	ldr	lr, [sp, #28]
    dec0:	str	lr, [sp]
    dec4:	ldr	r4, [sp, #24]
    dec8:	str	r4, [sp, #4]
    decc:	str	ip, [sp, #8]
    ded0:	bl	d4c8 <gen_ncmp>
    ded4:	str	r0, [fp, #-28]	; 0xffffffe4
    ded8:	b	df88 <sf_gen_mtp3field_code+0x358>
    dedc:	ldr	r0, [pc, #176]	; df94 <sf_gen_mtp3field_code+0x364>
    dee0:	add	r0, pc, r0
    dee4:	ldr	r0, [r0]
    dee8:	cmn	r0, #1
    deec:	bne	defc <sf_gen_mtp3field_code+0x2cc>
    def0:	ldr	r0, [pc, #168]	; dfa0 <sf_gen_mtp3field_code+0x370>
    def4:	add	r0, pc, r0
    def8:	bl	2c88 <sf_bpf_error>
    defc:	ldr	r0, [fp, #-16]
    df00:	cmp	r0, #15
    df04:	bls	df18 <sf_gen_mtp3field_code+0x2e8>
    df08:	ldr	r0, [pc, #140]	; df9c <sf_gen_mtp3field_code+0x36c>
    df0c:	add	r0, pc, r0
    df10:	ldr	r1, [fp, #-16]
    df14:	bl	2c88 <sf_bpf_error>
    df18:	ldr	r0, [pc, #120]	; df98 <sf_gen_mtp3field_code+0x368>
    df1c:	add	r0, pc, r0
    df20:	ldr	r1, [fp, #-16]
    df24:	lsl	r1, r1, #4
    df28:	str	r1, [fp, #-16]
    df2c:	ldr	r1, [r0]
    df30:	ldr	r0, [fp, #-20]	; 0xffffffec
    df34:	ldr	r2, [fp, #-24]	; 0xffffffe8
    df38:	ldr	r3, [fp, #-16]
    df3c:	movw	ip, #0
    df40:	str	r0, [sp, #20]
    df44:	mov	r0, ip
    df48:	movw	ip, #16
    df4c:	str	r2, [sp, #16]
    df50:	mov	r2, ip
    df54:	movw	ip, #240	; 0xf0
    df58:	str	r3, [sp, #12]
    df5c:	mov	r3, ip
    df60:	ldr	ip, [sp, #20]
    df64:	str	ip, [sp]
    df68:	ldr	lr, [sp, #16]
    df6c:	str	lr, [sp, #4]
    df70:	ldr	r4, [sp, #12]
    df74:	str	r4, [sp, #8]
    df78:	bl	d4c8 <gen_ncmp>
    df7c:	str	r0, [fp, #-28]	; 0xffffffe4
    df80:	b	df88 <sf_gen_mtp3field_code+0x358>
    df84:	bl	1048 <abort@plt>
    df88:	ldr	r0, [fp, #-28]	; 0xffffffe4
    df8c:	sub	sp, fp, #8
    df90:	pop	{r4, sl, fp, pc}
    df94:	.word	0x0002c74c
    df98:	.word	0x0002c710
    df9c:	.word	0x0000ec44
    dfa0:	.word	0x0000ec40
    dfa4:	.word	0x0002c818
    dfa8:	.word	0xff3f0000
    dfac:	.word	0x0002c7d4
    dfb0:	.word	0x0000eccc
    dfb4:	.word	0x0000eccc
    dfb8:	.word	0x0002c904
    dfbc:	.word	0x00c0ff0f
    dfc0:	.word	0x0002c8c0
    dfc4:	.word	0x0000ed78
    dfc8:	.word	0x0000ed78
    dfcc:	.word	0x0002c99c
    dfd0:	.word	0x0002c960
    dfd4:	.word	0x0000edd6
    dfd8:	.word	0x0000edd2

0000dfdc <sf_gen_atmmulti_abbrev>:
    dfdc:	push	{fp, lr}
    dfe0:	mov	fp, sp
    dfe4:	sub	sp, sp, #24
    dfe8:	str	r0, [fp, #-4]
    dfec:	ldr	r0, [fp, #-4]
    dff0:	cmp	r0, #28
    dff4:	str	r0, [sp, #8]
    dff8:	beq	e030 <sf_gen_atmmulti_abbrev+0x54>
    dffc:	b	e000 <sf_gen_atmmulti_abbrev+0x24>
    e000:	ldr	r0, [sp, #8]
    e004:	cmp	r0, #29
    e008:	beq	e060 <sf_gen_atmmulti_abbrev+0x84>
    e00c:	b	e010 <sf_gen_atmmulti_abbrev+0x34>
    e010:	ldr	r0, [sp, #8]
    e014:	cmp	r0, #70	; 0x46
    e018:	beq	e0e8 <sf_gen_atmmulti_abbrev+0x10c>
    e01c:	b	e020 <sf_gen_atmmulti_abbrev+0x44>
    e020:	ldr	r0, [sp, #8]
    e024:	cmp	r0, #71	; 0x47
    e028:	beq	e1a8 <sf_gen_atmmulti_abbrev+0x1cc>
    e02c:	b	e250 <sf_gen_atmmulti_abbrev+0x274>
    e030:	ldr	r0, [pc, #576]	; e278 <sf_gen_atmmulti_abbrev+0x29c>
    e034:	add	r0, pc, r0
    e038:	ldr	r0, [r0]
    e03c:	cmp	r0, #0
    e040:	bne	e050 <sf_gen_atmmulti_abbrev+0x74>
    e044:	ldr	r0, [pc, #560]	; e27c <sf_gen_atmmulti_abbrev+0x2a0>
    e048:	add	r0, pc, r0
    e04c:	bl	2c88 <sf_bpf_error>
    e050:	movw	r0, #29
    e054:	bl	dfdc <sf_gen_atmmulti_abbrev>
    e058:	str	r0, [sp, #12]
    e05c:	b	e254 <sf_gen_atmmulti_abbrev+0x278>
    e060:	ldr	r0, [pc, #520]	; e270 <sf_gen_atmmulti_abbrev+0x294>
    e064:	add	r0, pc, r0
    e068:	ldr	r0, [r0]
    e06c:	cmp	r0, #0
    e070:	bne	e080 <sf_gen_atmmulti_abbrev+0xa4>
    e074:	ldr	r0, [pc, #504]	; e274 <sf_gen_atmmulti_abbrev+0x298>
    e078:	add	r0, pc, r0
    e07c:	bl	2c88 <sf_bpf_error>
    e080:	movw	r0, #52	; 0x34
    e084:	movw	r1, #3
    e088:	movw	r2, #16
    e08c:	movw	r3, #0
    e090:	bl	d168 <sf_gen_atmfield_code>
    e094:	str	r0, [fp, #-8]
    e098:	movw	r0, #52	; 0x34
    e09c:	movw	r1, #4
    e0a0:	movw	r2, #16
    e0a4:	movw	r3, #0
    e0a8:	bl	d168 <sf_gen_atmfield_code>
    e0ac:	str	r0, [sp, #12]
    e0b0:	ldr	r0, [fp, #-8]
    e0b4:	ldr	r1, [sp, #12]
    e0b8:	bl	5078 <sf_gen_or>
    e0bc:	movw	r0, #51	; 0x33
    e0c0:	movw	r1, #0
    e0c4:	str	r1, [sp, #4]
    e0c8:	movw	r2, #16
    e0cc:	ldr	r3, [sp, #4]
    e0d0:	bl	d168 <sf_gen_atmfield_code>
    e0d4:	str	r0, [fp, #-8]
    e0d8:	ldr	r0, [fp, #-8]
    e0dc:	ldr	r1, [sp, #12]
    e0e0:	bl	4ec0 <sf_gen_and>
    e0e4:	b	e254 <sf_gen_atmmulti_abbrev+0x278>
    e0e8:	ldr	r0, [pc, #376]	; e268 <sf_gen_atmmulti_abbrev+0x28c>
    e0ec:	add	r0, pc, r0
    e0f0:	ldr	r0, [r0]
    e0f4:	cmp	r0, #0
    e0f8:	bne	e108 <sf_gen_atmmulti_abbrev+0x12c>
    e0fc:	ldr	r0, [pc, #360]	; e26c <sf_gen_atmmulti_abbrev+0x290>
    e100:	add	r0, pc, r0
    e104:	bl	2c88 <sf_bpf_error>
    e108:	movw	r0, #41	; 0x29
    e10c:	bl	e280 <gen_msg_abbrev>
    e110:	str	r0, [fp, #-8]
    e114:	movw	r0, #42	; 0x2a
    e118:	bl	e280 <gen_msg_abbrev>
    e11c:	str	r0, [sp, #12]
    e120:	ldr	r0, [fp, #-8]
    e124:	ldr	r1, [sp, #12]
    e128:	bl	5078 <sf_gen_or>
    e12c:	movw	r0, #43	; 0x2b
    e130:	bl	e280 <gen_msg_abbrev>
    e134:	str	r0, [fp, #-8]
    e138:	ldr	r0, [fp, #-8]
    e13c:	ldr	r1, [sp, #12]
    e140:	bl	5078 <sf_gen_or>
    e144:	movw	r0, #44	; 0x2c
    e148:	bl	e280 <gen_msg_abbrev>
    e14c:	str	r0, [fp, #-8]
    e150:	ldr	r0, [fp, #-8]
    e154:	ldr	r1, [sp, #12]
    e158:	bl	5078 <sf_gen_or>
    e15c:	movw	r0, #45	; 0x2d
    e160:	bl	e280 <gen_msg_abbrev>
    e164:	str	r0, [fp, #-8]
    e168:	ldr	r0, [fp, #-8]
    e16c:	ldr	r1, [sp, #12]
    e170:	bl	5078 <sf_gen_or>
    e174:	movw	r0, #46	; 0x2e
    e178:	bl	e280 <gen_msg_abbrev>
    e17c:	str	r0, [fp, #-8]
    e180:	ldr	r0, [fp, #-8]
    e184:	ldr	r1, [sp, #12]
    e188:	bl	5078 <sf_gen_or>
    e18c:	movw	r0, #26
    e190:	bl	d5a0 <sf_gen_atmtype_abbrev>
    e194:	str	r0, [fp, #-8]
    e198:	ldr	r0, [fp, #-8]
    e19c:	ldr	r1, [sp, #12]
    e1a0:	bl	4ec0 <sf_gen_and>
    e1a4:	b	e254 <sf_gen_atmmulti_abbrev+0x278>
    e1a8:	ldr	r0, [pc, #176]	; e260 <sf_gen_atmmulti_abbrev+0x284>
    e1ac:	add	r0, pc, r0
    e1b0:	ldr	r0, [r0]
    e1b4:	cmp	r0, #0
    e1b8:	bne	e1c8 <sf_gen_atmmulti_abbrev+0x1ec>
    e1bc:	ldr	r0, [pc, #160]	; e264 <sf_gen_atmmulti_abbrev+0x288>
    e1c0:	add	r0, pc, r0
    e1c4:	bl	2c88 <sf_bpf_error>
    e1c8:	movw	r0, #41	; 0x29
    e1cc:	bl	e280 <gen_msg_abbrev>
    e1d0:	str	r0, [fp, #-8]
    e1d4:	movw	r0, #42	; 0x2a
    e1d8:	bl	e280 <gen_msg_abbrev>
    e1dc:	str	r0, [sp, #12]
    e1e0:	ldr	r0, [fp, #-8]
    e1e4:	ldr	r1, [sp, #12]
    e1e8:	bl	5078 <sf_gen_or>
    e1ec:	movw	r0, #43	; 0x2b
    e1f0:	bl	e280 <gen_msg_abbrev>
    e1f4:	str	r0, [fp, #-8]
    e1f8:	ldr	r0, [fp, #-8]
    e1fc:	ldr	r1, [sp, #12]
    e200:	bl	5078 <sf_gen_or>
    e204:	movw	r0, #45	; 0x2d
    e208:	bl	e280 <gen_msg_abbrev>
    e20c:	str	r0, [fp, #-8]
    e210:	ldr	r0, [fp, #-8]
    e214:	ldr	r1, [sp, #12]
    e218:	bl	5078 <sf_gen_or>
    e21c:	movw	r0, #46	; 0x2e
    e220:	bl	e280 <gen_msg_abbrev>
    e224:	str	r0, [fp, #-8]
    e228:	ldr	r0, [fp, #-8]
    e22c:	ldr	r1, [sp, #12]
    e230:	bl	5078 <sf_gen_or>
    e234:	movw	r0, #22
    e238:	bl	d5a0 <sf_gen_atmtype_abbrev>
    e23c:	str	r0, [fp, #-8]
    e240:	ldr	r0, [fp, #-8]
    e244:	ldr	r1, [sp, #12]
    e248:	bl	4ec0 <sf_gen_and>
    e24c:	b	e254 <sf_gen_atmmulti_abbrev+0x278>
    e250:	bl	1048 <abort@plt>
    e254:	ldr	r0, [sp, #12]
    e258:	mov	sp, fp
    e25c:	pop	{fp, pc}
    e260:	.word	0x0002c45c
    e264:	.word	0x0000ea1e
    e268:	.word	0x0002c51c
    e26c:	.word	0x0000eab7
    e270:	.word	0x0002c5a4
    e274:	.word	0x0000eb1d
    e278:	.word	0x0002c5d4
    e27c:	.word	0x0000eb2d

0000e280 <gen_msg_abbrev>:
    e280:	push	{fp, lr}
    e284:	mov	fp, sp
    e288:	sub	sp, sp, #16
    e28c:	str	r0, [fp, #-4]
    e290:	ldr	r0, [fp, #-4]
    e294:	sub	r0, r0, #41	; 0x29
    e298:	cmp	r0, #5
    e29c:	str	r0, [sp, #4]
    e2a0:	bhi	e374 <gen_msg_abbrev+0xf4>
    e2a4:	add	r0, pc, #8
    e2a8:	ldr	r1, [sp, #4]
    e2ac:	ldr	r2, [r0, r1, lsl #2]
    e2b0:	add	pc, r0, r2
    e2b4:	.word	0x00000018
    e2b8:	.word	0x00000034
    e2bc:	.word	0x00000050
    e2c0:	.word	0x0000006c
    e2c4:	.word	0x00000088
    e2c8:	.word	0x000000a4
    e2cc:	movw	r0, #54	; 0x36
    e2d0:	movw	r1, #5
    e2d4:	movw	r2, #16
    e2d8:	movw	r3, #0
    e2dc:	bl	d168 <sf_gen_atmfield_code>
    e2e0:	str	r0, [sp, #8]
    e2e4:	b	e378 <gen_msg_abbrev+0xf8>
    e2e8:	movw	r0, #54	; 0x36
    e2ec:	movw	r1, #2
    e2f0:	movw	r2, #16
    e2f4:	movw	r3, #0
    e2f8:	bl	d168 <sf_gen_atmfield_code>
    e2fc:	str	r0, [sp, #8]
    e300:	b	e378 <gen_msg_abbrev+0xf8>
    e304:	movw	r0, #54	; 0x36
    e308:	movw	r1, #7
    e30c:	movw	r2, #16
    e310:	movw	r3, #0
    e314:	bl	d168 <sf_gen_atmfield_code>
    e318:	str	r0, [sp, #8]
    e31c:	b	e378 <gen_msg_abbrev+0xf8>
    e320:	movw	r0, #54	; 0x36
    e324:	movw	r1, #15
    e328:	movw	r2, #16
    e32c:	movw	r3, #0
    e330:	bl	d168 <sf_gen_atmfield_code>
    e334:	str	r0, [sp, #8]
    e338:	b	e378 <gen_msg_abbrev+0xf8>
    e33c:	movw	r0, #54	; 0x36
    e340:	movw	r1, #77	; 0x4d
    e344:	movw	r2, #16
    e348:	movw	r3, #0
    e34c:	bl	d168 <sf_gen_atmfield_code>
    e350:	str	r0, [sp, #8]
    e354:	b	e378 <gen_msg_abbrev+0xf8>
    e358:	movw	r0, #54	; 0x36
    e35c:	movw	r1, #90	; 0x5a
    e360:	movw	r2, #16
    e364:	movw	r3, #0
    e368:	bl	d168 <sf_gen_atmfield_code>
    e36c:	str	r0, [sp, #8]
    e370:	b	e378 <gen_msg_abbrev+0xf8>
    e374:	bl	1048 <abort@plt>
    e378:	ldr	r0, [sp, #8]
    e37c:	mov	sp, fp
    e380:	pop	{fp, pc}

0000e384 <gen_load_prism_llprefixlen>:
    e384:	push	{fp, lr}
    e388:	mov	fp, sp
    e38c:	sub	sp, sp, #24
    e390:	ldr	r0, [pc, #368]	; e508 <gen_load_prism_llprefixlen+0x184>
    e394:	add	r0, pc, r0
    e398:	ldr	r1, [pc, #364]	; e50c <gen_load_prism_llprefixlen+0x188>
    e39c:	add	r1, pc, r1
    e3a0:	movw	r2, #1
    e3a4:	str	r2, [r1]
    e3a8:	ldr	r0, [r0]
    e3ac:	cmn	r0, #1
    e3b0:	beq	e4f4 <gen_load_prism_llprefixlen+0x170>
    e3b4:	movw	r0, #32
    e3b8:	bl	b160 <new_stmt>
    e3bc:	str	r0, [fp, #-8]
    e3c0:	ldr	r0, [fp, #-8]
    e3c4:	movw	lr, #0
    e3c8:	str	lr, [r0, #12]
    e3cc:	movw	r0, #84	; 0x54
    e3d0:	bl	b160 <new_stmt>
    e3d4:	ldr	lr, [pc, #316]	; e518 <gen_load_prism_llprefixlen+0x194>
    e3d8:	str	r0, [sp, #12]
    e3dc:	ldr	r0, [sp, #12]
    e3e0:	str	lr, [r0, #12]
    e3e4:	ldr	r0, [fp, #-8]
    e3e8:	ldr	r1, [sp, #12]
    e3ec:	bl	a9f0 <sf_append>
    e3f0:	movw	r0, #21
    e3f4:	bl	b160 <new_stmt>
    e3f8:	ldr	r1, [pc, #276]	; e514 <gen_load_prism_llprefixlen+0x190>
    e3fc:	str	r0, [sp, #8]
    e400:	ldr	r0, [sp, #8]
    e404:	str	r1, [r0, #12]
    e408:	ldr	r0, [fp, #-8]
    e40c:	ldr	r1, [sp, #8]
    e410:	bl	a9f0 <sf_append>
    e414:	movw	r0, #32
    e418:	bl	b160 <new_stmt>
    e41c:	str	r0, [sp, #12]
    e420:	ldr	r0, [sp, #12]
    e424:	movw	r1, #4
    e428:	str	r1, [r0, #12]
    e42c:	ldr	r0, [fp, #-8]
    e430:	ldr	r1, [sp, #12]
    e434:	bl	a9f0 <sf_append>
    e438:	ldr	r0, [sp, #12]
    e43c:	ldr	r1, [sp, #8]
    e440:	str	r0, [r1, #4]
    e444:	movw	r0, #5
    e448:	bl	b160 <new_stmt>
    e44c:	str	r0, [sp, #4]
    e450:	ldr	r0, [sp, #4]
    e454:	movw	r1, #1
    e458:	str	r1, [r0, #12]
    e45c:	ldr	r0, [fp, #-8]
    e460:	ldr	r1, [sp, #4]
    e464:	bl	a9f0 <sf_append>
    e468:	movw	r0, #0
    e46c:	bl	b160 <new_stmt>
    e470:	str	r0, [sp, #12]
    e474:	ldr	r0, [sp, #12]
    e478:	movw	r1, #144	; 0x90
    e47c:	str	r1, [r0, #12]
    e480:	ldr	r0, [fp, #-8]
    e484:	ldr	r1, [sp, #12]
    e488:	bl	a9f0 <sf_append>
    e48c:	ldr	r0, [sp, #12]
    e490:	ldr	r1, [sp, #8]
    e494:	str	r0, [r1, #8]
    e498:	movw	r0, #2
    e49c:	bl	b160 <new_stmt>
    e4a0:	ldr	r1, [pc, #104]	; e510 <gen_load_prism_llprefixlen+0x18c>
    e4a4:	add	r1, pc, r1
    e4a8:	str	r0, [sp, #12]
    e4ac:	ldr	r0, [r1]
    e4b0:	ldr	r1, [sp, #12]
    e4b4:	str	r0, [r1, #12]
    e4b8:	ldr	r0, [fp, #-8]
    e4bc:	ldr	r1, [sp, #12]
    e4c0:	bl	a9f0 <sf_append>
    e4c4:	ldr	r0, [sp, #12]
    e4c8:	ldr	r1, [sp, #4]
    e4cc:	str	r0, [r1, #8]
    e4d0:	movw	r0, #7
    e4d4:	bl	b160 <new_stmt>
    e4d8:	str	r0, [sp, #12]
    e4dc:	ldr	r0, [fp, #-8]
    e4e0:	ldr	r1, [sp, #12]
    e4e4:	bl	a9f0 <sf_append>
    e4e8:	ldr	r0, [fp, #-8]
    e4ec:	str	r0, [fp, #-4]
    e4f0:	b	e4fc <gen_load_prism_llprefixlen+0x178>
    e4f4:	movw	r0, #0
    e4f8:	str	r0, [fp, #-4]
    e4fc:	ldr	r0, [fp, #-4]
    e500:	mov	sp, fp
    e504:	pop	{fp, pc}
    e508:	.word	0x0002c324
    e50c:	.word	0x0002c7b8
    e510:	.word	0x0002c214
    e514:	.word	0x80211000
    e518:	.word	0xfffff000

0000e51c <gen_load_avs_llprefixlen>:
    e51c:	push	{fp, lr}
    e520:	mov	fp, sp
    e524:	sub	sp, sp, #16
    e528:	ldr	r0, [pc, #136]	; e5b8 <gen_load_avs_llprefixlen+0x9c>
    e52c:	add	r0, pc, r0
    e530:	ldr	r0, [r0]
    e534:	cmn	r0, #1
    e538:	beq	e5a4 <gen_load_avs_llprefixlen+0x88>
    e53c:	movw	r0, #32
    e540:	bl	b160 <new_stmt>
    e544:	str	r0, [sp, #8]
    e548:	ldr	r0, [sp, #8]
    e54c:	movw	lr, #4
    e550:	str	lr, [r0, #12]
    e554:	movw	r0, #2
    e558:	bl	b160 <new_stmt>
    e55c:	ldr	lr, [pc, #88]	; e5bc <gen_load_avs_llprefixlen+0xa0>
    e560:	add	lr, pc, lr
    e564:	str	r0, [sp, #4]
    e568:	ldr	r0, [lr]
    e56c:	ldr	lr, [sp, #4]
    e570:	str	r0, [lr, #12]
    e574:	ldr	r0, [sp, #8]
    e578:	ldr	r1, [sp, #4]
    e57c:	bl	a9f0 <sf_append>
    e580:	movw	r0, #7
    e584:	bl	b160 <new_stmt>
    e588:	str	r0, [sp, #4]
    e58c:	ldr	r0, [sp, #8]
    e590:	ldr	r1, [sp, #4]
    e594:	bl	a9f0 <sf_append>
    e598:	ldr	r0, [sp, #8]
    e59c:	str	r0, [fp, #-4]
    e5a0:	b	e5ac <gen_load_avs_llprefixlen+0x90>
    e5a4:	movw	r0, #0
    e5a8:	str	r0, [fp, #-4]
    e5ac:	ldr	r0, [fp, #-4]
    e5b0:	mov	sp, fp
    e5b4:	pop	{fp, pc}
    e5b8:	.word	0x0002c18c
    e5bc:	.word	0x0002c158

0000e5c0 <gen_load_radiotap_llprefixlen>:
    e5c0:	push	{fp, lr}
    e5c4:	mov	fp, sp
    e5c8:	sub	sp, sp, #16
    e5cc:	ldr	r0, [pc, #256]	; e6d4 <gen_load_radiotap_llprefixlen+0x114>
    e5d0:	add	r0, pc, r0
    e5d4:	ldr	r0, [r0]
    e5d8:	cmn	r0, #1
    e5dc:	beq	e6c0 <gen_load_radiotap_llprefixlen+0x100>
    e5e0:	movw	r0, #48	; 0x30
    e5e4:	bl	b160 <new_stmt>
    e5e8:	str	r0, [sp, #8]
    e5ec:	ldr	r0, [sp, #8]
    e5f0:	movw	lr, #3
    e5f4:	str	lr, [r0, #12]
    e5f8:	movw	r0, #100	; 0x64
    e5fc:	bl	b160 <new_stmt>
    e600:	str	r0, [sp, #4]
    e604:	ldr	r0, [sp, #8]
    e608:	ldr	r1, [sp, #4]
    e60c:	bl	a9f0 <sf_append>
    e610:	ldr	r0, [sp, #4]
    e614:	movw	r1, #8
    e618:	str	r1, [r0, #12]
    e61c:	movw	r0, #7
    e620:	bl	b160 <new_stmt>
    e624:	str	r0, [sp, #4]
    e628:	ldr	r0, [sp, #8]
    e62c:	ldr	r1, [sp, #4]
    e630:	bl	a9f0 <sf_append>
    e634:	movw	r0, #48	; 0x30
    e638:	bl	b160 <new_stmt>
    e63c:	str	r0, [sp, #4]
    e640:	ldr	r0, [sp, #8]
    e644:	ldr	r1, [sp, #4]
    e648:	bl	a9f0 <sf_append>
    e64c:	ldr	r0, [sp, #4]
    e650:	movw	r1, #2
    e654:	str	r1, [r0, #12]
    e658:	movw	r0, #76	; 0x4c
    e65c:	bl	b160 <new_stmt>
    e660:	str	r0, [sp, #4]
    e664:	ldr	r0, [sp, #8]
    e668:	ldr	r1, [sp, #4]
    e66c:	bl	a9f0 <sf_append>
    e670:	movw	r0, #2
    e674:	bl	b160 <new_stmt>
    e678:	ldr	r1, [pc, #88]	; e6d8 <gen_load_radiotap_llprefixlen+0x118>
    e67c:	add	r1, pc, r1
    e680:	str	r0, [sp, #4]
    e684:	ldr	r0, [r1]
    e688:	ldr	r1, [sp, #4]
    e68c:	str	r0, [r1, #12]
    e690:	ldr	r0, [sp, #8]
    e694:	ldr	r1, [sp, #4]
    e698:	bl	a9f0 <sf_append>
    e69c:	movw	r0, #7
    e6a0:	bl	b160 <new_stmt>
    e6a4:	str	r0, [sp, #4]
    e6a8:	ldr	r0, [sp, #8]
    e6ac:	ldr	r1, [sp, #4]
    e6b0:	bl	a9f0 <sf_append>
    e6b4:	ldr	r0, [sp, #8]
    e6b8:	str	r0, [fp, #-4]
    e6bc:	b	e6c8 <gen_load_radiotap_llprefixlen+0x108>
    e6c0:	movw	r0, #0
    e6c4:	str	r0, [fp, #-4]
    e6c8:	ldr	r0, [fp, #-4]
    e6cc:	mov	sp, fp
    e6d0:	pop	{fp, pc}
    e6d4:	.word	0x0002c0e8
    e6d8:	.word	0x0002c03c

0000e6dc <gen_load_ppi_llprefixlen>:
    e6dc:	push	{fp, lr}
    e6e0:	mov	fp, sp
    e6e4:	sub	sp, sp, #16
    e6e8:	ldr	r0, [pc, #256]	; e7f0 <gen_load_ppi_llprefixlen+0x114>
    e6ec:	add	r0, pc, r0
    e6f0:	ldr	r0, [r0]
    e6f4:	cmn	r0, #1
    e6f8:	beq	e7dc <gen_load_ppi_llprefixlen+0x100>
    e6fc:	movw	r0, #48	; 0x30
    e700:	bl	b160 <new_stmt>
    e704:	str	r0, [sp, #8]
    e708:	ldr	r0, [sp, #8]
    e70c:	movw	lr, #3
    e710:	str	lr, [r0, #12]
    e714:	movw	r0, #100	; 0x64
    e718:	bl	b160 <new_stmt>
    e71c:	str	r0, [sp, #4]
    e720:	ldr	r0, [sp, #8]
    e724:	ldr	r1, [sp, #4]
    e728:	bl	a9f0 <sf_append>
    e72c:	ldr	r0, [sp, #4]
    e730:	movw	r1, #8
    e734:	str	r1, [r0, #12]
    e738:	movw	r0, #7
    e73c:	bl	b160 <new_stmt>
    e740:	str	r0, [sp, #4]
    e744:	ldr	r0, [sp, #8]
    e748:	ldr	r1, [sp, #4]
    e74c:	bl	a9f0 <sf_append>
    e750:	movw	r0, #48	; 0x30
    e754:	bl	b160 <new_stmt>
    e758:	str	r0, [sp, #4]
    e75c:	ldr	r0, [sp, #8]
    e760:	ldr	r1, [sp, #4]
    e764:	bl	a9f0 <sf_append>
    e768:	ldr	r0, [sp, #4]
    e76c:	movw	r1, #2
    e770:	str	r1, [r0, #12]
    e774:	movw	r0, #76	; 0x4c
    e778:	bl	b160 <new_stmt>
    e77c:	str	r0, [sp, #4]
    e780:	ldr	r0, [sp, #8]
    e784:	ldr	r1, [sp, #4]
    e788:	bl	a9f0 <sf_append>
    e78c:	movw	r0, #2
    e790:	bl	b160 <new_stmt>
    e794:	ldr	r1, [pc, #88]	; e7f4 <gen_load_ppi_llprefixlen+0x118>
    e798:	add	r1, pc, r1
    e79c:	str	r0, [sp, #4]
    e7a0:	ldr	r0, [r1]
    e7a4:	ldr	r1, [sp, #4]
    e7a8:	str	r0, [r1, #12]
    e7ac:	ldr	r0, [sp, #8]
    e7b0:	ldr	r1, [sp, #4]
    e7b4:	bl	a9f0 <sf_append>
    e7b8:	movw	r0, #7
    e7bc:	bl	b160 <new_stmt>
    e7c0:	str	r0, [sp, #4]
    e7c4:	ldr	r0, [sp, #8]
    e7c8:	ldr	r1, [sp, #4]
    e7cc:	bl	a9f0 <sf_append>
    e7d0:	ldr	r0, [sp, #8]
    e7d4:	str	r0, [fp, #-4]
    e7d8:	b	e7e4 <gen_load_ppi_llprefixlen+0x108>
    e7dc:	movw	r0, #0
    e7e0:	str	r0, [fp, #-4]
    e7e4:	ldr	r0, [fp, #-4]
    e7e8:	mov	sp, fp
    e7ec:	pop	{fp, pc}
    e7f0:	.word	0x0002bfcc
    e7f4:	.word	0x0002bf20

0000e7f8 <gen_load_802_11_header_len>:
    e7f8:	push	{fp, lr}
    e7fc:	mov	fp, sp
    e800:	sub	sp, sp, #48	; 0x30
    e804:	ldr	r2, [pc, #1076]	; ec40 <gen_load_802_11_header_len+0x448>
    e808:	add	r2, pc, r2
    e80c:	str	r0, [fp, #-8]
    e810:	str	r1, [fp, #-12]
    e814:	ldr	r0, [r2]
    e818:	cmn	r0, #1
    e81c:	bne	e82c <gen_load_802_11_header_len+0x34>
    e820:	ldr	r0, [fp, #-8]
    e824:	str	r0, [fp, #-4]
    e828:	b	ec34 <gen_load_802_11_header_len+0x43c>
    e82c:	ldr	r0, [pc, #1040]	; ec44 <gen_load_802_11_header_len+0x44c>
    e830:	add	r0, pc, r0
    e834:	movw	r1, #1
    e838:	str	r1, [r0]
    e83c:	ldr	r0, [fp, #-8]
    e840:	movw	r1, #0
    e844:	cmp	r0, r1
    e848:	bne	e86c <gen_load_802_11_header_len+0x74>
    e84c:	movw	r0, #1
    e850:	bl	b160 <new_stmt>
    e854:	ldr	lr, [pc, #1004]	; ec48 <gen_load_802_11_header_len+0x450>
    e858:	add	lr, pc, lr
    e85c:	str	r0, [fp, #-8]
    e860:	ldr	r0, [lr]
    e864:	ldr	lr, [fp, #-8]
    e868:	str	r0, [lr, #12]
    e86c:	movw	r0, #135	; 0x87
    e870:	bl	b160 <new_stmt>
    e874:	str	r0, [fp, #-16]
    e878:	ldr	r0, [fp, #-8]
    e87c:	ldr	r1, [fp, #-16]
    e880:	bl	a9f0 <sf_append>
    e884:	movw	r0, #4
    e888:	bl	b160 <new_stmt>
    e88c:	str	r0, [fp, #-16]
    e890:	ldr	r0, [fp, #-16]
    e894:	movw	r1, #24
    e898:	str	r1, [r0, #12]
    e89c:	ldr	r0, [fp, #-8]
    e8a0:	ldr	r1, [fp, #-16]
    e8a4:	bl	a9f0 <sf_append>
    e8a8:	movw	r0, #2
    e8ac:	bl	b160 <new_stmt>
    e8b0:	ldr	r1, [pc, #928]	; ec58 <gen_load_802_11_header_len+0x460>
    e8b4:	add	r1, pc, r1
    e8b8:	str	r0, [fp, #-16]
    e8bc:	ldr	r0, [r1]
    e8c0:	ldr	r1, [fp, #-16]
    e8c4:	str	r0, [r1, #12]
    e8c8:	ldr	r0, [fp, #-8]
    e8cc:	ldr	r1, [fp, #-16]
    e8d0:	bl	a9f0 <sf_append>
    e8d4:	movw	r0, #80	; 0x50
    e8d8:	bl	b160 <new_stmt>
    e8dc:	str	r0, [fp, #-16]
    e8e0:	ldr	r0, [fp, #-16]
    e8e4:	movw	r1, #0
    e8e8:	str	r1, [r0, #12]
    e8ec:	ldr	r0, [fp, #-8]
    e8f0:	ldr	r1, [fp, #-16]
    e8f4:	bl	a9f0 <sf_append>
    e8f8:	movw	r0, #69	; 0x45
    e8fc:	bl	b160 <new_stmt>
    e900:	str	r0, [fp, #-20]	; 0xffffffec
    e904:	ldr	r0, [fp, #-20]	; 0xffffffec
    e908:	movw	r1, #8
    e90c:	str	r1, [r0, #12]
    e910:	ldr	r0, [fp, #-8]
    e914:	ldr	r1, [fp, #-20]	; 0xffffffec
    e918:	bl	a9f0 <sf_append>
    e91c:	movw	r0, #69	; 0x45
    e920:	bl	b160 <new_stmt>
    e924:	str	r0, [sp, #24]
    e928:	ldr	r1, [fp, #-20]	; 0xffffffec
    e92c:	str	r0, [r1, #4]
    e930:	ldr	r0, [sp, #24]
    e934:	movw	r1, #4
    e938:	str	r1, [r0, #12]
    e93c:	ldr	r0, [fp, #-8]
    e940:	ldr	r1, [sp, #24]
    e944:	bl	a9f0 <sf_append>
    e948:	ldr	r0, [fp, #-12]
    e94c:	ldr	r1, [fp, #-20]	; 0xffffffec
    e950:	str	r0, [r1, #8]
    e954:	ldr	r0, [fp, #-12]
    e958:	ldr	r1, [sp, #24]
    e95c:	str	r0, [r1, #4]
    e960:	movw	r0, #69	; 0x45
    e964:	bl	b160 <new_stmt>
    e968:	str	r0, [sp, #20]
    e96c:	ldr	r1, [sp, #24]
    e970:	str	r0, [r1, #8]
    e974:	ldr	r0, [sp, #20]
    e978:	movw	r1, #128	; 0x80
    e97c:	str	r1, [r0, #12]
    e980:	ldr	r0, [fp, #-8]
    e984:	ldr	r1, [sp, #20]
    e988:	bl	a9f0 <sf_append>
    e98c:	movw	r0, #96	; 0x60
    e990:	bl	b160 <new_stmt>
    e994:	ldr	r1, [pc, #696]	; ec54 <gen_load_802_11_header_len+0x45c>
    e998:	add	r1, pc, r1
    e99c:	str	r0, [fp, #-16]
    e9a0:	ldr	lr, [sp, #20]
    e9a4:	str	r0, [lr, #4]
    e9a8:	ldr	r0, [r1]
    e9ac:	ldr	r1, [fp, #-16]
    e9b0:	str	r0, [r1, #12]
    e9b4:	ldr	r0, [fp, #-8]
    e9b8:	ldr	r1, [fp, #-16]
    e9bc:	bl	a9f0 <sf_append>
    e9c0:	movw	r0, #4
    e9c4:	bl	b160 <new_stmt>
    e9c8:	str	r0, [fp, #-16]
    e9cc:	ldr	r0, [fp, #-16]
    e9d0:	movw	r1, #2
    e9d4:	str	r1, [r0, #12]
    e9d8:	ldr	r0, [fp, #-8]
    e9dc:	ldr	r1, [fp, #-16]
    e9e0:	bl	a9f0 <sf_append>
    e9e4:	movw	r0, #2
    e9e8:	bl	b160 <new_stmt>
    e9ec:	ldr	r1, [pc, #604]	; ec50 <gen_load_802_11_header_len+0x458>
    e9f0:	add	r1, pc, r1
    e9f4:	str	r0, [fp, #-16]
    e9f8:	ldr	r0, [r1]
    e9fc:	ldr	r1, [fp, #-16]
    ea00:	str	r0, [r1, #12]
    ea04:	ldr	r0, [fp, #-8]
    ea08:	ldr	r1, [fp, #-16]
    ea0c:	bl	a9f0 <sf_append>
    ea10:	ldr	r0, [pc, #564]	; ec4c <gen_load_802_11_header_len+0x454>
    ea14:	add	r0, pc, r0
    ea18:	ldr	r0, [r0]
    ea1c:	cmp	r0, #127	; 0x7f
    ea20:	bne	ec20 <gen_load_802_11_header_len+0x428>
    ea24:	movw	r0, #32
    ea28:	bl	b160 <new_stmt>
    ea2c:	str	r0, [fp, #-16]
    ea30:	ldr	lr, [sp, #20]
    ea34:	str	r0, [lr, #8]
    ea38:	ldr	r0, [fp, #-16]
    ea3c:	movw	lr, #4
    ea40:	str	lr, [r0, #12]
    ea44:	ldr	r0, [fp, #-8]
    ea48:	ldr	r1, [fp, #-16]
    ea4c:	bl	a9f0 <sf_append>
    ea50:	movw	r0, #69	; 0x45
    ea54:	bl	b160 <new_stmt>
    ea58:	ldr	r1, [pc, #520]	; ec68 <gen_load_802_11_header_len+0x470>
    ea5c:	str	r0, [sp, #16]
    ea60:	ldr	r0, [sp, #16]
    ea64:	str	r1, [r0, #12]
    ea68:	ldr	r0, [fp, #-8]
    ea6c:	ldr	r1, [sp, #16]
    ea70:	bl	a9f0 <sf_append>
    ea74:	ldr	r0, [fp, #-12]
    ea78:	ldr	r1, [sp, #16]
    ea7c:	str	r0, [r1, #8]
    ea80:	movw	r0, #69	; 0x45
    ea84:	bl	b160 <new_stmt>
    ea88:	ldr	r1, [pc, #468]	; ec64 <gen_load_802_11_header_len+0x46c>
    ea8c:	ldr	lr, [sp, #16]
    ea90:	str	r0, [lr, #4]
    ea94:	str	r0, [sp, #12]
    ea98:	ldr	r0, [sp, #12]
    ea9c:	str	r1, [r0, #12]
    eaa0:	ldr	r0, [fp, #-8]
    eaa4:	ldr	r1, [sp, #12]
    eaa8:	bl	a9f0 <sf_append>
    eaac:	movw	r0, #48	; 0x30
    eab0:	bl	b160 <new_stmt>
    eab4:	str	r0, [fp, #-16]
    eab8:	ldr	r1, [sp, #12]
    eabc:	str	r0, [r1, #4]
    eac0:	ldr	r0, [fp, #-16]
    eac4:	movw	r1, #16
    eac8:	str	r1, [r0, #12]
    eacc:	ldr	r0, [fp, #-8]
    ead0:	ldr	r1, [fp, #-16]
    ead4:	bl	a9f0 <sf_append>
    ead8:	movw	r0, #69	; 0x45
    eadc:	bl	b160 <new_stmt>
    eae0:	str	r0, [sp, #8]
    eae4:	ldr	r0, [sp, #8]
    eae8:	movw	r1, #32
    eaec:	str	r1, [r0, #12]
    eaf0:	ldr	r0, [fp, #-8]
    eaf4:	ldr	r1, [sp, #8]
    eaf8:	bl	a9f0 <sf_append>
    eafc:	movw	r0, #48	; 0x30
    eb00:	bl	b160 <new_stmt>
    eb04:	str	r0, [fp, #-16]
    eb08:	ldr	r1, [sp, #12]
    eb0c:	str	r0, [r1, #8]
    eb10:	ldr	r0, [fp, #-16]
    eb14:	movw	r1, #8
    eb18:	str	r1, [r0, #12]
    eb1c:	ldr	r0, [fp, #-8]
    eb20:	ldr	r1, [fp, #-16]
    eb24:	bl	a9f0 <sf_append>
    eb28:	movw	r0, #69	; 0x45
    eb2c:	bl	b160 <new_stmt>
    eb30:	str	r0, [sp, #4]
    eb34:	ldr	r0, [sp, #4]
    eb38:	movw	r1, #32
    eb3c:	str	r1, [r0, #12]
    eb40:	ldr	r0, [fp, #-8]
    eb44:	ldr	r1, [sp, #4]
    eb48:	bl	a9f0 <sf_append>
    eb4c:	movw	r0, #96	; 0x60
    eb50:	bl	b160 <new_stmt>
    eb54:	ldr	r1, [pc, #260]	; ec60 <gen_load_802_11_header_len+0x468>
    eb58:	add	r1, pc, r1
    eb5c:	str	r0, [sp]
    eb60:	ldr	r0, [r1]
    eb64:	ldr	r1, [sp]
    eb68:	str	r0, [r1, #12]
    eb6c:	ldr	r0, [fp, #-8]
    eb70:	ldr	r1, [sp]
    eb74:	bl	a9f0 <sf_append>
    eb78:	movw	r0, #4
    eb7c:	bl	b160 <new_stmt>
    eb80:	str	r0, [fp, #-16]
    eb84:	ldr	r0, [fp, #-16]
    eb88:	movw	r1, #3
    eb8c:	str	r1, [r0, #12]
    eb90:	ldr	r0, [fp, #-8]
    eb94:	ldr	r1, [fp, #-16]
    eb98:	bl	a9f0 <sf_append>
    eb9c:	movw	r0, #84	; 0x54
    eba0:	bl	b160 <new_stmt>
    eba4:	str	r0, [fp, #-16]
    eba8:	ldr	r0, [fp, #-16]
    ebac:	mvn	r1, #3
    ebb0:	str	r1, [r0, #12]
    ebb4:	ldr	r0, [fp, #-8]
    ebb8:	ldr	r1, [fp, #-16]
    ebbc:	bl	a9f0 <sf_append>
    ebc0:	movw	r0, #2
    ebc4:	bl	b160 <new_stmt>
    ebc8:	ldr	r1, [pc, #140]	; ec5c <gen_load_802_11_header_len+0x464>
    ebcc:	add	r1, pc, r1
    ebd0:	str	r0, [fp, #-16]
    ebd4:	ldr	r0, [r1]
    ebd8:	ldr	r1, [fp, #-16]
    ebdc:	str	r0, [r1, #12]
    ebe0:	ldr	r0, [fp, #-8]
    ebe4:	ldr	r1, [fp, #-16]
    ebe8:	bl	a9f0 <sf_append>
    ebec:	ldr	r0, [sp]
    ebf0:	ldr	r1, [sp, #8]
    ebf4:	str	r0, [r1, #4]
    ebf8:	ldr	r0, [fp, #-12]
    ebfc:	ldr	r1, [sp, #8]
    ec00:	str	r0, [r1, #8]
    ec04:	ldr	r0, [sp]
    ec08:	ldr	r1, [sp, #4]
    ec0c:	str	r0, [r1, #4]
    ec10:	ldr	r0, [fp, #-12]
    ec14:	ldr	r1, [sp, #4]
    ec18:	str	r0, [r1, #8]
    ec1c:	b	ec2c <gen_load_802_11_header_len+0x434>
    ec20:	ldr	r0, [fp, #-12]
    ec24:	ldr	r1, [sp, #20]
    ec28:	str	r0, [r1, #8]
    ec2c:	ldr	r0, [fp, #-8]
    ec30:	str	r0, [fp, #-4]
    ec34:	ldr	r0, [fp, #-4]
    ec38:	mov	sp, fp
    ec3c:	pop	{fp, pc}
    ec40:	.word	0x0002beb4
    ec44:	.word	0x0002c324
    ec48:	.word	0x0002bd94
    ec4c:	.word	0x0002bbcc
    ec50:	.word	0x0002bccc
    ec54:	.word	0x0002bd24
    ec58:	.word	0x0002be08
    ec5c:	.word	0x0002baf0
    ec60:	.word	0x0002bb64
    ec64:	.word	0x01000000
    ec68:	.word	0x02000000

0000ec6c <gen_mpls_linktype>:
    ec6c:	push	{fp, lr}
    ec70:	mov	fp, sp
    ec74:	sub	sp, sp, #32
    ec78:	str	r0, [fp, #-8]
    ec7c:	ldr	r0, [fp, #-8]
    ec80:	cmp	r0, #2
    ec84:	str	r0, [sp, #12]
    ec88:	beq	eca0 <gen_mpls_linktype+0x34>
    ec8c:	b	ec90 <gen_mpls_linktype+0x24>
    ec90:	ldr	r0, [sp, #12]
    ec94:	cmp	r0, #17
    ec98:	beq	ecfc <gen_mpls_linktype+0x90>
    ec9c:	b	ed58 <gen_mpls_linktype+0xec>
    eca0:	movw	r0, #3
    eca4:	mvn	r1, #1
    eca8:	movw	r2, #16
    ecac:	movw	r3, #1
    ecb0:	str	r3, [sp, #8]
    ecb4:	ldr	ip, [sp, #8]
    ecb8:	str	ip, [sp]
    ecbc:	bl	bee8 <gen_mcmp>
    ecc0:	str	r0, [fp, #-12]
    ecc4:	movw	r0, #3
    ecc8:	movw	r1, #0
    eccc:	movw	r2, #16
    ecd0:	movw	r3, #64	; 0x40
    ecd4:	movw	ip, #240	; 0xf0
    ecd8:	str	ip, [sp]
    ecdc:	bl	bee8 <gen_mcmp>
    ece0:	str	r0, [sp, #16]
    ece4:	ldr	r0, [fp, #-12]
    ece8:	ldr	r1, [sp, #16]
    ecec:	bl	4ec0 <sf_gen_and>
    ecf0:	ldr	r0, [sp, #16]
    ecf4:	str	r0, [fp, #-4]
    ecf8:	b	ed5c <gen_mpls_linktype+0xf0>
    ecfc:	movw	r0, #3
    ed00:	mvn	r1, #1
    ed04:	movw	r2, #16
    ed08:	movw	r3, #1
    ed0c:	str	r3, [sp, #4]
    ed10:	ldr	ip, [sp, #4]
    ed14:	str	ip, [sp]
    ed18:	bl	bee8 <gen_mcmp>
    ed1c:	str	r0, [fp, #-12]
    ed20:	movw	r0, #3
    ed24:	movw	r1, #0
    ed28:	movw	r2, #16
    ed2c:	movw	r3, #96	; 0x60
    ed30:	movw	ip, #240	; 0xf0
    ed34:	str	ip, [sp]
    ed38:	bl	bee8 <gen_mcmp>
    ed3c:	str	r0, [sp, #16]
    ed40:	ldr	r0, [fp, #-12]
    ed44:	ldr	r1, [sp, #16]
    ed48:	bl	4ec0 <sf_gen_and>
    ed4c:	ldr	r0, [sp, #16]
    ed50:	str	r0, [fp, #-4]
    ed54:	b	ed5c <gen_mpls_linktype+0xf0>
    ed58:	bl	1048 <abort@plt>
    ed5c:	ldr	r0, [fp, #-4]
    ed60:	mov	sp, fp
    ed64:	pop	{fp, pc}

0000ed68 <ethertype_to_ppptype>:
    ed68:	sub	sp, sp, #8
    ed6c:	str	r0, [sp, #4]
    ed70:	ldr	r0, [sp, #4]
    ed74:	cmp	r0, #66	; 0x42
    ed78:	str	r0, [sp]
    ed7c:	beq	ee48 <ethertype_to_ppptype+0xe0>
    ed80:	b	ed84 <ethertype_to_ppptype+0x1c>
    ed84:	ldr	r0, [sp]
    ed88:	cmp	r0, #224	; 0xe0
    ed8c:	beq	ee54 <ethertype_to_ppptype+0xec>
    ed90:	b	ed94 <ethertype_to_ppptype+0x2c>
    ed94:	ldr	r0, [sp]
    ed98:	cmp	r0, #254	; 0xfe
    ed9c:	beq	ee3c <ethertype_to_ppptype+0xd4>
    eda0:	b	eda4 <ethertype_to_ppptype+0x3c>
    eda4:	ldr	r0, [sp]
    eda8:	cmp	r0, #1536	; 0x600
    edac:	beq	ee30 <ethertype_to_ppptype+0xc8>
    edb0:	b	edb4 <ethertype_to_ppptype+0x4c>
    edb4:	ldr	r0, [sp]
    edb8:	cmp	r0, #2048	; 0x800
    edbc:	beq	ee00 <ethertype_to_ppptype+0x98>
    edc0:	b	edc4 <ethertype_to_ppptype+0x5c>
    edc4:	movw	r0, #24579	; 0x6003
    edc8:	ldr	r1, [sp]
    edcc:	cmp	r1, r0
    edd0:	beq	ee18 <ethertype_to_ppptype+0xb0>
    edd4:	b	edd8 <ethertype_to_ppptype+0x70>
    edd8:	movw	r0, #32923	; 0x809b
    eddc:	ldr	r1, [sp]
    ede0:	cmp	r1, r0
    ede4:	beq	ee24 <ethertype_to_ppptype+0xbc>
    ede8:	b	edec <ethertype_to_ppptype+0x84>
    edec:	movw	r0, #34525	; 0x86dd
    edf0:	ldr	r1, [sp]
    edf4:	cmp	r1, r0
    edf8:	beq	ee0c <ethertype_to_ppptype+0xa4>
    edfc:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee00:	movw	r0, #33	; 0x21
    ee04:	str	r0, [sp, #4]
    ee08:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee0c:	movw	r0, #87	; 0x57
    ee10:	str	r0, [sp, #4]
    ee14:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee18:	movw	r0, #39	; 0x27
    ee1c:	str	r0, [sp, #4]
    ee20:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee24:	movw	r0, #41	; 0x29
    ee28:	str	r0, [sp, #4]
    ee2c:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee30:	movw	r0, #37	; 0x25
    ee34:	str	r0, [sp, #4]
    ee38:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee3c:	movw	r0, #35	; 0x23
    ee40:	str	r0, [sp, #4]
    ee44:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee48:	movw	r0, #49	; 0x31
    ee4c:	str	r0, [sp, #4]
    ee50:	b	ee5c <ethertype_to_ppptype+0xf4>
    ee54:	movw	r0, #43	; 0x2b
    ee58:	str	r0, [sp, #4]
    ee5c:	ldr	r0, [sp, #4]
    ee60:	add	sp, sp, #8
    ee64:	bx	lr

0000ee68 <gen_ether_linktype>:
    ee68:	push	{fp, lr}
    ee6c:	mov	fp, sp
    ee70:	sub	sp, sp, #24
    ee74:	str	r0, [fp, #-8]
    ee78:	ldr	r0, [fp, #-8]
    ee7c:	cmp	r0, #6
    ee80:	str	r0, [sp, #4]
    ee84:	beq	eee4 <gen_ether_linktype+0x7c>
    ee88:	b	ee8c <gen_ether_linktype+0x24>
    ee8c:	ldr	r0, [sp, #4]
    ee90:	cmp	r0, #224	; 0xe0
    ee94:	beq	ef48 <gen_ether_linktype+0xe0>
    ee98:	b	ee9c <gen_ether_linktype+0x34>
    ee9c:	ldr	r0, [sp, #4]
    eea0:	cmp	r0, #240	; 0xf0
    eea4:	beq	eee4 <gen_ether_linktype+0x7c>
    eea8:	b	eeac <gen_ether_linktype+0x44>
    eeac:	ldr	r0, [sp, #4]
    eeb0:	cmp	r0, #254	; 0xfe
    eeb4:	beq	eee4 <gen_ether_linktype+0x7c>
    eeb8:	b	eebc <gen_ether_linktype+0x54>
    eebc:	movw	r0, #32923	; 0x809b
    eec0:	ldr	r1, [sp, #4]
    eec4:	cmp	r1, r0
    eec8:	beq	f00c <gen_ether_linktype+0x1a4>
    eecc:	b	eed0 <gen_ether_linktype+0x68>
    eed0:	movw	r0, #33011	; 0x80f3
    eed4:	ldr	r1, [sp, #4]
    eed8:	cmp	r1, r0
    eedc:	beq	f00c <gen_ether_linktype+0x1a4>
    eee0:	b	f0ac <gen_ether_linktype+0x244>
    eee4:	ldr	r0, [pc, #628]	; f160 <gen_ether_linktype+0x2f8>
    eee8:	add	r0, pc, r0
    eeec:	ldr	r1, [r0]
    eef0:	movw	r0, #1
    eef4:	movw	r2, #8
    eef8:	movw	r3, #1500	; 0x5dc
    eefc:	bl	ba68 <gen_cmp_gt>
    ef00:	str	r0, [sp, #12]
    ef04:	ldr	r0, [sp, #12]
    ef08:	bl	5110 <sf_gen_not>
    ef0c:	ldr	r0, [fp, #-8]
    ef10:	lsl	r0, r0, #8
    ef14:	ldr	r1, [fp, #-8]
    ef18:	orr	r3, r0, r1
    ef1c:	movw	r0, #2
    ef20:	movw	r1, #0
    ef24:	movw	r2, #8
    ef28:	bl	6a24 <gen_cmp>
    ef2c:	str	r0, [sp, #8]
    ef30:	ldr	r0, [sp, #12]
    ef34:	ldr	r1, [sp, #8]
    ef38:	bl	4ec0 <sf_gen_and>
    ef3c:	ldr	r0, [sp, #8]
    ef40:	str	r0, [fp, #-4]
    ef44:	b	f140 <gen_ether_linktype+0x2d8>
    ef48:	movw	r0, #2
    ef4c:	movw	r1, #0
    ef50:	movw	r2, #16
    ef54:	movw	r3, #224	; 0xe0
    ef58:	bl	6a24 <gen_cmp>
    ef5c:	str	r0, [sp, #12]
    ef60:	movw	r0, #2
    ef64:	movw	r1, #0
    ef68:	movw	r2, #8
    ef6c:	movw	r3, #65535	; 0xffff
    ef70:	bl	6a24 <gen_cmp>
    ef74:	str	r0, [sp, #8]
    ef78:	ldr	r0, [sp, #12]
    ef7c:	ldr	r1, [sp, #8]
    ef80:	bl	5078 <sf_gen_or>
    ef84:	movw	r0, #0
    ef88:	movw	r1, #33079	; 0x8137
    ef8c:	bl	f6dc <gen_snap>
    ef90:	str	r0, [sp, #12]
    ef94:	ldr	r0, [sp, #12]
    ef98:	ldr	r1, [sp, #8]
    ef9c:	bl	5078 <sf_gen_or>
    efa0:	ldr	r0, [pc, #436]	; f15c <gen_ether_linktype+0x2f4>
    efa4:	add	r0, pc, r0
    efa8:	ldr	r1, [r0]
    efac:	movw	r0, #1
    efb0:	movw	r2, #8
    efb4:	movw	r3, #1500	; 0x5dc
    efb8:	bl	ba68 <gen_cmp_gt>
    efbc:	str	r0, [sp, #12]
    efc0:	ldr	r0, [sp, #12]
    efc4:	bl	5110 <sf_gen_not>
    efc8:	ldr	r0, [sp, #12]
    efcc:	ldr	r1, [sp, #8]
    efd0:	bl	4ec0 <sf_gen_and>
    efd4:	ldr	r0, [pc, #380]	; f158 <gen_ether_linktype+0x2f0>
    efd8:	add	r0, pc, r0
    efdc:	ldr	r1, [r0]
    efe0:	movw	r0, #1
    efe4:	movw	r2, #8
    efe8:	movw	r3, #33079	; 0x8137
    efec:	bl	6a24 <gen_cmp>
    eff0:	str	r0, [sp, #12]
    eff4:	ldr	r0, [sp, #12]
    eff8:	ldr	r1, [sp, #8]
    effc:	bl	5078 <sf_gen_or>
    f000:	ldr	r0, [sp, #8]
    f004:	str	r0, [fp, #-4]
    f008:	b	f140 <gen_ether_linktype+0x2d8>
    f00c:	ldr	r0, [pc, #312]	; f14c <gen_ether_linktype+0x2e4>
    f010:	add	r0, pc, r0
    f014:	ldr	r1, [r0]
    f018:	movw	r0, #1
    f01c:	movw	r2, #8
    f020:	movw	r3, #1500	; 0x5dc
    f024:	bl	ba68 <gen_cmp_gt>
    f028:	str	r0, [sp, #12]
    f02c:	ldr	r0, [sp, #12]
    f030:	bl	5110 <sf_gen_not>
    f034:	ldr	r0, [fp, #-8]
    f038:	movw	r1, #32923	; 0x809b
    f03c:	cmp	r0, r1
    f040:	bne	f058 <gen_ether_linktype+0x1f0>
    f044:	ldr	r0, [pc, #260]	; f150 <gen_ether_linktype+0x2e8>
    f048:	movw	r1, #32923	; 0x809b
    f04c:	bl	f6dc <gen_snap>
    f050:	str	r0, [sp, #8]
    f054:	b	f068 <gen_ether_linktype+0x200>
    f058:	movw	r0, #0
    f05c:	movw	r1, #33011	; 0x80f3
    f060:	bl	f6dc <gen_snap>
    f064:	str	r0, [sp, #8]
    f068:	ldr	r0, [sp, #12]
    f06c:	ldr	r1, [sp, #8]
    f070:	bl	4ec0 <sf_gen_and>
    f074:	ldr	r0, [pc, #216]	; f154 <gen_ether_linktype+0x2ec>
    f078:	add	r0, pc, r0
    f07c:	ldr	r1, [r0]
    f080:	ldr	r3, [fp, #-8]
    f084:	movw	r0, #1
    f088:	movw	r2, #8
    f08c:	bl	6a24 <gen_cmp>
    f090:	str	r0, [sp, #12]
    f094:	ldr	r0, [sp, #12]
    f098:	ldr	r1, [sp, #8]
    f09c:	bl	5078 <sf_gen_or>
    f0a0:	ldr	r0, [sp, #8]
    f0a4:	str	r0, [fp, #-4]
    f0a8:	b	f140 <gen_ether_linktype+0x2d8>
    f0ac:	ldr	r0, [fp, #-8]
    f0b0:	movw	r1, #1500	; 0x5dc
    f0b4:	cmp	r0, r1
    f0b8:	bgt	f120 <gen_ether_linktype+0x2b8>
    f0bc:	ldr	r0, [pc, #168]	; f16c <gen_ether_linktype+0x304>
    f0c0:	add	r0, pc, r0
    f0c4:	ldr	r1, [r0]
    f0c8:	movw	r0, #1
    f0cc:	movw	r2, #8
    f0d0:	movw	r3, #1500	; 0x5dc
    f0d4:	bl	ba68 <gen_cmp_gt>
    f0d8:	str	r0, [sp, #12]
    f0dc:	ldr	r0, [sp, #12]
    f0e0:	bl	5110 <sf_gen_not>
    f0e4:	ldr	r0, [pc, #124]	; f168 <gen_ether_linktype+0x300>
    f0e8:	add	r0, pc, r0
    f0ec:	ldr	r0, [r0]
    f0f0:	add	r1, r0, #2
    f0f4:	ldr	r3, [fp, #-8]
    f0f8:	movw	r0, #1
    f0fc:	movw	r2, #16
    f100:	bl	6a24 <gen_cmp>
    f104:	str	r0, [sp, #8]
    f108:	ldr	r0, [sp, #12]
    f10c:	ldr	r1, [sp, #8]
    f110:	bl	4ec0 <sf_gen_and>
    f114:	ldr	r0, [sp, #8]
    f118:	str	r0, [fp, #-4]
    f11c:	b	f140 <gen_ether_linktype+0x2d8>
    f120:	ldr	r0, [pc, #60]	; f164 <gen_ether_linktype+0x2fc>
    f124:	add	r0, pc, r0
    f128:	ldr	r1, [r0]
    f12c:	ldr	r3, [fp, #-8]
    f130:	movw	r0, #1
    f134:	movw	r2, #8
    f138:	bl	6a24 <gen_cmp>
    f13c:	str	r0, [fp, #-4]
    f140:	ldr	r0, [fp, #-4]
    f144:	mov	sp, fp
    f148:	pop	{fp, pc}
    f14c:	.word	0x0002b5d8
    f150:	.word	0x00080007
    f154:	.word	0x0002b570
    f158:	.word	0x0002b610
    f15c:	.word	0x0002b644
    f160:	.word	0x0002b700
    f164:	.word	0x0002b4c4
    f168:	.word	0x0002b500
    f16c:	.word	0x0002b528

0000f170 <gen_check_802_11_data_frame>:
    f170:	push	{fp, lr}
    f174:	mov	fp, sp
    f178:	sub	sp, sp, #16
    f17c:	movw	r0, #1
    f180:	movw	r1, #0
    f184:	movw	r2, #16
    f188:	bl	c3d0 <gen_load_a>
    f18c:	str	r0, [fp, #-4]
    f190:	movw	r0, #69	; 0x45
    f194:	bl	b5a4 <new_block>
    f198:	str	r0, [sp, #8]
    f19c:	ldr	r0, [sp, #8]
    f1a0:	movw	r1, #8
    f1a4:	str	r1, [r0, #20]
    f1a8:	ldr	r0, [fp, #-4]
    f1ac:	ldr	r1, [sp, #8]
    f1b0:	str	r0, [r1, #4]
    f1b4:	movw	r0, #1
    f1b8:	movw	r1, #0
    f1bc:	movw	r2, #16
    f1c0:	bl	c3d0 <gen_load_a>
    f1c4:	str	r0, [fp, #-4]
    f1c8:	movw	r0, #69	; 0x45
    f1cc:	bl	b5a4 <new_block>
    f1d0:	str	r0, [sp, #4]
    f1d4:	ldr	r0, [sp, #4]
    f1d8:	movw	r1, #4
    f1dc:	str	r1, [r0, #20]
    f1e0:	ldr	r0, [fp, #-4]
    f1e4:	ldr	r1, [sp, #4]
    f1e8:	str	r0, [r1, #4]
    f1ec:	ldr	r0, [sp, #4]
    f1f0:	bl	5110 <sf_gen_not>
    f1f4:	ldr	r0, [sp, #4]
    f1f8:	ldr	r1, [sp, #8]
    f1fc:	bl	4ec0 <sf_gen_and>
    f200:	ldr	r0, [sp, #8]
    f204:	mov	sp, fp
    f208:	pop	{fp, pc}

0000f20c <gen_llc_linktype>:
    f20c:	push	{fp, lr}
    f210:	mov	fp, sp
    f214:	sub	sp, sp, #16
    f218:	str	r0, [sp, #8]
    f21c:	ldr	r0, [sp, #8]
    f220:	cmp	r0, #6
    f224:	str	r0, [sp, #4]
    f228:	beq	f274 <gen_llc_linktype+0x68>
    f22c:	b	f230 <gen_llc_linktype+0x24>
    f230:	ldr	r0, [sp, #4]
    f234:	cmp	r0, #224	; 0xe0
    f238:	beq	f29c <gen_llc_linktype+0x90>
    f23c:	b	f240 <gen_llc_linktype+0x34>
    f240:	ldr	r0, [sp, #4]
    f244:	cmp	r0, #240	; 0xf0
    f248:	beq	f274 <gen_llc_linktype+0x68>
    f24c:	b	f250 <gen_llc_linktype+0x44>
    f250:	ldr	r0, [sp, #4]
    f254:	cmp	r0, #254	; 0xfe
    f258:	beq	f274 <gen_llc_linktype+0x68>
    f25c:	b	f260 <gen_llc_linktype+0x54>
    f260:	movw	r0, #32923	; 0x809b
    f264:	ldr	r1, [sp, #4]
    f268:	cmp	r1, r0
    f26c:	beq	f2b8 <gen_llc_linktype+0xac>
    f270:	b	f2cc <gen_llc_linktype+0xc0>
    f274:	ldr	r0, [sp, #8]
    f278:	lsl	r0, r0, #8
    f27c:	ldr	r1, [sp, #8]
    f280:	orr	r3, r0, r1
    f284:	movw	r0, #2
    f288:	movw	r1, #0
    f28c:	movw	r2, #8
    f290:	bl	6a24 <gen_cmp>
    f294:	str	r0, [fp, #-4]
    f298:	b	f310 <gen_llc_linktype+0x104>
    f29c:	movw	r0, #2
    f2a0:	movw	r1, #0
    f2a4:	movw	r2, #16
    f2a8:	movw	r3, #224	; 0xe0
    f2ac:	bl	6a24 <gen_cmp>
    f2b0:	str	r0, [fp, #-4]
    f2b4:	b	f310 <gen_llc_linktype+0x104>
    f2b8:	ldr	r0, [pc, #92]	; f31c <gen_llc_linktype+0x110>
    f2bc:	movw	r1, #32923	; 0x809b
    f2c0:	bl	f6dc <gen_snap>
    f2c4:	str	r0, [fp, #-4]
    f2c8:	b	f310 <gen_llc_linktype+0x104>
    f2cc:	ldr	r0, [sp, #8]
    f2d0:	movw	r1, #1500	; 0x5dc
    f2d4:	cmp	r0, r1
    f2d8:	bgt	f2f8 <gen_llc_linktype+0xec>
    f2dc:	ldr	r3, [sp, #8]
    f2e0:	movw	r0, #2
    f2e4:	movw	r1, #0
    f2e8:	movw	r2, #16
    f2ec:	bl	6a24 <gen_cmp>
    f2f0:	str	r0, [fp, #-4]
    f2f4:	b	f310 <gen_llc_linktype+0x104>
    f2f8:	ldr	r3, [sp, #8]
    f2fc:	movw	r0, #2
    f300:	movw	r1, #6
    f304:	movw	r2, #8
    f308:	bl	6a24 <gen_cmp>
    f30c:	str	r0, [fp, #-4]
    f310:	ldr	r0, [fp, #-4]
    f314:	mov	sp, fp
    f318:	pop	{fp, pc}
    f31c:	.word	0x00080007

0000f320 <gen_linux_sll_linktype>:
    f320:	push	{fp, lr}
    f324:	mov	fp, sp
    f328:	sub	sp, sp, #24
    f32c:	str	r0, [fp, #-8]
    f330:	ldr	r0, [fp, #-8]
    f334:	cmp	r0, #6
    f338:	str	r0, [sp, #4]
    f33c:	beq	f39c <gen_linux_sll_linktype+0x7c>
    f340:	b	f344 <gen_linux_sll_linktype+0x24>
    f344:	ldr	r0, [sp, #4]
    f348:	cmp	r0, #224	; 0xe0
    f34c:	beq	f3f8 <gen_linux_sll_linktype+0xd8>
    f350:	b	f354 <gen_linux_sll_linktype+0x34>
    f354:	ldr	r0, [sp, #4]
    f358:	cmp	r0, #240	; 0xf0
    f35c:	beq	f39c <gen_linux_sll_linktype+0x7c>
    f360:	b	f364 <gen_linux_sll_linktype+0x44>
    f364:	ldr	r0, [sp, #4]
    f368:	cmp	r0, #254	; 0xfe
    f36c:	beq	f39c <gen_linux_sll_linktype+0x7c>
    f370:	b	f374 <gen_linux_sll_linktype+0x54>
    f374:	movw	r0, #32923	; 0x809b
    f378:	ldr	r1, [sp, #4]
    f37c:	cmp	r1, r0
    f380:	beq	f4c0 <gen_linux_sll_linktype+0x1a0>
    f384:	b	f388 <gen_linux_sll_linktype+0x68>
    f388:	movw	r0, #33011	; 0x80f3
    f38c:	ldr	r1, [sp, #4]
    f390:	cmp	r1, r0
    f394:	beq	f4c0 <gen_linux_sll_linktype+0x1a0>
    f398:	b	f558 <gen_linux_sll_linktype+0x238>
    f39c:	ldr	r0, [pc, #608]	; f604 <gen_linux_sll_linktype+0x2e4>
    f3a0:	add	r0, pc, r0
    f3a4:	ldr	r1, [r0]
    f3a8:	movw	r0, #1
    f3ac:	movw	r2, #8
    f3b0:	movw	r3, #4
    f3b4:	bl	6a24 <gen_cmp>
    f3b8:	str	r0, [sp, #12]
    f3bc:	ldr	r0, [fp, #-8]
    f3c0:	lsl	r0, r0, #8
    f3c4:	ldr	r1, [fp, #-8]
    f3c8:	orr	r3, r0, r1
    f3cc:	movw	r0, #2
    f3d0:	movw	r1, #0
    f3d4:	movw	r2, #8
    f3d8:	bl	6a24 <gen_cmp>
    f3dc:	str	r0, [sp, #8]
    f3e0:	ldr	r0, [sp, #12]
    f3e4:	ldr	r1, [sp, #8]
    f3e8:	bl	4ec0 <sf_gen_and>
    f3ec:	ldr	r0, [sp, #8]
    f3f0:	str	r0, [fp, #-4]
    f3f4:	b	f5e0 <gen_linux_sll_linktype+0x2c0>
    f3f8:	movw	r0, #2
    f3fc:	movw	r1, #0
    f400:	movw	r2, #16
    f404:	movw	r3, #224	; 0xe0
    f408:	bl	6a24 <gen_cmp>
    f40c:	str	r0, [sp, #12]
    f410:	movw	r0, #0
    f414:	movw	r1, #33079	; 0x8137
    f418:	bl	f6dc <gen_snap>
    f41c:	str	r0, [sp, #8]
    f420:	ldr	r0, [sp, #12]
    f424:	ldr	r1, [sp, #8]
    f428:	bl	5078 <sf_gen_or>
    f42c:	ldr	r0, [pc, #460]	; f600 <gen_linux_sll_linktype+0x2e0>
    f430:	add	r0, pc, r0
    f434:	ldr	r1, [r0]
    f438:	movw	r0, #1
    f43c:	movw	r2, #8
    f440:	movw	r3, #4
    f444:	bl	6a24 <gen_cmp>
    f448:	str	r0, [sp, #12]
    f44c:	ldr	r0, [sp, #12]
    f450:	ldr	r1, [sp, #8]
    f454:	bl	4ec0 <sf_gen_and>
    f458:	ldr	r0, [pc, #412]	; f5fc <gen_linux_sll_linktype+0x2dc>
    f45c:	add	r0, pc, r0
    f460:	ldr	r1, [r0]
    f464:	movw	r0, #1
    f468:	str	r0, [sp]
    f46c:	movw	r2, #8
    f470:	ldr	r3, [sp]
    f474:	bl	6a24 <gen_cmp>
    f478:	str	r0, [sp, #12]
    f47c:	ldr	r0, [sp, #12]
    f480:	ldr	r1, [sp, #8]
    f484:	bl	5078 <sf_gen_or>
    f488:	ldr	r0, [pc, #360]	; f5f8 <gen_linux_sll_linktype+0x2d8>
    f48c:	add	r0, pc, r0
    f490:	ldr	r1, [r0]
    f494:	movw	r0, #1
    f498:	movw	r2, #8
    f49c:	movw	r3, #33079	; 0x8137
    f4a0:	bl	6a24 <gen_cmp>
    f4a4:	str	r0, [sp, #12]
    f4a8:	ldr	r0, [sp, #12]
    f4ac:	ldr	r1, [sp, #8]
    f4b0:	bl	5078 <sf_gen_or>
    f4b4:	ldr	r0, [sp, #8]
    f4b8:	str	r0, [fp, #-4]
    f4bc:	b	f5e0 <gen_linux_sll_linktype+0x2c0>
    f4c0:	ldr	r0, [pc, #292]	; f5ec <gen_linux_sll_linktype+0x2cc>
    f4c4:	add	r0, pc, r0
    f4c8:	ldr	r1, [r0]
    f4cc:	movw	r0, #1
    f4d0:	movw	r2, #8
    f4d4:	movw	r3, #4
    f4d8:	bl	6a24 <gen_cmp>
    f4dc:	str	r0, [sp, #12]
    f4e0:	ldr	r0, [fp, #-8]
    f4e4:	movw	r1, #32923	; 0x809b
    f4e8:	cmp	r0, r1
    f4ec:	bne	f504 <gen_linux_sll_linktype+0x1e4>
    f4f0:	ldr	r0, [pc, #248]	; f5f0 <gen_linux_sll_linktype+0x2d0>
    f4f4:	movw	r1, #32923	; 0x809b
    f4f8:	bl	f6dc <gen_snap>
    f4fc:	str	r0, [sp, #8]
    f500:	b	f514 <gen_linux_sll_linktype+0x1f4>
    f504:	movw	r0, #0
    f508:	movw	r1, #33011	; 0x80f3
    f50c:	bl	f6dc <gen_snap>
    f510:	str	r0, [sp, #8]
    f514:	ldr	r0, [sp, #12]
    f518:	ldr	r1, [sp, #8]
    f51c:	bl	4ec0 <sf_gen_and>
    f520:	ldr	r0, [pc, #204]	; f5f4 <gen_linux_sll_linktype+0x2d4>
    f524:	add	r0, pc, r0
    f528:	ldr	r1, [r0]
    f52c:	ldr	r3, [fp, #-8]
    f530:	movw	r0, #1
    f534:	movw	r2, #8
    f538:	bl	6a24 <gen_cmp>
    f53c:	str	r0, [sp, #12]
    f540:	ldr	r0, [sp, #12]
    f544:	ldr	r1, [sp, #8]
    f548:	bl	5078 <sf_gen_or>
    f54c:	ldr	r0, [sp, #8]
    f550:	str	r0, [fp, #-4]
    f554:	b	f5e0 <gen_linux_sll_linktype+0x2c0>
    f558:	ldr	r0, [fp, #-8]
    f55c:	movw	r1, #1500	; 0x5dc
    f560:	cmp	r0, r1
    f564:	bgt	f5c0 <gen_linux_sll_linktype+0x2a0>
    f568:	ldr	r0, [pc, #160]	; f610 <gen_linux_sll_linktype+0x2f0>
    f56c:	add	r0, pc, r0
    f570:	ldr	r1, [r0]
    f574:	movw	r0, #1
    f578:	movw	r2, #8
    f57c:	movw	r3, #4
    f580:	bl	6a24 <gen_cmp>
    f584:	ldr	r1, [pc, #128]	; f60c <gen_linux_sll_linktype+0x2ec>
    f588:	add	r1, pc, r1
    f58c:	str	r0, [sp, #12]
    f590:	ldr	r1, [r1]
    f594:	ldr	r3, [fp, #-8]
    f598:	movw	r0, #1
    f59c:	movw	r2, #16
    f5a0:	bl	6a24 <gen_cmp>
    f5a4:	str	r0, [sp, #8]
    f5a8:	ldr	r0, [sp, #12]
    f5ac:	ldr	r1, [sp, #8]
    f5b0:	bl	4ec0 <sf_gen_and>
    f5b4:	ldr	r0, [sp, #8]
    f5b8:	str	r0, [fp, #-4]
    f5bc:	b	f5e0 <gen_linux_sll_linktype+0x2c0>
    f5c0:	ldr	r0, [pc, #64]	; f608 <gen_linux_sll_linktype+0x2e8>
    f5c4:	add	r0, pc, r0
    f5c8:	ldr	r1, [r0]
    f5cc:	ldr	r3, [fp, #-8]
    f5d0:	movw	r0, #1
    f5d4:	movw	r2, #8
    f5d8:	bl	6a24 <gen_cmp>
    f5dc:	str	r0, [fp, #-4]
    f5e0:	ldr	r0, [fp, #-4]
    f5e4:	mov	sp, fp
    f5e8:	pop	{fp, pc}
    f5ec:	.word	0x0002b124
    f5f0:	.word	0x00080007
    f5f4:	.word	0x0002b0c4
    f5f8:	.word	0x0002b15c
    f5fc:	.word	0x0002b18c
    f600:	.word	0x0002b1b8
    f604:	.word	0x0002b248
    f608:	.word	0x0002b024
    f60c:	.word	0x0002b068
    f610:	.word	0x0002b07c

0000f614 <gen_false>:
    f614:	push	{fp, lr}
    f618:	mov	fp, sp
    f61c:	movw	r0, #0
    f620:	bl	f924 <gen_uncond>
    f624:	pop	{fp, pc}

0000f628 <gen_true>:
    f628:	push	{fp, lr}
    f62c:	mov	fp, sp
    f630:	movw	r0, #1
    f634:	bl	f924 <gen_uncond>
    f638:	pop	{fp, pc}

0000f63c <gen_ipnet_linktype>:
    f63c:	push	{fp, lr}
    f640:	mov	fp, sp
    f644:	sub	sp, sp, #16
    f648:	str	r0, [sp, #8]
    f64c:	ldr	r0, [sp, #8]
    f650:	cmp	r0, #2048	; 0x800
    f654:	str	r0, [sp, #4]
    f658:	beq	f674 <gen_ipnet_linktype+0x38>
    f65c:	b	f660 <gen_ipnet_linktype+0x24>
    f660:	movw	r0, #34525	; 0x86dd
    f664:	ldr	r1, [sp, #4]
    f668:	cmp	r1, r0
    f66c:	beq	f698 <gen_ipnet_linktype+0x5c>
    f670:	b	f6bc <gen_ipnet_linktype+0x80>
    f674:	ldr	r0, [pc, #92]	; f6d8 <gen_ipnet_linktype+0x9c>
    f678:	add	r0, pc, r0
    f67c:	ldr	r1, [r0]
    f680:	movw	r0, #1
    f684:	movw	r2, #16
    f688:	movw	r3, #2
    f68c:	bl	6a24 <gen_cmp>
    f690:	str	r0, [fp, #-4]
    f694:	b	f6c8 <gen_ipnet_linktype+0x8c>
    f698:	ldr	r0, [pc, #52]	; f6d4 <gen_ipnet_linktype+0x98>
    f69c:	add	r0, pc, r0
    f6a0:	ldr	r1, [r0]
    f6a4:	movw	r0, #1
    f6a8:	movw	r2, #16
    f6ac:	movw	r3, #26
    f6b0:	bl	6a24 <gen_cmp>
    f6b4:	str	r0, [fp, #-4]
    f6b8:	b	f6c8 <gen_ipnet_linktype+0x8c>
    f6bc:	b	f6c0 <gen_ipnet_linktype+0x84>
    f6c0:	bl	f614 <gen_false>
    f6c4:	str	r0, [fp, #-4]
    f6c8:	ldr	r0, [fp, #-4]
    f6cc:	mov	sp, fp
    f6d0:	pop	{fp, pc}
    f6d4:	.word	0x0002af4c
    f6d8:	.word	0x0002af70

0000f6dc <gen_snap>:
    f6dc:	push	{fp, lr}
    f6e0:	mov	fp, sp
    f6e4:	sub	sp, sp, #24
    f6e8:	add	r3, sp, #8
    f6ec:	str	r0, [fp, #-4]
    f6f0:	str	r1, [fp, #-8]
    f6f4:	mov	r0, #170	; 0xaa
    f6f8:	strb	r0, [sp, #8]
    f6fc:	strb	r0, [sp, #9]
    f700:	mov	r0, #3
    f704:	strb	r0, [sp, #10]
    f708:	ldrh	r0, [fp, #-2]
    f70c:	strb	r0, [sp, #11]
    f710:	ldr	r0, [fp, #-4]
    f714:	lsr	r0, r0, #8
    f718:	strb	r0, [sp, #12]
    f71c:	ldr	r0, [fp, #-4]
    f720:	strb	r0, [sp, #13]
    f724:	ldr	r0, [fp, #-8]
    f728:	lsr	r0, r0, #8
    f72c:	strb	r0, [sp, #14]
    f730:	ldr	r0, [fp, #-8]
    f734:	mov	r1, r0
    f738:	strb	r0, [sp, #15]
    f73c:	movw	r0, #2
    f740:	movw	r2, #0
    f744:	str	r1, [sp, #4]
    f748:	mov	r1, r2
    f74c:	movw	r2, #8
    f750:	bl	f75c <gen_bcmp>
    f754:	mov	sp, fp
    f758:	pop	{fp, pc}

0000f75c <gen_bcmp>:
    f75c:	push	{fp, lr}
    f760:	mov	fp, sp
    f764:	sub	sp, sp, #40	; 0x28
    f768:	str	r0, [fp, #-4]
    f76c:	str	r1, [fp, #-8]
    f770:	str	r2, [fp, #-12]
    f774:	str	r3, [fp, #-16]
    f778:	movw	r0, #0
    f77c:	str	r0, [sp, #20]
    f780:	ldr	r0, [fp, #-12]
    f784:	cmp	r0, #4
    f788:	bcc	f834 <gen_bcmp+0xd8>
    f78c:	ldr	r0, [fp, #-16]
    f790:	ldr	r1, [fp, #-12]
    f794:	sub	r1, r1, #4
    f798:	add	r0, r0, r1
    f79c:	str	r0, [sp, #12]
    f7a0:	ldr	r0, [sp, #12]
    f7a4:	ldrb	r0, [r0]
    f7a8:	lsl	r0, r0, #24
    f7ac:	ldr	r1, [sp, #12]
    f7b0:	ldrb	r1, [r1, #1]
    f7b4:	lsl	r1, r1, #16
    f7b8:	orr	r0, r0, r1
    f7bc:	ldr	r1, [sp, #12]
    f7c0:	ldrb	r1, [r1, #2]
    f7c4:	lsl	r1, r1, #8
    f7c8:	orr	r0, r0, r1
    f7cc:	ldr	r1, [sp, #12]
    f7d0:	ldrb	r1, [r1, #3]
    f7d4:	orr	r0, r0, r1
    f7d8:	str	r0, [sp, #8]
    f7dc:	ldr	r0, [fp, #-4]
    f7e0:	ldr	r1, [fp, #-8]
    f7e4:	ldr	r2, [fp, #-12]
    f7e8:	add	r1, r1, r2
    f7ec:	sub	r1, r1, #4
    f7f0:	ldr	r3, [sp, #8]
    f7f4:	movw	r2, #0
    f7f8:	bl	6a24 <gen_cmp>
    f7fc:	str	r0, [sp, #16]
    f800:	ldr	r0, [sp, #20]
    f804:	movw	r1, #0
    f808:	cmp	r0, r1
    f80c:	beq	f81c <gen_bcmp+0xc0>
    f810:	ldr	r0, [sp, #20]
    f814:	ldr	r1, [sp, #16]
    f818:	bl	4ec0 <sf_gen_and>
    f81c:	ldr	r0, [sp, #16]
    f820:	str	r0, [sp, #20]
    f824:	ldr	r0, [fp, #-12]
    f828:	sub	r0, r0, #4
    f82c:	str	r0, [fp, #-12]
    f830:	b	f780 <gen_bcmp+0x24>
    f834:	b	f838 <gen_bcmp+0xdc>
    f838:	ldr	r0, [fp, #-12]
    f83c:	cmp	r0, #2
    f840:	bcc	f8cc <gen_bcmp+0x170>
    f844:	ldr	r0, [fp, #-16]
    f848:	ldr	r1, [fp, #-12]
    f84c:	sub	r1, r1, #2
    f850:	add	r0, r0, r1
    f854:	str	r0, [sp, #4]
    f858:	ldr	r0, [sp, #4]
    f85c:	ldrb	r0, [r0]
    f860:	lsl	r0, r0, #8
    f864:	ldr	r1, [sp, #4]
    f868:	ldrb	r1, [r1, #1]
    f86c:	orr	r0, r0, r1
    f870:	str	r0, [sp]
    f874:	ldr	r0, [fp, #-4]
    f878:	ldr	r1, [fp, #-8]
    f87c:	ldr	r2, [fp, #-12]
    f880:	add	r1, r1, r2
    f884:	sub	r1, r1, #2
    f888:	ldr	r3, [sp]
    f88c:	movw	r2, #8
    f890:	bl	6a24 <gen_cmp>
    f894:	str	r0, [sp, #16]
    f898:	ldr	r0, [sp, #20]
    f89c:	movw	r1, #0
    f8a0:	cmp	r0, r1
    f8a4:	beq	f8b4 <gen_bcmp+0x158>
    f8a8:	ldr	r0, [sp, #20]
    f8ac:	ldr	r1, [sp, #16]
    f8b0:	bl	4ec0 <sf_gen_and>
    f8b4:	ldr	r0, [sp, #16]
    f8b8:	str	r0, [sp, #20]
    f8bc:	ldr	r0, [fp, #-12]
    f8c0:	sub	r0, r0, #2
    f8c4:	str	r0, [fp, #-12]
    f8c8:	b	f838 <gen_bcmp+0xdc>
    f8cc:	ldr	r0, [fp, #-12]
    f8d0:	cmp	r0, #0
    f8d4:	bls	f918 <gen_bcmp+0x1bc>
    f8d8:	ldr	r0, [fp, #-4]
    f8dc:	ldr	r1, [fp, #-8]
    f8e0:	ldr	r2, [fp, #-16]
    f8e4:	ldrb	r3, [r2]
    f8e8:	movw	r2, #16
    f8ec:	bl	6a24 <gen_cmp>
    f8f0:	str	r0, [sp, #16]
    f8f4:	ldr	r0, [sp, #20]
    f8f8:	movw	r1, #0
    f8fc:	cmp	r0, r1
    f900:	beq	f910 <gen_bcmp+0x1b4>
    f904:	ldr	r0, [sp, #20]
    f908:	ldr	r1, [sp, #16]
    f90c:	bl	4ec0 <sf_gen_and>
    f910:	ldr	r0, [sp, #16]
    f914:	str	r0, [sp, #20]
    f918:	ldr	r0, [sp, #20]
    f91c:	mov	sp, fp
    f920:	pop	{fp, pc}

0000f924 <gen_uncond>:
    f924:	push	{fp, lr}
    f928:	mov	fp, sp
    f92c:	sub	sp, sp, #16
    f930:	str	r0, [fp, #-4]
    f934:	movw	r0, #0
    f938:	bl	b160 <new_stmt>
    f93c:	str	r0, [sp, #4]
    f940:	ldr	r0, [fp, #-4]
    f944:	cmp	r0, #0
    f948:	movw	r0, #0
    f94c:	movne	r0, #1
    f950:	mvn	lr, #0
    f954:	eor	r0, r0, lr
    f958:	and	r0, r0, #1
    f95c:	ldr	lr, [sp, #4]
    f960:	str	r0, [lr, #12]
    f964:	movw	r0, #21
    f968:	bl	b5a4 <new_block>
    f96c:	str	r0, [sp, #8]
    f970:	ldr	r0, [sp, #4]
    f974:	ldr	lr, [sp, #8]
    f978:	str	r0, [lr, #4]
    f97c:	ldr	r0, [sp, #8]
    f980:	mov	sp, fp
    f984:	pop	{fp, pc}

0000f988 <gen_cmp_le>:
    f988:	push	{fp, lr}
    f98c:	mov	fp, sp
    f990:	sub	sp, sp, #32
    f994:	str	r0, [fp, #-4]
    f998:	str	r1, [fp, #-8]
    f99c:	str	r2, [fp, #-12]
    f9a0:	str	r3, [sp, #16]
    f9a4:	ldr	r0, [fp, #-4]
    f9a8:	ldr	r1, [fp, #-8]
    f9ac:	ldr	r2, [fp, #-12]
    f9b0:	ldr	r3, [sp, #16]
    f9b4:	mvn	ip, #0
    f9b8:	str	r3, [sp, #12]
    f9bc:	mov	r3, ip
    f9c0:	movw	ip, #32
    f9c4:	str	ip, [sp]
    f9c8:	movw	ip, #1
    f9cc:	str	ip, [sp, #4]
    f9d0:	ldr	ip, [sp, #12]
    f9d4:	str	ip, [sp, #8]
    f9d8:	bl	d4c8 <gen_ncmp>
    f9dc:	mov	sp, fp
    f9e0:	pop	{fp, pc}

0000f9e4 <gen_hostop>:
    f9e4:	push	{fp, lr}
    f9e8:	mov	fp, sp
    f9ec:	sub	sp, sp, #72	; 0x48
    f9f0:	ldr	ip, [fp, #12]
    f9f4:	ldr	lr, [fp, #8]
    f9f8:	str	r0, [fp, #-8]
    f9fc:	str	r1, [fp, #-12]
    fa00:	str	r2, [fp, #-16]
    fa04:	str	r3, [fp, #-20]	; 0xffffffec
    fa08:	ldr	r0, [fp, #-16]
    fa0c:	cmp	r0, #4
    fa10:	str	lr, [sp, #36]	; 0x24
    fa14:	str	ip, [sp, #32]
    fa18:	str	r0, [sp, #28]
    fa1c:	bhi	fb5c <gen_hostop+0x178>
    fa20:	add	r0, pc, #8
    fa24:	ldr	r1, [sp, #28]
    fa28:	ldr	r2, [r0, r1, lsl #2]
    fa2c:	add	pc, r0, r2
    fa30:	.word	0x000000ac
    fa34:	.word	0x00000014
    fa38:	.word	0x00000020
    fa3c:	.word	0x000000ac
    fa40:	.word	0x0000002c
    fa44:	ldr	r0, [fp, #8]
    fa48:	str	r0, [fp, #-32]	; 0xffffffe0
    fa4c:	b	fb60 <gen_hostop+0x17c>
    fa50:	ldr	r0, [fp, #12]
    fa54:	str	r0, [fp, #-32]	; 0xffffffe0
    fa58:	b	fb60 <gen_hostop+0x17c>
    fa5c:	ldr	r0, [fp, #-8]
    fa60:	ldr	r1, [fp, #-12]
    fa64:	ldr	r3, [fp, #-20]	; 0xffffffec
    fa68:	ldr	r2, [fp, #8]
    fa6c:	ldr	ip, [fp, #12]
    fa70:	movw	lr, #1
    fa74:	str	r2, [sp, #24]
    fa78:	mov	r2, lr
    fa7c:	ldr	lr, [sp, #24]
    fa80:	str	lr, [sp]
    fa84:	str	ip, [sp, #4]
    fa88:	bl	f9e4 <gen_hostop>
    fa8c:	str	r0, [fp, #-24]	; 0xffffffe8
    fa90:	ldr	r0, [fp, #-8]
    fa94:	ldr	r1, [fp, #-12]
    fa98:	ldr	r3, [fp, #-20]	; 0xffffffec
    fa9c:	ldr	r2, [fp, #8]
    faa0:	ldr	ip, [fp, #12]
    faa4:	movw	lr, #2
    faa8:	str	r2, [sp, #20]
    faac:	mov	r2, lr
    fab0:	ldr	lr, [sp, #20]
    fab4:	str	lr, [sp]
    fab8:	str	ip, [sp, #4]
    fabc:	bl	f9e4 <gen_hostop>
    fac0:	str	r0, [fp, #-28]	; 0xffffffe4
    fac4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fac8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    facc:	bl	4ec0 <sf_gen_and>
    fad0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fad4:	str	r0, [fp, #-4]
    fad8:	b	fbac <gen_hostop+0x1c8>
    fadc:	ldr	r0, [fp, #-8]
    fae0:	ldr	r1, [fp, #-12]
    fae4:	ldr	r3, [fp, #-20]	; 0xffffffec
    fae8:	ldr	r2, [fp, #8]
    faec:	ldr	ip, [fp, #12]
    faf0:	movw	lr, #1
    faf4:	str	r2, [sp, #16]
    faf8:	mov	r2, lr
    fafc:	ldr	lr, [sp, #16]
    fb00:	str	lr, [sp]
    fb04:	str	ip, [sp, #4]
    fb08:	bl	f9e4 <gen_hostop>
    fb0c:	str	r0, [fp, #-24]	; 0xffffffe8
    fb10:	ldr	r0, [fp, #-8]
    fb14:	ldr	r1, [fp, #-12]
    fb18:	ldr	r3, [fp, #-20]	; 0xffffffec
    fb1c:	ldr	r2, [fp, #8]
    fb20:	ldr	ip, [fp, #12]
    fb24:	movw	lr, #2
    fb28:	str	r2, [sp, #12]
    fb2c:	mov	r2, lr
    fb30:	ldr	lr, [sp, #12]
    fb34:	str	lr, [sp]
    fb38:	str	ip, [sp, #4]
    fb3c:	bl	f9e4 <gen_hostop>
    fb40:	str	r0, [fp, #-28]	; 0xffffffe4
    fb44:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fb48:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fb4c:	bl	5078 <sf_gen_or>
    fb50:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fb54:	str	r0, [fp, #-4]
    fb58:	b	fbac <gen_hostop+0x1c8>
    fb5c:	bl	1048 <abort@plt>
    fb60:	ldr	r0, [fp, #-20]	; 0xffffffec
    fb64:	bl	5c54 <gen_linktype>
    fb68:	str	r0, [fp, #-24]	; 0xffffffe8
    fb6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    fb70:	ldr	r3, [fp, #-8]
    fb74:	ldr	r0, [fp, #-12]
    fb78:	movw	lr, #3
    fb7c:	str	r0, [sp, #8]
    fb80:	mov	r0, lr
    fb84:	movw	r2, #0
    fb88:	ldr	lr, [sp, #8]
    fb8c:	str	lr, [sp]
    fb90:	bl	bee8 <gen_mcmp>
    fb94:	str	r0, [fp, #-28]	; 0xffffffe4
    fb98:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fb9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fba0:	bl	4ec0 <sf_gen_and>
    fba4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fba8:	str	r0, [fp, #-4]
    fbac:	ldr	r0, [fp, #-4]
    fbb0:	mov	sp, fp
    fbb4:	pop	{fp, pc}

0000fbb8 <gen_dnhostop>:
    fbb8:	push	{fp, lr}
    fbbc:	mov	fp, sp
    fbc0:	sub	sp, sp, #80	; 0x50
    fbc4:	str	r0, [fp, #-8]
    fbc8:	str	r1, [fp, #-12]
    fbcc:	ldr	r0, [fp, #-12]
    fbd0:	cmp	r0, #24
    fbd4:	str	r0, [sp, #40]	; 0x28
    fbd8:	bhi	fcf4 <gen_dnhostop+0x13c>
    fbdc:	add	r0, pc, #8
    fbe0:	ldr	r1, [sp, #40]	; 0x28
    fbe4:	ldr	r2, [r0, r1, lsl #2]
    fbe8:	add	pc, r0, r2
    fbec:	.word	0x000000c4
    fbf0:	.word	0x00000078
    fbf4:	.word	0x00000064
    fbf8:	.word	0x000000c4
    fbfc:	.word	0x0000008c
    fc00:	.word	0x00000108
    fc04:	.word	0x00000108
    fc08:	.word	0x00000108
    fc0c:	.word	0x00000108
    fc10:	.word	0x00000108
    fc14:	.word	0x00000108
    fc18:	.word	0x00000108
    fc1c:	.word	0x00000108
    fc20:	.word	0x00000108
    fc24:	.word	0x00000108
    fc28:	.word	0x00000108
    fc2c:	.word	0x00000108
    fc30:	.word	0x00000108
    fc34:	.word	0x00000108
    fc38:	.word	0x00000108
    fc3c:	.word	0x00000108
    fc40:	.word	0x00000108
    fc44:	.word	0x00000108
    fc48:	.word	0x00000108
    fc4c:	.word	0x000000fc
    fc50:	movw	r0, #1
    fc54:	str	r0, [fp, #-36]	; 0xffffffdc
    fc58:	movw	r0, #7
    fc5c:	str	r0, [fp, #-32]	; 0xffffffe0
    fc60:	b	fcf8 <gen_dnhostop+0x140>
    fc64:	movw	r0, #3
    fc68:	str	r0, [fp, #-36]	; 0xffffffdc
    fc6c:	movw	r0, #15
    fc70:	str	r0, [fp, #-32]	; 0xffffffe0
    fc74:	b	fcf8 <gen_dnhostop+0x140>
    fc78:	ldr	r0, [fp, #-8]
    fc7c:	movw	r1, #1
    fc80:	bl	fbb8 <gen_dnhostop>
    fc84:	str	r0, [fp, #-16]
    fc88:	ldr	r0, [fp, #-8]
    fc8c:	movw	r1, #2
    fc90:	bl	fbb8 <gen_dnhostop>
    fc94:	str	r0, [fp, #-20]	; 0xffffffec
    fc98:	ldr	r0, [fp, #-16]
    fc9c:	ldr	r1, [fp, #-20]	; 0xffffffec
    fca0:	bl	4ec0 <sf_gen_and>
    fca4:	ldr	r0, [fp, #-20]	; 0xffffffec
    fca8:	str	r0, [fp, #-4]
    fcac:	b	ff08 <gen_dnhostop+0x350>
    fcb0:	ldr	r0, [fp, #-8]
    fcb4:	movw	r1, #1
    fcb8:	bl	fbb8 <gen_dnhostop>
    fcbc:	str	r0, [fp, #-16]
    fcc0:	ldr	r0, [fp, #-8]
    fcc4:	movw	r1, #2
    fcc8:	bl	fbb8 <gen_dnhostop>
    fccc:	str	r0, [fp, #-20]	; 0xffffffec
    fcd0:	ldr	r0, [fp, #-16]
    fcd4:	ldr	r1, [fp, #-20]	; 0xffffffec
    fcd8:	bl	5078 <sf_gen_or>
    fcdc:	ldr	r0, [fp, #-20]	; 0xffffffec
    fce0:	str	r0, [fp, #-4]
    fce4:	b	ff08 <gen_dnhostop+0x350>
    fce8:	ldr	r0, [pc, #548]	; ff14 <gen_dnhostop+0x35c>
    fcec:	add	r0, pc, r0
    fcf0:	bl	2c88 <sf_bpf_error>
    fcf4:	bl	1048 <abort@plt>
    fcf8:	movw	r0, #24579	; 0x6003
    fcfc:	bl	5c54 <gen_linktype>
    fd00:	str	r0, [fp, #-16]
    fd04:	movw	r0, #1665	; 0x681
    fd08:	uxth	r0, r0
    fd0c:	bl	fdc <ntohs@plt>
    fd10:	uxth	r3, r0
    fd14:	movw	r0, #2047	; 0x7ff
    fd18:	uxth	r0, r0
    fd1c:	str	r3, [sp, #36]	; 0x24
    fd20:	bl	fdc <ntohs@plt>
    fd24:	uxth	r0, r0
    fd28:	movw	r3, #3
    fd2c:	str	r0, [sp, #32]
    fd30:	mov	r0, r3
    fd34:	movw	r1, #2
    fd38:	movw	r2, #8
    fd3c:	ldr	r3, [sp, #36]	; 0x24
    fd40:	ldr	lr, [sp, #32]
    fd44:	str	lr, [sp]
    fd48:	bl	bee8 <gen_mcmp>
    fd4c:	str	r0, [fp, #-28]	; 0xffffffe4
    fd50:	ldr	r0, [fp, #-32]	; 0xffffffe0
    fd54:	add	r1, r0, #3
    fd58:	ldr	r0, [fp, #-8]
    fd5c:	uxth	r0, r0
    fd60:	str	r1, [sp, #28]
    fd64:	bl	fdc <ntohs@plt>
    fd68:	uxth	r3, r0
    fd6c:	movw	r0, #3
    fd70:	ldr	r1, [sp, #28]
    fd74:	movw	r2, #8
    fd78:	bl	6a24 <gen_cmp>
    fd7c:	str	r0, [fp, #-20]	; 0xffffffec
    fd80:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fd84:	ldr	r1, [fp, #-20]	; 0xffffffec
    fd88:	bl	4ec0 <sf_gen_and>
    fd8c:	movw	r0, #3
    fd90:	movw	r1, #2
    fd94:	movw	r2, #16
    fd98:	movw	r3, #6
    fd9c:	movw	lr, #7
    fda0:	str	lr, [sp]
    fda4:	bl	bee8 <gen_mcmp>
    fda8:	str	r0, [fp, #-28]	; 0xffffffe4
    fdac:	ldr	r0, [fp, #-32]	; 0xffffffe0
    fdb0:	add	r1, r0, #2
    fdb4:	ldr	r0, [fp, #-8]
    fdb8:	uxth	r0, r0
    fdbc:	str	r1, [sp, #24]
    fdc0:	bl	fdc <ntohs@plt>
    fdc4:	uxth	r3, r0
    fdc8:	movw	r0, #3
    fdcc:	ldr	r1, [sp, #24]
    fdd0:	movw	r2, #8
    fdd4:	bl	6a24 <gen_cmp>
    fdd8:	str	r0, [fp, #-24]	; 0xffffffe8
    fddc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fde0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    fde4:	bl	4ec0 <sf_gen_and>
    fde8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fdec:	ldr	r1, [fp, #-20]	; 0xffffffec
    fdf0:	bl	5078 <sf_gen_or>
    fdf4:	movw	r0, #641	; 0x281
    fdf8:	uxth	r0, r0
    fdfc:	bl	fdc <ntohs@plt>
    fe00:	uxth	r3, r0
    fe04:	movw	r0, #2047	; 0x7ff
    fe08:	uxth	r0, r0
    fe0c:	str	r3, [sp, #20]
    fe10:	bl	fdc <ntohs@plt>
    fe14:	uxth	r0, r0
    fe18:	movw	r1, #3
    fe1c:	str	r0, [sp, #16]
    fe20:	mov	r0, r1
    fe24:	movw	r1, #2
    fe28:	movw	r2, #8
    fe2c:	ldr	r3, [sp, #20]
    fe30:	ldr	lr, [sp, #16]
    fe34:	str	lr, [sp]
    fe38:	bl	bee8 <gen_mcmp>
    fe3c:	str	r0, [fp, #-28]	; 0xffffffe4
    fe40:	ldr	r0, [fp, #-36]	; 0xffffffdc
    fe44:	add	r1, r0, #3
    fe48:	ldr	r0, [fp, #-8]
    fe4c:	uxth	r0, r0
    fe50:	str	r1, [sp, #12]
    fe54:	bl	fdc <ntohs@plt>
    fe58:	uxth	r3, r0
    fe5c:	movw	r0, #3
    fe60:	ldr	r1, [sp, #12]
    fe64:	movw	r2, #8
    fe68:	bl	6a24 <gen_cmp>
    fe6c:	str	r0, [fp, #-24]	; 0xffffffe8
    fe70:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fe74:	ldr	r1, [fp, #-24]	; 0xffffffe8
    fe78:	bl	4ec0 <sf_gen_and>
    fe7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fe80:	ldr	r1, [fp, #-20]	; 0xffffffec
    fe84:	bl	5078 <sf_gen_or>
    fe88:	movw	r0, #3
    fe8c:	movw	r1, #2
    fe90:	str	r1, [sp, #8]
    fe94:	movw	r2, #16
    fe98:	ldr	r3, [sp, #8]
    fe9c:	movw	lr, #7
    fea0:	str	lr, [sp]
    fea4:	bl	bee8 <gen_mcmp>
    fea8:	str	r0, [fp, #-28]	; 0xffffffe4
    feac:	ldr	r0, [fp, #-36]	; 0xffffffdc
    feb0:	add	r1, r0, #2
    feb4:	ldr	r0, [fp, #-8]
    feb8:	uxth	r0, r0
    febc:	str	r1, [sp, #4]
    fec0:	bl	fdc <ntohs@plt>
    fec4:	uxth	r3, r0
    fec8:	movw	r0, #3
    fecc:	ldr	r1, [sp, #4]
    fed0:	movw	r2, #8
    fed4:	bl	6a24 <gen_cmp>
    fed8:	str	r0, [fp, #-24]	; 0xffffffe8
    fedc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fee0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    fee4:	bl	4ec0 <sf_gen_and>
    fee8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    feec:	ldr	r1, [fp, #-20]	; 0xffffffec
    fef0:	bl	5078 <sf_gen_or>
    fef4:	ldr	r0, [fp, #-16]
    fef8:	ldr	r1, [fp, #-20]	; 0xffffffec
    fefc:	bl	4ec0 <sf_gen_and>
    ff00:	ldr	r0, [fp, #-20]	; 0xffffffec
    ff04:	str	r0, [fp, #-4]
    ff08:	ldr	r0, [fp, #-4]
    ff0c:	mov	sp, fp
    ff10:	pop	{fp, pc}
    ff14:	.word	0x0000d721

0000ff18 <gen_hostop6>:
    ff18:	push	{fp, lr}
    ff1c:	mov	fp, sp
    ff20:	sub	sp, sp, #128	; 0x80
    ff24:	ldr	ip, [fp, #12]
    ff28:	ldr	lr, [fp, #8]
    ff2c:	str	r0, [fp, #-8]
    ff30:	str	r1, [fp, #-12]
    ff34:	str	r2, [fp, #-16]
    ff38:	str	r3, [fp, #-20]	; 0xffffffec
    ff3c:	ldr	r0, [fp, #-16]
    ff40:	cmp	r0, #4
    ff44:	str	lr, [fp, #-44]	; 0xffffffd4
    ff48:	str	ip, [fp, #-48]	; 0xffffffd0
    ff4c:	str	r0, [fp, #-52]	; 0xffffffcc
    ff50:	bhi	10090 <gen_hostop6+0x178>
    ff54:	add	r0, pc, #8
    ff58:	ldr	r1, [fp, #-52]	; 0xffffffcc
    ff5c:	ldr	r2, [r0, r1, lsl #2]
    ff60:	add	pc, r0, r2
    ff64:	.word	0x000000ac
    ff68:	.word	0x00000014
    ff6c:	.word	0x00000020
    ff70:	.word	0x000000ac
    ff74:	.word	0x0000002c
    ff78:	ldr	r0, [fp, #8]
    ff7c:	str	r0, [fp, #-32]	; 0xffffffe0
    ff80:	b	10094 <gen_hostop6+0x17c>
    ff84:	ldr	r0, [fp, #12]
    ff88:	str	r0, [fp, #-32]	; 0xffffffe0
    ff8c:	b	10094 <gen_hostop6+0x17c>
    ff90:	ldr	r0, [fp, #-8]
    ff94:	ldr	r1, [fp, #-12]
    ff98:	ldr	r3, [fp, #-20]	; 0xffffffec
    ff9c:	ldr	r2, [fp, #8]
    ffa0:	ldr	ip, [fp, #12]
    ffa4:	movw	lr, #1
    ffa8:	str	r2, [fp, #-56]	; 0xffffffc8
    ffac:	mov	r2, lr
    ffb0:	ldr	lr, [fp, #-56]	; 0xffffffc8
    ffb4:	str	lr, [sp]
    ffb8:	str	ip, [sp, #4]
    ffbc:	bl	ff18 <gen_hostop6>
    ffc0:	str	r0, [fp, #-24]	; 0xffffffe8
    ffc4:	ldr	r0, [fp, #-8]
    ffc8:	ldr	r1, [fp, #-12]
    ffcc:	ldr	r3, [fp, #-20]	; 0xffffffec
    ffd0:	ldr	r2, [fp, #8]
    ffd4:	ldr	ip, [fp, #12]
    ffd8:	movw	lr, #2
    ffdc:	str	r2, [fp, #-60]	; 0xffffffc4
    ffe0:	mov	r2, lr
    ffe4:	ldr	lr, [fp, #-60]	; 0xffffffc4
    ffe8:	str	lr, [sp]
    ffec:	str	ip, [sp, #4]
    fff0:	bl	ff18 <gen_hostop6>
    fff4:	str	r0, [fp, #-28]	; 0xffffffe4
    fff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fffc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10000:	bl	4ec0 <sf_gen_and>
   10004:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10008:	str	r0, [fp, #-4]
   1000c:	b	10238 <gen_hostop6+0x320>
   10010:	ldr	r0, [fp, #-8]
   10014:	ldr	r1, [fp, #-12]
   10018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1001c:	ldr	r2, [fp, #8]
   10020:	ldr	ip, [fp, #12]
   10024:	movw	lr, #1
   10028:	str	r2, [sp, #64]	; 0x40
   1002c:	mov	r2, lr
   10030:	ldr	lr, [sp, #64]	; 0x40
   10034:	str	lr, [sp]
   10038:	str	ip, [sp, #4]
   1003c:	bl	ff18 <gen_hostop6>
   10040:	str	r0, [fp, #-24]	; 0xffffffe8
   10044:	ldr	r0, [fp, #-8]
   10048:	ldr	r1, [fp, #-12]
   1004c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10050:	ldr	r2, [fp, #8]
   10054:	ldr	ip, [fp, #12]
   10058:	movw	lr, #2
   1005c:	str	r2, [sp, #60]	; 0x3c
   10060:	mov	r2, lr
   10064:	ldr	lr, [sp, #60]	; 0x3c
   10068:	str	lr, [sp]
   1006c:	str	ip, [sp, #4]
   10070:	bl	ff18 <gen_hostop6>
   10074:	str	r0, [fp, #-28]	; 0xffffffe4
   10078:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1007c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10080:	bl	5078 <sf_gen_or>
   10084:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10088:	str	r0, [fp, #-4]
   1008c:	b	10238 <gen_hostop6+0x320>
   10090:	bl	1048 <abort@plt>
   10094:	ldr	r0, [fp, #-8]
   10098:	str	r0, [fp, #-36]	; 0xffffffdc
   1009c:	ldr	r0, [fp, #-12]
   100a0:	str	r0, [fp, #-40]	; 0xffffffd8
   100a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   100a8:	add	r1, r0, #12
   100ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   100b0:	ldr	r0, [r0, #12]
   100b4:	str	r1, [sp, #56]	; 0x38
   100b8:	bl	f40 <ntohl@plt>
   100bc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   100c0:	ldr	r1, [r1, #12]
   100c4:	str	r0, [sp, #52]	; 0x34
   100c8:	mov	r0, r1
   100cc:	bl	f40 <ntohl@plt>
   100d0:	movw	r1, #3
   100d4:	str	r0, [sp, #48]	; 0x30
   100d8:	mov	r0, r1
   100dc:	ldr	r1, [sp, #56]	; 0x38
   100e0:	movw	r2, #0
   100e4:	ldr	r3, [sp, #52]	; 0x34
   100e8:	ldr	lr, [sp, #48]	; 0x30
   100ec:	str	lr, [sp]
   100f0:	bl	bee8 <gen_mcmp>
   100f4:	str	r0, [fp, #-28]	; 0xffffffe4
   100f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   100fc:	add	r1, r0, #8
   10100:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10104:	ldr	r0, [r0, #8]
   10108:	str	r1, [sp, #44]	; 0x2c
   1010c:	bl	f40 <ntohl@plt>
   10110:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10114:	ldr	r1, [r1, #8]
   10118:	str	r0, [sp, #40]	; 0x28
   1011c:	mov	r0, r1
   10120:	bl	f40 <ntohl@plt>
   10124:	movw	r1, #3
   10128:	str	r0, [sp, #36]	; 0x24
   1012c:	mov	r0, r1
   10130:	ldr	r1, [sp, #44]	; 0x2c
   10134:	movw	r2, #0
   10138:	ldr	r3, [sp, #40]	; 0x28
   1013c:	ldr	lr, [sp, #36]	; 0x24
   10140:	str	lr, [sp]
   10144:	bl	bee8 <gen_mcmp>
   10148:	str	r0, [fp, #-24]	; 0xffffffe8
   1014c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10150:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10154:	bl	4ec0 <sf_gen_and>
   10158:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1015c:	add	r1, r0, #4
   10160:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10164:	ldr	r0, [r0, #4]
   10168:	str	r1, [sp, #32]
   1016c:	bl	f40 <ntohl@plt>
   10170:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10174:	ldr	r1, [r1, #4]
   10178:	str	r0, [sp, #28]
   1017c:	mov	r0, r1
   10180:	bl	f40 <ntohl@plt>
   10184:	movw	r1, #3
   10188:	str	r0, [sp, #24]
   1018c:	mov	r0, r1
   10190:	ldr	r1, [sp, #32]
   10194:	movw	r2, #0
   10198:	ldr	r3, [sp, #28]
   1019c:	ldr	lr, [sp, #24]
   101a0:	str	lr, [sp]
   101a4:	bl	bee8 <gen_mcmp>
   101a8:	str	r0, [fp, #-24]	; 0xffffffe8
   101ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   101b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   101b4:	bl	4ec0 <sf_gen_and>
   101b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   101bc:	add	r1, r0, #0
   101c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   101c4:	ldr	r0, [r0]
   101c8:	str	r1, [sp, #20]
   101cc:	bl	f40 <ntohl@plt>
   101d0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   101d4:	ldr	r1, [r1]
   101d8:	str	r0, [sp, #16]
   101dc:	mov	r0, r1
   101e0:	bl	f40 <ntohl@plt>
   101e4:	movw	r1, #3
   101e8:	str	r0, [sp, #12]
   101ec:	mov	r0, r1
   101f0:	ldr	r1, [sp, #20]
   101f4:	movw	r2, #0
   101f8:	ldr	r3, [sp, #16]
   101fc:	ldr	lr, [sp, #12]
   10200:	str	lr, [sp]
   10204:	bl	bee8 <gen_mcmp>
   10208:	str	r0, [fp, #-24]	; 0xffffffe8
   1020c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10210:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10214:	bl	4ec0 <sf_gen_and>
   10218:	ldr	r0, [fp, #-20]	; 0xffffffec
   1021c:	bl	5c54 <gen_linktype>
   10220:	str	r0, [fp, #-24]	; 0xffffffe8
   10224:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10228:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1022c:	bl	4ec0 <sf_gen_and>
   10230:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10234:	str	r0, [fp, #-4]
   10238:	ldr	r0, [fp, #-4]
   1023c:	mov	sp, fp
   10240:	pop	{fp, pc}

00010244 <gen_prism_llprefixlen>:
   10244:	push	{fp, lr}
   10248:	mov	fp, sp
   1024c:	sub	sp, sp, #8
   10250:	ldr	r0, [pc, #72]	; 102a0 <gen_prism_llprefixlen+0x5c>
   10254:	add	r0, pc, r0
   10258:	ldr	r0, [r0]
   1025c:	cmn	r0, #1
   10260:	bne	10274 <gen_prism_llprefixlen+0x30>
   10264:	bl	aff4 <alloc_reg>
   10268:	ldr	lr, [pc, #52]	; 102a4 <gen_prism_llprefixlen+0x60>
   1026c:	add	lr, pc, lr
   10270:	str	r0, [lr]
   10274:	movw	r0, #97	; 0x61
   10278:	bl	b160 <new_stmt>
   1027c:	ldr	lr, [pc, #36]	; 102a8 <gen_prism_llprefixlen+0x64>
   10280:	add	lr, pc, lr
   10284:	str	r0, [sp, #4]
   10288:	ldr	r0, [lr]
   1028c:	ldr	lr, [sp, #4]
   10290:	str	r0, [lr, #12]
   10294:	ldr	r0, [sp, #4]
   10298:	mov	sp, fp
   1029c:	pop	{fp, pc}
   102a0:	.word	0x0002a464
   102a4:	.word	0x0002a44c
   102a8:	.word	0x0002a438

000102ac <gen_avs_llprefixlen>:
   102ac:	push	{fp, lr}
   102b0:	mov	fp, sp
   102b4:	sub	sp, sp, #8
   102b8:	ldr	r0, [pc, #72]	; 10308 <gen_avs_llprefixlen+0x5c>
   102bc:	add	r0, pc, r0
   102c0:	ldr	r0, [r0]
   102c4:	cmn	r0, #1
   102c8:	bne	102dc <gen_avs_llprefixlen+0x30>
   102cc:	bl	aff4 <alloc_reg>
   102d0:	ldr	lr, [pc, #52]	; 1030c <gen_avs_llprefixlen+0x60>
   102d4:	add	lr, pc, lr
   102d8:	str	r0, [lr]
   102dc:	movw	r0, #97	; 0x61
   102e0:	bl	b160 <new_stmt>
   102e4:	ldr	lr, [pc, #36]	; 10310 <gen_avs_llprefixlen+0x64>
   102e8:	add	lr, pc, lr
   102ec:	str	r0, [sp, #4]
   102f0:	ldr	r0, [lr]
   102f4:	ldr	lr, [sp, #4]
   102f8:	str	r0, [lr, #12]
   102fc:	ldr	r0, [sp, #4]
   10300:	mov	sp, fp
   10304:	pop	{fp, pc}
   10308:	.word	0x0002a3fc
   1030c:	.word	0x0002a3e4
   10310:	.word	0x0002a3d0

00010314 <gen_radiotap_llprefixlen>:
   10314:	push	{fp, lr}
   10318:	mov	fp, sp
   1031c:	sub	sp, sp, #8
   10320:	ldr	r0, [pc, #72]	; 10370 <gen_radiotap_llprefixlen+0x5c>
   10324:	add	r0, pc, r0
   10328:	ldr	r0, [r0]
   1032c:	cmn	r0, #1
   10330:	bne	10344 <gen_radiotap_llprefixlen+0x30>
   10334:	bl	aff4 <alloc_reg>
   10338:	ldr	lr, [pc, #52]	; 10374 <gen_radiotap_llprefixlen+0x60>
   1033c:	add	lr, pc, lr
   10340:	str	r0, [lr]
   10344:	movw	r0, #97	; 0x61
   10348:	bl	b160 <new_stmt>
   1034c:	ldr	lr, [pc, #36]	; 10378 <gen_radiotap_llprefixlen+0x64>
   10350:	add	lr, pc, lr
   10354:	str	r0, [sp, #4]
   10358:	ldr	r0, [lr]
   1035c:	ldr	lr, [sp, #4]
   10360:	str	r0, [lr, #12]
   10364:	ldr	r0, [sp, #4]
   10368:	mov	sp, fp
   1036c:	pop	{fp, pc}
   10370:	.word	0x0002a394
   10374:	.word	0x0002a37c
   10378:	.word	0x0002a368

0001037c <gen_ppi_llprefixlen>:
   1037c:	push	{fp, lr}
   10380:	mov	fp, sp
   10384:	sub	sp, sp, #8
   10388:	ldr	r0, [pc, #72]	; 103d8 <gen_ppi_llprefixlen+0x5c>
   1038c:	add	r0, pc, r0
   10390:	ldr	r0, [r0]
   10394:	cmn	r0, #1
   10398:	bne	103ac <gen_ppi_llprefixlen+0x30>
   1039c:	bl	aff4 <alloc_reg>
   103a0:	ldr	lr, [pc, #52]	; 103dc <gen_ppi_llprefixlen+0x60>
   103a4:	add	lr, pc, lr
   103a8:	str	r0, [lr]
   103ac:	movw	r0, #97	; 0x61
   103b0:	bl	b160 <new_stmt>
   103b4:	ldr	lr, [pc, #36]	; 103e0 <gen_ppi_llprefixlen+0x64>
   103b8:	add	lr, pc, lr
   103bc:	str	r0, [sp, #4]
   103c0:	ldr	r0, [lr]
   103c4:	ldr	lr, [sp, #4]
   103c8:	str	r0, [lr, #12]
   103cc:	ldr	r0, [sp, #4]
   103d0:	mov	sp, fp
   103d4:	pop	{fp, pc}
   103d8:	.word	0x0002a32c
   103dc:	.word	0x0002a314
   103e0:	.word	0x0002a300

000103e4 <gen_load_llrel>:
   103e4:	push	{fp, lr}
   103e8:	mov	fp, sp
   103ec:	sub	sp, sp, #16
   103f0:	str	r0, [fp, #-4]
   103f4:	str	r1, [sp, #8]
   103f8:	bl	b194 <gen_llprefixlen>
   103fc:	str	r0, [sp, #4]
   10400:	ldr	r0, [sp, #4]
   10404:	movw	r1, #0
   10408:	cmp	r0, r1
   1040c:	beq	1043c <gen_load_llrel+0x58>
   10410:	ldr	r0, [sp, #8]
   10414:	orr	r0, r0, #64	; 0x40
   10418:	bl	b160 <new_stmt>
   1041c:	str	r0, [sp]
   10420:	ldr	r0, [fp, #-4]
   10424:	ldr	lr, [sp]
   10428:	str	r0, [lr, #12]
   1042c:	ldr	r0, [sp, #4]
   10430:	ldr	r1, [sp]
   10434:	bl	a9f0 <sf_append>
   10438:	b	10468 <gen_load_llrel+0x84>
   1043c:	ldr	r0, [sp, #8]
   10440:	orr	r0, r0, #32
   10444:	bl	b160 <new_stmt>
   10448:	ldr	lr, [pc, #36]	; 10474 <gen_load_llrel+0x90>
   1044c:	add	lr, pc, lr
   10450:	str	r0, [sp, #4]
   10454:	ldr	r0, [fp, #-4]
   10458:	ldr	lr, [lr]
   1045c:	add	r0, r0, lr
   10460:	ldr	lr, [sp, #4]
   10464:	str	r0, [lr, #12]
   10468:	ldr	r0, [sp, #4]
   1046c:	mov	sp, fp
   10470:	pop	{fp, pc}
   10474:	.word	0x0002a1a0

00010478 <gen_load_macplrel>:
   10478:	push	{fp, lr}
   1047c:	mov	fp, sp
   10480:	sub	sp, sp, #16
   10484:	str	r0, [fp, #-4]
   10488:	str	r1, [sp, #8]
   1048c:	bl	b268 <gen_off_macpl>
   10490:	str	r0, [sp, #4]
   10494:	ldr	r0, [sp, #4]
   10498:	movw	r1, #0
   1049c:	cmp	r0, r1
   104a0:	beq	104d0 <gen_load_macplrel+0x58>
   104a4:	ldr	r0, [sp, #8]
   104a8:	orr	r0, r0, #64	; 0x40
   104ac:	bl	b160 <new_stmt>
   104b0:	str	r0, [sp]
   104b4:	ldr	r0, [fp, #-4]
   104b8:	ldr	lr, [sp]
   104bc:	str	r0, [lr, #12]
   104c0:	ldr	r0, [sp, #4]
   104c4:	ldr	r1, [sp]
   104c8:	bl	a9f0 <sf_append>
   104cc:	b	104fc <gen_load_macplrel+0x84>
   104d0:	ldr	r0, [sp, #8]
   104d4:	orr	r0, r0, #32
   104d8:	bl	b160 <new_stmt>
   104dc:	ldr	lr, [pc, #36]	; 10508 <gen_load_macplrel+0x90>
   104e0:	add	lr, pc, lr
   104e4:	str	r0, [sp, #4]
   104e8:	ldr	r0, [lr]
   104ec:	ldr	lr, [fp, #-4]
   104f0:	add	r0, r0, lr
   104f4:	ldr	lr, [sp, #4]
   104f8:	str	r0, [lr, #12]
   104fc:	ldr	r0, [sp, #4]
   10500:	mov	sp, fp
   10504:	pop	{fp, pc}
   10508:	.word	0x0002a110

0001050c <pcap_nametoaddr>:
   1050c:	push	{fp, lr}
   10510:	mov	fp, sp
   10514:	sub	sp, sp, #16
   10518:	str	r0, [sp, #8]
   1051c:	ldr	r0, [sp, #8]
   10520:	bl	1030 <gethostbyname@plt>
   10524:	str	r0, [sp]
   10528:	movw	lr, #0
   1052c:	cmp	r0, lr
   10530:	beq	10590 <pcap_nametoaddr+0x84>
   10534:	ldr	r0, [sp]
   10538:	ldr	r0, [r0, #16]
   1053c:	str	r0, [sp, #4]
   10540:	ldr	r0, [sp, #4]
   10544:	ldr	r0, [r0]
   10548:	movw	r1, #0
   1054c:	cmp	r0, r1
   10550:	beq	10580 <pcap_nametoaddr+0x74>
   10554:	ldr	r0, [sp, #4]
   10558:	ldr	r0, [r0]
   1055c:	ldr	r0, [r0]
   10560:	bl	f40 <ntohl@plt>
   10564:	ldr	lr, [sp, #4]
   10568:	ldr	lr, [lr]
   1056c:	str	r0, [lr]
   10570:	ldr	r0, [sp, #4]
   10574:	add	r0, r0, #4
   10578:	str	r0, [sp, #4]
   1057c:	b	10540 <pcap_nametoaddr+0x34>
   10580:	ldr	r0, [sp]
   10584:	ldr	r0, [r0, #16]
   10588:	str	r0, [fp, #-4]
   1058c:	b	10598 <pcap_nametoaddr+0x8c>
   10590:	movw	r0, #0
   10594:	str	r0, [fp, #-4]
   10598:	ldr	r0, [fp, #-4]
   1059c:	mov	sp, fp
   105a0:	pop	{fp, pc}

000105a4 <pcap_nametoaddrinfo>:
   105a4:	push	{fp, lr}
   105a8:	mov	fp, sp
   105ac:	sub	sp, sp, #56	; 0x38
   105b0:	str	r0, [fp, #-8]
   105b4:	add	r0, sp, #16
   105b8:	mov	r1, r0
   105bc:	str	r0, [sp, #4]
   105c0:	mov	r0, r1
   105c4:	movw	r1, #0
   105c8:	and	r1, r1, #255	; 0xff
   105cc:	movw	r2, #32
   105d0:	bl	fac <memset@plt>
   105d4:	movw	r0, #0
   105d8:	str	r0, [sp, #20]
   105dc:	movw	r1, #1
   105e0:	str	r1, [sp, #24]
   105e4:	movw	r1, #6
   105e8:	str	r1, [sp, #28]
   105ec:	ldr	r1, [fp, #-8]
   105f0:	str	r0, [sp]
   105f4:	mov	r0, r1
   105f8:	ldr	r1, [sp]
   105fc:	ldr	r2, [sp, #4]
   10600:	add	r3, sp, #12
   10604:	bl	1018 <getaddrinfo@plt>
   10608:	str	r0, [sp, #8]
   1060c:	ldr	r0, [sp, #8]
   10610:	cmp	r0, #0
   10614:	beq	10624 <pcap_nametoaddrinfo+0x80>
   10618:	movw	r0, #0
   1061c:	str	r0, [fp, #-4]
   10620:	b	1062c <pcap_nametoaddrinfo+0x88>
   10624:	ldr	r0, [sp, #12]
   10628:	str	r0, [fp, #-4]
   1062c:	ldr	r0, [fp, #-4]
   10630:	mov	sp, fp
   10634:	pop	{fp, pc}

00010638 <pcap_nametonetaddr>:
   10638:	push	{fp, lr}
   1063c:	mov	fp, sp
   10640:	sub	sp, sp, #16
   10644:	str	r0, [sp, #8]
   10648:	ldr	r0, [sp, #8]
   1064c:	bl	ec8 <getnetbyname@plt>
   10650:	str	r0, [sp, #4]
   10654:	movw	lr, #0
   10658:	cmp	r0, lr
   1065c:	beq	10670 <pcap_nametonetaddr+0x38>
   10660:	ldr	r0, [sp, #4]
   10664:	ldr	r0, [r0, #12]
   10668:	str	r0, [fp, #-4]
   1066c:	b	10678 <pcap_nametonetaddr+0x40>
   10670:	movw	r0, #0
   10674:	str	r0, [fp, #-4]
   10678:	ldr	r0, [fp, #-4]
   1067c:	mov	sp, fp
   10680:	pop	{fp, pc}

00010684 <pcap_nametoport>:
   10684:	push	{fp, lr}
   10688:	mov	fp, sp
   1068c:	sub	sp, sp, #32
   10690:	ldr	r3, [pc, #300]	; 107c4 <pcap_nametoport+0x140>
   10694:	add	r3, pc, r3
   10698:	str	r0, [fp, #-8]
   1069c:	str	r1, [fp, #-12]
   106a0:	str	r2, [sp, #16]
   106a4:	mvn	r0, #0
   106a8:	str	r0, [sp, #8]
   106ac:	str	r0, [sp, #4]
   106b0:	ldr	r0, [fp, #-8]
   106b4:	mov	r1, r3
   106b8:	bl	f94 <getservbyname@plt>
   106bc:	str	r0, [sp, #12]
   106c0:	ldr	r0, [sp, #12]
   106c4:	movw	r1, #0
   106c8:	cmp	r0, r1
   106cc:	beq	106e8 <pcap_nametoport+0x64>
   106d0:	ldr	r0, [sp, #12]
   106d4:	ldr	r0, [r0, #8]
   106d8:	uxth	r0, r0
   106dc:	bl	fdc <ntohs@plt>
   106e0:	uxth	r0, r0
   106e4:	str	r0, [sp, #8]
   106e8:	ldr	r0, [pc, #216]	; 107c8 <pcap_nametoport+0x144>
   106ec:	add	r1, pc, r0
   106f0:	ldr	r0, [fp, #-8]
   106f4:	bl	f94 <getservbyname@plt>
   106f8:	str	r0, [sp, #12]
   106fc:	ldr	r0, [sp, #12]
   10700:	movw	r1, #0
   10704:	cmp	r0, r1
   10708:	beq	10724 <pcap_nametoport+0xa0>
   1070c:	ldr	r0, [sp, #12]
   10710:	ldr	r0, [r0, #8]
   10714:	uxth	r0, r0
   10718:	bl	fdc <ntohs@plt>
   1071c:	uxth	r0, r0
   10720:	str	r0, [sp, #4]
   10724:	ldr	r0, [sp, #8]
   10728:	cmp	r0, #0
   1072c:	blt	10780 <pcap_nametoport+0xfc>
   10730:	ldr	r0, [sp, #8]
   10734:	ldr	r1, [fp, #-12]
   10738:	str	r0, [r1]
   1073c:	ldr	r0, [sp, #16]
   10740:	movw	r1, #6
   10744:	str	r1, [r0]
   10748:	ldr	r0, [sp, #4]
   1074c:	cmp	r0, #0
   10750:	blt	10774 <pcap_nametoport+0xf0>
   10754:	ldr	r0, [sp, #4]
   10758:	ldr	r1, [sp, #8]
   1075c:	cmp	r0, r1
   10760:	bne	10770 <pcap_nametoport+0xec>
   10764:	ldr	r0, [sp, #16]
   10768:	mvn	r1, #0
   1076c:	str	r1, [r0]
   10770:	b	10774 <pcap_nametoport+0xf0>
   10774:	movw	r0, #1
   10778:	str	r0, [fp, #-4]
   1077c:	b	107b8 <pcap_nametoport+0x134>
   10780:	ldr	r0, [sp, #4]
   10784:	cmp	r0, #0
   10788:	blt	107b0 <pcap_nametoport+0x12c>
   1078c:	ldr	r0, [sp, #4]
   10790:	ldr	r1, [fp, #-12]
   10794:	str	r0, [r1]
   10798:	ldr	r0, [sp, #16]
   1079c:	movw	r1, #17
   107a0:	str	r1, [r0]
   107a4:	movw	r0, #1
   107a8:	str	r0, [fp, #-4]
   107ac:	b	107b8 <pcap_nametoport+0x134>
   107b0:	movw	r0, #0
   107b4:	str	r0, [fp, #-4]
   107b8:	ldr	r0, [fp, #-4]
   107bc:	mov	sp, fp
   107c0:	pop	{fp, pc}
   107c4:	.word	0x0000bcb2
   107c8:	.word	0x0000bc8f

000107cc <pcap_nametoportrange>:
   107cc:	push	{fp, lr}
   107d0:	mov	fp, sp
   107d4:	sub	sp, sp, #40	; 0x28
   107d8:	ldr	ip, [pc, #336]	; 10930 <pcap_nametoportrange+0x164>
   107dc:	add	ip, pc, ip
   107e0:	str	r0, [fp, #-8]
   107e4:	str	r1, [fp, #-12]
   107e8:	str	r2, [fp, #-16]
   107ec:	str	r3, [sp, #20]
   107f0:	ldr	r0, [fp, #-8]
   107f4:	mov	r1, ip
   107f8:	add	r2, sp, #16
   107fc:	add	r3, sp, #12
   10800:	bl	fe8 <sscanf@plt>
   10804:	cmp	r0, #2
   10808:	beq	108f8 <pcap_nametoportrange+0x12c>
   1080c:	ldr	r0, [fp, #-8]
   10810:	bl	eec <strdup@plt>
   10814:	str	r0, [sp, #4]
   10818:	movw	lr, #0
   1081c:	cmp	r0, lr
   10820:	bne	10830 <pcap_nametoportrange+0x64>
   10824:	movw	r0, #0
   10828:	str	r0, [fp, #-4]
   1082c:	b	10924 <pcap_nametoportrange+0x158>
   10830:	ldr	r0, [sp, #4]
   10834:	movw	r1, #45	; 0x2d
   10838:	bl	f70 <strchr@plt>
   1083c:	str	r0, [sp, #8]
   10840:	movw	r1, #0
   10844:	cmp	r0, r1
   10848:	bne	10860 <pcap_nametoportrange+0x94>
   1084c:	ldr	r0, [sp, #4]
   10850:	bl	ebc <free@plt>
   10854:	movw	r0, #0
   10858:	str	r0, [fp, #-4]
   1085c:	b	10924 <pcap_nametoportrange+0x158>
   10860:	ldr	r0, [sp, #8]
   10864:	movw	r1, #0
   10868:	strb	r1, [r0]
   1086c:	ldr	r0, [sp, #4]
   10870:	ldr	r1, [fp, #-12]
   10874:	ldr	r2, [sp, #20]
   10878:	bl	10684 <pcap_nametoport>
   1087c:	cmp	r0, #0
   10880:	bne	10898 <pcap_nametoportrange+0xcc>
   10884:	ldr	r0, [sp, #4]
   10888:	bl	ebc <free@plt>
   1088c:	movw	r0, #0
   10890:	str	r0, [fp, #-4]
   10894:	b	10924 <pcap_nametoportrange+0x158>
   10898:	ldr	r0, [sp, #20]
   1089c:	ldr	r0, [r0]
   108a0:	str	r0, [sp]
   108a4:	ldr	r0, [sp, #8]
   108a8:	add	r0, r0, #1
   108ac:	ldr	r1, [fp, #-16]
   108b0:	ldr	r2, [sp, #20]
   108b4:	bl	10684 <pcap_nametoport>
   108b8:	cmp	r0, #0
   108bc:	bne	108d4 <pcap_nametoportrange+0x108>
   108c0:	ldr	r0, [sp, #4]
   108c4:	bl	ebc <free@plt>
   108c8:	movw	r0, #0
   108cc:	str	r0, [fp, #-4]
   108d0:	b	10924 <pcap_nametoportrange+0x158>
   108d4:	ldr	r0, [sp, #20]
   108d8:	ldr	r0, [r0]
   108dc:	ldr	r1, [sp]
   108e0:	cmp	r0, r1
   108e4:	beq	108f4 <pcap_nametoportrange+0x128>
   108e8:	ldr	r0, [sp, #20]
   108ec:	mvn	r1, #0
   108f0:	str	r1, [r0]
   108f4:	b	1091c <pcap_nametoportrange+0x150>
   108f8:	ldr	r0, [sp, #16]
   108fc:	ldr	r1, [fp, #-12]
   10900:	str	r0, [r1]
   10904:	ldr	r0, [sp, #12]
   10908:	ldr	r1, [fp, #-16]
   1090c:	str	r0, [r1]
   10910:	ldr	r0, [sp, #20]
   10914:	mvn	r1, #0
   10918:	str	r1, [r0]
   1091c:	movw	r0, #1
   10920:	str	r0, [fp, #-4]
   10924:	ldr	r0, [fp, #-4]
   10928:	mov	sp, fp
   1092c:	pop	{fp, pc}
   10930:	.word	0x0000ceac

00010934 <pcap_nametoproto>:
   10934:	push	{fp, lr}
   10938:	mov	fp, sp
   1093c:	sub	sp, sp, #16
   10940:	str	r0, [sp, #8]
   10944:	ldr	r0, [sp, #8]
   10948:	bl	e98 <getprotobyname@plt>
   1094c:	str	r0, [sp, #4]
   10950:	ldr	r0, [sp, #4]
   10954:	movw	lr, #0
   10958:	cmp	r0, lr
   1095c:	beq	10970 <pcap_nametoproto+0x3c>
   10960:	ldr	r0, [sp, #4]
   10964:	ldr	r0, [r0, #8]
   10968:	str	r0, [fp, #-4]
   1096c:	b	10978 <pcap_nametoproto+0x44>
   10970:	mvn	r0, #0
   10974:	str	r0, [fp, #-4]
   10978:	ldr	r0, [fp, #-4]
   1097c:	mov	sp, fp
   10980:	pop	{fp, pc}

00010984 <pcap_nametoeproto>:
   10984:	push	{fp, lr}
   10988:	mov	fp, sp
   1098c:	sub	sp, sp, #16
   10990:	ldr	r1, [pc, #104]	; 10a00 <pcap_nametoeproto+0x7c>
   10994:	add	r1, pc, r1
   10998:	str	r0, [sp, #8]
   1099c:	str	r1, [sp, #4]
   109a0:	ldr	r0, [sp, #4]
   109a4:	ldr	r0, [r0]
   109a8:	movw	r1, #0
   109ac:	cmp	r0, r1
   109b0:	beq	109ec <pcap_nametoeproto+0x68>
   109b4:	ldr	r0, [sp, #4]
   109b8:	ldr	r0, [r0]
   109bc:	ldr	r1, [sp, #8]
   109c0:	bl	e68 <strcmp@plt>
   109c4:	cmp	r0, #0
   109c8:	bne	109dc <pcap_nametoeproto+0x58>
   109cc:	ldr	r0, [sp, #4]
   109d0:	ldrh	r0, [r0, #4]
   109d4:	str	r0, [fp, #-4]
   109d8:	b	109f4 <pcap_nametoeproto+0x70>
   109dc:	ldr	r0, [sp, #4]
   109e0:	add	r0, r0, #8
   109e4:	str	r0, [sp, #4]
   109e8:	b	109a0 <pcap_nametoeproto+0x1c>
   109ec:	mvn	r0, #0
   109f0:	str	r0, [fp, #-4]
   109f4:	ldr	r0, [fp, #-4]
   109f8:	mov	sp, fp
   109fc:	pop	{fp, pc}
   10a00:	.word	0x000298c8

00010a04 <pcap_nametollc>:
   10a04:	push	{fp, lr}
   10a08:	mov	fp, sp
   10a0c:	sub	sp, sp, #16
   10a10:	ldr	r1, [pc, #104]	; 10a80 <pcap_nametollc+0x7c>
   10a14:	add	r1, pc, r1
   10a18:	str	r0, [sp, #8]
   10a1c:	str	r1, [sp, #4]
   10a20:	ldr	r0, [sp, #4]
   10a24:	ldr	r0, [r0]
   10a28:	movw	r1, #0
   10a2c:	cmp	r0, r1
   10a30:	beq	10a6c <pcap_nametollc+0x68>
   10a34:	ldr	r0, [sp, #4]
   10a38:	ldr	r0, [r0]
   10a3c:	ldr	r1, [sp, #8]
   10a40:	bl	e68 <strcmp@plt>
   10a44:	cmp	r0, #0
   10a48:	bne	10a5c <pcap_nametollc+0x58>
   10a4c:	ldr	r0, [sp, #4]
   10a50:	ldrh	r0, [r0, #4]
   10a54:	str	r0, [fp, #-4]
   10a58:	b	10a74 <pcap_nametollc+0x70>
   10a5c:	ldr	r0, [sp, #4]
   10a60:	add	r0, r0, #8
   10a64:	str	r0, [sp, #4]
   10a68:	b	10a20 <pcap_nametollc+0x1c>
   10a6c:	mvn	r0, #0
   10a70:	str	r0, [fp, #-4]
   10a74:	ldr	r0, [fp, #-4]
   10a78:	mov	sp, fp
   10a7c:	pop	{fp, pc}
   10a80:	.word	0x000298f0

00010a84 <__pcap_atoin>:
   10a84:	sub	sp, sp, #20
   10a88:	str	r0, [sp, #16]
   10a8c:	str	r1, [sp, #12]
   10a90:	ldr	r0, [sp, #12]
   10a94:	movw	r1, #0
   10a98:	str	r1, [r0]
   10a9c:	str	r1, [sp, #4]
   10aa0:	movw	r0, #0
   10aa4:	str	r0, [sp, #8]
   10aa8:	ldr	r0, [sp, #16]
   10aac:	ldrb	r0, [r0]
   10ab0:	cmp	r0, #0
   10ab4:	movw	r0, #0
   10ab8:	str	r0, [sp]
   10abc:	beq	10ad8 <__pcap_atoin+0x54>
   10ac0:	ldr	r0, [sp, #16]
   10ac4:	ldrb	r0, [r0]
   10ac8:	cmp	r0, #46	; 0x2e
   10acc:	movw	r0, #0
   10ad0:	movne	r0, #1
   10ad4:	str	r0, [sp]
   10ad8:	ldr	r0, [sp]
   10adc:	tst	r0, #1
   10ae0:	beq	10b10 <__pcap_atoin+0x8c>
   10ae4:	ldr	r0, [sp, #8]
   10ae8:	movw	r1, #10
   10aec:	mul	r0, r0, r1
   10af0:	ldr	r1, [sp, #16]
   10af4:	add	r2, r1, #1
   10af8:	str	r2, [sp, #16]
   10afc:	ldrb	r1, [r1]
   10b00:	add	r0, r0, r1
   10b04:	sub	r0, r0, #48	; 0x30
   10b08:	str	r0, [sp, #8]
   10b0c:	b	10aa8 <__pcap_atoin+0x24>
   10b10:	ldr	r0, [sp, #12]
   10b14:	ldr	r1, [r0]
   10b18:	lsl	r1, r1, #8
   10b1c:	str	r1, [r0]
   10b20:	ldr	r0, [sp, #8]
   10b24:	and	r0, r0, #255	; 0xff
   10b28:	ldr	r1, [sp, #12]
   10b2c:	ldr	r2, [r1]
   10b30:	orr	r0, r2, r0
   10b34:	str	r0, [r1]
   10b38:	ldr	r0, [sp, #4]
   10b3c:	add	r0, r0, #8
   10b40:	str	r0, [sp, #4]
   10b44:	ldr	r0, [sp, #16]
   10b48:	ldrb	r0, [r0]
   10b4c:	cmp	r0, #0
   10b50:	bne	10b60 <__pcap_atoin+0xdc>
   10b54:	ldr	r0, [sp, #4]
   10b58:	add	sp, sp, #20
   10b5c:	bx	lr
   10b60:	ldr	r0, [sp, #16]
   10b64:	add	r0, r0, #1
   10b68:	str	r0, [sp, #16]
   10b6c:	b	10aa0 <__pcap_atoin+0x1c>

00010b70 <__pcap_atodn>:
   10b70:	push	{fp, lr}
   10b74:	mov	fp, sp
   10b78:	sub	sp, sp, #16
   10b7c:	ldr	r2, [pc, #112]	; 10bf4 <__pcap_atodn+0x84>
   10b80:	add	r2, pc, r2
   10b84:	str	r0, [fp, #-4]
   10b88:	str	r1, [sp, #8]
   10b8c:	ldr	r0, [fp, #-4]
   10b90:	mov	r1, r2
   10b94:	mov	r2, sp
   10b98:	add	r3, sp, #4
   10b9c:	bl	fe8 <sscanf@plt>
   10ba0:	cmp	r0, #2
   10ba4:	beq	10bb8 <__pcap_atodn+0x48>
   10ba8:	ldr	r0, [pc, #72]	; 10bf8 <__pcap_atodn+0x88>
   10bac:	add	r0, pc, r0
   10bb0:	ldr	r1, [fp, #-4]
   10bb4:	bl	2c88 <sf_bpf_error>
   10bb8:	ldr	r0, [sp]
   10bbc:	lsl	r0, r0, #10
   10bc0:	and	r0, r0, #64512	; 0xfc00
   10bc4:	ldr	r1, [sp, #8]
   10bc8:	str	r0, [r1]
   10bcc:	ldr	r0, [sp, #4]
   10bd0:	movw	r1, #1023	; 0x3ff
   10bd4:	and	r0, r0, r1
   10bd8:	ldr	r1, [sp, #8]
   10bdc:	ldr	r2, [r1]
   10be0:	orr	r0, r2, r0
   10be4:	str	r0, [r1]
   10be8:	movw	r0, #32
   10bec:	mov	sp, fp
   10bf0:	pop	{fp, pc}
   10bf4:	.word	0x0000cb7f
   10bf8:	.word	0x0000cb59

00010bfc <pcap_ether_aton>:
   10bfc:	push	{fp, lr}
   10c00:	mov	fp, sp
   10c04:	sub	sp, sp, #24
   10c08:	str	r0, [fp, #-8]
   10c0c:	movw	r0, #6
   10c10:	bl	f28 <malloc@plt>
   10c14:	str	r0, [sp, #12]
   10c18:	str	r0, [sp, #8]
   10c1c:	ldr	r0, [sp, #8]
   10c20:	movw	lr, #0
   10c24:	cmp	r0, lr
   10c28:	bne	10c38 <pcap_ether_aton+0x3c>
   10c2c:	movw	r0, #0
   10c30:	str	r0, [fp, #-4]
   10c34:	b	10d18 <pcap_ether_aton+0x11c>
   10c38:	b	10c3c <pcap_ether_aton+0x40>
   10c3c:	ldr	r0, [fp, #-8]
   10c40:	ldrsb	r0, [r0]
   10c44:	cmp	r0, #0
   10c48:	beq	10d10 <pcap_ether_aton+0x114>
   10c4c:	ldr	r0, [fp, #-8]
   10c50:	ldrb	r0, [r0]
   10c54:	cmp	r0, #58	; 0x3a
   10c58:	beq	10c7c <pcap_ether_aton+0x80>
   10c5c:	ldr	r0, [fp, #-8]
   10c60:	ldrb	r0, [r0]
   10c64:	cmp	r0, #46	; 0x2e
   10c68:	beq	10c7c <pcap_ether_aton+0x80>
   10c6c:	ldr	r0, [fp, #-8]
   10c70:	ldrb	r0, [r0]
   10c74:	cmp	r0, #45	; 0x2d
   10c78:	bne	10c88 <pcap_ether_aton+0x8c>
   10c7c:	ldr	r0, [fp, #-8]
   10c80:	add	r0, r0, #1
   10c84:	str	r0, [fp, #-8]
   10c88:	ldr	r0, [fp, #-8]
   10c8c:	add	r1, r0, #1
   10c90:	str	r1, [fp, #-8]
   10c94:	ldrb	r0, [r0]
   10c98:	bl	10d24 <xdtoi>
   10c9c:	str	r0, [sp, #4]
   10ca0:	bl	f4c <__ctype_b_loc@plt>
   10ca4:	ldr	r0, [r0]
   10ca8:	ldr	r1, [fp, #-8]
   10cac:	ldrb	r1, [r1]
   10cb0:	mov	lr, r1
   10cb4:	add	r0, r0, r1, lsl #1
   10cb8:	ldrh	r0, [r0]
   10cbc:	and	r0, r0, #4096	; 0x1000
   10cc0:	cmp	r0, #0
   10cc4:	str	lr, [sp]
   10cc8:	beq	10cf8 <pcap_ether_aton+0xfc>
   10ccc:	ldr	r0, [sp, #4]
   10cd0:	lsl	r0, r0, #4
   10cd4:	str	r0, [sp, #4]
   10cd8:	ldr	r0, [fp, #-8]
   10cdc:	add	r1, r0, #1
   10ce0:	str	r1, [fp, #-8]
   10ce4:	ldrb	r0, [r0]
   10ce8:	bl	10d24 <xdtoi>
   10cec:	ldr	r1, [sp, #4]
   10cf0:	orr	r0, r1, r0
   10cf4:	str	r0, [sp, #4]
   10cf8:	ldr	r0, [sp, #4]
   10cfc:	ldr	r1, [sp, #12]
   10d00:	add	r2, r1, #1
   10d04:	str	r2, [sp, #12]
   10d08:	strb	r0, [r1]
   10d0c:	b	10c3c <pcap_ether_aton+0x40>
   10d10:	ldr	r0, [sp, #8]
   10d14:	str	r0, [fp, #-4]
   10d18:	ldr	r0, [fp, #-4]
   10d1c:	mov	sp, fp
   10d20:	pop	{fp, pc}

00010d24 <xdtoi>:
   10d24:	push	{fp, lr}
   10d28:	mov	fp, sp
   10d2c:	sub	sp, sp, #8
   10d30:	str	r0, [sp]
   10d34:	bl	f4c <__ctype_b_loc@plt>
   10d38:	ldr	r0, [r0]
   10d3c:	ldr	lr, [sp]
   10d40:	add	r0, r0, lr, lsl #1
   10d44:	ldrh	r0, [r0]
   10d48:	and	r0, r0, #2048	; 0x800
   10d4c:	cmp	r0, #0
   10d50:	beq	10d64 <xdtoi+0x40>
   10d54:	ldr	r0, [sp]
   10d58:	sub	r0, r0, #48	; 0x30
   10d5c:	str	r0, [sp, #4]
   10d60:	b	10da8 <xdtoi+0x84>
   10d64:	bl	f4c <__ctype_b_loc@plt>
   10d68:	ldr	r0, [r0]
   10d6c:	ldr	lr, [sp]
   10d70:	add	r0, r0, lr, lsl #1
   10d74:	ldrh	r0, [r0]
   10d78:	and	r0, r0, #512	; 0x200
   10d7c:	cmp	r0, #0
   10d80:	beq	10d98 <xdtoi+0x74>
   10d84:	ldr	r0, [sp]
   10d88:	sub	r0, r0, #97	; 0x61
   10d8c:	add	r0, r0, #10
   10d90:	str	r0, [sp, #4]
   10d94:	b	10da8 <xdtoi+0x84>
   10d98:	ldr	r0, [sp]
   10d9c:	sub	r0, r0, #65	; 0x41
   10da0:	add	r0, r0, #10
   10da4:	str	r0, [sp, #4]
   10da8:	ldr	r0, [sp, #4]
   10dac:	mov	sp, fp
   10db0:	pop	{fp, pc}

00010db4 <pcap_ether_hostton>:
   10db4:	push	{fp, lr}
   10db8:	mov	fp, sp
   10dbc:	sub	sp, sp, #16
   10dc0:	ldr	r1, [pc, #340]	; 10f1c <pcap_ether_hostton+0x168>
   10dc4:	add	r1, pc, r1
   10dc8:	str	r0, [sp, #8]
   10dcc:	ldr	r0, [r1]
   10dd0:	cmp	r0, #0
   10dd4:	bne	10e2c <pcap_ether_hostton+0x78>
   10dd8:	ldr	r0, [pc, #328]	; 10f28 <pcap_ether_hostton+0x174>
   10ddc:	add	r0, pc, r0
   10de0:	ldr	r1, [pc, #324]	; 10f2c <pcap_ether_hostton+0x178>
   10de4:	add	r1, pc, r1
   10de8:	bl	e8c <fopen@plt>
   10dec:	ldr	r1, [pc, #300]	; 10f20 <pcap_ether_hostton+0x16c>
   10df0:	add	r1, pc, r1
   10df4:	ldr	lr, [pc, #296]	; 10f24 <pcap_ether_hostton+0x170>
   10df8:	add	lr, pc, lr
   10dfc:	str	r0, [r1]
   10e00:	ldr	r0, [lr]
   10e04:	add	r0, r0, #1
   10e08:	str	r0, [lr]
   10e0c:	ldr	r0, [r1]
   10e10:	movw	r1, #0
   10e14:	cmp	r0, r1
   10e18:	bne	10e28 <pcap_ether_hostton+0x74>
   10e1c:	movw	r0, #0
   10e20:	str	r0, [fp, #-4]
   10e24:	b	10f10 <pcap_ether_hostton+0x15c>
   10e28:	b	10e64 <pcap_ether_hostton+0xb0>
   10e2c:	ldr	r0, [pc, #252]	; 10f30 <pcap_ether_hostton+0x17c>
   10e30:	add	r0, pc, r0
   10e34:	ldr	r0, [r0]
   10e38:	movw	r1, #0
   10e3c:	cmp	r0, r1
   10e40:	bne	10e50 <pcap_ether_hostton+0x9c>
   10e44:	movw	r0, #0
   10e48:	str	r0, [fp, #-4]
   10e4c:	b	10f10 <pcap_ether_hostton+0x15c>
   10e50:	ldr	r0, [pc, #220]	; 10f34 <pcap_ether_hostton+0x180>
   10e54:	add	r0, pc, r0
   10e58:	ldr	r0, [r0]
   10e5c:	bl	ef8 <rewind@plt>
   10e60:	b	10e64 <pcap_ether_hostton+0xb0>
   10e64:	b	10e68 <pcap_ether_hostton+0xb4>
   10e68:	ldr	r0, [pc, #200]	; 10f38 <pcap_ether_hostton+0x184>
   10e6c:	add	r0, pc, r0
   10e70:	ldr	r0, [r0]
   10e74:	bl	15fac <pcap_next_etherent>
   10e78:	str	r0, [sp, #4]
   10e7c:	movw	lr, #0
   10e80:	cmp	r0, lr
   10e84:	beq	10f08 <pcap_ether_hostton+0x154>
   10e88:	ldr	r0, [sp, #4]
   10e8c:	add	r0, r0, #6
   10e90:	ldr	r1, [sp, #8]
   10e94:	bl	e68 <strcmp@plt>
   10e98:	cmp	r0, #0
   10e9c:	bne	10f04 <pcap_ether_hostton+0x150>
   10ea0:	movw	r0, #6
   10ea4:	bl	f28 <malloc@plt>
   10ea8:	str	r0, [sp]
   10eac:	ldr	r0, [sp]
   10eb0:	movw	lr, #0
   10eb4:	cmp	r0, lr
   10eb8:	beq	10f00 <pcap_ether_hostton+0x14c>
   10ebc:	ldr	r0, [sp]
   10ec0:	ldr	r1, [sp, #4]
   10ec4:	ldrb	r2, [r1]
   10ec8:	strb	r2, [r0]
   10ecc:	ldrb	r2, [r1, #1]
   10ed0:	strb	r2, [r0, #1]
   10ed4:	ldrb	r2, [r1, #2]
   10ed8:	strb	r2, [r0, #2]
   10edc:	ldrb	r2, [r1, #3]
   10ee0:	strb	r2, [r0, #3]
   10ee4:	ldrb	r2, [r1, #4]
   10ee8:	strb	r2, [r0, #4]
   10eec:	ldrb	r1, [r1, #5]
   10ef0:	strb	r1, [r0, #5]
   10ef4:	ldr	r0, [sp]
   10ef8:	str	r0, [fp, #-4]
   10efc:	b	10f10 <pcap_ether_hostton+0x15c>
   10f00:	b	10f08 <pcap_ether_hostton+0x154>
   10f04:	b	10e68 <pcap_ether_hostton+0xb4>
   10f08:	movw	r0, #0
   10f0c:	str	r0, [fp, #-4]
   10f10:	ldr	r0, [fp, #-4]
   10f14:	mov	sp, fp
   10f18:	pop	{fp, pc}
   10f1c:	.word	0x00029944
   10f20:	.word	0x00029914
   10f24:	.word	0x00029910
   10f28:	.word	0x0000c947
   10f2c:	.word	0x0000deba
   10f30:	.word	0x000298d4
   10f34:	.word	0x000298b0
   10f38:	.word	0x00029898

00010f3c <__pcap_nametodnaddr>:
   10f3c:	push	{fp, lr}
   10f40:	mov	fp, sp
   10f44:	sub	sp, sp, #16
   10f48:	ldr	r1, [pc, #24]	; 10f68 <__pcap_nametodnaddr+0x2c>
   10f4c:	add	r1, pc, r1
   10f50:	str	r0, [sp, #8]
   10f54:	ldr	r0, [sp, #8]
   10f58:	str	r0, [sp, #4]
   10f5c:	mov	r0, r1
   10f60:	ldr	r1, [sp, #4]
   10f64:	bl	2c88 <sf_bpf_error>
   10f68:	.word	0x0000c7e3

00010f6c <sf_bpf_optimize>:
   10f6c:	push	{fp, lr}
   10f70:	mov	fp, sp
   10f74:	sub	sp, sp, #8
   10f78:	str	r0, [sp, #4]
   10f7c:	ldr	r0, [sp, #4]
   10f80:	ldr	r0, [r0]
   10f84:	str	r0, [sp]
   10f88:	ldr	r0, [sp]
   10f8c:	bl	10fc4 <opt_init>
   10f90:	ldr	r0, [sp]
   10f94:	movw	r1, #0
   10f98:	bl	1150c <opt_loop>
   10f9c:	ldr	r0, [sp]
   10fa0:	movw	r1, #1
   10fa4:	bl	1150c <opt_loop>
   10fa8:	ldr	r0, [sp]
   10fac:	bl	1159c <intern_blocks>
   10fb0:	ldr	r0, [sp, #4]
   10fb4:	bl	118a0 <opt_root>
   10fb8:	bl	119a8 <opt_cleanup>
   10fbc:	mov	sp, fp
   10fc0:	pop	{fp, pc}

00010fc4 <opt_init>:
   10fc4:	push	{fp, lr}
   10fc8:	mov	fp, sp
   10fcc:	sub	sp, sp, #32
   10fd0:	ldr	r1, [pc, #1152]	; 11458 <opt_init+0x494>
   10fd4:	add	r1, pc, r1
   10fd8:	str	r0, [fp, #-4]
   10fdc:	ldr	r0, [r1]
   10fe0:	add	r0, r0, #1
   10fe4:	str	r0, [r1]
   10fe8:	ldr	r0, [fp, #-4]
   10fec:	bl	15d14 <count_blocks>
   10ff0:	str	r0, [sp, #16]
   10ff4:	ldr	r0, [sp, #16]
   10ff8:	movw	r1, #4
   10ffc:	bl	e5c <calloc@plt>
   11000:	ldr	r1, [pc, #1100]	; 11454 <opt_init+0x490>
   11004:	add	r1, pc, r1
   11008:	str	r0, [r1]
   1100c:	ldr	r0, [r1]
   11010:	movw	r1, #0
   11014:	cmp	r0, r1
   11018:	bne	11028 <opt_init+0x64>
   1101c:	ldr	r0, [pc, #1156]	; 114a8 <opt_init+0x4e4>
   11020:	add	r0, pc, r0
   11024:	bl	2c88 <sf_bpf_error>
   11028:	ldr	r0, [pc, #1072]	; 11460 <opt_init+0x49c>
   1102c:	add	r0, pc, r0
   11030:	ldr	r1, [pc, #1140]	; 114ac <opt_init+0x4e8>
   11034:	add	r1, pc, r1
   11038:	ldr	r2, [pc, #1136]	; 114b0 <opt_init+0x4ec>
   1103c:	ldr	r2, [pc, r2]
   11040:	add	r2, r2, #1
   11044:	str	r2, [r1]
   11048:	ldr	r1, [pc, #1124]	; 114b4 <opt_init+0x4f0>
   1104c:	add	r1, pc, r1
   11050:	mov	r2, #0
   11054:	str	r2, [r1]
   11058:	ldr	r1, [fp, #-4]
   1105c:	str	r0, [sp, #4]
   11060:	mov	r0, r1
   11064:	bl	15db4 <number_blks_r>
   11068:	ldr	r0, [pc, #1096]	; 114b8 <opt_init+0x4f4>
   1106c:	ldr	r0, [pc, r0]
   11070:	lsl	r0, r0, #1
   11074:	ldr	r1, [sp, #4]
   11078:	str	r0, [r1]
   1107c:	ldr	r0, [r1]
   11080:	movw	r1, #4
   11084:	bl	e5c <calloc@plt>
   11088:	ldr	r1, [pc, #972]	; 1145c <opt_init+0x498>
   1108c:	add	r1, pc, r1
   11090:	str	r0, [r1]
   11094:	ldr	r0, [r1]
   11098:	movw	r1, #0
   1109c:	cmp	r0, r1
   110a0:	bne	110b0 <opt_init+0xec>
   110a4:	ldr	r0, [pc, #1016]	; 114a4 <opt_init+0x4e0>
   110a8:	add	r0, pc, r0
   110ac:	bl	2c88 <sf_bpf_error>
   110b0:	ldr	r0, [pc, #944]	; 11468 <opt_init+0x4a4>
   110b4:	add	r0, pc, r0
   110b8:	ldr	r0, [r0]
   110bc:	movw	r1, #4
   110c0:	bl	e5c <calloc@plt>
   110c4:	ldr	r1, [pc, #920]	; 11464 <opt_init+0x4a0>
   110c8:	add	r1, pc, r1
   110cc:	str	r0, [r1]
   110d0:	ldr	r0, [r1]
   110d4:	movw	r1, #0
   110d8:	cmp	r0, r1
   110dc:	bne	110ec <opt_init+0x128>
   110e0:	ldr	r0, [pc, #952]	; 114a0 <opt_init+0x4dc>
   110e4:	add	r0, pc, r0
   110e8:	bl	2c88 <sf_bpf_error>
   110ec:	ldr	r0, [pc, #968]	; 114bc <opt_init+0x4f8>
   110f0:	ldr	r0, [pc, r0]
   110f4:	mov	r1, #1
   110f8:	add	r0, r1, r0, lsr #5
   110fc:	ldr	r2, [pc, #956]	; 114c0 <opt_init+0x4fc>
   11100:	add	r2, pc, r2
   11104:	str	r0, [r2]
   11108:	ldr	r0, [pc, #948]	; 114c4 <opt_init+0x500>
   1110c:	ldr	r0, [pc, r0]
   11110:	add	r0, r1, r0, lsr #5
   11114:	ldr	r1, [pc, #940]	; 114c8 <opt_init+0x504>
   11118:	add	r1, pc, r1
   1111c:	str	r0, [r1]
   11120:	ldr	r0, [pc, #932]	; 114cc <opt_init+0x508>
   11124:	ldr	r0, [pc, r0]
   11128:	ldr	r1, [pc, #928]	; 114d0 <opt_init+0x50c>
   1112c:	ldr	r1, [pc, r1]
   11130:	mul	r0, r0, r1
   11134:	lsl	r0, r0, #3
   11138:	ldr	r1, [pc, #916]	; 114d4 <opt_init+0x510>
   1113c:	ldr	r1, [pc, r1]
   11140:	ldr	r2, [pc, #912]	; 114d8 <opt_init+0x514>
   11144:	ldr	r2, [pc, r2]
   11148:	mul	r1, r1, r2
   1114c:	mov	r2, r1
   11150:	lsl	r1, r1, #2
   11154:	add	r0, r0, r1
   11158:	str	r2, [sp]
   1115c:	bl	f28 <malloc@plt>
   11160:	ldr	r1, [pc, #772]	; 1146c <opt_init+0x4a8>
   11164:	add	r1, pc, r1
   11168:	str	r0, [r1]
   1116c:	ldr	r0, [r1]
   11170:	movw	r1, #0
   11174:	cmp	r0, r1
   11178:	bne	11188 <opt_init+0x1c4>
   1117c:	ldr	r0, [pc, #792]	; 1149c <opt_init+0x4d8>
   11180:	add	r0, pc, r0
   11184:	bl	2c88 <sf_bpf_error>
   11188:	ldr	r0, [pc, #736]	; 11470 <opt_init+0x4ac>
   1118c:	add	r0, pc, r0
   11190:	ldr	r1, [pc, #732]	; 11474 <opt_init+0x4b0>
   11194:	add	r1, pc, r1
   11198:	ldr	r1, [r1]
   1119c:	str	r1, [fp, #-8]
   111a0:	ldr	r1, [fp, #-8]
   111a4:	str	r1, [r0]
   111a8:	movw	r0, #0
   111ac:	str	r0, [fp, #-12]
   111b0:	ldr	r0, [fp, #-12]
   111b4:	ldr	r1, [sp, #16]
   111b8:	cmp	r0, r1
   111bc:	bge	111fc <opt_init+0x238>
   111c0:	ldr	r0, [fp, #-8]
   111c4:	ldr	r1, [pc, #784]	; 114dc <opt_init+0x518>
   111c8:	ldr	r1, [pc, r1]
   111cc:	ldr	r2, [fp, #-12]
   111d0:	ldr	r1, [r1, r2, lsl #2]
   111d4:	str	r0, [r1, #104]	; 0x68
   111d8:	ldr	r0, [pc, #768]	; 114e0 <opt_init+0x51c>
   111dc:	ldr	r0, [pc, r0]
   111e0:	ldr	r1, [fp, #-8]
   111e4:	add	r0, r1, r0, lsl #2
   111e8:	str	r0, [fp, #-8]
   111ec:	ldr	r0, [fp, #-12]
   111f0:	add	r0, r0, #1
   111f4:	str	r0, [fp, #-12]
   111f8:	b	111b0 <opt_init+0x1ec>
   111fc:	ldr	r0, [pc, #628]	; 11478 <opt_init+0x4b4>
   11200:	add	r0, pc, r0
   11204:	ldr	r1, [fp, #-8]
   11208:	str	r1, [r0]
   1120c:	movw	r0, #0
   11210:	str	r0, [fp, #-12]
   11214:	ldr	r0, [fp, #-12]
   11218:	ldr	r1, [sp, #16]
   1121c:	cmp	r0, r1
   11220:	bge	11260 <opt_init+0x29c>
   11224:	ldr	r0, [fp, #-8]
   11228:	ldr	r1, [pc, #692]	; 114e4 <opt_init+0x520>
   1122c:	ldr	r1, [pc, r1]
   11230:	ldr	r2, [fp, #-12]
   11234:	ldr	r1, [r1, r2, lsl #2]
   11238:	str	r0, [r1, #108]	; 0x6c
   1123c:	ldr	r0, [pc, #676]	; 114e8 <opt_init+0x524>
   11240:	ldr	r0, [pc, r0]
   11244:	ldr	r1, [fp, #-8]
   11248:	add	r0, r1, r0, lsl #2
   1124c:	str	r0, [fp, #-8]
   11250:	ldr	r0, [fp, #-12]
   11254:	add	r0, r0, #1
   11258:	str	r0, [fp, #-12]
   1125c:	b	11214 <opt_init+0x250>
   11260:	ldr	r0, [pc, #532]	; 1147c <opt_init+0x4b8>
   11264:	add	r0, pc, r0
   11268:	ldr	r1, [fp, #-8]
   1126c:	str	r1, [r0]
   11270:	movw	r0, #0
   11274:	str	r0, [fp, #-12]
   11278:	ldr	r0, [fp, #-12]
   1127c:	ldr	r1, [sp, #16]
   11280:	cmp	r0, r1
   11284:	bge	11368 <opt_init+0x3a4>
   11288:	ldr	r0, [pc, #604]	; 114ec <opt_init+0x528>
   1128c:	ldr	r0, [pc, r0]
   11290:	ldr	r1, [fp, #-12]
   11294:	ldr	r0, [r0, r1, lsl #2]
   11298:	str	r0, [sp, #8]
   1129c:	ldr	r0, [fp, #-8]
   112a0:	ldr	r1, [sp, #8]
   112a4:	str	r0, [r1, #56]	; 0x38
   112a8:	ldr	r0, [pc, #576]	; 114f0 <opt_init+0x52c>
   112ac:	ldr	r0, [pc, r0]
   112b0:	ldr	r1, [fp, #-8]
   112b4:	add	r0, r1, r0, lsl #2
   112b8:	str	r0, [fp, #-8]
   112bc:	ldr	r0, [fp, #-8]
   112c0:	ldr	r1, [sp, #8]
   112c4:	str	r0, [r1, #80]	; 0x50
   112c8:	ldr	r0, [pc, #548]	; 114f4 <opt_init+0x530>
   112cc:	ldr	r0, [pc, r0]
   112d0:	ldr	r1, [fp, #-8]
   112d4:	add	r0, r1, r0, lsl #2
   112d8:	str	r0, [fp, #-8]
   112dc:	ldr	r0, [fp, #-12]
   112e0:	ldr	r1, [sp, #8]
   112e4:	str	r0, [r1, #48]	; 0x30
   112e8:	ldr	r0, [sp, #8]
   112ec:	add	r0, r0, #48	; 0x30
   112f0:	ldr	r1, [pc, #512]	; 114f8 <opt_init+0x534>
   112f4:	ldr	r1, [pc, r1]
   112f8:	ldr	r2, [fp, #-12]
   112fc:	str	r0, [r1, r2, lsl #2]
   11300:	ldr	r0, [pc, #500]	; 114fc <opt_init+0x538>
   11304:	ldr	r0, [pc, r0]
   11308:	ldr	r1, [fp, #-12]
   1130c:	add	r0, r0, r1
   11310:	ldr	r1, [sp, #8]
   11314:	str	r0, [r1, #72]	; 0x48
   11318:	ldr	r0, [sp, #8]
   1131c:	add	r0, r0, #72	; 0x48
   11320:	ldr	r1, [pc, #472]	; 11500 <opt_init+0x53c>
   11324:	ldr	r1, [pc, r1]
   11328:	ldr	r2, [pc, #468]	; 11504 <opt_init+0x540>
   1132c:	ldr	r2, [pc, r2]
   11330:	ldr	r3, [fp, #-12]
   11334:	add	r2, r2, r3
   11338:	add	r1, r1, r2, lsl #2
   1133c:	str	r0, [r1]
   11340:	ldr	r0, [sp, #8]
   11344:	ldr	r1, [sp, #8]
   11348:	str	r0, [r1, #64]	; 0x40
   1134c:	ldr	r0, [sp, #8]
   11350:	ldr	r1, [sp, #8]
   11354:	str	r0, [r1, #88]	; 0x58
   11358:	ldr	r0, [fp, #-12]
   1135c:	add	r0, r0, #1
   11360:	str	r0, [fp, #-12]
   11364:	b	11278 <opt_init+0x2b4>
   11368:	movw	r0, #0
   1136c:	str	r0, [sp, #12]
   11370:	str	r0, [fp, #-12]
   11374:	ldr	r0, [fp, #-12]
   11378:	ldr	r1, [sp, #16]
   1137c:	cmp	r0, r1
   11380:	bge	113c0 <opt_init+0x3fc>
   11384:	ldr	r0, [pc, #380]	; 11508 <opt_init+0x544>
   11388:	ldr	r0, [pc, r0]
   1138c:	ldr	r1, [fp, #-12]
   11390:	add	r0, r0, r1, lsl #2
   11394:	ldr	r0, [r0]
   11398:	ldr	r0, [r0, #4]
   1139c:	bl	15e78 <slength>
   113a0:	add	r0, r0, #1
   113a4:	ldr	r1, [sp, #12]
   113a8:	add	r0, r1, r0
   113ac:	str	r0, [sp, #12]
   113b0:	ldr	r0, [fp, #-12]
   113b4:	add	r0, r0, #1
   113b8:	str	r0, [fp, #-12]
   113bc:	b	11374 <opt_init+0x3b0>
   113c0:	ldr	r0, [pc, #200]	; 11490 <opt_init+0x4cc>
   113c4:	add	r0, pc, r0
   113c8:	ldr	r1, [sp, #12]
   113cc:	movw	r2, #3
   113d0:	mul	r1, r1, r2
   113d4:	str	r1, [r0]
   113d8:	ldr	r0, [r0]
   113dc:	movw	r1, #8
   113e0:	bl	e5c <calloc@plt>
   113e4:	ldr	r1, [pc, #156]	; 11488 <opt_init+0x4c4>
   113e8:	add	r1, pc, r1
   113ec:	ldr	r2, [pc, #152]	; 1148c <opt_init+0x4c8>
   113f0:	add	r2, pc, r2
   113f4:	str	r0, [r2]
   113f8:	ldr	r0, [r1]
   113fc:	movw	r1, #20
   11400:	bl	e5c <calloc@plt>
   11404:	ldr	r1, [pc, #116]	; 11480 <opt_init+0x4bc>
   11408:	add	r1, pc, r1
   1140c:	ldr	r2, [pc, #112]	; 11484 <opt_init+0x4c0>
   11410:	add	r2, pc, r2
   11414:	str	r0, [r2]
   11418:	ldr	r0, [r1]
   1141c:	movw	r1, #0
   11420:	cmp	r0, r1
   11424:	beq	11440 <opt_init+0x47c>
   11428:	ldr	r0, [pc, #100]	; 11494 <opt_init+0x4d0>
   1142c:	add	r0, pc, r0
   11430:	ldr	r0, [r0]
   11434:	movw	r1, #0
   11438:	cmp	r0, r1
   1143c:	bne	1144c <opt_init+0x488>
   11440:	ldr	r0, [pc, #80]	; 11498 <opt_init+0x4d4>
   11444:	add	r0, pc, r0
   11448:	bl	2c88 <sf_bpf_error>
   1144c:	mov	sp, fp
   11450:	pop	{fp, pc}
   11454:	.word	0x00029b5c
   11458:	.word	0x00029738
   1145c:	.word	0x00029ad8
   11460:	.word	0x00029704
   11464:	.word	0x00029a94
   11468:	.word	0x00029668
   1146c:	.word	0x000299f4
   11470:	.word	0x00029594
   11474:	.word	0x000299c4
   11478:	.word	0x00029528
   1147c:	.word	0x000294c8
   11480:	.word	0x00029768
   11484:	.word	0x0002975c
   11488:	.word	0x00029354
   1148c:	.word	0x00029780
   11490:	.word	0x00029378
   11494:	.word	0x00029740
   11498:	.word	0x0000c33c
   1149c:	.word	0x0000c600
   114a0:	.word	0x0000c69c
   114a4:	.word	0x0000c6d8
   114a8:	.word	0x0000c760
   114ac:	.word	0x000296d8
   114b0:	.word	0x000296d0
   114b4:	.word	0x000296d0
   114b8:	.word	0x000296b0
   114bc:	.word	0x00029640
   114c0:	.word	0x00029634
   114c4:	.word	0x00029610
   114c8:	.word	0x0002960c
   114cc:	.word	0x000295f8
   114d0:	.word	0x000295f8
   114d4:	.word	0x000295f4
   114d8:	.word	0x000295f0
   114dc:	.word	0x00029998
   114e0:	.word	0x00029548
   114e4:	.word	0x00029934
   114e8:	.word	0x000294e4
   114ec:	.word	0x000298d4
   114f0:	.word	0x00029488
   114f4:	.word	0x00029468
   114f8:	.word	0x00029870
   114fc:	.word	0x00029418
   11500:	.word	0x00029840
   11504:	.word	0x000293f0
   11508:	.word	0x000297d8

0001150c <opt_loop>:
   1150c:	push	{fp, lr}
   11510:	mov	fp, sp
   11514:	sub	sp, sp, #8
   11518:	str	r0, [sp, #4]
   1151c:	str	r1, [sp]
   11520:	ldr	r0, [pc, #108]	; 11594 <opt_loop+0x88>
   11524:	add	r0, pc, r0
   11528:	movw	r1, #1
   1152c:	str	r1, [r0]
   11530:	ldr	r0, [sp, #4]
   11534:	bl	12214 <find_levels>
   11538:	ldr	r0, [sp, #4]
   1153c:	bl	12280 <find_dom>
   11540:	ldr	r0, [sp, #4]
   11544:	bl	124e0 <find_closure>
   11548:	ldr	r0, [sp, #4]
   1154c:	bl	126e4 <find_ud>
   11550:	ldr	r0, [sp, #4]
   11554:	bl	12844 <find_edom>
   11558:	ldr	r0, [sp, #4]
   1155c:	ldr	r1, [sp]
   11560:	bl	12998 <opt_blks>
   11564:	ldr	r0, [pc, #44]	; 11598 <opt_loop+0x8c>
   11568:	add	r0, pc, r0
   1156c:	ldr	r0, [r0]
   11570:	cmp	r0, #0
   11574:	movw	r0, #0
   11578:	movne	r0, #1
   1157c:	mvn	r1, #0
   11580:	eor	r0, r0, r1
   11584:	tst	r0, #1
   11588:	bne	11520 <opt_loop+0x14>
   1158c:	mov	sp, fp
   11590:	pop	{fp, pc}
   11594:	.word	0x000291f4
   11598:	.word	0x000291b0

0001159c <intern_blocks>:
   1159c:	push	{fp, lr}
   115a0:	mov	fp, sp
   115a4:	sub	sp, sp, #32
   115a8:	str	r0, [fp, #-4]
   115ac:	movw	r0, #1
   115b0:	str	r0, [sp, #12]
   115b4:	movw	r0, #0
   115b8:	str	r0, [fp, #-12]
   115bc:	ldr	r0, [pc, #672]	; 11864 <intern_blocks+0x2c8>
   115c0:	add	r0, pc, r0
   115c4:	ldr	r1, [fp, #-12]
   115c8:	ldr	r0, [r0]
   115cc:	cmp	r1, r0
   115d0:	bge	11600 <intern_blocks+0x64>
   115d4:	ldr	r0, [pc, #672]	; 1187c <intern_blocks+0x2e0>
   115d8:	ldr	r0, [pc, r0]
   115dc:	ldr	r1, [fp, #-12]
   115e0:	add	r0, r0, r1, lsl #2
   115e4:	ldr	r0, [r0]
   115e8:	movw	r1, #0
   115ec:	str	r1, [r0, #100]	; 0x64
   115f0:	ldr	r0, [fp, #-12]
   115f4:	add	r0, r0, #1
   115f8:	str	r0, [fp, #-12]
   115fc:	b	115bc <intern_blocks+0x20>
   11600:	ldr	r0, [fp, #-4]
   11604:	bl	15a48 <mark_code>
   11608:	ldr	r0, [pc, #600]	; 11868 <intern_blocks+0x2cc>
   1160c:	add	r0, pc, r0
   11610:	ldr	r0, [r0]
   11614:	sub	r0, r0, #1
   11618:	str	r0, [fp, #-12]
   1161c:	ldr	r0, [fp, #-12]
   11620:	mvn	r1, #0
   11624:	add	r0, r0, r1
   11628:	str	r0, [fp, #-12]
   1162c:	cmp	r0, #0
   11630:	blt	11780 <intern_blocks+0x1e4>
   11634:	ldr	r0, [pc, #564]	; 11870 <intern_blocks+0x2d4>
   11638:	add	r0, pc, r0
   1163c:	ldr	r1, [pc, #572]	; 11880 <intern_blocks+0x2e4>
   11640:	ldr	r1, [pc, r1]
   11644:	ldr	r2, [fp, #-12]
   11648:	add	r1, r1, r2, lsl #2
   1164c:	ldr	r1, [r1]
   11650:	ldr	r1, [r1, #24]
   11654:	ldr	r0, [r0]
   11658:	cmp	r1, r0
   1165c:	beq	11664 <intern_blocks+0xc8>
   11660:	b	1161c <intern_blocks+0x80>
   11664:	ldr	r0, [fp, #-12]
   11668:	add	r0, r0, #1
   1166c:	str	r0, [sp, #16]
   11670:	ldr	r0, [pc, #508]	; 11874 <intern_blocks+0x2d8>
   11674:	add	r0, pc, r0
   11678:	ldr	r1, [sp, #16]
   1167c:	ldr	r0, [r0]
   11680:	cmp	r1, r0
   11684:	bge	1177c <intern_blocks+0x1e0>
   11688:	ldr	r0, [pc, #488]	; 11878 <intern_blocks+0x2dc>
   1168c:	add	r0, pc, r0
   11690:	ldr	r1, [pc, #492]	; 11884 <intern_blocks+0x2e8>
   11694:	ldr	r1, [pc, r1]
   11698:	ldr	r2, [sp, #16]
   1169c:	add	r1, r1, r2, lsl #2
   116a0:	ldr	r1, [r1]
   116a4:	ldr	r1, [r1, #24]
   116a8:	ldr	r0, [r0]
   116ac:	cmp	r1, r0
   116b0:	beq	116b8 <intern_blocks+0x11c>
   116b4:	b	1176c <intern_blocks+0x1d0>
   116b8:	ldr	r0, [pc, #456]	; 11888 <intern_blocks+0x2ec>
   116bc:	ldr	r0, [pc, r0]
   116c0:	ldr	r1, [fp, #-12]
   116c4:	ldr	r1, [r0, r1, lsl #2]
   116c8:	ldr	r2, [sp, #16]
   116cc:	add	r0, r0, r2, lsl #2
   116d0:	ldr	r0, [r0]
   116d4:	str	r0, [sp, #8]
   116d8:	mov	r0, r1
   116dc:	ldr	r1, [sp, #8]
   116e0:	bl	15a80 <eq_blk>
   116e4:	cmp	r0, #0
   116e8:	beq	11768 <intern_blocks+0x1cc>
   116ec:	ldr	r0, [pc, #408]	; 1188c <intern_blocks+0x2f0>
   116f0:	ldr	r0, [pc, r0]
   116f4:	ldr	r1, [sp, #16]
   116f8:	add	r0, r0, r1, lsl #2
   116fc:	ldr	r0, [r0]
   11700:	ldr	r0, [r0, #100]	; 0x64
   11704:	movw	r1, #0
   11708:	cmp	r0, r1
   1170c:	beq	11730 <intern_blocks+0x194>
   11710:	ldr	r0, [pc, #376]	; 11890 <intern_blocks+0x2f4>
   11714:	ldr	r0, [pc, r0]
   11718:	ldr	r1, [sp, #16]
   1171c:	add	r0, r0, r1, lsl #2
   11720:	ldr	r0, [r0]
   11724:	ldr	r0, [r0, #100]	; 0x64
   11728:	str	r0, [sp, #4]
   1172c:	b	11748 <intern_blocks+0x1ac>
   11730:	ldr	r0, [pc, #348]	; 11894 <intern_blocks+0x2f8>
   11734:	ldr	r0, [pc, r0]
   11738:	ldr	r1, [sp, #16]
   1173c:	add	r0, r0, r1, lsl #2
   11740:	ldr	r0, [r0]
   11744:	str	r0, [sp, #4]
   11748:	ldr	r0, [sp, #4]
   1174c:	ldr	r1, [pc, #324]	; 11898 <intern_blocks+0x2fc>
   11750:	ldr	r1, [pc, r1]
   11754:	ldr	r2, [fp, #-12]
   11758:	add	r1, r1, r2, lsl #2
   1175c:	ldr	r1, [r1]
   11760:	str	r0, [r1, #100]	; 0x64
   11764:	b	1177c <intern_blocks+0x1e0>
   11768:	b	1176c <intern_blocks+0x1d0>
   1176c:	ldr	r0, [sp, #16]
   11770:	add	r0, r0, #1
   11774:	str	r0, [sp, #16]
   11778:	b	11670 <intern_blocks+0xd4>
   1177c:	b	1161c <intern_blocks+0x80>
   11780:	movw	r0, #0
   11784:	str	r0, [fp, #-12]
   11788:	ldr	r0, [pc, #220]	; 1186c <intern_blocks+0x2d0>
   1178c:	add	r0, pc, r0
   11790:	ldr	r1, [fp, #-12]
   11794:	ldr	r0, [r0]
   11798:	cmp	r1, r0
   1179c:	bge	1184c <intern_blocks+0x2b0>
   117a0:	ldr	r0, [pc, #244]	; 1189c <intern_blocks+0x300>
   117a4:	ldr	r0, [pc, r0]
   117a8:	ldr	r1, [fp, #-12]
   117ac:	add	r0, r0, r1, lsl #2
   117b0:	ldr	r0, [r0]
   117b4:	str	r0, [fp, #-8]
   117b8:	ldr	r0, [fp, #-8]
   117bc:	ldr	r0, [r0, #60]	; 0x3c
   117c0:	movw	r1, #0
   117c4:	cmp	r0, r1
   117c8:	bne	117d0 <intern_blocks+0x234>
   117cc:	b	1183c <intern_blocks+0x2a0>
   117d0:	ldr	r0, [fp, #-8]
   117d4:	ldr	r0, [r0, #60]	; 0x3c
   117d8:	ldr	r0, [r0, #100]	; 0x64
   117dc:	movw	r1, #0
   117e0:	cmp	r0, r1
   117e4:	beq	11804 <intern_blocks+0x268>
   117e8:	movw	r0, #0
   117ec:	str	r0, [sp, #12]
   117f0:	ldr	r0, [fp, #-8]
   117f4:	ldr	r0, [r0, #60]	; 0x3c
   117f8:	ldr	r0, [r0, #100]	; 0x64
   117fc:	ldr	r1, [fp, #-8]
   11800:	str	r0, [r1, #60]	; 0x3c
   11804:	ldr	r0, [fp, #-8]
   11808:	ldr	r0, [r0, #84]	; 0x54
   1180c:	ldr	r0, [r0, #100]	; 0x64
   11810:	movw	r1, #0
   11814:	cmp	r0, r1
   11818:	beq	11838 <intern_blocks+0x29c>
   1181c:	movw	r0, #0
   11820:	str	r0, [sp, #12]
   11824:	ldr	r0, [fp, #-8]
   11828:	ldr	r0, [r0, #84]	; 0x54
   1182c:	ldr	r0, [r0, #100]	; 0x64
   11830:	ldr	r1, [fp, #-8]
   11834:	str	r0, [r1, #84]	; 0x54
   11838:	b	1183c <intern_blocks+0x2a0>
   1183c:	ldr	r0, [fp, #-12]
   11840:	add	r0, r0, #1
   11844:	str	r0, [fp, #-12]
   11848:	b	11788 <intern_blocks+0x1ec>
   1184c:	ldr	r0, [sp, #12]
   11850:	cmp	r0, #0
   11854:	bne	1185c <intern_blocks+0x2c0>
   11858:	b	115ac <intern_blocks+0x10>
   1185c:	mov	sp, fp
   11860:	pop	{fp, pc}
   11864:	.word	0x0002915c
   11868:	.word	0x00029110
   1186c:	.word	0x00028f90
   11870:	.word	0x000290d4
   11874:	.word	0x000290a8
   11878:	.word	0x00029080
   1187c:	.word	0x00029588
   11880:	.word	0x00029520
   11884:	.word	0x000294cc
   11888:	.word	0x000294a4
   1188c:	.word	0x00029470
   11890:	.word	0x0002944c
   11894:	.word	0x0002942c
   11898:	.word	0x00029410
   1189c:	.word	0x000293bc

000118a0 <opt_root>:
   118a0:	push	{fp, lr}
   118a4:	mov	fp, sp
   118a8:	sub	sp, sp, #16
   118ac:	str	r0, [fp, #-4]
   118b0:	ldr	r0, [fp, #-4]
   118b4:	ldr	r0, [r0]
   118b8:	ldr	r0, [r0, #4]
   118bc:	str	r0, [sp, #4]
   118c0:	ldr	r0, [fp, #-4]
   118c4:	ldr	r0, [r0]
   118c8:	movw	r1, #0
   118cc:	str	r1, [r0, #4]
   118d0:	ldr	r0, [fp, #-4]
   118d4:	ldr	r0, [r0]
   118d8:	ldr	r0, [r0, #8]
   118dc:	and	r0, r0, #7
   118e0:	cmp	r0, #5
   118e4:	movw	r0, #0
   118e8:	str	r0, [sp]
   118ec:	bne	11918 <opt_root+0x78>
   118f0:	ldr	r0, [fp, #-4]
   118f4:	ldr	r0, [r0]
   118f8:	ldr	r0, [r0, #60]	; 0x3c
   118fc:	ldr	r1, [fp, #-4]
   11900:	ldr	r1, [r1]
   11904:	ldr	r1, [r1, #84]	; 0x54
   11908:	cmp	r0, r1
   1190c:	movw	r0, #0
   11910:	moveq	r0, #1
   11914:	str	r0, [sp]
   11918:	ldr	r0, [sp]
   1191c:	tst	r0, #1
   11920:	beq	1193c <opt_root+0x9c>
   11924:	ldr	r0, [fp, #-4]
   11928:	ldr	r0, [r0]
   1192c:	ldr	r0, [r0, #60]	; 0x3c
   11930:	ldr	r1, [fp, #-4]
   11934:	str	r0, [r1]
   11938:	b	118d0 <opt_root+0x30>
   1193c:	ldr	r0, [fp, #-4]
   11940:	ldr	r0, [r0]
   11944:	ldr	r0, [r0, #4]
   11948:	str	r0, [sp, #8]
   1194c:	ldr	r0, [sp, #8]
   11950:	movw	r1, #0
   11954:	cmp	r0, r1
   11958:	beq	11968 <opt_root+0xc8>
   1195c:	ldr	r0, [sp, #4]
   11960:	ldr	r1, [sp, #8]
   11964:	bl	a9f0 <sf_append>
   11968:	ldr	r0, [sp, #4]
   1196c:	ldr	r1, [fp, #-4]
   11970:	ldr	r1, [r1]
   11974:	str	r0, [r1, #4]
   11978:	ldr	r0, [fp, #-4]
   1197c:	ldr	r0, [r0]
   11980:	ldr	r0, [r0, #8]
   11984:	and	r0, r0, #7
   11988:	cmp	r0, #6
   1198c:	bne	119a0 <opt_root+0x100>
   11990:	ldr	r0, [fp, #-4]
   11994:	ldr	r0, [r0]
   11998:	movw	r1, #0
   1199c:	str	r1, [r0, #4]
   119a0:	mov	sp, fp
   119a4:	pop	{fp, pc}

000119a8 <opt_cleanup>:
   119a8:	push	{fp, lr}
   119ac:	mov	fp, sp
   119b0:	ldr	r0, [pc, #112]	; 11a28 <opt_cleanup+0x80>
   119b4:	add	r0, pc, r0
   119b8:	ldr	r0, [r0]
   119bc:	bl	ebc <free@plt>
   119c0:	ldr	r0, [pc, #92]	; 11a24 <opt_cleanup+0x7c>
   119c4:	add	r0, pc, r0
   119c8:	ldr	r0, [r0]
   119cc:	bl	ebc <free@plt>
   119d0:	ldr	r0, [pc, #72]	; 11a20 <opt_cleanup+0x78>
   119d4:	add	r0, pc, r0
   119d8:	ldr	r0, [r0]
   119dc:	bl	ebc <free@plt>
   119e0:	ldr	r0, [pc, #52]	; 11a1c <opt_cleanup+0x74>
   119e4:	add	r0, pc, r0
   119e8:	ldr	r0, [r0]
   119ec:	bl	ebc <free@plt>
   119f0:	ldr	r0, [pc, #32]	; 11a18 <opt_cleanup+0x70>
   119f4:	add	r0, pc, r0
   119f8:	ldr	r0, [r0]
   119fc:	bl	ebc <free@plt>
   11a00:	ldr	r0, [pc, #12]	; 11a14 <opt_cleanup+0x6c>
   11a04:	add	r0, pc, r0
   11a08:	ldr	r0, [r0]
   11a0c:	bl	ebc <free@plt>
   11a10:	pop	{fp, pc}
   11a14:	.word	0x0002915c
   11a18:	.word	0x00029168
   11a1c:	.word	0x00029174
   11a20:	.word	0x00029190
   11a24:	.word	0x000291ac
   11a28:	.word	0x000291b8

00011a2c <sf_icode_to_fcode>:
   11a2c:	push	{fp, lr}
   11a30:	mov	fp, sp
   11a34:	sub	sp, sp, #32
   11a38:	str	r0, [fp, #-4]
   11a3c:	str	r1, [fp, #-8]
   11a40:	ldr	r0, [pc, #252]	; 11b44 <sf_icode_to_fcode+0x118>
   11a44:	add	r0, pc, r0
   11a48:	ldr	r1, [pc, #248]	; 11b48 <sf_icode_to_fcode+0x11c>
   11a4c:	ldr	r1, [pc, r1]
   11a50:	add	r1, r1, #1
   11a54:	str	r1, [r0]
   11a58:	ldr	r0, [fp, #-4]
   11a5c:	bl	11b50 <count_stmts>
   11a60:	ldr	r1, [fp, #-8]
   11a64:	str	r0, [r1]
   11a68:	str	r0, [fp, #-12]
   11a6c:	ldr	r0, [fp, #-12]
   11a70:	lsl	r0, r0, #3
   11a74:	bl	f28 <malloc@plt>
   11a78:	str	r0, [sp, #16]
   11a7c:	ldr	r0, [sp, #16]
   11a80:	movw	r1, #0
   11a84:	cmp	r0, r1
   11a88:	bne	11a98 <sf_icode_to_fcode+0x6c>
   11a8c:	ldr	r0, [pc, #172]	; 11b40 <sf_icode_to_fcode+0x114>
   11a90:	add	r0, pc, r0
   11a94:	bl	2c88 <sf_bpf_error>
   11a98:	ldr	r0, [pc, #152]	; 11b38 <sf_icode_to_fcode+0x10c>
   11a9c:	add	r0, pc, r0
   11aa0:	ldr	r1, [pc, #148]	; 11b3c <sf_icode_to_fcode+0x110>
   11aa4:	add	r1, pc, r1
   11aa8:	ldr	r2, [sp, #16]
   11aac:	ldr	r3, [fp, #-12]
   11ab0:	lsl	r3, r3, #3
   11ab4:	mov	ip, #0
   11ab8:	str	r0, [sp, #12]
   11abc:	mov	r0, r2
   11ac0:	str	r1, [sp, #8]
   11ac4:	mov	r1, ip
   11ac8:	mov	r2, r3
   11acc:	bl	fac <memset@plt>
   11ad0:	ldr	r1, [sp, #16]
   11ad4:	ldr	r2, [pc, #112]	; 11b4c <sf_icode_to_fcode+0x120>
   11ad8:	add	r2, pc, r2
   11adc:	str	r1, [r2]
   11ae0:	ldr	r1, [sp, #16]
   11ae4:	ldr	r2, [fp, #-12]
   11ae8:	add	r1, r1, r2, lsl #3
   11aec:	ldr	r2, [sp, #8]
   11af0:	str	r1, [r2]
   11af4:	ldr	r1, [sp, #12]
   11af8:	ldr	r3, [r1]
   11afc:	add	r3, r3, #1
   11b00:	str	r3, [r1]
   11b04:	ldr	r3, [fp, #-4]
   11b08:	str	r0, [sp, #4]
   11b0c:	mov	r0, r3
   11b10:	bl	11c20 <convert_code_r>
   11b14:	cmp	r0, #0
   11b18:	beq	11b20 <sf_icode_to_fcode+0xf4>
   11b1c:	b	11b2c <sf_icode_to_fcode+0x100>
   11b20:	ldr	r0, [sp, #16]
   11b24:	bl	ebc <free@plt>
   11b28:	b	11a40 <sf_icode_to_fcode+0x14>
   11b2c:	ldr	r0, [sp, #16]
   11b30:	mov	sp, fp
   11b34:	pop	{fp, pc}
   11b38:	.word	0x00028c70
   11b3c:	.word	0x00028c70
   11b40:	.word	0x0000bcf0
   11b44:	.word	0x00028cc8
   11b48:	.word	0x00028cc0
   11b4c:	.word	0x00028c38

00011b50 <count_stmts>:
   11b50:	push	{fp, lr}
   11b54:	mov	fp, sp
   11b58:	sub	sp, sp, #16
   11b5c:	str	r0, [sp, #8]
   11b60:	ldr	r0, [sp, #8]
   11b64:	movw	r1, #0
   11b68:	cmp	r0, r1
   11b6c:	beq	11b8c <count_stmts+0x3c>
   11b70:	ldr	r0, [pc, #160]	; 11c18 <count_stmts+0xc8>
   11b74:	add	r0, pc, r0
   11b78:	ldr	r1, [sp, #8]
   11b7c:	ldr	r1, [r1, #24]
   11b80:	ldr	r0, [r0]
   11b84:	cmp	r1, r0
   11b88:	bne	11b98 <count_stmts+0x48>
   11b8c:	movw	r0, #0
   11b90:	str	r0, [fp, #-4]
   11b94:	b	11c0c <count_stmts+0xbc>
   11b98:	ldr	r0, [pc, #124]	; 11c1c <count_stmts+0xcc>
   11b9c:	add	r0, pc, r0
   11ba0:	ldr	r0, [r0]
   11ba4:	ldr	r1, [sp, #8]
   11ba8:	str	r0, [r1, #24]
   11bac:	ldr	r0, [sp, #8]
   11bb0:	ldr	r0, [r0, #60]	; 0x3c
   11bb4:	bl	11b50 <count_stmts>
   11bb8:	ldr	r1, [sp, #8]
   11bbc:	ldr	r1, [r1, #84]	; 0x54
   11bc0:	str	r0, [sp]
   11bc4:	mov	r0, r1
   11bc8:	bl	11b50 <count_stmts>
   11bcc:	ldr	r1, [sp]
   11bd0:	add	r0, r1, r0
   11bd4:	str	r0, [sp, #4]
   11bd8:	ldr	r0, [sp, #8]
   11bdc:	ldr	r0, [r0, #4]
   11be0:	bl	15e78 <slength>
   11be4:	ldr	r1, [sp, #4]
   11be8:	add	r0, r0, r1
   11bec:	add	r0, r0, #1
   11bf0:	ldr	r1, [sp, #8]
   11bf4:	ldr	r1, [r1, #28]
   11bf8:	add	r0, r0, r1
   11bfc:	ldr	r1, [sp, #8]
   11c00:	ldr	r1, [r1, #32]
   11c04:	add	r0, r0, r1
   11c08:	str	r0, [fp, #-4]
   11c0c:	ldr	r0, [fp, #-4]
   11c10:	mov	sp, fp
   11c14:	pop	{fp, pc}
   11c18:	.word	0x00028b98
   11c1c:	.word	0x00028b70

00011c20 <convert_code_r>:
   11c20:	push	{fp, lr}
   11c24:	mov	fp, sp
   11c28:	sub	sp, sp, #56	; 0x38
   11c2c:	str	r0, [fp, #-8]
   11c30:	movw	r0, #0
   11c34:	str	r0, [sp, #24]
   11c38:	ldr	r1, [fp, #-8]
   11c3c:	cmp	r1, r0
   11c40:	beq	11c60 <convert_code_r+0x40>
   11c44:	ldr	r0, [pc, #1436]	; 121e8 <convert_code_r+0x5c8>
   11c48:	add	r0, pc, r0
   11c4c:	ldr	r1, [fp, #-8]
   11c50:	ldr	r1, [r1, #24]
   11c54:	ldr	r0, [r0]
   11c58:	cmp	r1, r0
   11c5c:	bne	11c6c <convert_code_r+0x4c>
   11c60:	movw	r0, #1
   11c64:	str	r0, [fp, #-4]
   11c68:	b	121dc <convert_code_r+0x5bc>
   11c6c:	ldr	r0, [pc, #1400]	; 121ec <convert_code_r+0x5cc>
   11c70:	add	r0, pc, r0
   11c74:	ldr	r0, [r0]
   11c78:	ldr	r1, [fp, #-8]
   11c7c:	str	r0, [r1, #24]
   11c80:	ldr	r0, [fp, #-8]
   11c84:	ldr	r0, [r0, #84]	; 0x54
   11c88:	bl	11c20 <convert_code_r>
   11c8c:	cmp	r0, #0
   11c90:	bne	11ca0 <convert_code_r+0x80>
   11c94:	movw	r0, #0
   11c98:	str	r0, [fp, #-4]
   11c9c:	b	121dc <convert_code_r+0x5bc>
   11ca0:	ldr	r0, [fp, #-8]
   11ca4:	ldr	r0, [r0, #60]	; 0x3c
   11ca8:	bl	11c20 <convert_code_r>
   11cac:	cmp	r0, #0
   11cb0:	bne	11cc0 <convert_code_r+0xa0>
   11cb4:	movw	r0, #0
   11cb8:	str	r0, [fp, #-4]
   11cbc:	b	121dc <convert_code_r+0x5bc>
   11cc0:	ldr	r0, [fp, #-8]
   11cc4:	ldr	r0, [r0, #4]
   11cc8:	bl	15e78 <slength>
   11ccc:	str	r0, [fp, #-20]	; 0xffffffec
   11cd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   11cd4:	ldr	lr, [fp, #-8]
   11cd8:	ldr	r1, [lr, #28]
   11cdc:	ldr	lr, [lr, #32]
   11ce0:	add	r0, r0, r1
   11ce4:	add	r0, r0, lr
   11ce8:	ldr	r1, [pc, #1304]	; 12208 <convert_code_r+0x5e8>
   11cec:	add	r1, pc, r1
   11cf0:	ldr	lr, [pc, #1300]	; 1220c <convert_code_r+0x5ec>
   11cf4:	ldr	lr, [pc, lr]
   11cf8:	add	r0, r0, #1
   11cfc:	sub	r0, lr, r0, lsl #3
   11d00:	str	r0, [r1]
   11d04:	str	r0, [fp, #-12]
   11d08:	ldr	r0, [fp, #-12]
   11d0c:	ldr	r1, [pc, #1276]	; 12210 <convert_code_r+0x5f0>
   11d10:	ldr	r1, [pc, r1]
   11d14:	sub	r0, r0, r1
   11d18:	asr	r0, r0, #3
   11d1c:	ldr	r1, [fp, #-8]
   11d20:	str	r0, [r1, #40]	; 0x28
   11d24:	ldr	r0, [fp, #-20]	; 0xffffffec
   11d28:	cmp	r0, #0
   11d2c:	beq	11d60 <convert_code_r+0x140>
   11d30:	ldr	r0, [fp, #-20]	; 0xffffffec
   11d34:	movw	r1, #4
   11d38:	bl	e5c <calloc@plt>
   11d3c:	str	r0, [sp, #24]
   11d40:	ldr	r0, [sp, #24]
   11d44:	movw	r1, #0
   11d48:	cmp	r0, r1
   11d4c:	bne	11d5c <convert_code_r+0x13c>
   11d50:	ldr	r0, [pc, #1176]	; 121f0 <convert_code_r+0x5d0>
   11d54:	add	r0, pc, r0
   11d58:	bl	2c88 <sf_bpf_error>
   11d5c:	b	11d60 <convert_code_r+0x140>
   11d60:	ldr	r0, [fp, #-8]
   11d64:	ldr	r0, [r0, #4]
   11d68:	str	r0, [fp, #-16]
   11d6c:	movw	r0, #0
   11d70:	str	r0, [fp, #-24]	; 0xffffffe8
   11d74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11d78:	ldr	r1, [fp, #-20]	; 0xffffffec
   11d7c:	cmp	r0, r1
   11d80:	movw	r0, #0
   11d84:	str	r0, [sp, #4]
   11d88:	bcs	11da4 <convert_code_r+0x184>
   11d8c:	ldr	r0, [fp, #-16]
   11d90:	movw	r1, #0
   11d94:	cmp	r0, r1
   11d98:	movw	r0, #0
   11d9c:	movne	r0, #1
   11da0:	str	r0, [sp, #4]
   11da4:	ldr	r0, [sp, #4]
   11da8:	tst	r0, #1
   11dac:	beq	11de0 <convert_code_r+0x1c0>
   11db0:	ldr	r0, [fp, #-16]
   11db4:	ldr	r1, [sp, #24]
   11db8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11dbc:	add	r1, r1, r2, lsl #2
   11dc0:	str	r0, [r1]
   11dc4:	ldr	r0, [fp, #-16]
   11dc8:	ldr	r0, [r0, #16]
   11dcc:	str	r0, [fp, #-16]
   11dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11dd4:	add	r0, r0, #1
   11dd8:	str	r0, [fp, #-24]	; 0xffffffe8
   11ddc:	b	11d74 <convert_code_r+0x154>
   11de0:	movw	r0, #0
   11de4:	str	r0, [fp, #-24]	; 0xffffffe8
   11de8:	ldr	r0, [fp, #-8]
   11dec:	ldr	r0, [r0, #4]
   11df0:	str	r0, [fp, #-16]
   11df4:	ldr	r0, [fp, #-16]
   11df8:	movw	r1, #0
   11dfc:	cmp	r0, r1
   11e00:	beq	12014 <convert_code_r+0x3f4>
   11e04:	ldr	r0, [fp, #-16]
   11e08:	ldr	r0, [r0]
   11e0c:	cmn	r0, #1
   11e10:	bne	11e18 <convert_code_r+0x1f8>
   11e14:	b	12004 <convert_code_r+0x3e4>
   11e18:	ldr	r0, [fp, #-16]
   11e1c:	ldr	r0, [r0]
   11e20:	ldr	r1, [fp, #-12]
   11e24:	strh	r0, [r1]
   11e28:	ldr	r0, [fp, #-16]
   11e2c:	ldr	r0, [r0, #12]
   11e30:	ldr	r1, [fp, #-12]
   11e34:	str	r0, [r1, #4]
   11e38:	ldr	r0, [fp, #-16]
   11e3c:	ldr	r0, [r0]
   11e40:	and	r0, r0, #7
   11e44:	cmp	r0, #5
   11e48:	bne	11e5c <convert_code_r+0x23c>
   11e4c:	ldr	r0, [fp, #-16]
   11e50:	ldr	r0, [r0]
   11e54:	cmp	r0, #5
   11e58:	bne	11e60 <convert_code_r+0x240>
   11e5c:	b	11fec <convert_code_r+0x3cc>
   11e60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11e64:	ldr	r1, [fp, #-20]	; 0xffffffec
   11e68:	sub	r1, r1, #2
   11e6c:	cmp	r0, r1
   11e70:	bne	11e78 <convert_code_r+0x258>
   11e74:	b	11fec <convert_code_r+0x3cc>
   11e78:	ldr	r0, [pc, #884]	; 121f4 <convert_code_r+0x5d4>
   11e7c:	add	r0, pc, r0
   11e80:	str	r0, [sp, #8]
   11e84:	ldr	r0, [fp, #-16]
   11e88:	ldr	r0, [r0, #4]
   11e8c:	movw	r1, #0
   11e90:	cmp	r0, r1
   11e94:	beq	11eac <convert_code_r+0x28c>
   11e98:	ldr	r0, [fp, #-16]
   11e9c:	ldr	r0, [r0, #8]
   11ea0:	movw	r1, #0
   11ea4:	cmp	r0, r1
   11ea8:	bne	11ec0 <convert_code_r+0x2a0>
   11eac:	ldr	r0, [pc, #836]	; 121f8 <convert_code_r+0x5d8>
   11eb0:	add	r1, pc, r0
   11eb4:	ldr	r0, [sp, #8]
   11eb8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11ebc:	bl	2c88 <sf_bpf_error>
   11ec0:	movw	r0, #0
   11ec4:	str	r0, [sp, #12]
   11ec8:	str	r0, [sp, #16]
   11ecc:	str	r0, [sp, #20]
   11ed0:	ldr	r0, [sp, #20]
   11ed4:	ldr	r1, [fp, #-20]	; 0xffffffec
   11ed8:	cmp	r0, r1
   11edc:	bge	11fbc <convert_code_r+0x39c>
   11ee0:	ldr	r0, [sp, #24]
   11ee4:	ldr	r1, [sp, #20]
   11ee8:	add	r0, r0, r1, lsl #2
   11eec:	ldr	r0, [r0]
   11ef0:	ldr	r1, [fp, #-16]
   11ef4:	ldr	r1, [r1, #4]
   11ef8:	cmp	r0, r1
   11efc:	bne	11f44 <convert_code_r+0x324>
   11f00:	ldr	r0, [sp, #16]
   11f04:	cmp	r0, #0
   11f08:	beq	11f20 <convert_code_r+0x300>
   11f0c:	ldr	r0, [pc, #752]	; 12204 <convert_code_r+0x5e4>
   11f10:	add	r1, pc, r0
   11f14:	ldr	r0, [sp, #8]
   11f18:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11f1c:	bl	2c88 <sf_bpf_error>
   11f20:	ldr	r0, [sp, #20]
   11f24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11f28:	sub	r0, r0, r1
   11f2c:	sub	r0, r0, #1
   11f30:	ldr	r1, [fp, #-12]
   11f34:	strb	r0, [r1, #2]
   11f38:	ldr	r0, [sp, #16]
   11f3c:	add	r0, r0, #1
   11f40:	str	r0, [sp, #16]
   11f44:	ldr	r0, [sp, #24]
   11f48:	ldr	r1, [sp, #20]
   11f4c:	add	r0, r0, r1, lsl #2
   11f50:	ldr	r0, [r0]
   11f54:	ldr	r1, [fp, #-16]
   11f58:	ldr	r1, [r1, #8]
   11f5c:	cmp	r0, r1
   11f60:	bne	11fa8 <convert_code_r+0x388>
   11f64:	ldr	r0, [sp, #12]
   11f68:	cmp	r0, #0
   11f6c:	beq	11f84 <convert_code_r+0x364>
   11f70:	ldr	r0, [pc, #648]	; 12200 <convert_code_r+0x5e0>
   11f74:	add	r1, pc, r0
   11f78:	ldr	r0, [sp, #8]
   11f7c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11f80:	bl	2c88 <sf_bpf_error>
   11f84:	ldr	r0, [sp, #20]
   11f88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11f8c:	sub	r0, r0, r1
   11f90:	sub	r0, r0, #1
   11f94:	ldr	r1, [fp, #-12]
   11f98:	strb	r0, [r1, #3]
   11f9c:	ldr	r0, [sp, #12]
   11fa0:	add	r0, r0, #1
   11fa4:	str	r0, [sp, #12]
   11fa8:	b	11fac <convert_code_r+0x38c>
   11fac:	ldr	r0, [sp, #20]
   11fb0:	add	r0, r0, #1
   11fb4:	str	r0, [sp, #20]
   11fb8:	b	11ed0 <convert_code_r+0x2b0>
   11fbc:	ldr	r0, [sp, #16]
   11fc0:	cmp	r0, #0
   11fc4:	beq	11fd4 <convert_code_r+0x3b4>
   11fc8:	ldr	r0, [sp, #12]
   11fcc:	cmp	r0, #0
   11fd0:	bne	11fe8 <convert_code_r+0x3c8>
   11fd4:	ldr	r0, [pc, #544]	; 121fc <convert_code_r+0x5dc>
   11fd8:	add	r1, pc, r0
   11fdc:	ldr	r0, [sp, #8]
   11fe0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11fe4:	bl	2c88 <sf_bpf_error>
   11fe8:	b	11fec <convert_code_r+0x3cc>
   11fec:	ldr	r0, [fp, #-12]
   11ff0:	add	r0, r0, #8
   11ff4:	str	r0, [fp, #-12]
   11ff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11ffc:	add	r0, r0, #1
   12000:	str	r0, [fp, #-24]	; 0xffffffe8
   12004:	ldr	r0, [fp, #-16]
   12008:	ldr	r0, [r0, #16]
   1200c:	str	r0, [fp, #-16]
   12010:	b	11df4 <convert_code_r+0x1d4>
   12014:	ldr	r0, [sp, #24]
   12018:	movw	r1, #0
   1201c:	cmp	r0, r1
   12020:	beq	1202c <convert_code_r+0x40c>
   12024:	ldr	r0, [sp, #24]
   12028:	bl	ebc <free@plt>
   1202c:	ldr	r0, [fp, #-8]
   12030:	ldr	r0, [r0, #8]
   12034:	ldr	r1, [fp, #-12]
   12038:	strh	r0, [r1]
   1203c:	ldr	r0, [fp, #-8]
   12040:	ldr	r0, [r0, #20]
   12044:	ldr	r1, [fp, #-12]
   12048:	str	r0, [r1, #4]
   1204c:	ldr	r0, [fp, #-8]
   12050:	ldr	r0, [r0, #60]	; 0x3c
   12054:	movw	r1, #0
   12058:	cmp	r0, r1
   1205c:	beq	121d4 <convert_code_r+0x5b4>
   12060:	movw	r0, #0
   12064:	str	r0, [sp, #28]
   12068:	ldr	r0, [fp, #-8]
   1206c:	ldr	r0, [r0, #60]	; 0x3c
   12070:	ldr	r0, [r0, #40]	; 0x28
   12074:	ldr	r1, [fp, #-8]
   12078:	ldr	r1, [r1, #40]	; 0x28
   1207c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12080:	add	r1, r1, r2
   12084:	sub	r0, r0, r1
   12088:	sub	r0, r0, #1
   1208c:	str	r0, [fp, #-24]	; 0xffffffe8
   12090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12094:	cmp	r0, #256	; 0x100
   12098:	bcc	12110 <convert_code_r+0x4f0>
   1209c:	ldr	r0, [fp, #-8]
   120a0:	ldr	r0, [r0, #28]
   120a4:	cmp	r0, #0
   120a8:	bne	120c8 <convert_code_r+0x4a8>
   120ac:	ldr	r0, [fp, #-8]
   120b0:	ldr	r1, [r0, #28]
   120b4:	add	r1, r1, #1
   120b8:	str	r1, [r0, #28]
   120bc:	movw	r0, #0
   120c0:	str	r0, [fp, #-4]
   120c4:	b	121dc <convert_code_r+0x5bc>
   120c8:	ldr	r0, [sp, #28]
   120cc:	ldr	r1, [fp, #-12]
   120d0:	strb	r0, [r1, #2]
   120d4:	ldr	r0, [sp, #28]
   120d8:	add	r0, r0, #1
   120dc:	str	r0, [sp, #28]
   120e0:	ldr	r0, [fp, #-12]
   120e4:	ldr	r1, [sp, #28]
   120e8:	add	r0, r0, r1, lsl #3
   120ec:	mov	r1, #5
   120f0:	strh	r1, [r0]
   120f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   120f8:	ldr	r1, [sp, #28]
   120fc:	sub	r0, r0, r1
   12100:	ldr	r2, [fp, #-12]
   12104:	add	r1, r2, r1, lsl #3
   12108:	str	r0, [r1, #4]
   1210c:	b	1211c <convert_code_r+0x4fc>
   12110:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12114:	ldr	r1, [fp, #-12]
   12118:	strb	r0, [r1, #2]
   1211c:	ldr	r0, [fp, #-8]
   12120:	ldr	r0, [r0, #84]	; 0x54
   12124:	ldr	r0, [r0, #40]	; 0x28
   12128:	ldr	r1, [fp, #-8]
   1212c:	ldr	r1, [r1, #40]	; 0x28
   12130:	ldr	r2, [fp, #-20]	; 0xffffffec
   12134:	add	r1, r1, r2
   12138:	sub	r0, r0, r1
   1213c:	sub	r0, r0, #1
   12140:	str	r0, [fp, #-24]	; 0xffffffe8
   12144:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12148:	cmp	r0, #256	; 0x100
   1214c:	bcc	121c4 <convert_code_r+0x5a4>
   12150:	ldr	r0, [fp, #-8]
   12154:	ldr	r0, [r0, #32]
   12158:	cmp	r0, #0
   1215c:	bne	1217c <convert_code_r+0x55c>
   12160:	ldr	r0, [fp, #-8]
   12164:	ldr	r1, [r0, #32]
   12168:	add	r1, r1, #1
   1216c:	str	r1, [r0, #32]
   12170:	movw	r0, #0
   12174:	str	r0, [fp, #-4]
   12178:	b	121dc <convert_code_r+0x5bc>
   1217c:	ldr	r0, [sp, #28]
   12180:	ldr	r1, [fp, #-12]
   12184:	strb	r0, [r1, #3]
   12188:	ldr	r0, [sp, #28]
   1218c:	add	r0, r0, #1
   12190:	str	r0, [sp, #28]
   12194:	ldr	r0, [fp, #-12]
   12198:	ldr	r1, [sp, #28]
   1219c:	add	r0, r0, r1, lsl #3
   121a0:	mov	r1, #5
   121a4:	strh	r1, [r0]
   121a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   121ac:	ldr	r1, [sp, #28]
   121b0:	sub	r0, r0, r1
   121b4:	ldr	r2, [fp, #-12]
   121b8:	add	r1, r2, r1, lsl #3
   121bc:	str	r0, [r1, #4]
   121c0:	b	121d0 <convert_code_r+0x5b0>
   121c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   121c8:	ldr	r1, [fp, #-12]
   121cc:	strb	r0, [r1, #3]
   121d0:	b	121d4 <convert_code_r+0x5b4>
   121d4:	movw	r0, #1
   121d8:	str	r0, [fp, #-4]
   121dc:	ldr	r0, [fp, #-4]
   121e0:	mov	sp, fp
   121e4:	pop	{fp, pc}
   121e8:	.word	0x00028ac4
   121ec:	.word	0x00028a9c
   121f0:	.word	0x0000ba44
   121f4:	.word	0x0000b92c
   121f8:	.word	0x0000b921
   121fc:	.word	0x0000b81d
   12200:	.word	0x0000b870
   12204:	.word	0x0000b8d4
   12208:	.word	0x00028a28
   1220c:	.word	0x00028a20
   12210:	.word	0x00028a00

00012214 <find_levels>:
   12214:	push	{fp, lr}
   12218:	mov	fp, sp
   1221c:	sub	sp, sp, #8
   12220:	ldr	r1, [pc, #76]	; 12274 <find_levels+0x60>
   12224:	add	r1, pc, r1
   12228:	str	r0, [sp, #4]
   1222c:	ldr	r0, [pc, #68]	; 12278 <find_levels+0x64>
   12230:	ldr	r0, [pc, r0]
   12234:	ldr	r2, [pc, #64]	; 1227c <find_levels+0x68>
   12238:	ldr	r2, [pc, r2]
   1223c:	lsl	r2, r2, #2
   12240:	movw	r3, #0
   12244:	and	r3, r3, #255	; 0xff
   12248:	str	r1, [sp]
   1224c:	mov	r1, r3
   12250:	bl	fac <memset@plt>
   12254:	ldr	r0, [sp]
   12258:	ldr	r1, [r0]
   1225c:	add	r1, r1, #1
   12260:	str	r1, [r0]
   12264:	ldr	r0, [sp, #4]
   12268:	bl	12b50 <find_levels_r>
   1226c:	mov	sp, fp
   12270:	pop	{fp, pc}
   12274:	.word	0x000284e8
   12278:	.word	0x0002892c
   1227c:	.word	0x000284e4

00012280 <find_dom>:
   12280:	sub	sp, sp, #40	; 0x28
   12284:	ldr	r1, [pc, #568]	; 124c4 <find_dom+0x244>
   12288:	add	r1, pc, r1
   1228c:	ldr	r2, [pc, #564]	; 124c8 <find_dom+0x248>
   12290:	add	r2, pc, r2
   12294:	ldr	r3, [pc, #560]	; 124cc <find_dom+0x24c>
   12298:	add	r3, pc, r3
   1229c:	str	r0, [sp, #36]	; 0x24
   122a0:	ldr	r0, [r3]
   122a4:	str	r0, [sp, #24]
   122a8:	ldr	r0, [r2]
   122ac:	ldr	r1, [r1]
   122b0:	mul	r0, r0, r1
   122b4:	str	r0, [sp, #32]
   122b8:	ldr	r0, [sp, #32]
   122bc:	mvn	r1, #0
   122c0:	add	r0, r0, r1
   122c4:	str	r0, [sp, #32]
   122c8:	cmp	r0, #0
   122cc:	blt	122e8 <find_dom+0x68>
   122d0:	ldr	r0, [sp, #24]
   122d4:	add	r1, r0, #4
   122d8:	str	r1, [sp, #24]
   122dc:	mvn	r1, #0
   122e0:	str	r1, [r0]
   122e4:	b	122b8 <find_dom+0x38>
   122e8:	ldr	r0, [pc, #480]	; 124d0 <find_dom+0x250>
   122ec:	add	r0, pc, r0
   122f0:	ldr	r0, [r0]
   122f4:	str	r0, [sp, #32]
   122f8:	ldr	r0, [sp, #32]
   122fc:	mvn	r1, #0
   12300:	add	r0, r0, r1
   12304:	str	r0, [sp, #32]
   12308:	cmp	r0, #0
   1230c:	blt	1232c <find_dom+0xac>
   12310:	ldr	r0, [sp, #36]	; 0x24
   12314:	ldr	r0, [r0, #104]	; 0x68
   12318:	ldr	r1, [sp, #32]
   1231c:	add	r0, r0, r1, lsl #2
   12320:	movw	r1, #0
   12324:	str	r1, [r0]
   12328:	b	122f8 <find_dom+0x78>
   1232c:	ldr	r0, [sp, #36]	; 0x24
   12330:	ldr	r0, [r0, #36]	; 0x24
   12334:	str	r0, [sp, #32]
   12338:	ldr	r0, [sp, #32]
   1233c:	cmp	r0, #0
   12340:	blt	124bc <find_dom+0x23c>
   12344:	ldr	r0, [pc, #400]	; 124dc <find_dom+0x25c>
   12348:	ldr	r0, [pc, r0]
   1234c:	ldr	r1, [sp, #32]
   12350:	add	r0, r0, r1, lsl #2
   12354:	ldr	r0, [r0]
   12358:	str	r0, [sp, #28]
   1235c:	ldr	r0, [sp, #28]
   12360:	movw	r1, #0
   12364:	cmp	r0, r1
   12368:	beq	124a4 <find_dom+0x224>
   1236c:	ldr	r0, [sp, #28]
   12370:	ldr	r1, [r0]
   12374:	ldr	r0, [r0, #104]	; 0x68
   12378:	and	r2, r1, #31
   1237c:	mov	r3, #1
   12380:	lsl	r2, r3, r2
   12384:	lsr	r1, r1, #5
   12388:	add	r0, r0, r1, lsl #2
   1238c:	ldr	r1, [r0]
   12390:	orr	r1, r1, r2
   12394:	str	r1, [r0]
   12398:	ldr	r0, [sp, #28]
   1239c:	ldr	r0, [r0, #60]	; 0x3c
   123a0:	movw	r1, #0
   123a4:	cmp	r0, r1
   123a8:	bne	123b0 <find_dom+0x130>
   123ac:	b	12494 <find_dom+0x214>
   123b0:	ldr	r0, [pc, #284]	; 124d4 <find_dom+0x254>
   123b4:	add	r0, pc, r0
   123b8:	ldr	r1, [sp, #28]
   123bc:	ldr	r1, [r1, #60]	; 0x3c
   123c0:	ldr	r1, [r1, #104]	; 0x68
   123c4:	str	r1, [sp, #20]
   123c8:	ldr	r1, [sp, #28]
   123cc:	ldr	r1, [r1, #104]	; 0x68
   123d0:	str	r1, [sp, #16]
   123d4:	ldr	r0, [r0]
   123d8:	str	r0, [sp, #12]
   123dc:	ldr	r0, [sp, #12]
   123e0:	mvn	r1, #0
   123e4:	add	r0, r0, r1
   123e8:	str	r0, [sp, #12]
   123ec:	cmp	r0, #0
   123f0:	blt	12420 <find_dom+0x1a0>
   123f4:	ldr	r0, [sp, #16]
   123f8:	add	r1, r0, #4
   123fc:	str	r1, [sp, #16]
   12400:	ldr	r0, [r0]
   12404:	ldr	r1, [sp, #20]
   12408:	add	r2, r1, #4
   1240c:	str	r2, [sp, #20]
   12410:	ldr	r2, [r1]
   12414:	and	r0, r2, r0
   12418:	str	r0, [r1]
   1241c:	b	123dc <find_dom+0x15c>
   12420:	ldr	r0, [pc, #176]	; 124d8 <find_dom+0x258>
   12424:	add	r0, pc, r0
   12428:	ldr	r1, [sp, #28]
   1242c:	ldr	r1, [r1, #84]	; 0x54
   12430:	ldr	r1, [r1, #104]	; 0x68
   12434:	str	r1, [sp, #8]
   12438:	ldr	r1, [sp, #28]
   1243c:	ldr	r1, [r1, #104]	; 0x68
   12440:	str	r1, [sp, #4]
   12444:	ldr	r0, [r0]
   12448:	str	r0, [sp]
   1244c:	ldr	r0, [sp]
   12450:	mvn	r1, #0
   12454:	add	r0, r0, r1
   12458:	str	r0, [sp]
   1245c:	cmp	r0, #0
   12460:	blt	12490 <find_dom+0x210>
   12464:	ldr	r0, [sp, #4]
   12468:	add	r1, r0, #4
   1246c:	str	r1, [sp, #4]
   12470:	ldr	r0, [r0]
   12474:	ldr	r1, [sp, #8]
   12478:	add	r2, r1, #4
   1247c:	str	r2, [sp, #8]
   12480:	ldr	r2, [r1]
   12484:	and	r0, r2, r0
   12488:	str	r0, [r1]
   1248c:	b	1244c <find_dom+0x1cc>
   12490:	b	12494 <find_dom+0x214>
   12494:	ldr	r0, [sp, #28]
   12498:	ldr	r0, [r0, #100]	; 0x64
   1249c:	str	r0, [sp, #28]
   124a0:	b	1235c <find_dom+0xdc>
   124a4:	b	124a8 <find_dom+0x228>
   124a8:	ldr	r0, [sp, #32]
   124ac:	mvn	r1, #0
   124b0:	add	r0, r0, r1
   124b4:	str	r0, [sp, #32]
   124b8:	b	12338 <find_dom+0xb8>
   124bc:	add	sp, sp, #40	; 0x28
   124c0:	bx	lr
   124c4:	.word	0x0002849c
   124c8:	.word	0x0002848c
   124cc:	.word	0x00028488
   124d0:	.word	0x00028438
   124d4:	.word	0x00028370
   124d8:	.word	0x00028300
   124dc:	.word	0x00028814

000124e0 <find_closure>:
   124e0:	push	{fp, lr}
   124e4:	mov	fp, sp
   124e8:	sub	sp, sp, #48	; 0x30
   124ec:	str	r0, [fp, #-4]
   124f0:	ldr	r0, [pc, #476]	; 126d4 <find_closure+0x1f4>
   124f4:	ldr	r0, [pc, r0]
   124f8:	ldr	r1, [pc, #472]	; 126d8 <find_closure+0x1f8>
   124fc:	ldr	r1, [pc, r1]
   12500:	ldr	r2, [pc, #468]	; 126dc <find_closure+0x1fc>
   12504:	ldr	r2, [pc, r2]
   12508:	mul	r1, r1, r2
   1250c:	mov	r2, r1
   12510:	lsl	r1, r1, #2
   12514:	movw	r3, #0
   12518:	and	r3, r3, #255	; 0xff
   1251c:	str	r1, [sp, #8]
   12520:	mov	r1, r3
   12524:	ldr	r3, [sp, #8]
   12528:	str	r2, [sp, #4]
   1252c:	mov	r2, r3
   12530:	bl	fac <memset@plt>
   12534:	ldr	r0, [fp, #-4]
   12538:	ldr	r0, [r0, #36]	; 0x24
   1253c:	str	r0, [fp, #-8]
   12540:	ldr	r0, [fp, #-8]
   12544:	cmp	r0, #0
   12548:	blt	126c4 <find_closure+0x1e4>
   1254c:	ldr	r0, [pc, #396]	; 126e0 <find_closure+0x200>
   12550:	ldr	r0, [pc, r0]
   12554:	ldr	r1, [fp, #-8]
   12558:	add	r0, r0, r1, lsl #2
   1255c:	ldr	r0, [r0]
   12560:	str	r0, [fp, #-12]
   12564:	ldr	r0, [fp, #-12]
   12568:	movw	r1, #0
   1256c:	cmp	r0, r1
   12570:	beq	126ac <find_closure+0x1cc>
   12574:	ldr	r0, [fp, #-12]
   12578:	ldr	r1, [r0]
   1257c:	ldr	r0, [r0, #108]	; 0x6c
   12580:	and	r2, r1, #31
   12584:	mov	r3, #1
   12588:	lsl	r2, r3, r2
   1258c:	lsr	r1, r1, #5
   12590:	add	r0, r0, r1, lsl #2
   12594:	ldr	r1, [r0]
   12598:	orr	r1, r1, r2
   1259c:	str	r1, [r0]
   125a0:	ldr	r0, [fp, #-12]
   125a4:	ldr	r0, [r0, #60]	; 0x3c
   125a8:	movw	r1, #0
   125ac:	cmp	r0, r1
   125b0:	bne	125b8 <find_closure+0xd8>
   125b4:	b	1269c <find_closure+0x1bc>
   125b8:	ldr	r0, [pc, #268]	; 126cc <find_closure+0x1ec>
   125bc:	add	r0, pc, r0
   125c0:	ldr	r1, [fp, #-12]
   125c4:	ldr	r1, [r1, #60]	; 0x3c
   125c8:	ldr	r1, [r1, #108]	; 0x6c
   125cc:	str	r1, [fp, #-16]
   125d0:	ldr	r1, [fp, #-12]
   125d4:	ldr	r1, [r1, #108]	; 0x6c
   125d8:	str	r1, [fp, #-20]	; 0xffffffec
   125dc:	ldr	r0, [r0]
   125e0:	str	r0, [sp, #24]
   125e4:	ldr	r0, [sp, #24]
   125e8:	mvn	r1, #0
   125ec:	add	r0, r0, r1
   125f0:	str	r0, [sp, #24]
   125f4:	cmp	r0, #0
   125f8:	blt	12628 <find_closure+0x148>
   125fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   12600:	add	r1, r0, #4
   12604:	str	r1, [fp, #-20]	; 0xffffffec
   12608:	ldr	r0, [r0]
   1260c:	ldr	r1, [fp, #-16]
   12610:	add	r2, r1, #4
   12614:	str	r2, [fp, #-16]
   12618:	ldr	r2, [r1]
   1261c:	orr	r0, r2, r0
   12620:	str	r0, [r1]
   12624:	b	125e4 <find_closure+0x104>
   12628:	ldr	r0, [pc, #160]	; 126d0 <find_closure+0x1f0>
   1262c:	add	r0, pc, r0
   12630:	ldr	r1, [fp, #-12]
   12634:	ldr	r1, [r1, #84]	; 0x54
   12638:	ldr	r1, [r1, #108]	; 0x6c
   1263c:	str	r1, [sp, #20]
   12640:	ldr	r1, [fp, #-12]
   12644:	ldr	r1, [r1, #108]	; 0x6c
   12648:	str	r1, [sp, #16]
   1264c:	ldr	r0, [r0]
   12650:	str	r0, [sp, #12]
   12654:	ldr	r0, [sp, #12]
   12658:	mvn	r1, #0
   1265c:	add	r0, r0, r1
   12660:	str	r0, [sp, #12]
   12664:	cmp	r0, #0
   12668:	blt	12698 <find_closure+0x1b8>
   1266c:	ldr	r0, [sp, #16]
   12670:	add	r1, r0, #4
   12674:	str	r1, [sp, #16]
   12678:	ldr	r0, [r0]
   1267c:	ldr	r1, [sp, #20]
   12680:	add	r2, r1, #4
   12684:	str	r2, [sp, #20]
   12688:	ldr	r2, [r1]
   1268c:	orr	r0, r2, r0
   12690:	str	r0, [r1]
   12694:	b	12654 <find_closure+0x174>
   12698:	b	1269c <find_closure+0x1bc>
   1269c:	ldr	r0, [fp, #-12]
   126a0:	ldr	r0, [r0, #100]	; 0x64
   126a4:	str	r0, [fp, #-12]
   126a8:	b	12564 <find_closure+0x84>
   126ac:	b	126b0 <find_closure+0x1d0>
   126b0:	ldr	r0, [fp, #-8]
   126b4:	mvn	r1, #0
   126b8:	add	r0, r0, r1
   126bc:	str	r0, [fp, #-8]
   126c0:	b	12540 <find_closure+0x60>
   126c4:	mov	sp, fp
   126c8:	pop	{fp, pc}
   126cc:	.word	0x00028168
   126d0:	.word	0x000280f8
   126d4:	.word	0x00028234
   126d8:	.word	0x00028220
   126dc:	.word	0x00028220
   126e0:	.word	0x0002860c

000126e4 <find_ud>:
   126e4:	push	{fp, lr}
   126e8:	mov	fp, sp
   126ec:	sub	sp, sp, #16
   126f0:	str	r0, [fp, #-4]
   126f4:	ldr	r0, [fp, #-4]
   126f8:	ldr	r0, [r0, #36]	; 0x24
   126fc:	str	r0, [sp, #4]
   12700:	ldr	r0, [sp, #4]
   12704:	str	r0, [sp, #8]
   12708:	ldr	r0, [sp, #8]
   1270c:	cmp	r0, #0
   12710:	blt	12778 <find_ud+0x94>
   12714:	ldr	r0, [pc, #288]	; 1283c <find_ud+0x158>
   12718:	ldr	r0, [pc, r0]
   1271c:	ldr	r1, [sp, #8]
   12720:	add	r0, r0, r1, lsl #2
   12724:	ldr	r0, [r0]
   12728:	str	r0, [sp]
   1272c:	ldr	r0, [sp]
   12730:	movw	r1, #0
   12734:	cmp	r0, r1
   12738:	beq	12760 <find_ud+0x7c>
   1273c:	ldr	r0, [sp]
   12740:	bl	12c78 <compute_local_ud>
   12744:	ldr	r0, [sp]
   12748:	movw	lr, #0
   1274c:	str	lr, [r0, #128]	; 0x80
   12750:	ldr	r0, [sp]
   12754:	ldr	r0, [r0, #100]	; 0x64
   12758:	str	r0, [sp]
   1275c:	b	1272c <find_ud+0x48>
   12760:	b	12764 <find_ud+0x80>
   12764:	ldr	r0, [sp, #8]
   12768:	mvn	r1, #0
   1276c:	add	r0, r0, r1
   12770:	str	r0, [sp, #8]
   12774:	b	12708 <find_ud+0x24>
   12778:	movw	r0, #1
   1277c:	str	r0, [sp, #8]
   12780:	ldr	r0, [sp, #8]
   12784:	ldr	r1, [sp, #4]
   12788:	cmp	r0, r1
   1278c:	bgt	12834 <find_ud+0x150>
   12790:	ldr	r0, [pc, #168]	; 12840 <find_ud+0x15c>
   12794:	ldr	r0, [pc, r0]
   12798:	ldr	r1, [sp, #8]
   1279c:	add	r0, r0, r1, lsl #2
   127a0:	ldr	r0, [r0]
   127a4:	str	r0, [sp]
   127a8:	ldr	r0, [sp]
   127ac:	movw	r1, #0
   127b0:	cmp	r0, r1
   127b4:	beq	12820 <find_ud+0x13c>
   127b8:	ldr	r0, [sp]
   127bc:	ldr	r0, [r0, #60]	; 0x3c
   127c0:	ldr	r0, [r0, #124]	; 0x7c
   127c4:	ldr	r1, [sp]
   127c8:	ldr	r1, [r1, #84]	; 0x54
   127cc:	ldr	r1, [r1, #124]	; 0x7c
   127d0:	orr	r0, r0, r1
   127d4:	ldr	r1, [sp]
   127d8:	ldr	r2, [r1, #128]	; 0x80
   127dc:	orr	r0, r2, r0
   127e0:	str	r0, [r1, #128]	; 0x80
   127e4:	ldr	r0, [sp]
   127e8:	ldr	r0, [r0, #128]	; 0x80
   127ec:	ldr	r1, [sp]
   127f0:	ldr	r1, [r1, #120]	; 0x78
   127f4:	mvn	r2, #0
   127f8:	eor	r1, r1, r2
   127fc:	and	r0, r0, r1
   12800:	ldr	r1, [sp]
   12804:	ldr	r2, [r1, #124]	; 0x7c
   12808:	orr	r0, r2, r0
   1280c:	str	r0, [r1, #124]	; 0x7c
   12810:	ldr	r0, [sp]
   12814:	ldr	r0, [r0, #100]	; 0x64
   12818:	str	r0, [sp]
   1281c:	b	127a8 <find_ud+0xc4>
   12820:	b	12824 <find_ud+0x140>
   12824:	ldr	r0, [sp, #8]
   12828:	add	r0, r0, #1
   1282c:	str	r0, [sp, #8]
   12830:	b	12780 <find_ud+0x9c>
   12834:	mov	sp, fp
   12838:	pop	{fp, pc}
   1283c:	.word	0x00028444
   12840:	.word	0x000283c8

00012844 <find_edom>:
   12844:	push	{fp, lr}
   12848:	mov	fp, sp
   1284c:	sub	sp, sp, #24
   12850:	ldr	r1, [pc, #296]	; 12980 <find_edom+0x13c>
   12854:	add	r1, pc, r1
   12858:	ldr	r2, [pc, #292]	; 12984 <find_edom+0x140>
   1285c:	add	r2, pc, r2
   12860:	ldr	r3, [pc, #288]	; 12988 <find_edom+0x144>
   12864:	add	r3, pc, r3
   12868:	str	r0, [fp, #-4]
   1286c:	ldr	r0, [r3]
   12870:	str	r0, [sp, #12]
   12874:	ldr	r0, [r2]
   12878:	ldr	r1, [r1]
   1287c:	mul	r0, r0, r1
   12880:	str	r0, [fp, #-8]
   12884:	ldr	r0, [fp, #-8]
   12888:	mvn	r1, #0
   1288c:	add	r0, r0, r1
   12890:	str	r0, [fp, #-8]
   12894:	cmp	r0, #0
   12898:	blt	128b4 <find_edom+0x70>
   1289c:	ldr	r0, [sp, #12]
   128a0:	ldr	r1, [fp, #-8]
   128a4:	add	r0, r0, r1, lsl #2
   128a8:	mvn	r1, #0
   128ac:	str	r1, [r0]
   128b0:	b	12884 <find_edom+0x40>
   128b4:	ldr	r0, [fp, #-4]
   128b8:	ldr	r0, [r0, #56]	; 0x38
   128bc:	ldr	r1, [pc, #200]	; 1298c <find_edom+0x148>
   128c0:	ldr	r1, [pc, r1]
   128c4:	lsl	r2, r1, #2
   128c8:	mov	r1, #0
   128cc:	bl	fac <memset@plt>
   128d0:	ldr	r1, [fp, #-4]
   128d4:	ldr	r1, [r1, #80]	; 0x50
   128d8:	ldr	r2, [pc, #176]	; 12990 <find_edom+0x14c>
   128dc:	ldr	r2, [pc, r2]
   128e0:	lsl	r2, r2, #2
   128e4:	str	r0, [sp, #4]
   128e8:	mov	r0, r1
   128ec:	movw	r1, #0
   128f0:	and	r1, r1, #255	; 0xff
   128f4:	bl	fac <memset@plt>
   128f8:	ldr	r0, [fp, #-4]
   128fc:	ldr	r0, [r0, #36]	; 0x24
   12900:	str	r0, [fp, #-8]
   12904:	ldr	r0, [fp, #-8]
   12908:	cmp	r0, #0
   1290c:	blt	12978 <find_edom+0x134>
   12910:	ldr	r0, [pc, #124]	; 12994 <find_edom+0x150>
   12914:	ldr	r0, [pc, r0]
   12918:	ldr	r1, [fp, #-8]
   1291c:	add	r0, r0, r1, lsl #2
   12920:	ldr	r0, [r0]
   12924:	str	r0, [sp, #8]
   12928:	ldr	r0, [sp, #8]
   1292c:	movw	r1, #0
   12930:	cmp	r0, r1
   12934:	beq	12960 <find_edom+0x11c>
   12938:	ldr	r0, [sp, #8]
   1293c:	add	r0, r0, #48	; 0x30
   12940:	bl	13154 <propedom>
   12944:	ldr	r0, [sp, #8]
   12948:	add	r0, r0, #72	; 0x48
   1294c:	bl	13154 <propedom>
   12950:	ldr	r0, [sp, #8]
   12954:	ldr	r0, [r0, #100]	; 0x64
   12958:	str	r0, [sp, #8]
   1295c:	b	12928 <find_edom+0xe4>
   12960:	b	12964 <find_edom+0x120>
   12964:	ldr	r0, [fp, #-8]
   12968:	mvn	r1, #0
   1296c:	add	r0, r0, r1
   12970:	str	r0, [fp, #-8]
   12974:	b	12904 <find_edom+0xc0>
   12978:	mov	sp, fp
   1297c:	pop	{fp, pc}
   12980:	.word	0x00027ee0
   12984:	.word	0x00027ed4
   12988:	.word	0x00027ec8
   1298c:	.word	0x00027e74
   12990:	.word	0x00027e58
   12994:	.word	0x00028248

00012998 <opt_blks>:
   12998:	push	{fp, lr}
   1299c:	mov	fp, sp
   129a0:	sub	sp, sp, #24
   129a4:	str	r0, [fp, #-4]
   129a8:	str	r1, [fp, #-8]
   129ac:	bl	13290 <init_val>
   129b0:	ldr	r0, [fp, #-4]
   129b4:	ldr	r0, [r0, #36]	; 0x24
   129b8:	str	r0, [sp, #8]
   129bc:	ldr	r0, [fp, #-4]
   129c0:	bl	1332c <find_inedges>
   129c4:	ldr	r0, [sp, #8]
   129c8:	str	r0, [sp, #12]
   129cc:	ldr	r0, [sp, #12]
   129d0:	cmp	r0, #0
   129d4:	blt	12a34 <opt_blks+0x9c>
   129d8:	ldr	r0, [pc, #356]	; 12b44 <opt_blks+0x1ac>
   129dc:	ldr	r0, [pc, r0]
   129e0:	ldr	r1, [sp, #12]
   129e4:	add	r0, r0, r1, lsl #2
   129e8:	ldr	r0, [r0]
   129ec:	str	r0, [sp, #4]
   129f0:	ldr	r0, [sp, #4]
   129f4:	movw	r1, #0
   129f8:	cmp	r0, r1
   129fc:	beq	12a1c <opt_blks+0x84>
   12a00:	ldr	r0, [sp, #4]
   12a04:	ldr	r1, [fp, #-8]
   12a08:	bl	1342c <opt_blk>
   12a0c:	ldr	r0, [sp, #4]
   12a10:	ldr	r0, [r0, #100]	; 0x64
   12a14:	str	r0, [sp, #4]
   12a18:	b	129f0 <opt_blks+0x58>
   12a1c:	b	12a20 <opt_blks+0x88>
   12a20:	ldr	r0, [sp, #12]
   12a24:	mvn	r1, #0
   12a28:	add	r0, r0, r1
   12a2c:	str	r0, [sp, #12]
   12a30:	b	129cc <opt_blks+0x34>
   12a34:	ldr	r0, [fp, #-8]
   12a38:	cmp	r0, #0
   12a3c:	beq	12a44 <opt_blks+0xac>
   12a40:	b	12b3c <opt_blks+0x1a4>
   12a44:	movw	r0, #1
   12a48:	str	r0, [sp, #12]
   12a4c:	ldr	r0, [sp, #12]
   12a50:	ldr	r1, [sp, #8]
   12a54:	cmp	r0, r1
   12a58:	bgt	12ac0 <opt_blks+0x128>
   12a5c:	ldr	r0, [pc, #228]	; 12b48 <opt_blks+0x1b0>
   12a60:	ldr	r0, [pc, r0]
   12a64:	ldr	r1, [sp, #12]
   12a68:	add	r0, r0, r1, lsl #2
   12a6c:	ldr	r0, [r0]
   12a70:	str	r0, [sp, #4]
   12a74:	ldr	r0, [sp, #4]
   12a78:	movw	r1, #0
   12a7c:	cmp	r0, r1
   12a80:	beq	12aac <opt_blks+0x114>
   12a84:	ldr	r0, [sp, #4]
   12a88:	add	r0, r0, #48	; 0x30
   12a8c:	bl	136a4 <opt_j>
   12a90:	ldr	r0, [sp, #4]
   12a94:	add	r0, r0, #72	; 0x48
   12a98:	bl	136a4 <opt_j>
   12a9c:	ldr	r0, [sp, #4]
   12aa0:	ldr	r0, [r0, #100]	; 0x64
   12aa4:	str	r0, [sp, #4]
   12aa8:	b	12a74 <opt_blks+0xdc>
   12aac:	b	12ab0 <opt_blks+0x118>
   12ab0:	ldr	r0, [sp, #12]
   12ab4:	add	r0, r0, #1
   12ab8:	str	r0, [sp, #12]
   12abc:	b	12a4c <opt_blks+0xb4>
   12ac0:	ldr	r0, [fp, #-4]
   12ac4:	bl	1332c <find_inedges>
   12ac8:	movw	r0, #1
   12acc:	str	r0, [sp, #12]
   12ad0:	ldr	r0, [sp, #12]
   12ad4:	ldr	r1, [sp, #8]
   12ad8:	cmp	r0, r1
   12adc:	bgt	12b3c <opt_blks+0x1a4>
   12ae0:	ldr	r0, [pc, #100]	; 12b4c <opt_blks+0x1b4>
   12ae4:	ldr	r0, [pc, r0]
   12ae8:	ldr	r1, [sp, #12]
   12aec:	add	r0, r0, r1, lsl #2
   12af0:	ldr	r0, [r0]
   12af4:	str	r0, [sp, #4]
   12af8:	ldr	r0, [sp, #4]
   12afc:	movw	r1, #0
   12b00:	cmp	r0, r1
   12b04:	beq	12b28 <opt_blks+0x190>
   12b08:	ldr	r0, [sp, #4]
   12b0c:	bl	13864 <or_pullup>
   12b10:	ldr	r0, [sp, #4]
   12b14:	bl	13b8c <and_pullup>
   12b18:	ldr	r0, [sp, #4]
   12b1c:	ldr	r0, [r0, #100]	; 0x64
   12b20:	str	r0, [sp, #4]
   12b24:	b	12af8 <opt_blks+0x160>
   12b28:	b	12b2c <opt_blks+0x194>
   12b2c:	ldr	r0, [sp, #12]
   12b30:	add	r0, r0, #1
   12b34:	str	r0, [sp, #12]
   12b38:	b	12ad0 <opt_blks+0x138>
   12b3c:	mov	sp, fp
   12b40:	pop	{fp, pc}
   12b44:	.word	0x00028180
   12b48:	.word	0x000280fc
   12b4c:	.word	0x00028078

00012b50 <find_levels_r>:
   12b50:	push	{fp, lr}
   12b54:	mov	fp, sp
   12b58:	sub	sp, sp, #16
   12b5c:	ldr	r1, [pc, #260]	; 12c68 <find_levels_r+0x118>
   12b60:	add	r1, pc, r1
   12b64:	str	r0, [fp, #-4]
   12b68:	ldr	r0, [fp, #-4]
   12b6c:	ldr	r0, [r0, #24]
   12b70:	ldr	r1, [r1]
   12b74:	cmp	r0, r1
   12b78:	bne	12b80 <find_levels_r+0x30>
   12b7c:	b	12c60 <find_levels_r+0x110>
   12b80:	ldr	r0, [pc, #228]	; 12c6c <find_levels_r+0x11c>
   12b84:	add	r0, pc, r0
   12b88:	ldr	r0, [r0]
   12b8c:	ldr	r1, [fp, #-4]
   12b90:	str	r0, [r1, #24]
   12b94:	ldr	r0, [fp, #-4]
   12b98:	movw	r1, #0
   12b9c:	str	r1, [r0, #100]	; 0x64
   12ba0:	ldr	r0, [fp, #-4]
   12ba4:	ldr	r0, [r0, #60]	; 0x3c
   12ba8:	cmp	r0, r1
   12bac:	beq	12c1c <find_levels_r+0xcc>
   12bb0:	ldr	r0, [fp, #-4]
   12bb4:	ldr	r0, [r0, #60]	; 0x3c
   12bb8:	bl	12b50 <find_levels_r>
   12bbc:	ldr	r0, [fp, #-4]
   12bc0:	ldr	r0, [r0, #84]	; 0x54
   12bc4:	bl	12b50 <find_levels_r>
   12bc8:	ldr	r0, [fp, #-4]
   12bcc:	ldr	r0, [r0, #60]	; 0x3c
   12bd0:	ldr	r0, [r0, #36]	; 0x24
   12bd4:	ldr	lr, [fp, #-4]
   12bd8:	ldr	lr, [lr, #84]	; 0x54
   12bdc:	ldr	lr, [lr, #36]	; 0x24
   12be0:	cmp	r0, lr
   12be4:	ble	12bfc <find_levels_r+0xac>
   12be8:	ldr	r0, [fp, #-4]
   12bec:	ldr	r0, [r0, #60]	; 0x3c
   12bf0:	ldr	r0, [r0, #36]	; 0x24
   12bf4:	str	r0, [sp, #4]
   12bf8:	b	12c0c <find_levels_r+0xbc>
   12bfc:	ldr	r0, [fp, #-4]
   12c00:	ldr	r0, [r0, #84]	; 0x54
   12c04:	ldr	r0, [r0, #36]	; 0x24
   12c08:	str	r0, [sp, #4]
   12c0c:	ldr	r0, [sp, #4]
   12c10:	add	r0, r0, #1
   12c14:	str	r0, [sp, #8]
   12c18:	b	12c24 <find_levels_r+0xd4>
   12c1c:	movw	r0, #0
   12c20:	str	r0, [sp, #8]
   12c24:	ldr	r0, [sp, #8]
   12c28:	ldr	r1, [fp, #-4]
   12c2c:	str	r0, [r1, #36]	; 0x24
   12c30:	ldr	r0, [pc, #56]	; 12c70 <find_levels_r+0x120>
   12c34:	ldr	r0, [pc, r0]
   12c38:	ldr	r1, [sp, #8]
   12c3c:	ldr	r0, [r0, r1, lsl #2]
   12c40:	ldr	r1, [fp, #-4]
   12c44:	str	r0, [r1, #100]	; 0x64
   12c48:	ldr	r0, [fp, #-4]
   12c4c:	ldr	r1, [pc, #32]	; 12c74 <find_levels_r+0x124>
   12c50:	ldr	r1, [pc, r1]
   12c54:	ldr	r2, [sp, #8]
   12c58:	add	r1, r1, r2, lsl #2
   12c5c:	str	r0, [r1]
   12c60:	mov	sp, fp
   12c64:	pop	{fp, pc}
   12c68:	.word	0x00027bac
   12c6c:	.word	0x00027b88
   12c70:	.word	0x00027f28
   12c74:	.word	0x00027f0c

00012c78 <compute_local_ud>:
   12c78:	push	{fp, lr}
   12c7c:	mov	fp, sp
   12c80:	sub	sp, sp, #24
   12c84:	str	r0, [fp, #-4]
   12c88:	movw	r0, #0
   12c8c:	str	r0, [sp, #12]
   12c90:	str	r0, [sp, #8]
   12c94:	str	r0, [sp, #4]
   12c98:	ldr	r0, [fp, #-4]
   12c9c:	ldr	r0, [r0, #4]
   12ca0:	str	r0, [fp, #-8]
   12ca4:	ldr	r0, [fp, #-8]
   12ca8:	movw	r1, #0
   12cac:	cmp	r0, r1
   12cb0:	beq	12df0 <compute_local_ud+0x178>
   12cb4:	ldr	r0, [fp, #-8]
   12cb8:	ldr	r0, [r0]
   12cbc:	cmn	r0, #1
   12cc0:	bne	12cc8 <compute_local_ud+0x50>
   12cc4:	b	12de0 <compute_local_ud+0x168>
   12cc8:	ldr	r0, [fp, #-8]
   12ccc:	bl	12ee8 <atomuse>
   12cd0:	str	r0, [sp]
   12cd4:	ldr	r0, [sp]
   12cd8:	cmp	r0, #0
   12cdc:	blt	12d78 <compute_local_ud+0x100>
   12ce0:	ldr	r0, [sp]
   12ce4:	cmp	r0, #18
   12ce8:	bne	12d28 <compute_local_ud+0xb0>
   12cec:	ldr	r0, [sp, #12]
   12cf0:	and	r0, r0, #131072	; 0x20000
   12cf4:	cmp	r0, #0
   12cf8:	bne	12d08 <compute_local_ud+0x90>
   12cfc:	ldr	r0, [sp, #8]
   12d00:	orr	r0, r0, #131072	; 0x20000
   12d04:	str	r0, [sp, #8]
   12d08:	ldr	r0, [sp, #12]
   12d0c:	and	r0, r0, #65536	; 0x10000
   12d10:	cmp	r0, #0
   12d14:	bne	12d24 <compute_local_ud+0xac>
   12d18:	ldr	r0, [sp, #8]
   12d1c:	orr	r0, r0, #65536	; 0x10000
   12d20:	str	r0, [sp, #8]
   12d24:	b	12d74 <compute_local_ud+0xfc>
   12d28:	ldr	r0, [sp]
   12d2c:	cmp	r0, #18
   12d30:	bge	12d6c <compute_local_ud+0xf4>
   12d34:	ldr	r0, [sp, #12]
   12d38:	ldr	r1, [sp]
   12d3c:	movw	r2, #1
   12d40:	lsl	r1, r2, r1
   12d44:	and	r0, r0, r1
   12d48:	cmp	r0, #0
   12d4c:	bne	12d68 <compute_local_ud+0xf0>
   12d50:	ldr	r0, [sp]
   12d54:	movw	r1, #1
   12d58:	lsl	r0, r1, r0
   12d5c:	ldr	r1, [sp, #8]
   12d60:	orr	r0, r1, r0
   12d64:	str	r0, [sp, #8]
   12d68:	b	12d70 <compute_local_ud+0xf8>
   12d6c:	bl	1048 <abort@plt>
   12d70:	b	12d74 <compute_local_ud+0xfc>
   12d74:	b	12d78 <compute_local_ud+0x100>
   12d78:	ldr	r0, [fp, #-8]
   12d7c:	bl	13080 <atomdef>
   12d80:	str	r0, [sp]
   12d84:	ldr	r0, [sp]
   12d88:	cmp	r0, #0
   12d8c:	blt	12ddc <compute_local_ud+0x164>
   12d90:	ldr	r0, [sp, #8]
   12d94:	ldr	r1, [sp]
   12d98:	movw	r2, #1
   12d9c:	lsl	r1, r2, r1
   12da0:	and	r0, r0, r1
   12da4:	cmp	r0, #0
   12da8:	bne	12dc4 <compute_local_ud+0x14c>
   12dac:	ldr	r0, [sp]
   12db0:	movw	r1, #1
   12db4:	lsl	r0, r1, r0
   12db8:	ldr	r1, [sp, #4]
   12dbc:	orr	r0, r1, r0
   12dc0:	str	r0, [sp, #4]
   12dc4:	ldr	r0, [sp]
   12dc8:	movw	r1, #1
   12dcc:	lsl	r0, r1, r0
   12dd0:	ldr	r1, [sp, #12]
   12dd4:	orr	r0, r1, r0
   12dd8:	str	r0, [sp, #12]
   12ddc:	b	12de0 <compute_local_ud+0x168>
   12de0:	ldr	r0, [fp, #-8]
   12de4:	ldr	r0, [r0, #16]
   12de8:	str	r0, [fp, #-8]
   12dec:	b	12ca4 <compute_local_ud+0x2c>
   12df0:	ldr	r0, [fp, #-4]
   12df4:	ldr	r0, [r0, #8]
   12df8:	and	r0, r0, #7
   12dfc:	cmp	r0, #5
   12e00:	bne	12ebc <compute_local_ud+0x244>
   12e04:	ldr	r0, [fp, #-4]
   12e08:	add	r0, r0, #8
   12e0c:	bl	12ee8 <atomuse>
   12e10:	str	r0, [sp]
   12e14:	ldr	r0, [sp]
   12e18:	cmp	r0, #0
   12e1c:	blt	12eb8 <compute_local_ud+0x240>
   12e20:	ldr	r0, [sp]
   12e24:	cmp	r0, #18
   12e28:	bne	12e68 <compute_local_ud+0x1f0>
   12e2c:	ldr	r0, [sp, #12]
   12e30:	and	r0, r0, #131072	; 0x20000
   12e34:	cmp	r0, #0
   12e38:	bne	12e48 <compute_local_ud+0x1d0>
   12e3c:	ldr	r0, [sp, #8]
   12e40:	orr	r0, r0, #131072	; 0x20000
   12e44:	str	r0, [sp, #8]
   12e48:	ldr	r0, [sp, #12]
   12e4c:	and	r0, r0, #65536	; 0x10000
   12e50:	cmp	r0, #0
   12e54:	bne	12e64 <compute_local_ud+0x1ec>
   12e58:	ldr	r0, [sp, #8]
   12e5c:	orr	r0, r0, #65536	; 0x10000
   12e60:	str	r0, [sp, #8]
   12e64:	b	12eb4 <compute_local_ud+0x23c>
   12e68:	ldr	r0, [sp]
   12e6c:	cmp	r0, #18
   12e70:	bge	12eac <compute_local_ud+0x234>
   12e74:	ldr	r0, [sp, #12]
   12e78:	ldr	r1, [sp]
   12e7c:	movw	r2, #1
   12e80:	lsl	r1, r2, r1
   12e84:	and	r0, r0, r1
   12e88:	cmp	r0, #0
   12e8c:	bne	12ea8 <compute_local_ud+0x230>
   12e90:	ldr	r0, [sp]
   12e94:	movw	r1, #1
   12e98:	lsl	r0, r1, r0
   12e9c:	ldr	r1, [sp, #8]
   12ea0:	orr	r0, r1, r0
   12ea4:	str	r0, [sp, #8]
   12ea8:	b	12eb0 <compute_local_ud+0x238>
   12eac:	bl	1048 <abort@plt>
   12eb0:	b	12eb4 <compute_local_ud+0x23c>
   12eb4:	b	12eb8 <compute_local_ud+0x240>
   12eb8:	b	12ebc <compute_local_ud+0x244>
   12ebc:	ldr	r0, [sp, #12]
   12ec0:	ldr	r1, [fp, #-4]
   12ec4:	str	r0, [r1, #116]	; 0x74
   12ec8:	ldr	r0, [sp, #4]
   12ecc:	ldr	r1, [fp, #-4]
   12ed0:	str	r0, [r1, #120]	; 0x78
   12ed4:	ldr	r0, [sp, #8]
   12ed8:	ldr	r1, [fp, #-4]
   12edc:	str	r0, [r1, #124]	; 0x7c
   12ee0:	mov	sp, fp
   12ee4:	pop	{fp, pc}

00012ee8 <atomuse>:
   12ee8:	push	{fp, lr}
   12eec:	mov	fp, sp
   12ef0:	sub	sp, sp, #32
   12ef4:	str	r0, [fp, #-8]
   12ef8:	ldr	r0, [fp, #-8]
   12efc:	ldr	r0, [r0]
   12f00:	str	r0, [fp, #-12]
   12f04:	ldr	r0, [fp, #-12]
   12f08:	cmn	r0, #1
   12f0c:	bne	12f1c <atomuse+0x34>
   12f10:	mvn	r0, #0
   12f14:	str	r0, [fp, #-4]
   12f18:	b	13074 <atomuse+0x18c>
   12f1c:	ldr	r0, [fp, #-12]
   12f20:	and	r0, r0, #7
   12f24:	cmp	r0, #7
   12f28:	str	r0, [sp, #16]
   12f2c:	bhi	13070 <atomuse+0x188>
   12f30:	add	r0, pc, #8
   12f34:	ldr	r1, [sp, #16]
   12f38:	ldr	r2, [r0, r1, lsl #2]
   12f3c:	add	pc, r0, r2
   12f40:	.word	0x0000006c
   12f44:	.word	0x0000006c
   12f48:	.word	0x000000c8
   12f4c:	.word	0x000000d4
   12f50:	.word	0x000000e0
   12f54:	.word	0x000000e0
   12f58:	.word	0x00000020
   12f5c:	.word	0x00000108
   12f60:	ldr	r0, [fp, #-12]
   12f64:	and	r0, r0, #24
   12f68:	cmp	r0, #16
   12f6c:	bne	12f7c <atomuse+0x94>
   12f70:	movw	r0, #16
   12f74:	str	r0, [sp, #12]
   12f78:	b	12fa0 <atomuse+0xb8>
   12f7c:	ldr	r0, [fp, #-12]
   12f80:	and	r0, r0, #24
   12f84:	cmp	r0, #8
   12f88:	movw	r0, #0
   12f8c:	moveq	r0, #1
   12f90:	tst	r0, #1
   12f94:	movw	r0, #17
   12f98:	mvneq	r0, #0
   12f9c:	str	r0, [sp, #12]
   12fa0:	ldr	r0, [sp, #12]
   12fa4:	str	r0, [fp, #-4]
   12fa8:	b	13074 <atomuse+0x18c>
   12fac:	ldr	r0, [fp, #-12]
   12fb0:	and	r0, r0, #224	; 0xe0
   12fb4:	cmp	r0, #64	; 0x40
   12fb8:	bne	12fc8 <atomuse+0xe0>
   12fbc:	movw	r0, #17
   12fc0:	str	r0, [sp, #8]
   12fc4:	b	12ffc <atomuse+0x114>
   12fc8:	ldr	r0, [fp, #-12]
   12fcc:	and	r0, r0, #224	; 0xe0
   12fd0:	cmp	r0, #96	; 0x60
   12fd4:	bne	12fe8 <atomuse+0x100>
   12fd8:	ldr	r0, [fp, #-8]
   12fdc:	ldr	r0, [r0, #12]
   12fe0:	str	r0, [sp, #4]
   12fe4:	b	12ff4 <atomuse+0x10c>
   12fe8:	mvn	r0, #0
   12fec:	str	r0, [sp, #4]
   12ff0:	b	12ff4 <atomuse+0x10c>
   12ff4:	ldr	r0, [sp, #4]
   12ff8:	str	r0, [sp, #8]
   12ffc:	ldr	r0, [sp, #8]
   13000:	str	r0, [fp, #-4]
   13004:	b	13074 <atomuse+0x18c>
   13008:	movw	r0, #16
   1300c:	str	r0, [fp, #-4]
   13010:	b	13074 <atomuse+0x18c>
   13014:	movw	r0, #17
   13018:	str	r0, [fp, #-4]
   1301c:	b	13074 <atomuse+0x18c>
   13020:	ldr	r0, [fp, #-12]
   13024:	and	r0, r0, #8
   13028:	cmp	r0, #8
   1302c:	bne	1303c <atomuse+0x154>
   13030:	movw	r0, #18
   13034:	str	r0, [fp, #-4]
   13038:	b	13074 <atomuse+0x18c>
   1303c:	movw	r0, #16
   13040:	str	r0, [fp, #-4]
   13044:	b	13074 <atomuse+0x18c>
   13048:	ldr	r0, [fp, #-12]
   1304c:	and	r0, r0, #248	; 0xf8
   13050:	cmp	r0, #128	; 0x80
   13054:	movw	r0, #0
   13058:	moveq	r0, #1
   1305c:	tst	r0, #1
   13060:	movw	r0, #17
   13064:	moveq	r0, #16
   13068:	str	r0, [fp, #-4]
   1306c:	b	13074 <atomuse+0x18c>
   13070:	bl	1048 <abort@plt>
   13074:	ldr	r0, [fp, #-4]
   13078:	mov	sp, fp
   1307c:	pop	{fp, pc}

00013080 <atomdef>:
   13080:	sub	sp, sp, #12
   13084:	str	r0, [sp, #4]
   13088:	ldr	r0, [sp, #4]
   1308c:	ldr	r0, [r0]
   13090:	cmn	r0, #1
   13094:	bne	130a4 <atomdef+0x24>
   13098:	mvn	r0, #0
   1309c:	str	r0, [sp, #8]
   130a0:	b	13148 <atomdef+0xc8>
   130a4:	ldr	r0, [sp, #4]
   130a8:	ldr	r0, [r0]
   130ac:	and	r0, r0, #7
   130b0:	cmp	r0, #7
   130b4:	str	r0, [sp]
   130b8:	bhi	13140 <atomdef+0xc0>
   130bc:	add	r0, pc, #8
   130c0:	ldr	r1, [sp]
   130c4:	ldr	r2, [r0, r1, lsl #2]
   130c8:	add	pc, r0, r2
   130cc:	.word	0x00000020
   130d0:	.word	0x0000002c
   130d4:	.word	0x00000038
   130d8:	.word	0x00000038
   130dc:	.word	0x00000020
   130e0:	.word	0x00000074
   130e4:	.word	0x00000074
   130e8:	.word	0x00000048
   130ec:	movw	r0, #16
   130f0:	str	r0, [sp, #8]
   130f4:	b	13148 <atomdef+0xc8>
   130f8:	movw	r0, #17
   130fc:	str	r0, [sp, #8]
   13100:	b	13148 <atomdef+0xc8>
   13104:	ldr	r0, [sp, #4]
   13108:	ldr	r0, [r0, #12]
   1310c:	str	r0, [sp, #8]
   13110:	b	13148 <atomdef+0xc8>
   13114:	ldr	r0, [sp, #4]
   13118:	ldr	r0, [r0]
   1311c:	and	r0, r0, #248	; 0xf8
   13120:	cmp	r0, #0
   13124:	movw	r0, #0
   13128:	moveq	r0, #1
   1312c:	tst	r0, #1
   13130:	movw	r0, #17
   13134:	moveq	r0, #16
   13138:	str	r0, [sp, #8]
   1313c:	b	13148 <atomdef+0xc8>
   13140:	mvn	r0, #0
   13144:	str	r0, [sp, #8]
   13148:	ldr	r0, [sp, #8]
   1314c:	add	sp, sp, #12
   13150:	bx	lr

00013154 <propedom>:
   13154:	sub	sp, sp, #28
   13158:	str	r0, [sp, #24]
   1315c:	ldr	r0, [sp, #24]
   13160:	ldr	r1, [r0]
   13164:	ldr	r0, [r0, #8]
   13168:	and	r2, r1, #31
   1316c:	mov	r3, #1
   13170:	lsl	r2, r3, r2
   13174:	lsr	r1, r1, #5
   13178:	add	r0, r0, r1, lsl #2
   1317c:	ldr	r1, [r0]
   13180:	orr	r1, r1, r2
   13184:	str	r1, [r0]
   13188:	ldr	r0, [sp, #24]
   1318c:	ldr	r0, [r0, #12]
   13190:	movw	r1, #0
   13194:	cmp	r0, r1
   13198:	beq	13280 <propedom+0x12c>
   1319c:	ldr	r0, [pc, #228]	; 13288 <propedom+0x134>
   131a0:	add	r0, pc, r0
   131a4:	ldr	r1, [sp, #24]
   131a8:	ldr	r1, [r1, #12]
   131ac:	ldr	r1, [r1, #56]	; 0x38
   131b0:	str	r1, [sp, #20]
   131b4:	ldr	r1, [sp, #24]
   131b8:	ldr	r1, [r1, #8]
   131bc:	str	r1, [sp, #16]
   131c0:	ldr	r0, [r0]
   131c4:	str	r0, [sp, #12]
   131c8:	ldr	r0, [sp, #12]
   131cc:	mvn	r1, #0
   131d0:	add	r0, r0, r1
   131d4:	str	r0, [sp, #12]
   131d8:	cmp	r0, #0
   131dc:	blt	1320c <propedom+0xb8>
   131e0:	ldr	r0, [sp, #16]
   131e4:	add	r1, r0, #4
   131e8:	str	r1, [sp, #16]
   131ec:	ldr	r0, [r0]
   131f0:	ldr	r1, [sp, #20]
   131f4:	add	r2, r1, #4
   131f8:	str	r2, [sp, #20]
   131fc:	ldr	r2, [r1]
   13200:	and	r0, r2, r0
   13204:	str	r0, [r1]
   13208:	b	131c8 <propedom+0x74>
   1320c:	ldr	r0, [pc, #120]	; 1328c <propedom+0x138>
   13210:	add	r0, pc, r0
   13214:	ldr	r1, [sp, #24]
   13218:	ldr	r1, [r1, #12]
   1321c:	ldr	r1, [r1, #80]	; 0x50
   13220:	str	r1, [sp, #8]
   13224:	ldr	r1, [sp, #24]
   13228:	ldr	r1, [r1, #8]
   1322c:	str	r1, [sp, #4]
   13230:	ldr	r0, [r0]
   13234:	str	r0, [sp]
   13238:	ldr	r0, [sp]
   1323c:	mvn	r1, #0
   13240:	add	r0, r0, r1
   13244:	str	r0, [sp]
   13248:	cmp	r0, #0
   1324c:	blt	1327c <propedom+0x128>
   13250:	ldr	r0, [sp, #4]
   13254:	add	r1, r0, #4
   13258:	str	r1, [sp, #4]
   1325c:	ldr	r0, [r0]
   13260:	ldr	r1, [sp, #8]
   13264:	add	r2, r1, #4
   13268:	str	r2, [sp, #8]
   1326c:	ldr	r2, [r1]
   13270:	and	r0, r2, r0
   13274:	str	r0, [r1]
   13278:	b	13238 <propedom+0xe4>
   1327c:	b	13280 <propedom+0x12c>
   13280:	add	sp, sp, #28
   13284:	bx	lr
   13288:	.word	0x00027594
   1328c:	.word	0x00027524

00013290 <init_val>:
   13290:	push	{fp, lr}
   13294:	mov	fp, sp
   13298:	sub	sp, sp, #8
   1329c:	ldr	r0, [pc, #112]	; 13314 <init_val+0x84>
   132a0:	add	r0, pc, r0
   132a4:	ldr	r1, [pc, #108]	; 13318 <init_val+0x88>
   132a8:	add	r1, pc, r1
   132ac:	mov	r2, #0
   132b0:	str	r2, [r1]
   132b4:	ldr	r1, [pc, #96]	; 1331c <init_val+0x8c>
   132b8:	ldr	r1, [pc, r1]
   132bc:	ldr	r2, [pc, #92]	; 13320 <init_val+0x90>
   132c0:	add	r2, pc, r2
   132c4:	str	r1, [r2]
   132c8:	ldr	r1, [pc, #84]	; 13324 <init_val+0x94>
   132cc:	ldr	r1, [pc, r1]
   132d0:	ldr	r2, [pc, #80]	; 13328 <init_val+0x98>
   132d4:	ldr	r2, [pc, r2]
   132d8:	lsl	r2, r2, #3
   132dc:	str	r0, [sp, #4]
   132e0:	mov	r0, r1
   132e4:	movw	r1, #0
   132e8:	and	r3, r1, #255	; 0xff
   132ec:	str	r1, [sp]
   132f0:	mov	r1, r3
   132f4:	bl	fac <memset@plt>
   132f8:	ldr	r0, [sp, #4]
   132fc:	ldr	r1, [sp]
   13300:	and	r1, r1, #255	; 0xff
   13304:	movw	r2, #852	; 0x354
   13308:	bl	fac <memset@plt>
   1330c:	mov	sp, fp
   13310:	pop	{fp, pc}
   13314:	.word	0x000274a0
   13318:	.word	0x00027490
   1331c:	.word	0x000278b4
   13320:	.word	0x000278a8
   13324:	.word	0x000278a4
   13328:	.word	0x00027468

0001332c <find_inedges>:
   1332c:	push	{fp, lr}
   13330:	mov	fp, sp
   13334:	sub	sp, sp, #16
   13338:	str	r0, [fp, #-4]
   1333c:	movw	r0, #0
   13340:	str	r0, [sp, #8]
   13344:	ldr	r0, [pc, #212]	; 13420 <find_inedges+0xf4>
   13348:	add	r0, pc, r0
   1334c:	ldr	r1, [sp, #8]
   13350:	ldr	r0, [r0]
   13354:	cmp	r1, r0
   13358:	bge	13388 <find_inedges+0x5c>
   1335c:	ldr	r0, [pc, #192]	; 13424 <find_inedges+0xf8>
   13360:	ldr	r0, [pc, r0]
   13364:	ldr	r1, [sp, #8]
   13368:	add	r0, r0, r1, lsl #2
   1336c:	ldr	r0, [r0]
   13370:	movw	r1, #0
   13374:	str	r1, [r0, #112]	; 0x70
   13378:	ldr	r0, [sp, #8]
   1337c:	add	r0, r0, #1
   13380:	str	r0, [sp, #8]
   13384:	b	13344 <find_inedges+0x18>
   13388:	ldr	r0, [fp, #-4]
   1338c:	ldr	r0, [r0, #36]	; 0x24
   13390:	str	r0, [sp, #8]
   13394:	ldr	r0, [sp, #8]
   13398:	cmp	r0, #0
   1339c:	ble	13418 <find_inedges+0xec>
   133a0:	ldr	r0, [pc, #128]	; 13428 <find_inedges+0xfc>
   133a4:	ldr	r0, [pc, r0]
   133a8:	ldr	r1, [sp, #8]
   133ac:	add	r0, r0, r1, lsl #2
   133b0:	ldr	r0, [r0]
   133b4:	str	r0, [sp, #4]
   133b8:	ldr	r0, [sp, #4]
   133bc:	movw	r1, #0
   133c0:	cmp	r0, r1
   133c4:	beq	13400 <find_inedges+0xd4>
   133c8:	ldr	r0, [sp, #4]
   133cc:	add	r0, r0, #48	; 0x30
   133d0:	ldr	r1, [sp, #4]
   133d4:	ldr	r1, [r1, #60]	; 0x3c
   133d8:	bl	13eb4 <link_inedge>
   133dc:	ldr	r0, [sp, #4]
   133e0:	add	r0, r0, #72	; 0x48
   133e4:	ldr	r1, [sp, #4]
   133e8:	ldr	r1, [r1, #84]	; 0x54
   133ec:	bl	13eb4 <link_inedge>
   133f0:	ldr	r0, [sp, #4]
   133f4:	ldr	r0, [r0, #100]	; 0x64
   133f8:	str	r0, [sp, #4]
   133fc:	b	133b8 <find_inedges+0x8c>
   13400:	b	13404 <find_inedges+0xd8>
   13404:	ldr	r0, [sp, #8]
   13408:	mvn	r1, #0
   1340c:	add	r0, r0, r1
   13410:	str	r0, [sp, #8]
   13414:	b	13394 <find_inedges+0x68>
   13418:	mov	sp, fp
   1341c:	pop	{fp, pc}
   13420:	.word	0x000273d4
   13424:	.word	0x00027800
   13428:	.word	0x000277b8

0001342c <opt_blk>:
   1342c:	push	{fp, lr}
   13430:	mov	fp, sp
   13434:	sub	sp, sp, #32
   13438:	str	r0, [fp, #-4]
   1343c:	str	r1, [fp, #-8]
   13440:	ldr	r0, [fp, #-4]
   13444:	ldr	r0, [r0, #112]	; 0x70
   13448:	str	r0, [sp, #16]
   1344c:	ldr	r0, [sp, #16]
   13450:	movw	r1, #0
   13454:	cmp	r0, r1
   13458:	bne	13478 <opt_blk+0x4c>
   1345c:	ldr	r0, [fp, #-4]
   13460:	add	r0, r0, #136	; 0x88
   13464:	movw	r1, #0
   13468:	and	r1, r1, #255	; 0xff
   1346c:	movw	r2, #72	; 0x48
   13470:	bl	fac <memset@plt>
   13474:	b	13520 <opt_blk+0xf4>
   13478:	ldr	r0, [fp, #-4]
   1347c:	add	r0, r0, #136	; 0x88
   13480:	ldr	r1, [sp, #16]
   13484:	ldr	r1, [r1, #16]
   13488:	add	r1, r1, #136	; 0x88
   1348c:	movw	r2, #72	; 0x48
   13490:	bl	ee0 <memcpy@plt>
   13494:	ldr	r0, [sp, #16]
   13498:	ldr	r0, [r0, #20]
   1349c:	str	r0, [sp, #16]
   134a0:	movw	r1, #0
   134a4:	cmp	r0, r1
   134a8:	beq	1351c <opt_blk+0xf0>
   134ac:	movw	r0, #0
   134b0:	str	r0, [sp, #12]
   134b4:	ldr	r0, [sp, #12]
   134b8:	cmp	r0, #18
   134bc:	bge	13518 <opt_blk+0xec>
   134c0:	ldr	r0, [fp, #-4]
   134c4:	ldr	r1, [sp, #12]
   134c8:	add	r0, r0, r1, lsl #2
   134cc:	ldr	r0, [r0, #136]	; 0x88
   134d0:	ldr	r2, [sp, #16]
   134d4:	ldr	r2, [r2, #16]
   134d8:	add	r2, r2, #136	; 0x88
   134dc:	add	r1, r2, r1, lsl #2
   134e0:	ldr	r1, [r1]
   134e4:	cmp	r0, r1
   134e8:	beq	13504 <opt_blk+0xd8>
   134ec:	ldr	r0, [fp, #-4]
   134f0:	add	r0, r0, #136	; 0x88
   134f4:	ldr	r1, [sp, #12]
   134f8:	add	r0, r0, r1, lsl #2
   134fc:	movw	r1, #0
   13500:	str	r1, [r0]
   13504:	b	13508 <opt_blk+0xdc>
   13508:	ldr	r0, [sp, #12]
   1350c:	add	r0, r0, #1
   13510:	str	r0, [sp, #12]
   13514:	b	134b4 <opt_blk+0x88>
   13518:	b	13494 <opt_blk+0x68>
   1351c:	b	13520 <opt_blk+0xf4>
   13520:	ldr	r0, [fp, #-4]
   13524:	ldr	r0, [r0, #200]	; 0xc8
   13528:	str	r0, [sp, #8]
   1352c:	ldr	r0, [fp, #-4]
   13530:	ldr	r0, [r0, #204]	; 0xcc
   13534:	str	r0, [sp, #4]
   13538:	ldr	r0, [fp, #-4]
   1353c:	ldr	r0, [r0, #4]
   13540:	str	r0, [fp, #-12]
   13544:	ldr	r0, [fp, #-12]
   13548:	movw	r1, #0
   1354c:	cmp	r0, r1
   13550:	beq	13578 <opt_blk+0x14c>
   13554:	ldr	r0, [fp, #-12]
   13558:	ldr	r1, [fp, #-4]
   1355c:	add	r1, r1, #136	; 0x88
   13560:	ldr	r2, [fp, #-8]
   13564:	bl	13ee4 <opt_stmt>
   13568:	ldr	r0, [fp, #-12]
   1356c:	ldr	r0, [r0, #16]
   13570:	str	r0, [fp, #-12]
   13574:	b	13544 <opt_blk+0x118>
   13578:	ldr	r0, [fp, #-8]
   1357c:	cmp	r0, #0
   13580:	beq	13618 <opt_blk+0x1ec>
   13584:	ldr	r0, [fp, #-4]
   13588:	ldr	r0, [r0, #128]	; 0x80
   1358c:	cmp	r0, #0
   13590:	bne	135d4 <opt_blk+0x1a8>
   13594:	ldr	r0, [sp, #8]
   13598:	cmp	r0, #0
   1359c:	beq	135d4 <opt_blk+0x1a8>
   135a0:	ldr	r0, [fp, #-4]
   135a4:	ldr	r0, [r0, #200]	; 0xc8
   135a8:	ldr	r1, [sp, #8]
   135ac:	cmp	r0, r1
   135b0:	bne	135d4 <opt_blk+0x1a8>
   135b4:	ldr	r0, [sp, #4]
   135b8:	cmp	r0, #0
   135bc:	beq	135d4 <opt_blk+0x1a8>
   135c0:	ldr	r0, [fp, #-4]
   135c4:	ldr	r0, [r0, #204]	; 0xcc
   135c8:	ldr	r1, [sp, #4]
   135cc:	cmp	r0, r1
   135d0:	beq	135e8 <opt_blk+0x1bc>
   135d4:	ldr	r0, [fp, #-4]
   135d8:	ldr	r0, [r0, #8]
   135dc:	and	r0, r0, #7
   135e0:	cmp	r0, #6
   135e4:	bne	13618 <opt_blk+0x1ec>
   135e8:	ldr	r0, [fp, #-4]
   135ec:	ldr	r0, [r0, #4]
   135f0:	movw	r1, #0
   135f4:	cmp	r0, r1
   135f8:	beq	13614 <opt_blk+0x1e8>
   135fc:	ldr	r0, [pc, #156]	; 136a0 <opt_blk+0x274>
   13600:	add	r0, pc, r0
   13604:	ldr	r1, [fp, #-4]
   13608:	movw	r2, #0
   1360c:	str	r2, [r1, #4]
   13610:	str	r2, [r0]
   13614:	b	13628 <opt_blk+0x1fc>
   13618:	ldr	r0, [fp, #-4]
   1361c:	bl	14ae8 <opt_peep>
   13620:	ldr	r0, [fp, #-4]
   13624:	bl	15174 <opt_deadstores>
   13628:	ldr	r0, [fp, #-4]
   1362c:	ldr	r0, [r0, #8]
   13630:	and	r0, r0, #8
   13634:	cmp	r0, #0
   13638:	bne	13660 <opt_blk+0x234>
   1363c:	ldr	r0, [fp, #-4]
   13640:	ldr	r1, [r0, #20]
   13644:	movw	r0, #0
   13648:	str	r0, [sp]
   1364c:	ldr	r2, [sp]
   13650:	bl	1527c <F>
   13654:	ldr	r1, [fp, #-4]
   13658:	str	r0, [r1, #132]	; 0x84
   1365c:	b	13670 <opt_blk+0x244>
   13660:	ldr	r0, [fp, #-4]
   13664:	ldr	r0, [r0, #204]	; 0xcc
   13668:	ldr	r1, [fp, #-4]
   1366c:	str	r0, [r1, #132]	; 0x84
   13670:	ldr	r0, [fp, #-4]
   13674:	ldr	r0, [r0, #8]
   13678:	ldr	r1, [fp, #-4]
   1367c:	str	r0, [r1, #52]	; 0x34
   13680:	ldr	r0, [fp, #-4]
   13684:	ldr	r0, [r0, #8]
   13688:	movw	r1, #0
   1368c:	sub	r0, r1, r0
   13690:	ldr	r1, [fp, #-4]
   13694:	str	r0, [r1, #76]	; 0x4c
   13698:	mov	sp, fp
   1369c:	pop	{fp, pc}
   136a0:	.word	0x00027118

000136a4 <opt_j>:
   136a4:	push	{fp, lr}
   136a8:	mov	fp, sp
   136ac:	sub	sp, sp, #24
   136b0:	str	r0, [fp, #-4]
   136b4:	ldr	r0, [fp, #-4]
   136b8:	ldr	r0, [r0, #12]
   136bc:	ldr	r0, [r0, #60]	; 0x3c
   136c0:	movw	r1, #0
   136c4:	cmp	r0, r1
   136c8:	bne	136d0 <opt_j+0x2c>
   136cc:	b	1384c <opt_j+0x1a8>
   136d0:	ldr	r0, [fp, #-4]
   136d4:	ldr	r0, [r0, #12]
   136d8:	ldr	r0, [r0, #60]	; 0x3c
   136dc:	ldr	r1, [fp, #-4]
   136e0:	ldr	r1, [r1, #12]
   136e4:	ldr	r1, [r1, #84]	; 0x54
   136e8:	cmp	r0, r1
   136ec:	bne	13738 <opt_j+0x94>
   136f0:	ldr	r0, [fp, #-4]
   136f4:	ldr	r0, [r0, #16]
   136f8:	ldr	r1, [fp, #-4]
   136fc:	ldr	r1, [r1, #12]
   13700:	ldr	r1, [r1, #60]	; 0x3c
   13704:	bl	15850 <use_conflict>
   13708:	cmp	r0, #0
   1370c:	bne	13734 <opt_j+0x90>
   13710:	ldr	r0, [pc, #316]	; 13854 <opt_j+0x1b0>
   13714:	add	r0, pc, r0
   13718:	movw	r1, #0
   1371c:	str	r1, [r0]
   13720:	ldr	r0, [fp, #-4]
   13724:	ldr	r0, [r0, #12]
   13728:	ldr	r0, [r0, #60]	; 0x3c
   1372c:	ldr	r1, [fp, #-4]
   13730:	str	r0, [r1, #12]
   13734:	b	13738 <opt_j+0x94>
   13738:	b	1373c <opt_j+0x98>
   1373c:	movw	r0, #0
   13740:	str	r0, [fp, #-8]
   13744:	ldr	r0, [pc, #268]	; 13858 <opt_j+0x1b4>
   13748:	add	r0, pc, r0
   1374c:	ldr	r1, [fp, #-8]
   13750:	ldr	r0, [r0]
   13754:	cmp	r1, r0
   13758:	bge	1384c <opt_j+0x1a8>
   1375c:	ldr	r0, [fp, #-4]
   13760:	ldr	r0, [r0, #8]
   13764:	ldr	r1, [fp, #-8]
   13768:	add	r0, r0, r1, lsl #2
   1376c:	ldr	r0, [r0]
   13770:	str	r0, [sp, #4]
   13774:	ldr	r0, [sp, #4]
   13778:	cmp	r0, #0
   1377c:	beq	13838 <opt_j+0x194>
   13780:	ldr	r0, [sp, #4]
   13784:	bl	1024 <ffs@plt>
   13788:	sub	r0, r0, #1
   1378c:	str	r0, [sp, #12]
   13790:	ldr	r0, [sp, #12]
   13794:	ldr	lr, [sp, #4]
   13798:	mov	r1, #1
   1379c:	bic	r0, lr, r1, lsl r0
   137a0:	str	r0, [sp, #4]
   137a4:	ldr	r0, [fp, #-8]
   137a8:	ldr	r1, [sp, #12]
   137ac:	add	r0, r1, r0, lsl #5
   137b0:	str	r0, [sp, #12]
   137b4:	ldr	r0, [fp, #-4]
   137b8:	ldr	r0, [r0, #12]
   137bc:	ldr	r1, [pc, #156]	; 13860 <opt_j+0x1bc>
   137c0:	ldr	r1, [pc, r1]
   137c4:	ldr	lr, [sp, #12]
   137c8:	add	r1, r1, lr, lsl #2
   137cc:	ldr	r1, [r1]
   137d0:	bl	15910 <fold_edge>
   137d4:	str	r0, [sp, #8]
   137d8:	ldr	r0, [sp, #8]
   137dc:	movw	r1, #0
   137e0:	cmp	r0, r1
   137e4:	beq	13834 <opt_j+0x190>
   137e8:	ldr	r0, [fp, #-4]
   137ec:	ldr	r0, [r0, #16]
   137f0:	ldr	r1, [sp, #8]
   137f4:	bl	15850 <use_conflict>
   137f8:	cmp	r0, #0
   137fc:	bne	13834 <opt_j+0x190>
   13800:	ldr	r0, [pc, #84]	; 1385c <opt_j+0x1b8>
   13804:	add	r0, pc, r0
   13808:	movw	r1, #0
   1380c:	str	r1, [r0]
   13810:	ldr	r0, [sp, #8]
   13814:	ldr	r2, [fp, #-4]
   13818:	str	r0, [r2, #12]
   1381c:	ldr	r0, [sp, #8]
   13820:	ldr	r0, [r0, #60]	; 0x3c
   13824:	cmp	r0, r1
   13828:	beq	13830 <opt_j+0x18c>
   1382c:	b	1373c <opt_j+0x98>
   13830:	b	1384c <opt_j+0x1a8>
   13834:	b	13774 <opt_j+0xd0>
   13838:	b	1383c <opt_j+0x198>
   1383c:	ldr	r0, [fp, #-8]
   13840:	add	r0, r0, #1
   13844:	str	r0, [fp, #-8]
   13848:	b	13744 <opt_j+0xa0>
   1384c:	mov	sp, fp
   13850:	pop	{fp, pc}
   13854:	.word	0x00027004
   13858:	.word	0x00026fec
   1385c:	.word	0x00026f14
   13860:	.word	0x000273a4

00013864 <or_pullup>:
   13864:	sub	sp, sp, #28
   13868:	str	r0, [sp, #24]
   1386c:	ldr	r0, [sp, #24]
   13870:	ldr	r0, [r0, #112]	; 0x70
   13874:	str	r0, [sp]
   13878:	ldr	r0, [sp]
   1387c:	movw	r1, #0
   13880:	cmp	r0, r1
   13884:	bne	1388c <or_pullup+0x28>
   13888:	b	13b80 <or_pullup+0x31c>
   1388c:	ldr	r0, [sp]
   13890:	ldr	r0, [r0, #16]
   13894:	ldr	r0, [r0, #200]	; 0xc8
   13898:	str	r0, [sp, #20]
   1389c:	ldr	r0, [sp]
   138a0:	ldr	r0, [r0, #20]
   138a4:	str	r0, [sp]
   138a8:	ldr	r0, [sp]
   138ac:	movw	r1, #0
   138b0:	cmp	r0, r1
   138b4:	beq	138e8 <or_pullup+0x84>
   138b8:	ldr	r0, [sp, #20]
   138bc:	ldr	r1, [sp]
   138c0:	ldr	r1, [r1, #16]
   138c4:	ldr	r1, [r1, #200]	; 0xc8
   138c8:	cmp	r0, r1
   138cc:	beq	138d4 <or_pullup+0x70>
   138d0:	b	13b80 <or_pullup+0x31c>
   138d4:	b	138d8 <or_pullup+0x74>
   138d8:	ldr	r0, [sp]
   138dc:	ldr	r0, [r0, #20]
   138e0:	str	r0, [sp]
   138e4:	b	138a8 <or_pullup+0x44>
   138e8:	ldr	r0, [sp, #24]
   138ec:	ldr	r0, [r0, #112]	; 0x70
   138f0:	ldr	r0, [r0, #16]
   138f4:	ldr	r0, [r0, #60]	; 0x3c
   138f8:	ldr	r1, [sp, #24]
   138fc:	cmp	r0, r1
   13900:	bne	13920 <or_pullup+0xbc>
   13904:	ldr	r0, [sp, #24]
   13908:	ldr	r0, [r0, #112]	; 0x70
   1390c:	ldr	r0, [r0, #16]
   13910:	add	r0, r0, #48	; 0x30
   13914:	add	r0, r0, #12
   13918:	str	r0, [sp, #8]
   1391c:	b	13938 <or_pullup+0xd4>
   13920:	ldr	r0, [sp, #24]
   13924:	ldr	r0, [r0, #112]	; 0x70
   13928:	ldr	r0, [r0, #16]
   1392c:	add	r0, r0, #72	; 0x48
   13930:	add	r0, r0, #12
   13934:	str	r0, [sp, #8]
   13938:	movw	r0, #1
   1393c:	str	r0, [sp, #16]
   13940:	ldr	r0, [sp, #8]
   13944:	ldr	r0, [r0]
   13948:	movw	r1, #0
   1394c:	cmp	r0, r1
   13950:	bne	13958 <or_pullup+0xf4>
   13954:	b	13b80 <or_pullup+0x31c>
   13958:	ldr	r0, [sp, #8]
   1395c:	ldr	r0, [r0]
   13960:	ldr	r0, [r0, #60]	; 0x3c
   13964:	ldr	r1, [sp, #24]
   13968:	ldr	r1, [r1, #60]	; 0x3c
   1396c:	cmp	r0, r1
   13970:	beq	13978 <or_pullup+0x114>
   13974:	b	13b80 <or_pullup+0x31c>
   13978:	ldr	r0, [sp, #8]
   1397c:	ldr	r0, [r0]
   13980:	ldr	r0, [r0, #104]	; 0x68
   13984:	ldr	r1, [sp, #24]
   13988:	ldr	r1, [r1]
   1398c:	lsr	r1, r1, #5
   13990:	add	r0, r0, r1, lsl #2
   13994:	ldr	r0, [r0]
   13998:	ldr	r1, [sp, #24]
   1399c:	ldr	r1, [r1]
   139a0:	and	r1, r1, #31
   139a4:	movw	r2, #1
   139a8:	lsl	r1, r2, r1
   139ac:	and	r0, r0, r1
   139b0:	cmp	r0, #0
   139b4:	bne	139bc <or_pullup+0x158>
   139b8:	b	13b80 <or_pullup+0x31c>
   139bc:	ldr	r0, [sp, #8]
   139c0:	ldr	r0, [r0]
   139c4:	ldr	r0, [r0, #200]	; 0xc8
   139c8:	ldr	r1, [sp, #20]
   139cc:	cmp	r0, r1
   139d0:	beq	139d8 <or_pullup+0x174>
   139d4:	b	139f8 <or_pullup+0x194>
   139d8:	ldr	r0, [sp, #8]
   139dc:	ldr	r0, [r0]
   139e0:	add	r0, r0, #72	; 0x48
   139e4:	add	r0, r0, #12
   139e8:	str	r0, [sp, #8]
   139ec:	movw	r0, #0
   139f0:	str	r0, [sp, #16]
   139f4:	b	13940 <or_pullup+0xdc>
   139f8:	ldr	r0, [sp, #8]
   139fc:	ldr	r0, [r0]
   13a00:	add	r0, r0, #72	; 0x48
   13a04:	add	r0, r0, #12
   13a08:	str	r0, [sp, #4]
   13a0c:	ldr	r0, [sp, #4]
   13a10:	ldr	r0, [r0]
   13a14:	movw	r1, #0
   13a18:	cmp	r0, r1
   13a1c:	bne	13a24 <or_pullup+0x1c0>
   13a20:	b	13b80 <or_pullup+0x31c>
   13a24:	ldr	r0, [sp, #4]
   13a28:	ldr	r0, [r0]
   13a2c:	ldr	r0, [r0, #60]	; 0x3c
   13a30:	ldr	r1, [sp, #24]
   13a34:	ldr	r1, [r1, #60]	; 0x3c
   13a38:	cmp	r0, r1
   13a3c:	beq	13a44 <or_pullup+0x1e0>
   13a40:	b	13b80 <or_pullup+0x31c>
   13a44:	ldr	r0, [sp, #4]
   13a48:	ldr	r0, [r0]
   13a4c:	ldr	r0, [r0, #104]	; 0x68
   13a50:	ldr	r1, [sp, #24]
   13a54:	ldr	r1, [r1]
   13a58:	lsr	r1, r1, #5
   13a5c:	add	r0, r0, r1, lsl #2
   13a60:	ldr	r0, [r0]
   13a64:	ldr	r1, [sp, #24]
   13a68:	ldr	r1, [r1]
   13a6c:	and	r1, r1, #31
   13a70:	movw	r2, #1
   13a74:	lsl	r1, r2, r1
   13a78:	and	r0, r0, r1
   13a7c:	cmp	r0, #0
   13a80:	bne	13a88 <or_pullup+0x224>
   13a84:	b	13b80 <or_pullup+0x31c>
   13a88:	ldr	r0, [sp, #4]
   13a8c:	ldr	r0, [r0]
   13a90:	ldr	r0, [r0, #200]	; 0xc8
   13a94:	ldr	r1, [sp, #20]
   13a98:	cmp	r0, r1
   13a9c:	bne	13aa4 <or_pullup+0x240>
   13aa0:	b	13abc <or_pullup+0x258>
   13aa4:	ldr	r0, [sp, #4]
   13aa8:	ldr	r0, [r0]
   13aac:	add	r0, r0, #72	; 0x48
   13ab0:	add	r0, r0, #12
   13ab4:	str	r0, [sp, #4]
   13ab8:	b	13a0c <or_pullup+0x1a8>
   13abc:	ldr	r0, [sp, #4]
   13ac0:	ldr	r0, [r0]
   13ac4:	str	r0, [sp, #12]
   13ac8:	ldr	r0, [sp, #12]
   13acc:	ldr	r0, [r0, #84]	; 0x54
   13ad0:	ldr	r1, [sp, #4]
   13ad4:	str	r0, [r1]
   13ad8:	ldr	r0, [sp, #8]
   13adc:	ldr	r0, [r0]
   13ae0:	ldr	r1, [sp, #12]
   13ae4:	str	r0, [r1, #84]	; 0x54
   13ae8:	ldr	r0, [sp, #16]
   13aec:	cmp	r0, #0
   13af0:	beq	13b64 <or_pullup+0x300>
   13af4:	ldr	r0, [sp, #24]
   13af8:	ldr	r0, [r0, #112]	; 0x70
   13afc:	str	r0, [sp]
   13b00:	ldr	r0, [sp]
   13b04:	movw	r1, #0
   13b08:	cmp	r0, r1
   13b0c:	beq	13b60 <or_pullup+0x2fc>
   13b10:	ldr	r0, [sp]
   13b14:	ldr	r0, [r0, #16]
   13b18:	ldr	r0, [r0, #60]	; 0x3c
   13b1c:	ldr	r1, [sp, #24]
   13b20:	cmp	r0, r1
   13b24:	bne	13b3c <or_pullup+0x2d8>
   13b28:	ldr	r0, [sp, #12]
   13b2c:	ldr	r1, [sp]
   13b30:	ldr	r1, [r1, #16]
   13b34:	str	r0, [r1, #60]	; 0x3c
   13b38:	b	13b4c <or_pullup+0x2e8>
   13b3c:	ldr	r0, [sp, #12]
   13b40:	ldr	r1, [sp]
   13b44:	ldr	r1, [r1, #16]
   13b48:	str	r0, [r1, #84]	; 0x54
   13b4c:	b	13b50 <or_pullup+0x2ec>
   13b50:	ldr	r0, [sp]
   13b54:	ldr	r0, [r0, #20]
   13b58:	str	r0, [sp]
   13b5c:	b	13b00 <or_pullup+0x29c>
   13b60:	b	13b70 <or_pullup+0x30c>
   13b64:	ldr	r0, [sp, #12]
   13b68:	ldr	r1, [sp, #8]
   13b6c:	str	r0, [r1]
   13b70:	ldr	r0, [pc, #16]	; 13b88 <or_pullup+0x324>
   13b74:	add	r0, pc, r0
   13b78:	movw	r1, #0
   13b7c:	str	r1, [r0]
   13b80:	add	sp, sp, #28
   13b84:	bx	lr
   13b88:	.word	0x00026ba4

00013b8c <and_pullup>:
   13b8c:	sub	sp, sp, #28
   13b90:	str	r0, [sp, #24]
   13b94:	ldr	r0, [sp, #24]
   13b98:	ldr	r0, [r0, #112]	; 0x70
   13b9c:	str	r0, [sp]
   13ba0:	ldr	r0, [sp]
   13ba4:	movw	r1, #0
   13ba8:	cmp	r0, r1
   13bac:	bne	13bb4 <and_pullup+0x28>
   13bb0:	b	13ea8 <and_pullup+0x31c>
   13bb4:	ldr	r0, [sp]
   13bb8:	ldr	r0, [r0, #16]
   13bbc:	ldr	r0, [r0, #200]	; 0xc8
   13bc0:	str	r0, [sp, #20]
   13bc4:	ldr	r0, [sp]
   13bc8:	ldr	r0, [r0, #20]
   13bcc:	str	r0, [sp]
   13bd0:	ldr	r0, [sp]
   13bd4:	movw	r1, #0
   13bd8:	cmp	r0, r1
   13bdc:	beq	13c10 <and_pullup+0x84>
   13be0:	ldr	r0, [sp, #20]
   13be4:	ldr	r1, [sp]
   13be8:	ldr	r1, [r1, #16]
   13bec:	ldr	r1, [r1, #200]	; 0xc8
   13bf0:	cmp	r0, r1
   13bf4:	beq	13bfc <and_pullup+0x70>
   13bf8:	b	13ea8 <and_pullup+0x31c>
   13bfc:	b	13c00 <and_pullup+0x74>
   13c00:	ldr	r0, [sp]
   13c04:	ldr	r0, [r0, #20]
   13c08:	str	r0, [sp]
   13c0c:	b	13bd0 <and_pullup+0x44>
   13c10:	ldr	r0, [sp, #24]
   13c14:	ldr	r0, [r0, #112]	; 0x70
   13c18:	ldr	r0, [r0, #16]
   13c1c:	ldr	r0, [r0, #60]	; 0x3c
   13c20:	ldr	r1, [sp, #24]
   13c24:	cmp	r0, r1
   13c28:	bne	13c48 <and_pullup+0xbc>
   13c2c:	ldr	r0, [sp, #24]
   13c30:	ldr	r0, [r0, #112]	; 0x70
   13c34:	ldr	r0, [r0, #16]
   13c38:	add	r0, r0, #48	; 0x30
   13c3c:	add	r0, r0, #12
   13c40:	str	r0, [sp, #8]
   13c44:	b	13c60 <and_pullup+0xd4>
   13c48:	ldr	r0, [sp, #24]
   13c4c:	ldr	r0, [r0, #112]	; 0x70
   13c50:	ldr	r0, [r0, #16]
   13c54:	add	r0, r0, #72	; 0x48
   13c58:	add	r0, r0, #12
   13c5c:	str	r0, [sp, #8]
   13c60:	movw	r0, #1
   13c64:	str	r0, [sp, #16]
   13c68:	ldr	r0, [sp, #8]
   13c6c:	ldr	r0, [r0]
   13c70:	movw	r1, #0
   13c74:	cmp	r0, r1
   13c78:	bne	13c80 <and_pullup+0xf4>
   13c7c:	b	13ea8 <and_pullup+0x31c>
   13c80:	ldr	r0, [sp, #8]
   13c84:	ldr	r0, [r0]
   13c88:	ldr	r0, [r0, #84]	; 0x54
   13c8c:	ldr	r1, [sp, #24]
   13c90:	ldr	r1, [r1, #84]	; 0x54
   13c94:	cmp	r0, r1
   13c98:	beq	13ca0 <and_pullup+0x114>
   13c9c:	b	13ea8 <and_pullup+0x31c>
   13ca0:	ldr	r0, [sp, #8]
   13ca4:	ldr	r0, [r0]
   13ca8:	ldr	r0, [r0, #104]	; 0x68
   13cac:	ldr	r1, [sp, #24]
   13cb0:	ldr	r1, [r1]
   13cb4:	lsr	r1, r1, #5
   13cb8:	add	r0, r0, r1, lsl #2
   13cbc:	ldr	r0, [r0]
   13cc0:	ldr	r1, [sp, #24]
   13cc4:	ldr	r1, [r1]
   13cc8:	and	r1, r1, #31
   13ccc:	movw	r2, #1
   13cd0:	lsl	r1, r2, r1
   13cd4:	and	r0, r0, r1
   13cd8:	cmp	r0, #0
   13cdc:	bne	13ce4 <and_pullup+0x158>
   13ce0:	b	13ea8 <and_pullup+0x31c>
   13ce4:	ldr	r0, [sp, #8]
   13ce8:	ldr	r0, [r0]
   13cec:	ldr	r0, [r0, #200]	; 0xc8
   13cf0:	ldr	r1, [sp, #20]
   13cf4:	cmp	r0, r1
   13cf8:	beq	13d00 <and_pullup+0x174>
   13cfc:	b	13d20 <and_pullup+0x194>
   13d00:	ldr	r0, [sp, #8]
   13d04:	ldr	r0, [r0]
   13d08:	add	r0, r0, #48	; 0x30
   13d0c:	add	r0, r0, #12
   13d10:	str	r0, [sp, #8]
   13d14:	movw	r0, #0
   13d18:	str	r0, [sp, #16]
   13d1c:	b	13c68 <and_pullup+0xdc>
   13d20:	ldr	r0, [sp, #8]
   13d24:	ldr	r0, [r0]
   13d28:	add	r0, r0, #48	; 0x30
   13d2c:	add	r0, r0, #12
   13d30:	str	r0, [sp, #4]
   13d34:	ldr	r0, [sp, #4]
   13d38:	ldr	r0, [r0]
   13d3c:	movw	r1, #0
   13d40:	cmp	r0, r1
   13d44:	bne	13d4c <and_pullup+0x1c0>
   13d48:	b	13ea8 <and_pullup+0x31c>
   13d4c:	ldr	r0, [sp, #4]
   13d50:	ldr	r0, [r0]
   13d54:	ldr	r0, [r0, #84]	; 0x54
   13d58:	ldr	r1, [sp, #24]
   13d5c:	ldr	r1, [r1, #84]	; 0x54
   13d60:	cmp	r0, r1
   13d64:	beq	13d6c <and_pullup+0x1e0>
   13d68:	b	13ea8 <and_pullup+0x31c>
   13d6c:	ldr	r0, [sp, #4]
   13d70:	ldr	r0, [r0]
   13d74:	ldr	r0, [r0, #104]	; 0x68
   13d78:	ldr	r1, [sp, #24]
   13d7c:	ldr	r1, [r1]
   13d80:	lsr	r1, r1, #5
   13d84:	add	r0, r0, r1, lsl #2
   13d88:	ldr	r0, [r0]
   13d8c:	ldr	r1, [sp, #24]
   13d90:	ldr	r1, [r1]
   13d94:	and	r1, r1, #31
   13d98:	movw	r2, #1
   13d9c:	lsl	r1, r2, r1
   13da0:	and	r0, r0, r1
   13da4:	cmp	r0, #0
   13da8:	bne	13db0 <and_pullup+0x224>
   13dac:	b	13ea8 <and_pullup+0x31c>
   13db0:	ldr	r0, [sp, #4]
   13db4:	ldr	r0, [r0]
   13db8:	ldr	r0, [r0, #200]	; 0xc8
   13dbc:	ldr	r1, [sp, #20]
   13dc0:	cmp	r0, r1
   13dc4:	bne	13dcc <and_pullup+0x240>
   13dc8:	b	13de4 <and_pullup+0x258>
   13dcc:	ldr	r0, [sp, #4]
   13dd0:	ldr	r0, [r0]
   13dd4:	add	r0, r0, #48	; 0x30
   13dd8:	add	r0, r0, #12
   13ddc:	str	r0, [sp, #4]
   13de0:	b	13d34 <and_pullup+0x1a8>
   13de4:	ldr	r0, [sp, #4]
   13de8:	ldr	r0, [r0]
   13dec:	str	r0, [sp, #12]
   13df0:	ldr	r0, [sp, #12]
   13df4:	ldr	r0, [r0, #60]	; 0x3c
   13df8:	ldr	r1, [sp, #4]
   13dfc:	str	r0, [r1]
   13e00:	ldr	r0, [sp, #8]
   13e04:	ldr	r0, [r0]
   13e08:	ldr	r1, [sp, #12]
   13e0c:	str	r0, [r1, #60]	; 0x3c
   13e10:	ldr	r0, [sp, #16]
   13e14:	cmp	r0, #0
   13e18:	beq	13e8c <and_pullup+0x300>
   13e1c:	ldr	r0, [sp, #24]
   13e20:	ldr	r0, [r0, #112]	; 0x70
   13e24:	str	r0, [sp]
   13e28:	ldr	r0, [sp]
   13e2c:	movw	r1, #0
   13e30:	cmp	r0, r1
   13e34:	beq	13e88 <and_pullup+0x2fc>
   13e38:	ldr	r0, [sp]
   13e3c:	ldr	r0, [r0, #16]
   13e40:	ldr	r0, [r0, #60]	; 0x3c
   13e44:	ldr	r1, [sp, #24]
   13e48:	cmp	r0, r1
   13e4c:	bne	13e64 <and_pullup+0x2d8>
   13e50:	ldr	r0, [sp, #12]
   13e54:	ldr	r1, [sp]
   13e58:	ldr	r1, [r1, #16]
   13e5c:	str	r0, [r1, #60]	; 0x3c
   13e60:	b	13e74 <and_pullup+0x2e8>
   13e64:	ldr	r0, [sp, #12]
   13e68:	ldr	r1, [sp]
   13e6c:	ldr	r1, [r1, #16]
   13e70:	str	r0, [r1, #84]	; 0x54
   13e74:	b	13e78 <and_pullup+0x2ec>
   13e78:	ldr	r0, [sp]
   13e7c:	ldr	r0, [r0, #20]
   13e80:	str	r0, [sp]
   13e84:	b	13e28 <and_pullup+0x29c>
   13e88:	b	13e98 <and_pullup+0x30c>
   13e8c:	ldr	r0, [sp, #12]
   13e90:	ldr	r1, [sp, #8]
   13e94:	str	r0, [r1]
   13e98:	ldr	r0, [pc, #16]	; 13eb0 <and_pullup+0x324>
   13e9c:	add	r0, pc, r0
   13ea0:	movw	r1, #0
   13ea4:	str	r1, [r0]
   13ea8:	add	sp, sp, #28
   13eac:	bx	lr
   13eb0:	.word	0x0002687c

00013eb4 <link_inedge>:
   13eb4:	sub	sp, sp, #8
   13eb8:	str	r0, [sp, #4]
   13ebc:	str	r1, [sp]
   13ec0:	ldr	r0, [sp]
   13ec4:	ldr	r0, [r0, #112]	; 0x70
   13ec8:	ldr	r1, [sp, #4]
   13ecc:	str	r0, [r1, #20]
   13ed0:	ldr	r0, [sp, #4]
   13ed4:	ldr	r1, [sp]
   13ed8:	str	r0, [r1, #112]	; 0x70
   13edc:	add	sp, sp, #8
   13ee0:	bx	lr

00013ee4 <opt_stmt>:
   13ee4:	push	{fp, lr}
   13ee8:	mov	fp, sp
   13eec:	sub	sp, sp, #120	; 0x78
   13ef0:	str	r0, [fp, #-4]
   13ef4:	str	r1, [fp, #-8]
   13ef8:	str	r2, [fp, #-12]
   13efc:	ldr	r0, [fp, #-4]
   13f00:	ldr	r0, [r0]
   13f04:	cmp	r0, #177	; 0xb1
   13f08:	str	r0, [fp, #-24]	; 0xffffffe8
   13f0c:	bhi	14a98 <opt_stmt+0xbb4>
   13f10:	add	r0, pc, #8
   13f14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13f18:	ldr	r2, [r0, r1, lsl #2]
   13f1c:	add	pc, r0, r2
   13f20:	.word	0x0000040c
   13f24:	.word	0x00000444
   13f28:	.word	0x00000b34
   13f2c:	.word	0x00000b58
   13f30:	.word	0x00000568
   13f34:	.word	0x00000b78
   13f38:	.word	0x00000b78
   13f3c:	.word	0x00000a80
   13f40:	.word	0x00000b78
   13f44:	.word	0x00000b78
   13f48:	.word	0x00000b78
   13f4c:	.word	0x00000b78
   13f50:	.word	0x00000714
   13f54:	.word	0x00000b78
   13f58:	.word	0x00000b78
   13f5c:	.word	0x00000b78
   13f60:	.word	0x00000b78
   13f64:	.word	0x00000b78
   13f68:	.word	0x00000b78
   13f6c:	.word	0x00000b78
   13f70:	.word	0x00000568
   13f74:	.word	0x00000b78
   13f78:	.word	0x00000b78
   13f7c:	.word	0x00000b78
   13f80:	.word	0x00000b78
   13f84:	.word	0x00000b78
   13f88:	.word	0x00000b78
   13f8c:	.word	0x00000b78
   13f90:	.word	0x00000714
   13f94:	.word	0x00000b78
   13f98:	.word	0x00000b78
   13f9c:	.word	0x00000b78
   13fa0:	.word	0x000002c8
   13fa4:	.word	0x00000b78
   13fa8:	.word	0x00000b78
   13fac:	.word	0x00000b78
   13fb0:	.word	0x00000568
   13fb4:	.word	0x00000b78
   13fb8:	.word	0x00000b78
   13fbc:	.word	0x00000b78
   13fc0:	.word	0x000002c8
   13fc4:	.word	0x00000b78
   13fc8:	.word	0x00000b78
   13fcc:	.word	0x00000b78
   13fd0:	.word	0x00000714
   13fd4:	.word	0x00000b78
   13fd8:	.word	0x00000b78
   13fdc:	.word	0x00000b78
   13fe0:	.word	0x000002c8
   13fe4:	.word	0x00000b78
   13fe8:	.word	0x00000b78
   13fec:	.word	0x00000b78
   13ff0:	.word	0x00000568
   13ff4:	.word	0x00000b78
   13ff8:	.word	0x00000b78
   13ffc:	.word	0x00000b78
   14000:	.word	0x00000b78
   14004:	.word	0x00000b78
   14008:	.word	0x00000b78
   1400c:	.word	0x00000b78
   14010:	.word	0x00000714
   14014:	.word	0x00000b78
   14018:	.word	0x00000b78
   1401c:	.word	0x00000b78
   14020:	.word	0x00000300
   14024:	.word	0x00000b78
   14028:	.word	0x00000b78
   1402c:	.word	0x00000b78
   14030:	.word	0x00000568
   14034:	.word	0x00000b78
   14038:	.word	0x00000b78
   1403c:	.word	0x00000b78
   14040:	.word	0x00000300
   14044:	.word	0x00000b78
   14048:	.word	0x00000b78
   1404c:	.word	0x00000b78
   14050:	.word	0x00000714
   14054:	.word	0x00000b78
   14058:	.word	0x00000b78
   1405c:	.word	0x00000b78
   14060:	.word	0x00000300
   14064:	.word	0x00000b78
   14068:	.word	0x00000b78
   1406c:	.word	0x00000b78
   14070:	.word	0x00000568
   14074:	.word	0x00000b78
   14078:	.word	0x00000b78
   1407c:	.word	0x00000b78
   14080:	.word	0x00000b78
   14084:	.word	0x00000b78
   14088:	.word	0x00000b78
   1408c:	.word	0x00000b78
   14090:	.word	0x00000714
   14094:	.word	0x00000b78
   14098:	.word	0x00000b78
   1409c:	.word	0x00000b78
   140a0:	.word	0x000009ec
   140a4:	.word	0x00000aa0
   140a8:	.word	0x00000b78
   140ac:	.word	0x00000b78
   140b0:	.word	0x00000568
   140b4:	.word	0x00000b78
   140b8:	.word	0x00000b78
   140bc:	.word	0x00000b78
   140c0:	.word	0x00000b78
   140c4:	.word	0x00000b78
   140c8:	.word	0x00000b78
   140cc:	.word	0x00000b78
   140d0:	.word	0x00000714
   140d4:	.word	0x00000b78
   140d8:	.word	0x00000b78
   140dc:	.word	0x00000b78
   140e0:	.word	0x00000b78
   140e4:	.word	0x00000b78
   140e8:	.word	0x00000b78
   140ec:	.word	0x00000b78
   140f0:	.word	0x00000568
   140f4:	.word	0x00000b78
   140f8:	.word	0x00000b78
   140fc:	.word	0x00000b78
   14100:	.word	0x00000b78
   14104:	.word	0x00000b78
   14108:	.word	0x00000b78
   1410c:	.word	0x00000b78
   14110:	.word	0x00000714
   14114:	.word	0x00000b78
   14118:	.word	0x00000b78
   1411c:	.word	0x00000b78
   14120:	.word	0x000003d4
   14124:	.word	0x00000b78
   14128:	.word	0x00000b78
   1412c:	.word	0x00000b78
   14130:	.word	0x000004b4
   14134:	.word	0x00000b78
   14138:	.word	0x00000b78
   1413c:	.word	0x000009cc
   14140:	.word	0x00000b78
   14144:	.word	0x00000b78
   14148:	.word	0x00000b78
   1414c:	.word	0x00000b78
   14150:	.word	0x00000b78
   14154:	.word	0x00000b78
   14158:	.word	0x00000b78
   1415c:	.word	0x00000b78
   14160:	.word	0x00000b78
   14164:	.word	0x00000b78
   14168:	.word	0x00000b78
   1416c:	.word	0x00000b78
   14170:	.word	0x00000b78
   14174:	.word	0x00000b78
   14178:	.word	0x00000b78
   1417c:	.word	0x00000b78
   14180:	.word	0x00000b78
   14184:	.word	0x00000b78
   14188:	.word	0x00000b78
   1418c:	.word	0x00000b78
   14190:	.word	0x00000b78
   14194:	.word	0x00000b78
   14198:	.word	0x00000b78
   1419c:	.word	0x00000b78
   141a0:	.word	0x00000b78
   141a4:	.word	0x00000b78
   141a8:	.word	0x00000b78
   141ac:	.word	0x00000b78
   141b0:	.word	0x00000b78
   141b4:	.word	0x00000b78
   141b8:	.word	0x00000b78
   141bc:	.word	0x00000b78
   141c0:	.word	0x00000b78
   141c4:	.word	0x00000b78
   141c8:	.word	0x00000b78
   141cc:	.word	0x00000b78
   141d0:	.word	0x00000b78
   141d4:	.word	0x00000b78
   141d8:	.word	0x00000b78
   141dc:	.word	0x00000b78
   141e0:	.word	0x00000b78
   141e4:	.word	0x0000047c
   141e8:	ldr	r0, [fp, #-4]
   141ec:	ldr	r0, [r0]
   141f0:	ldr	r1, [fp, #-4]
   141f4:	ldr	r1, [r1, #12]
   141f8:	movw	r2, #0
   141fc:	bl	1527c <F>
   14200:	str	r0, [fp, #-20]	; 0xffffffec
   14204:	ldr	r0, [fp, #-4]
   14208:	ldr	r1, [fp, #-8]
   1420c:	add	r1, r1, #64	; 0x40
   14210:	ldr	r2, [fp, #-20]	; 0xffffffec
   14214:	ldr	r3, [fp, #-12]
   14218:	bl	1548c <vstore>
   1421c:	b	14a98 <opt_stmt+0xbb4>
   14220:	ldr	r0, [fp, #-8]
   14224:	ldr	r0, [r0, #68]	; 0x44
   14228:	str	r0, [fp, #-20]	; 0xffffffec
   1422c:	ldr	r0, [fp, #-12]
   14230:	cmp	r0, #0
   14234:	beq	142bc <opt_stmt+0x3d8>
   14238:	ldr	r0, [pc, #2160]	; 14ab0 <opt_stmt+0xbcc>
   1423c:	ldr	r0, [pc, r0]
   14240:	ldr	r1, [fp, #-20]	; 0xffffffec
   14244:	add	r0, r0, r1, lsl #3
   14248:	ldr	r0, [r0]
   1424c:	cmp	r0, #0
   14250:	beq	142bc <opt_stmt+0x3d8>
   14254:	ldr	r0, [fp, #-4]
   14258:	ldr	r1, [r0]
   1425c:	and	r1, r1, #24
   14260:	orr	r1, r1, #32
   14264:	str	r1, [r0]
   14268:	ldr	r0, [pc, #2116]	; 14ab4 <opt_stmt+0xbd0>
   1426c:	ldr	r0, [pc, r0]
   14270:	ldr	r1, [fp, #-20]	; 0xffffffec
   14274:	add	r0, r0, r1, lsl #3
   14278:	ldr	r0, [r0, #4]
   1427c:	ldr	r1, [fp, #-4]
   14280:	ldr	r2, [r1, #12]
   14284:	add	r0, r2, r0
   14288:	str	r0, [r1, #12]
   1428c:	ldr	r0, [fp, #-4]
   14290:	ldr	r0, [r0]
   14294:	ldr	r1, [fp, #-4]
   14298:	ldr	r1, [r1, #12]
   1429c:	movw	r2, #0
   142a0:	bl	1527c <F>
   142a4:	ldr	r1, [pc, #2048]	; 14aac <opt_stmt+0xbc8>
   142a8:	add	r1, pc, r1
   142ac:	str	r0, [fp, #-20]	; 0xffffffec
   142b0:	movw	r0, #0
   142b4:	str	r0, [r1]
   142b8:	b	142d8 <opt_stmt+0x3f4>
   142bc:	ldr	r0, [fp, #-4]
   142c0:	ldr	r0, [r0]
   142c4:	ldr	r1, [fp, #-4]
   142c8:	ldr	r1, [r1, #12]
   142cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   142d0:	bl	1527c <F>
   142d4:	str	r0, [fp, #-20]	; 0xffffffec
   142d8:	ldr	r0, [fp, #-4]
   142dc:	ldr	r1, [fp, #-8]
   142e0:	add	r1, r1, #64	; 0x40
   142e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   142e8:	ldr	r3, [fp, #-12]
   142ec:	bl	1548c <vstore>
   142f0:	b	14a98 <opt_stmt+0xbb4>
   142f4:	ldr	r0, [fp, #-4]
   142f8:	ldr	r0, [r0]
   142fc:	movw	r1, #0
   14300:	str	r1, [fp, #-28]	; 0xffffffe4
   14304:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14308:	bl	1527c <F>
   1430c:	str	r0, [fp, #-20]	; 0xffffffec
   14310:	ldr	r0, [fp, #-4]
   14314:	ldr	r1, [fp, #-8]
   14318:	add	r1, r1, #64	; 0x40
   1431c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14320:	ldr	r3, [fp, #-12]
   14324:	bl	1548c <vstore>
   14328:	b	14a98 <opt_stmt+0xbb4>
   1432c:	ldr	r0, [fp, #-4]
   14330:	ldr	r1, [r0, #12]
   14334:	movw	r0, #0
   14338:	str	r0, [fp, #-32]	; 0xffffffe0
   1433c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14340:	bl	1527c <F>
   14344:	str	r0, [fp, #-20]	; 0xffffffec
   14348:	ldr	r0, [fp, #-4]
   1434c:	ldr	r1, [fp, #-8]
   14350:	add	r1, r1, #64	; 0x40
   14354:	ldr	r2, [fp, #-20]	; 0xffffffec
   14358:	ldr	r3, [fp, #-12]
   1435c:	bl	1548c <vstore>
   14360:	b	14a98 <opt_stmt+0xbb4>
   14364:	ldr	r0, [fp, #-4]
   14368:	ldr	r1, [r0, #12]
   1436c:	movw	r0, #0
   14370:	str	r0, [fp, #-36]	; 0xffffffdc
   14374:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14378:	bl	1527c <F>
   1437c:	str	r0, [fp, #-20]	; 0xffffffec
   14380:	ldr	r0, [fp, #-4]
   14384:	ldr	r1, [fp, #-8]
   14388:	add	r1, r1, #68	; 0x44
   1438c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14390:	ldr	r3, [fp, #-12]
   14394:	bl	1548c <vstore>
   14398:	b	14a98 <opt_stmt+0xbb4>
   1439c:	ldr	r0, [fp, #-4]
   143a0:	ldr	r0, [r0]
   143a4:	ldr	r1, [fp, #-4]
   143a8:	ldr	r1, [r1, #12]
   143ac:	movw	r2, #0
   143b0:	bl	1527c <F>
   143b4:	str	r0, [fp, #-20]	; 0xffffffec
   143b8:	ldr	r0, [fp, #-4]
   143bc:	ldr	r1, [fp, #-8]
   143c0:	add	r1, r1, #68	; 0x44
   143c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   143c8:	ldr	r3, [fp, #-12]
   143cc:	bl	1548c <vstore>
   143d0:	b	14a98 <opt_stmt+0xbb4>
   143d4:	ldr	r0, [fp, #-12]
   143d8:	cmp	r0, #0
   143dc:	beq	14464 <opt_stmt+0x580>
   143e0:	ldr	r0, [pc, #1744]	; 14ab8 <opt_stmt+0xbd4>
   143e4:	ldr	r0, [pc, r0]
   143e8:	ldr	r1, [fp, #-8]
   143ec:	ldr	r1, [r1, #64]	; 0x40
   143f0:	add	r0, r0, r1, lsl #3
   143f4:	ldr	r0, [r0]
   143f8:	cmp	r0, #0
   143fc:	beq	14464 <opt_stmt+0x580>
   14400:	ldr	r0, [fp, #-4]
   14404:	mov	r1, #0
   14408:	str	r1, [r0]
   1440c:	ldr	r0, [pc, #1704]	; 14abc <opt_stmt+0xbd8>
   14410:	ldr	r0, [pc, r0]
   14414:	ldr	r1, [fp, #-8]
   14418:	ldr	r1, [r1, #64]	; 0x40
   1441c:	add	r0, r0, r1, lsl #3
   14420:	ldr	r0, [r0, #4]
   14424:	movw	r1, #0
   14428:	sub	r0, r1, r0
   1442c:	ldr	r2, [fp, #-4]
   14430:	str	r0, [r2, #12]
   14434:	ldr	r0, [fp, #-4]
   14438:	ldr	r0, [r0, #12]
   1443c:	str	r0, [fp, #-40]	; 0xffffffd8
   14440:	mov	r0, r1
   14444:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14448:	str	r1, [fp, #-44]	; 0xffffffd4
   1444c:	mov	r1, r2
   14450:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14454:	bl	1527c <F>
   14458:	ldr	r1, [fp, #-8]
   1445c:	str	r0, [r1, #64]	; 0x40
   14460:	b	14484 <opt_stmt+0x5a0>
   14464:	ldr	r0, [fp, #-4]
   14468:	ldr	r0, [r0]
   1446c:	ldr	r1, [fp, #-8]
   14470:	ldr	r1, [r1, #64]	; 0x40
   14474:	movw	r2, #0
   14478:	bl	1527c <F>
   1447c:	ldr	r1, [fp, #-8]
   14480:	str	r0, [r1, #64]	; 0x40
   14484:	b	14a98 <opt_stmt+0xbb4>
   14488:	ldr	r0, [fp, #-4]
   1448c:	ldr	r0, [r0]
   14490:	and	r0, r0, #240	; 0xf0
   14494:	str	r0, [fp, #-16]
   14498:	ldr	r0, [fp, #-12]
   1449c:	cmp	r0, #0
   144a0:	beq	145dc <opt_stmt+0x6f8>
   144a4:	ldr	r0, [fp, #-4]
   144a8:	ldr	r0, [r0, #12]
   144ac:	cmp	r0, #0
   144b0:	bne	1454c <opt_stmt+0x668>
   144b4:	ldr	r0, [fp, #-16]
   144b8:	cmp	r0, #0
   144bc:	beq	144e4 <opt_stmt+0x600>
   144c0:	ldr	r0, [fp, #-16]
   144c4:	cmp	r0, #96	; 0x60
   144c8:	beq	144e4 <opt_stmt+0x600>
   144cc:	ldr	r0, [fp, #-16]
   144d0:	cmp	r0, #112	; 0x70
   144d4:	beq	144e4 <opt_stmt+0x600>
   144d8:	ldr	r0, [fp, #-16]
   144dc:	cmp	r0, #64	; 0x40
   144e0:	bne	144f4 <opt_stmt+0x610>
   144e4:	ldr	r0, [fp, #-4]
   144e8:	mvn	r1, #0
   144ec:	str	r1, [r0]
   144f0:	b	14a98 <opt_stmt+0xbb4>
   144f4:	ldr	r0, [fp, #-16]
   144f8:	cmp	r0, #32
   144fc:	beq	1450c <opt_stmt+0x628>
   14500:	ldr	r0, [fp, #-16]
   14504:	cmp	r0, #80	; 0x50
   14508:	bne	14548 <opt_stmt+0x664>
   1450c:	ldr	r0, [fp, #-4]
   14510:	movw	r1, #0
   14514:	str	r1, [r0]
   14518:	ldr	r0, [fp, #-4]
   1451c:	ldr	r0, [r0, #12]
   14520:	str	r0, [fp, #-48]	; 0xffffffd0
   14524:	mov	r0, r1
   14528:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1452c:	str	r1, [fp, #-52]	; 0xffffffcc
   14530:	mov	r1, r2
   14534:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14538:	bl	1527c <F>
   1453c:	ldr	r1, [fp, #-8]
   14540:	str	r0, [r1, #64]	; 0x40
   14544:	b	14a98 <opt_stmt+0xbb4>
   14548:	b	1454c <opt_stmt+0x668>
   1454c:	ldr	r0, [pc, #1388]	; 14ac0 <opt_stmt+0xbdc>
   14550:	ldr	r0, [pc, r0]
   14554:	ldr	r1, [fp, #-8]
   14558:	ldr	r1, [r1, #64]	; 0x40
   1455c:	add	r0, r0, r1, lsl #3
   14560:	ldr	r0, [r0]
   14564:	cmp	r0, #0
   14568:	beq	145d8 <opt_stmt+0x6f4>
   1456c:	ldr	r0, [fp, #-4]
   14570:	ldr	r1, [fp, #-8]
   14574:	ldr	r1, [r1, #64]	; 0x40
   14578:	ldr	r2, [fp, #-4]
   1457c:	ldr	r2, [r2, #12]
   14580:	movw	r3, #0
   14584:	str	r0, [fp, #-56]	; 0xffffffc8
   14588:	mov	r0, r3
   1458c:	str	r1, [sp, #60]	; 0x3c
   14590:	mov	r1, r2
   14594:	mov	r2, r3
   14598:	bl	1527c <F>
   1459c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   145a0:	str	r0, [sp, #56]	; 0x38
   145a4:	mov	r0, r1
   145a8:	ldr	r1, [sp, #60]	; 0x3c
   145ac:	ldr	r2, [sp, #56]	; 0x38
   145b0:	bl	154e4 <fold_op>
   145b4:	ldr	r0, [fp, #-4]
   145b8:	ldr	r1, [r0, #12]
   145bc:	movw	r0, #0
   145c0:	str	r0, [sp, #52]	; 0x34
   145c4:	ldr	r2, [sp, #52]	; 0x34
   145c8:	bl	1527c <F>
   145cc:	ldr	r1, [fp, #-8]
   145d0:	str	r0, [r1, #64]	; 0x40
   145d4:	b	14a98 <opt_stmt+0xbb4>
   145d8:	b	145dc <opt_stmt+0x6f8>
   145dc:	ldr	r0, [fp, #-4]
   145e0:	ldr	r0, [r0]
   145e4:	ldr	r1, [fp, #-8]
   145e8:	ldr	r1, [r1, #64]	; 0x40
   145ec:	ldr	r2, [fp, #-4]
   145f0:	ldr	r2, [r2, #12]
   145f4:	movw	r3, #0
   145f8:	str	r0, [sp, #48]	; 0x30
   145fc:	mov	r0, r3
   14600:	str	r1, [sp, #44]	; 0x2c
   14604:	mov	r1, r2
   14608:	mov	r2, r3
   1460c:	bl	1527c <F>
   14610:	ldr	r1, [sp, #48]	; 0x30
   14614:	str	r0, [sp, #40]	; 0x28
   14618:	mov	r0, r1
   1461c:	ldr	r1, [sp, #44]	; 0x2c
   14620:	ldr	r2, [sp, #40]	; 0x28
   14624:	bl	1527c <F>
   14628:	ldr	r1, [fp, #-8]
   1462c:	str	r0, [r1, #64]	; 0x40
   14630:	b	14a98 <opt_stmt+0xbb4>
   14634:	ldr	r0, [fp, #-4]
   14638:	ldr	r0, [r0]
   1463c:	and	r0, r0, #240	; 0xf0
   14640:	str	r0, [fp, #-16]
   14644:	ldr	r0, [fp, #-12]
   14648:	cmp	r0, #0
   1464c:	beq	14768 <opt_stmt+0x884>
   14650:	ldr	r0, [pc, #1132]	; 14ac4 <opt_stmt+0xbe0>
   14654:	ldr	r0, [pc, r0]
   14658:	ldr	r1, [fp, #-8]
   1465c:	ldr	r1, [r1, #68]	; 0x44
   14660:	add	r0, r0, r1, lsl #3
   14664:	ldr	r0, [r0]
   14668:	cmp	r0, #0
   1466c:	beq	14768 <opt_stmt+0x884>
   14670:	ldr	r0, [pc, #1104]	; 14ac8 <opt_stmt+0xbe4>
   14674:	ldr	r0, [pc, r0]
   14678:	ldr	r1, [fp, #-8]
   1467c:	ldr	r1, [r1, #64]	; 0x40
   14680:	add	r0, r0, r1, lsl #3
   14684:	ldr	r0, [r0]
   14688:	cmp	r0, #0
   1468c:	beq	146cc <opt_stmt+0x7e8>
   14690:	ldr	r0, [fp, #-4]
   14694:	ldr	r1, [fp, #-8]
   14698:	ldr	r1, [r1, #64]	; 0x40
   1469c:	ldr	r2, [fp, #-8]
   146a0:	ldr	r2, [r2, #68]	; 0x44
   146a4:	bl	154e4 <fold_op>
   146a8:	ldr	r0, [fp, #-4]
   146ac:	ldr	r1, [r0, #12]
   146b0:	movw	r0, #0
   146b4:	str	r0, [sp, #36]	; 0x24
   146b8:	ldr	r2, [sp, #36]	; 0x24
   146bc:	bl	1527c <F>
   146c0:	ldr	r1, [fp, #-8]
   146c4:	str	r0, [r1, #64]	; 0x40
   146c8:	b	14764 <opt_stmt+0x880>
   146cc:	ldr	r0, [pc, #980]	; 14aa8 <opt_stmt+0xbc4>
   146d0:	add	r0, pc, r0
   146d4:	ldr	r1, [fp, #-16]
   146d8:	orr	r1, r1, #4
   146dc:	ldr	r2, [fp, #-4]
   146e0:	str	r1, [r2]
   146e4:	ldr	r1, [pc, #992]	; 14acc <opt_stmt+0xbe8>
   146e8:	ldr	r1, [pc, r1]
   146ec:	ldr	r2, [fp, #-8]
   146f0:	ldr	r2, [r2, #68]	; 0x44
   146f4:	add	r1, r1, r2, lsl #3
   146f8:	ldr	r1, [r1, #4]
   146fc:	ldr	r2, [fp, #-4]
   14700:	str	r1, [r2, #12]
   14704:	movw	r1, #0
   14708:	str	r1, [r0]
   1470c:	ldr	r0, [fp, #-4]
   14710:	ldr	r0, [r0]
   14714:	ldr	r2, [fp, #-8]
   14718:	ldr	r2, [r2, #64]	; 0x40
   1471c:	ldr	r3, [fp, #-4]
   14720:	ldr	r3, [r3, #12]
   14724:	str	r0, [sp, #32]
   14728:	mov	r0, r1
   1472c:	str	r1, [sp, #28]
   14730:	mov	r1, r3
   14734:	ldr	r3, [sp, #28]
   14738:	str	r2, [sp, #24]
   1473c:	mov	r2, r3
   14740:	bl	1527c <F>
   14744:	ldr	r1, [sp, #32]
   14748:	str	r0, [sp, #20]
   1474c:	mov	r0, r1
   14750:	ldr	r1, [sp, #24]
   14754:	ldr	r2, [sp, #20]
   14758:	bl	1527c <F>
   1475c:	ldr	r1, [fp, #-8]
   14760:	str	r0, [r1, #64]	; 0x40
   14764:	b	14a98 <opt_stmt+0xbb4>
   14768:	ldr	r0, [fp, #-12]
   1476c:	cmp	r0, #0
   14770:	beq	148c4 <opt_stmt+0x9e0>
   14774:	ldr	r0, [pc, #852]	; 14ad0 <opt_stmt+0xbec>
   14778:	ldr	r0, [pc, r0]
   1477c:	ldr	r1, [fp, #-8]
   14780:	ldr	r1, [r1, #64]	; 0x40
   14784:	add	r0, r0, r1, lsl #3
   14788:	ldr	r0, [r0]
   1478c:	cmp	r0, #0
   14790:	beq	148c4 <opt_stmt+0x9e0>
   14794:	ldr	r0, [pc, #824]	; 14ad4 <opt_stmt+0xbf0>
   14798:	ldr	r0, [pc, r0]
   1479c:	ldr	r1, [fp, #-8]
   147a0:	ldr	r1, [r1, #64]	; 0x40
   147a4:	add	r0, r0, r1, lsl #3
   147a8:	ldr	r0, [r0, #4]
   147ac:	cmp	r0, #0
   147b0:	bne	148c4 <opt_stmt+0x9e0>
   147b4:	ldr	r0, [fp, #-16]
   147b8:	cmp	r0, #0
   147bc:	beq	147cc <opt_stmt+0x8e8>
   147c0:	ldr	r0, [fp, #-16]
   147c4:	cmp	r0, #64	; 0x40
   147c8:	bne	147f8 <opt_stmt+0x914>
   147cc:	ldr	r0, [fp, #-4]
   147d0:	movw	r1, #135	; 0x87
   147d4:	str	r1, [r0]
   147d8:	ldr	r0, [fp, #-4]
   147dc:	ldr	r1, [fp, #-8]
   147e0:	add	r1, r1, #64	; 0x40
   147e4:	ldr	r2, [fp, #-8]
   147e8:	ldr	r2, [r2, #68]	; 0x44
   147ec:	ldr	r3, [fp, #-12]
   147f0:	bl	1548c <vstore>
   147f4:	b	14a98 <opt_stmt+0xbb4>
   147f8:	ldr	r0, [fp, #-16]
   147fc:	cmp	r0, #32
   14800:	beq	14834 <opt_stmt+0x950>
   14804:	ldr	r0, [fp, #-16]
   14808:	cmp	r0, #48	; 0x30
   1480c:	beq	14834 <opt_stmt+0x950>
   14810:	ldr	r0, [fp, #-16]
   14814:	cmp	r0, #80	; 0x50
   14818:	beq	14834 <opt_stmt+0x950>
   1481c:	ldr	r0, [fp, #-16]
   14820:	cmp	r0, #96	; 0x60
   14824:	beq	14834 <opt_stmt+0x950>
   14828:	ldr	r0, [fp, #-16]
   1482c:	cmp	r0, #112	; 0x70
   14830:	bne	1489c <opt_stmt+0x9b8>
   14834:	ldr	r0, [fp, #-4]
   14838:	movw	r1, #0
   1483c:	str	r1, [r0]
   14840:	ldr	r0, [fp, #-4]
   14844:	str	r1, [r0, #12]
   14848:	ldr	r0, [fp, #-4]
   1484c:	ldr	r2, [fp, #-8]
   14850:	add	r2, r2, #64	; 0x40
   14854:	ldr	r3, [fp, #-4]
   14858:	ldr	r3, [r3, #12]
   1485c:	str	r0, [sp, #16]
   14860:	mov	r0, r1
   14864:	str	r1, [sp, #12]
   14868:	mov	r1, r3
   1486c:	ldr	r3, [sp, #12]
   14870:	str	r2, [sp, #8]
   14874:	mov	r2, r3
   14878:	bl	1527c <F>
   1487c:	ldr	r3, [fp, #-12]
   14880:	ldr	r1, [sp, #16]
   14884:	str	r0, [sp, #4]
   14888:	mov	r0, r1
   1488c:	ldr	r1, [sp, #8]
   14890:	ldr	r2, [sp, #4]
   14894:	bl	1548c <vstore>
   14898:	b	14a98 <opt_stmt+0xbb4>
   1489c:	ldr	r0, [fp, #-16]
   148a0:	cmp	r0, #128	; 0x80
   148a4:	bne	148b8 <opt_stmt+0x9d4>
   148a8:	ldr	r0, [fp, #-4]
   148ac:	mvn	r1, #0
   148b0:	str	r1, [r0]
   148b4:	b	14a98 <opt_stmt+0xbb4>
   148b8:	b	148bc <opt_stmt+0x9d8>
   148bc:	b	148c0 <opt_stmt+0x9dc>
   148c0:	b	148c4 <opt_stmt+0x9e0>
   148c4:	ldr	r0, [fp, #-4]
   148c8:	ldr	r0, [r0]
   148cc:	ldr	r1, [fp, #-8]
   148d0:	ldr	r1, [r1, #64]	; 0x40
   148d4:	ldr	r2, [fp, #-8]
   148d8:	ldr	r2, [r2, #68]	; 0x44
   148dc:	bl	1527c <F>
   148e0:	ldr	r1, [fp, #-8]
   148e4:	str	r0, [r1, #64]	; 0x40
   148e8:	b	14a98 <opt_stmt+0xbb4>
   148ec:	ldr	r0, [fp, #-4]
   148f0:	ldr	r1, [fp, #-8]
   148f4:	add	r1, r1, #64	; 0x40
   148f8:	ldr	r2, [fp, #-8]
   148fc:	ldr	r2, [r2, #68]	; 0x44
   14900:	ldr	r3, [fp, #-12]
   14904:	bl	1548c <vstore>
   14908:	b	14a98 <opt_stmt+0xbb4>
   1490c:	ldr	r0, [fp, #-8]
   14910:	ldr	r1, [fp, #-4]
   14914:	ldr	r1, [r1, #12]
   14918:	add	r0, r0, r1, lsl #2
   1491c:	ldr	r0, [r0]
   14920:	str	r0, [fp, #-20]	; 0xffffffec
   14924:	ldr	r0, [fp, #-12]
   14928:	cmp	r0, #0
   1492c:	beq	14984 <opt_stmt+0xaa0>
   14930:	ldr	r0, [pc, #416]	; 14ad8 <opt_stmt+0xbf4>
   14934:	ldr	r0, [pc, r0]
   14938:	ldr	r1, [fp, #-20]	; 0xffffffec
   1493c:	add	r0, r0, r1, lsl #3
   14940:	ldr	r0, [r0]
   14944:	cmp	r0, #0
   14948:	beq	14984 <opt_stmt+0xaa0>
   1494c:	ldr	r0, [pc, #336]	; 14aa4 <opt_stmt+0xbc0>
   14950:	add	r0, pc, r0
   14954:	ldr	r1, [fp, #-4]
   14958:	mov	r2, #0
   1495c:	str	r2, [r1]
   14960:	ldr	r1, [pc, #372]	; 14adc <opt_stmt+0xbf8>
   14964:	ldr	r1, [pc, r1]
   14968:	ldr	r2, [fp, #-20]	; 0xffffffec
   1496c:	add	r1, r1, r2, lsl #3
   14970:	ldr	r1, [r1, #4]
   14974:	ldr	r2, [fp, #-4]
   14978:	str	r1, [r2, #12]
   1497c:	movw	r1, #0
   14980:	str	r1, [r0]
   14984:	ldr	r0, [fp, #-4]
   14988:	ldr	r1, [fp, #-8]
   1498c:	add	r1, r1, #64	; 0x40
   14990:	ldr	r2, [fp, #-20]	; 0xffffffec
   14994:	ldr	r3, [fp, #-12]
   14998:	bl	1548c <vstore>
   1499c:	b	14a98 <opt_stmt+0xbb4>
   149a0:	ldr	r0, [fp, #-4]
   149a4:	ldr	r1, [fp, #-8]
   149a8:	add	r1, r1, #68	; 0x44
   149ac:	ldr	r2, [fp, #-8]
   149b0:	ldr	r2, [r2, #64]	; 0x40
   149b4:	ldr	r3, [fp, #-12]
   149b8:	bl	1548c <vstore>
   149bc:	b	14a98 <opt_stmt+0xbb4>
   149c0:	ldr	r0, [fp, #-8]
   149c4:	ldr	r1, [fp, #-4]
   149c8:	ldr	r1, [r1, #12]
   149cc:	add	r0, r0, r1, lsl #2
   149d0:	ldr	r0, [r0]
   149d4:	str	r0, [fp, #-20]	; 0xffffffec
   149d8:	ldr	r0, [fp, #-12]
   149dc:	cmp	r0, #0
   149e0:	beq	14a38 <opt_stmt+0xb54>
   149e4:	ldr	r0, [pc, #244]	; 14ae0 <opt_stmt+0xbfc>
   149e8:	ldr	r0, [pc, r0]
   149ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   149f0:	add	r0, r0, r1, lsl #3
   149f4:	ldr	r0, [r0]
   149f8:	cmp	r0, #0
   149fc:	beq	14a38 <opt_stmt+0xb54>
   14a00:	ldr	r0, [pc, #152]	; 14aa0 <opt_stmt+0xbbc>
   14a04:	add	r0, pc, r0
   14a08:	ldr	r1, [fp, #-4]
   14a0c:	mov	r2, #1
   14a10:	str	r2, [r1]
   14a14:	ldr	r1, [pc, #200]	; 14ae4 <opt_stmt+0xc00>
   14a18:	ldr	r1, [pc, r1]
   14a1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14a20:	add	r1, r1, r2, lsl #3
   14a24:	ldr	r1, [r1, #4]
   14a28:	ldr	r2, [fp, #-4]
   14a2c:	str	r1, [r2, #12]
   14a30:	movw	r1, #0
   14a34:	str	r1, [r0]
   14a38:	ldr	r0, [fp, #-4]
   14a3c:	ldr	r1, [fp, #-8]
   14a40:	add	r1, r1, #68	; 0x44
   14a44:	ldr	r2, [fp, #-20]	; 0xffffffec
   14a48:	ldr	r3, [fp, #-12]
   14a4c:	bl	1548c <vstore>
   14a50:	b	14a98 <opt_stmt+0xbb4>
   14a54:	ldr	r0, [fp, #-4]
   14a58:	ldr	r1, [fp, #-8]
   14a5c:	ldr	r2, [r0, #12]
   14a60:	add	r1, r1, r2, lsl #2
   14a64:	ldr	r2, [fp, #-8]
   14a68:	ldr	r2, [r2, #64]	; 0x40
   14a6c:	ldr	r3, [fp, #-12]
   14a70:	bl	1548c <vstore>
   14a74:	b	14a98 <opt_stmt+0xbb4>
   14a78:	ldr	r0, [fp, #-4]
   14a7c:	ldr	r1, [fp, #-8]
   14a80:	ldr	r2, [r0, #12]
   14a84:	add	r1, r1, r2, lsl #2
   14a88:	ldr	r2, [fp, #-8]
   14a8c:	ldr	r2, [r2, #68]	; 0x44
   14a90:	ldr	r3, [fp, #-12]
   14a94:	bl	1548c <vstore>
   14a98:	mov	sp, fp
   14a9c:	pop	{fp, pc}
   14aa0:	.word	0x00025d14
   14aa4:	.word	0x00025dc8
   14aa8:	.word	0x00026048
   14aac:	.word	0x00026470
   14ab0:	.word	0x00026934
   14ab4:	.word	0x00026904
   14ab8:	.word	0x0002678c
   14abc:	.word	0x00026760
   14ac0:	.word	0x00026620
   14ac4:	.word	0x0002651c
   14ac8:	.word	0x000264fc
   14acc:	.word	0x00026488
   14ad0:	.word	0x000263f8
   14ad4:	.word	0x000263d8
   14ad8:	.word	0x0002623c
   14adc:	.word	0x0002620c
   14ae0:	.word	0x00026188
   14ae4:	.word	0x00026158

00014ae8 <opt_peep>:
   14ae8:	push	{fp, lr}
   14aec:	mov	fp, sp
   14af0:	sub	sp, sp, #48	; 0x30
   14af4:	str	r0, [fp, #-4]
   14af8:	ldr	r0, [fp, #-4]
   14afc:	ldr	r0, [r0, #4]
   14b00:	str	r0, [fp, #-8]
   14b04:	ldr	r0, [fp, #-8]
   14b08:	movw	r1, #0
   14b0c:	cmp	r0, r1
   14b10:	bne	14b18 <opt_peep+0x30>
   14b14:	b	15134 <opt_peep+0x64c>
   14b18:	ldr	r0, [fp, #-8]
   14b1c:	str	r0, [fp, #-16]
   14b20:	ldr	r0, [fp, #-8]
   14b24:	bl	156d4 <this_op>
   14b28:	str	r0, [fp, #-8]
   14b2c:	ldr	r0, [fp, #-8]
   14b30:	movw	lr, #0
   14b34:	cmp	r0, lr
   14b38:	bne	14b40 <opt_peep+0x58>
   14b3c:	b	14d54 <opt_peep+0x26c>
   14b40:	ldr	r0, [fp, #-8]
   14b44:	ldr	r0, [r0, #16]
   14b48:	bl	156d4 <this_op>
   14b4c:	str	r0, [fp, #-12]
   14b50:	ldr	r0, [fp, #-12]
   14b54:	movw	lr, #0
   14b58:	cmp	r0, lr
   14b5c:	bne	14b64 <opt_peep+0x7c>
   14b60:	b	14d54 <opt_peep+0x26c>
   14b64:	ldr	r0, [fp, #-12]
   14b68:	str	r0, [fp, #-16]
   14b6c:	ldr	r0, [fp, #-8]
   14b70:	ldr	r0, [r0]
   14b74:	cmp	r0, #2
   14b78:	bne	14bc0 <opt_peep+0xd8>
   14b7c:	ldr	r0, [fp, #-12]
   14b80:	ldr	r0, [r0]
   14b84:	cmp	r0, #97	; 0x61
   14b88:	bne	14bc0 <opt_peep+0xd8>
   14b8c:	ldr	r0, [fp, #-8]
   14b90:	ldr	r0, [r0, #12]
   14b94:	ldr	r1, [fp, #-12]
   14b98:	ldr	r1, [r1, #12]
   14b9c:	cmp	r0, r1
   14ba0:	bne	14bc0 <opt_peep+0xd8>
   14ba4:	ldr	r0, [pc, #1424]	; 1513c <opt_peep+0x654>
   14ba8:	add	r0, pc, r0
   14bac:	movw	r1, #0
   14bb0:	str	r1, [r0]
   14bb4:	ldr	r0, [fp, #-12]
   14bb8:	movw	r1, #7
   14bbc:	str	r1, [r0]
   14bc0:	ldr	r0, [fp, #-8]
   14bc4:	ldr	r0, [r0]
   14bc8:	cmp	r0, #0
   14bcc:	bne	14c08 <opt_peep+0x120>
   14bd0:	ldr	r0, [fp, #-12]
   14bd4:	ldr	r0, [r0]
   14bd8:	cmp	r0, #7
   14bdc:	bne	14c08 <opt_peep+0x120>
   14be0:	ldr	r0, [pc, #1368]	; 15140 <opt_peep+0x658>
   14be4:	add	r0, pc, r0
   14be8:	ldr	r1, [fp, #-8]
   14bec:	movw	r2, #1
   14bf0:	str	r2, [r1]
   14bf4:	ldr	r1, [fp, #-12]
   14bf8:	movw	r2, #135	; 0x87
   14bfc:	str	r2, [r1]
   14c00:	movw	r1, #0
   14c04:	str	r1, [r0]
   14c08:	ldr	r0, [fp, #-8]
   14c0c:	ldr	r0, [r0]
   14c10:	cmp	r0, #0
   14c14:	bne	14d44 <opt_peep+0x25c>
   14c18:	ldr	r0, [fp, #-4]
   14c1c:	ldr	r0, [r0, #128]	; 0x80
   14c20:	and	r0, r0, #131072	; 0x20000
   14c24:	cmp	r0, #0
   14c28:	beq	14c30 <opt_peep+0x148>
   14c2c:	b	14d48 <opt_peep+0x260>
   14c30:	ldr	r0, [fp, #-12]
   14c34:	ldr	r0, [r0]
   14c38:	cmp	r0, #177	; 0xb1
   14c3c:	beq	14c4c <opt_peep+0x164>
   14c40:	ldr	r0, [fp, #-12]
   14c44:	str	r0, [sp, #24]
   14c48:	b	14c5c <opt_peep+0x174>
   14c4c:	ldr	r0, [fp, #-12]
   14c50:	ldr	r0, [r0, #16]
   14c54:	bl	156d4 <this_op>
   14c58:	str	r0, [sp, #24]
   14c5c:	ldr	r0, [sp, #24]
   14c60:	movw	r1, #0
   14c64:	cmp	r0, r1
   14c68:	beq	14c7c <opt_peep+0x194>
   14c6c:	ldr	r0, [sp, #24]
   14c70:	ldr	r0, [r0]
   14c74:	cmp	r0, #12
   14c78:	beq	14c80 <opt_peep+0x198>
   14c7c:	b	14d48 <opt_peep+0x260>
   14c80:	ldr	r0, [sp, #24]
   14c84:	ldr	r0, [r0, #16]
   14c88:	bl	156d4 <this_op>
   14c8c:	str	r0, [sp, #20]
   14c90:	ldr	r0, [sp, #20]
   14c94:	movw	lr, #0
   14c98:	cmp	r0, lr
   14c9c:	beq	14cb0 <opt_peep+0x1c8>
   14ca0:	ldr	r0, [sp, #20]
   14ca4:	ldr	r0, [r0]
   14ca8:	cmp	r0, #7
   14cac:	beq	14cb4 <opt_peep+0x1cc>
   14cb0:	b	14d48 <opt_peep+0x260>
   14cb4:	ldr	r0, [sp, #20]
   14cb8:	ldr	r0, [r0, #16]
   14cbc:	bl	156d4 <this_op>
   14cc0:	str	r0, [sp, #16]
   14cc4:	ldr	r0, [sp, #16]
   14cc8:	movw	lr, #0
   14ccc:	cmp	r0, lr
   14cd0:	beq	14cfc <opt_peep+0x214>
   14cd4:	ldr	r0, [sp, #16]
   14cd8:	ldr	r0, [r0]
   14cdc:	and	r0, r0, #7
   14ce0:	cmp	r0, #0
   14ce4:	bne	14cfc <opt_peep+0x214>
   14ce8:	ldr	r0, [sp, #16]
   14cec:	ldr	r0, [r0]
   14cf0:	and	r0, r0, #224	; 0xe0
   14cf4:	cmp	r0, #64	; 0x40
   14cf8:	beq	14d00 <opt_peep+0x218>
   14cfc:	b	14d48 <opt_peep+0x260>
   14d00:	ldr	r0, [pc, #1084]	; 15144 <opt_peep+0x65c>
   14d04:	add	r0, pc, r0
   14d08:	ldr	r1, [fp, #-8]
   14d0c:	ldr	r1, [r1, #12]
   14d10:	ldr	r2, [sp, #16]
   14d14:	ldr	r3, [r2, #12]
   14d18:	add	r1, r3, r1
   14d1c:	str	r1, [r2, #12]
   14d20:	ldr	r1, [fp, #-8]
   14d24:	mvn	r2, #0
   14d28:	str	r2, [r1]
   14d2c:	ldr	r1, [sp, #24]
   14d30:	str	r2, [r1]
   14d34:	ldr	r1, [sp, #20]
   14d38:	str	r2, [r1]
   14d3c:	movw	r1, #0
   14d40:	str	r1, [r0]
   14d44:	b	14d48 <opt_peep+0x260>
   14d48:	ldr	r0, [fp, #-12]
   14d4c:	str	r0, [fp, #-8]
   14d50:	b	14b20 <opt_peep+0x38>
   14d54:	ldr	r0, [fp, #-4]
   14d58:	ldr	r0, [r0, #8]
   14d5c:	cmp	r0, #21
   14d60:	bne	14ee8 <opt_peep+0x400>
   14d64:	ldr	r0, [fp, #-4]
   14d68:	ldr	r0, [r0, #128]	; 0x80
   14d6c:	and	r0, r0, #65536	; 0x10000
   14d70:	cmp	r0, #0
   14d74:	bne	14ee8 <opt_peep+0x400>
   14d78:	ldr	r0, [fp, #-16]
   14d7c:	ldr	r0, [r0]
   14d80:	cmp	r0, #28
   14d84:	bne	14e34 <opt_peep+0x34c>
   14d88:	ldr	r0, [fp, #-4]
   14d8c:	ldr	r0, [r0, #204]	; 0xcc
   14d90:	str	r0, [fp, #-20]	; 0xffffffec
   14d94:	ldr	r0, [pc, #960]	; 1515c <opt_peep+0x674>
   14d98:	ldr	r0, [pc, r0]
   14d9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14da0:	add	r0, r0, r1, lsl #3
   14da4:	ldr	r0, [r0]
   14da8:	cmp	r0, #0
   14dac:	beq	14df4 <opt_peep+0x30c>
   14db0:	ldr	r0, [pc, #924]	; 15154 <opt_peep+0x66c>
   14db4:	add	r0, pc, r0
   14db8:	ldr	r1, [pc, #928]	; 15160 <opt_peep+0x678>
   14dbc:	ldr	r1, [pc, r1]
   14dc0:	ldr	r2, [fp, #-20]	; 0xffffffec
   14dc4:	add	r1, r1, r2, lsl #3
   14dc8:	ldr	r1, [r1, #4]
   14dcc:	ldr	r2, [fp, #-4]
   14dd0:	ldr	r3, [r2, #20]
   14dd4:	add	r1, r3, r1
   14dd8:	str	r1, [r2, #20]
   14ddc:	ldr	r1, [fp, #-16]
   14de0:	mvn	r2, #0
   14de4:	str	r2, [r1]
   14de8:	movw	r1, #0
   14dec:	str	r1, [r0]
   14df0:	b	14e30 <opt_peep+0x348>
   14df4:	ldr	r0, [fp, #-4]
   14df8:	ldr	r0, [r0, #20]
   14dfc:	cmp	r0, #0
   14e00:	bne	14e2c <opt_peep+0x344>
   14e04:	ldr	r0, [pc, #836]	; 15150 <opt_peep+0x668>
   14e08:	add	r0, pc, r0
   14e0c:	ldr	r1, [fp, #-16]
   14e10:	mvn	r2, #0
   14e14:	str	r2, [r1]
   14e18:	ldr	r1, [fp, #-4]
   14e1c:	movw	r2, #29
   14e20:	str	r2, [r1, #8]
   14e24:	movw	r1, #0
   14e28:	str	r1, [r0]
   14e2c:	b	14e30 <opt_peep+0x348>
   14e30:	b	14ee4 <opt_peep+0x3fc>
   14e34:	ldr	r0, [fp, #-16]
   14e38:	ldr	r0, [r0]
   14e3c:	cmp	r0, #20
   14e40:	bne	14e7c <opt_peep+0x394>
   14e44:	ldr	r0, [pc, #768]	; 1514c <opt_peep+0x664>
   14e48:	add	r0, pc, r0
   14e4c:	ldr	r1, [fp, #-16]
   14e50:	mvn	r2, #0
   14e54:	str	r2, [r1]
   14e58:	ldr	r1, [fp, #-16]
   14e5c:	ldr	r1, [r1, #12]
   14e60:	ldr	r2, [fp, #-4]
   14e64:	ldr	r3, [r2, #20]
   14e68:	add	r1, r3, r1
   14e6c:	str	r1, [r2, #20]
   14e70:	movw	r1, #0
   14e74:	str	r1, [r0]
   14e78:	b	14ee0 <opt_peep+0x3f8>
   14e7c:	ldr	r0, [fp, #-16]
   14e80:	ldr	r0, [r0]
   14e84:	cmp	r0, #84	; 0x54
   14e88:	bne	14edc <opt_peep+0x3f4>
   14e8c:	ldr	r0, [fp, #-4]
   14e90:	ldr	r0, [r0, #20]
   14e94:	cmp	r0, #0
   14e98:	bne	14edc <opt_peep+0x3f4>
   14e9c:	ldr	r0, [pc, #676]	; 15148 <opt_peep+0x660>
   14ea0:	add	r0, pc, r0
   14ea4:	ldr	r1, [fp, #-16]
   14ea8:	ldr	r1, [r1, #12]
   14eac:	ldr	r2, [fp, #-4]
   14eb0:	str	r1, [r2, #20]
   14eb4:	ldr	r1, [fp, #-4]
   14eb8:	movw	r2, #69	; 0x45
   14ebc:	str	r2, [r1, #8]
   14ec0:	ldr	r1, [fp, #-16]
   14ec4:	mvn	r2, #0
   14ec8:	str	r2, [r1]
   14ecc:	movw	r1, #0
   14ed0:	str	r1, [r0]
   14ed4:	ldr	r0, [fp, #-4]
   14ed8:	bl	15734 <opt_not>
   14edc:	b	14ee0 <opt_peep+0x3f8>
   14ee0:	b	14ee4 <opt_peep+0x3fc>
   14ee4:	b	14ee8 <opt_peep+0x400>
   14ee8:	ldr	r0, [fp, #-4]
   14eec:	ldr	r0, [r0, #8]
   14ef0:	cmp	r0, #69	; 0x45
   14ef4:	bne	14f3c <opt_peep+0x454>
   14ef8:	ldr	r0, [fp, #-4]
   14efc:	ldr	r0, [r0, #20]
   14f00:	cmp	r0, #0
   14f04:	bne	14f18 <opt_peep+0x430>
   14f08:	ldr	r0, [fp, #-4]
   14f0c:	ldr	r0, [r0, #84]	; 0x54
   14f10:	ldr	r1, [fp, #-4]
   14f14:	str	r0, [r1, #60]	; 0x3c
   14f18:	ldr	r0, [fp, #-4]
   14f1c:	ldr	r0, [r0, #20]
   14f20:	cmn	r0, #1
   14f24:	bne	14f38 <opt_peep+0x450>
   14f28:	ldr	r0, [fp, #-4]
   14f2c:	ldr	r0, [r0, #60]	; 0x3c
   14f30:	ldr	r1, [fp, #-4]
   14f34:	str	r0, [r1, #84]	; 0x54
   14f38:	b	14f3c <opt_peep+0x454>
   14f3c:	ldr	r0, [fp, #-4]
   14f40:	ldr	r0, [r0, #204]	; 0xcc
   14f44:	str	r0, [fp, #-20]	; 0xffffffec
   14f48:	ldr	r0, [pc, #532]	; 15164 <opt_peep+0x67c>
   14f4c:	ldr	r0, [pc, r0]
   14f50:	ldr	r1, [fp, #-20]	; 0xffffffec
   14f54:	add	r0, r0, r1, lsl #3
   14f58:	ldr	r0, [r0]
   14f5c:	cmp	r0, #0
   14f60:	beq	14fb0 <opt_peep+0x4c8>
   14f64:	ldr	r0, [fp, #-4]
   14f68:	ldr	r0, [r0, #8]
   14f6c:	and	r0, r0, #8
   14f70:	cmp	r0, #8
   14f74:	bne	14fb0 <opt_peep+0x4c8>
   14f78:	ldr	r0, [pc, #488]	; 15168 <opt_peep+0x680>
   14f7c:	ldr	r0, [pc, r0]
   14f80:	ldr	r1, [fp, #-20]	; 0xffffffec
   14f84:	add	r0, r0, r1, lsl #3
   14f88:	ldr	r0, [r0, #4]
   14f8c:	str	r0, [sp, #12]
   14f90:	ldr	r0, [fp, #-4]
   14f94:	ldr	r1, [r0, #8]
   14f98:	mvn	r2, #8
   14f9c:	and	r1, r1, r2
   14fa0:	str	r1, [r0, #8]
   14fa4:	ldr	r0, [sp, #12]
   14fa8:	ldr	r1, [fp, #-4]
   14fac:	str	r0, [r1, #20]
   14fb0:	ldr	r0, [fp, #-4]
   14fb4:	ldr	r0, [r0, #200]	; 0xc8
   14fb8:	str	r0, [fp, #-20]	; 0xffffffec
   14fbc:	ldr	r0, [pc, #424]	; 1516c <opt_peep+0x684>
   14fc0:	ldr	r0, [pc, r0]
   14fc4:	ldr	r1, [fp, #-20]	; 0xffffffec
   14fc8:	add	r0, r0, r1, lsl #3
   14fcc:	ldr	r0, [r0]
   14fd0:	cmp	r0, #0
   14fd4:	beq	15134 <opt_peep+0x64c>
   14fd8:	ldr	r0, [fp, #-4]
   14fdc:	ldr	r0, [r0, #8]
   14fe0:	and	r0, r0, #8
   14fe4:	cmp	r0, #0
   14fe8:	bne	15134 <opt_peep+0x64c>
   14fec:	ldr	r0, [pc, #380]	; 15170 <opt_peep+0x688>
   14ff0:	ldr	r0, [pc, r0]
   14ff4:	ldr	r1, [fp, #-20]	; 0xffffffec
   14ff8:	add	r0, r0, r1, lsl #3
   14ffc:	ldr	r0, [r0, #4]
   15000:	str	r0, [sp, #8]
   15004:	ldr	r0, [fp, #-4]
   15008:	ldr	r0, [r0, #8]
   1500c:	and	r0, r0, #240	; 0xf0
   15010:	cmp	r0, #16
   15014:	str	r0, [sp, #4]
   15018:	beq	15050 <opt_peep+0x568>
   1501c:	b	15020 <opt_peep+0x538>
   15020:	ldr	r0, [sp, #4]
   15024:	cmp	r0, #32
   15028:	beq	15074 <opt_peep+0x58c>
   1502c:	b	15030 <opt_peep+0x548>
   15030:	ldr	r0, [sp, #4]
   15034:	cmp	r0, #48	; 0x30
   15038:	beq	15098 <opt_peep+0x5b0>
   1503c:	b	15040 <opt_peep+0x558>
   15040:	ldr	r0, [sp, #4]
   15044:	cmp	r0, #64	; 0x40
   15048:	beq	150bc <opt_peep+0x5d4>
   1504c:	b	150d4 <opt_peep+0x5ec>
   15050:	ldr	r0, [sp, #8]
   15054:	ldr	r1, [fp, #-4]
   15058:	ldr	r1, [r1, #20]
   1505c:	cmp	r0, r1
   15060:	movw	r0, #0
   15064:	moveq	r0, #1
   15068:	and	r0, r0, #1
   1506c:	str	r0, [sp, #8]
   15070:	b	150d8 <opt_peep+0x5f0>
   15074:	ldr	r0, [sp, #8]
   15078:	ldr	r1, [fp, #-4]
   1507c:	ldr	r1, [r1, #20]
   15080:	cmp	r0, r1
   15084:	movw	r0, #0
   15088:	movhi	r0, #1
   1508c:	and	r0, r0, #1
   15090:	str	r0, [sp, #8]
   15094:	b	150d8 <opt_peep+0x5f0>
   15098:	ldr	r0, [sp, #8]
   1509c:	ldr	r1, [fp, #-4]
   150a0:	ldr	r1, [r1, #20]
   150a4:	cmp	r0, r1
   150a8:	movw	r0, #0
   150ac:	movcs	r0, #1
   150b0:	and	r0, r0, #1
   150b4:	str	r0, [sp, #8]
   150b8:	b	150d8 <opt_peep+0x5f0>
   150bc:	ldr	r0, [fp, #-4]
   150c0:	ldr	r0, [r0, #20]
   150c4:	ldr	r1, [sp, #8]
   150c8:	and	r0, r1, r0
   150cc:	str	r0, [sp, #8]
   150d0:	b	150d8 <opt_peep+0x5f0>
   150d4:	bl	1048 <abort@plt>
   150d8:	ldr	r0, [fp, #-4]
   150dc:	ldr	r0, [r0, #84]	; 0x54
   150e0:	ldr	r1, [fp, #-4]
   150e4:	ldr	r1, [r1, #60]	; 0x3c
   150e8:	cmp	r0, r1
   150ec:	beq	15100 <opt_peep+0x618>
   150f0:	ldr	r0, [pc, #96]	; 15158 <opt_peep+0x670>
   150f4:	add	r0, pc, r0
   150f8:	movw	r1, #0
   150fc:	str	r1, [r0]
   15100:	ldr	r0, [sp, #8]
   15104:	cmp	r0, #0
   15108:	beq	15120 <opt_peep+0x638>
   1510c:	ldr	r0, [fp, #-4]
   15110:	ldr	r0, [r0, #60]	; 0x3c
   15114:	ldr	r1, [fp, #-4]
   15118:	str	r0, [r1, #84]	; 0x54
   1511c:	b	15130 <opt_peep+0x648>
   15120:	ldr	r0, [fp, #-4]
   15124:	ldr	r0, [r0, #84]	; 0x54
   15128:	ldr	r1, [fp, #-4]
   1512c:	str	r0, [r1, #60]	; 0x3c
   15130:	b	15134 <opt_peep+0x64c>
   15134:	mov	sp, fp
   15138:	pop	{fp, pc}
   1513c:	.word	0x00025b70
   15140:	.word	0x00025b34
   15144:	.word	0x00025a14
   15148:	.word	0x00025878
   1514c:	.word	0x000258d0
   15150:	.word	0x00025910
   15154:	.word	0x00025964
   15158:	.word	0x00025624
   1515c:	.word	0x00025dd8
   15160:	.word	0x00025db4
   15164:	.word	0x00025c24
   15168:	.word	0x00025bf4
   1516c:	.word	0x00025bb0
   15170:	.word	0x00025b80

00015174 <opt_deadstores>:
   15174:	push	{fp, lr}
   15178:	mov	fp, sp
   1517c:	sub	sp, sp, #88	; 0x58
   15180:	add	r1, sp, #4
   15184:	str	r0, [fp, #-4]
   15188:	mov	r0, r1
   1518c:	movw	r1, #0
   15190:	and	r1, r1, #255	; 0xff
   15194:	movw	r2, #72	; 0x48
   15198:	bl	fac <memset@plt>
   1519c:	ldr	r0, [fp, #-4]
   151a0:	ldr	r0, [r0, #4]
   151a4:	str	r0, [fp, #-8]
   151a8:	ldr	r0, [fp, #-8]
   151ac:	movw	r1, #0
   151b0:	cmp	r0, r1
   151b4:	beq	151d4 <opt_deadstores+0x60>
   151b8:	add	r1, sp, #4
   151bc:	ldr	r0, [fp, #-8]
   151c0:	bl	1576c <deadstmt>
   151c4:	ldr	r0, [fp, #-8]
   151c8:	ldr	r0, [r0, #16]
   151cc:	str	r0, [fp, #-8]
   151d0:	b	151a8 <opt_deadstores+0x34>
   151d4:	add	r1, sp, #4
   151d8:	ldr	r0, [fp, #-4]
   151dc:	add	r0, r0, #8
   151e0:	bl	1576c <deadstmt>
   151e4:	movw	r0, #0
   151e8:	str	r0, [fp, #-12]
   151ec:	ldr	r0, [fp, #-12]
   151f0:	cmp	r0, #18
   151f4:	bge	15270 <opt_deadstores+0xfc>
   151f8:	ldr	r0, [fp, #-12]
   151fc:	add	r1, sp, #4
   15200:	add	r0, r1, r0, lsl #2
   15204:	ldr	r0, [r0]
   15208:	movw	r1, #0
   1520c:	cmp	r0, r1
   15210:	beq	1525c <opt_deadstores+0xe8>
   15214:	ldr	r0, [fp, #-4]
   15218:	ldr	r0, [r0, #128]	; 0x80
   1521c:	ldr	r1, [fp, #-12]
   15220:	movw	r2, #1
   15224:	lsl	r1, r2, r1
   15228:	and	r0, r0, r1
   1522c:	cmp	r0, #0
   15230:	bne	1525c <opt_deadstores+0xe8>
   15234:	ldr	r0, [pc, #60]	; 15278 <opt_deadstores+0x104>
   15238:	add	r0, pc, r0
   1523c:	ldr	r1, [fp, #-12]
   15240:	add	r2, sp, #4
   15244:	add	r1, r2, r1, lsl #2
   15248:	ldr	r1, [r1]
   1524c:	mvn	r2, #0
   15250:	str	r2, [r1]
   15254:	movw	r1, #0
   15258:	str	r1, [r0]
   1525c:	b	15260 <opt_deadstores+0xec>
   15260:	ldr	r0, [fp, #-12]
   15264:	add	r0, r0, #1
   15268:	str	r0, [fp, #-12]
   1526c:	b	151ec <opt_deadstores+0x78>
   15270:	mov	sp, fp
   15274:	pop	{fp, pc}
   15278:	.word	0x000254e0

0001527c <F>:
   1527c:	sub	sp, sp, #40	; 0x28
   15280:	ldr	r3, [pc, #480]	; 15468 <F+0x1ec>
   15284:	add	r3, pc, r3
   15288:	str	r0, [sp, #32]
   1528c:	str	r1, [sp, #28]
   15290:	str	r2, [sp, #24]
   15294:	ldr	r0, [sp, #32]
   15298:	ldr	r1, [sp, #28]
   1529c:	eor	r0, r0, r1, lsl #4
   152a0:	ldr	r1, [sp, #24]
   152a4:	eor	r0, r0, r1, lsl #8
   152a8:	str	r0, [sp, #20]
   152ac:	ldr	r0, [sp, #20]
   152b0:	movw	r1, #8923	; 0x22db
   152b4:	movt	r1, #39383	; 0x99d7
   152b8:	umull	r1, r2, r0, r1
   152bc:	lsr	r2, r2, #7
   152c0:	mov	ip, #213	; 0xd5
   152c4:	mls	r0, r2, ip, r0
   152c8:	str	r0, [sp, #20]
   152cc:	ldr	r0, [sp, #20]
   152d0:	ldr	r2, [pc, #412]	; 15474 <F+0x1f8>
   152d4:	add	r2, pc, r2
   152d8:	add	r0, r2, r0, lsl #2
   152dc:	ldr	r0, [r0]
   152e0:	str	r0, [sp, #12]
   152e4:	str	r3, [sp, #8]
   152e8:	str	r1, [sp, #4]
   152ec:	ldr	r0, [sp, #12]
   152f0:	movw	r1, #0
   152f4:	cmp	r0, r1
   152f8:	beq	1535c <F+0xe0>
   152fc:	ldr	r0, [sp, #12]
   15300:	ldr	r0, [r0]
   15304:	ldr	r1, [sp, #32]
   15308:	cmp	r0, r1
   1530c:	bne	15348 <F+0xcc>
   15310:	ldr	r0, [sp, #12]
   15314:	ldr	r0, [r0, #4]
   15318:	ldr	r1, [sp, #28]
   1531c:	cmp	r0, r1
   15320:	bne	15348 <F+0xcc>
   15324:	ldr	r0, [sp, #12]
   15328:	ldr	r0, [r0, #8]
   1532c:	ldr	r1, [sp, #24]
   15330:	cmp	r0, r1
   15334:	bne	15348 <F+0xcc>
   15338:	ldr	r0, [sp, #12]
   1533c:	ldr	r0, [r0, #12]
   15340:	str	r0, [sp, #36]	; 0x24
   15344:	b	1545c <F+0x1e0>
   15348:	b	1534c <F+0xd0>
   1534c:	ldr	r0, [sp, #12]
   15350:	ldr	r0, [r0, #16]
   15354:	str	r0, [sp, #12]
   15358:	b	152ec <F+0x70>
   1535c:	ldr	r0, [pc, #264]	; 1546c <F+0x1f0>
   15360:	add	r0, pc, r0
   15364:	ldr	r1, [r0]
   15368:	add	r1, r1, #1
   1536c:	str	r1, [r0]
   15370:	str	r1, [sp, #16]
   15374:	ldr	r0, [sp, #32]
   15378:	and	r0, r0, #224	; 0xe0
   1537c:	cmp	r0, #0
   15380:	bne	153d4 <F+0x158>
   15384:	ldr	r0, [sp, #32]
   15388:	and	r0, r0, #7
   1538c:	cmp	r0, #0
   15390:	beq	153a4 <F+0x128>
   15394:	ldr	r0, [sp, #32]
   15398:	and	r0, r0, #7
   1539c:	cmp	r0, #1
   153a0:	bne	153d4 <F+0x158>
   153a4:	ldr	r0, [sp, #28]
   153a8:	ldr	r1, [pc, #200]	; 15478 <F+0x1fc>
   153ac:	ldr	r1, [pc, r1]
   153b0:	ldr	r2, [sp, #16]
   153b4:	add	r1, r1, r2, lsl #3
   153b8:	str	r0, [r1, #4]
   153bc:	ldr	r0, [pc, #184]	; 1547c <F+0x200>
   153c0:	ldr	r0, [pc, r0]
   153c4:	ldr	r1, [sp, #16]
   153c8:	add	r0, r0, r1, lsl #3
   153cc:	movw	r1, #1
   153d0:	str	r1, [r0]
   153d4:	ldr	r0, [pc, #148]	; 15470 <F+0x1f4>
   153d8:	add	r0, pc, r0
   153dc:	ldr	r1, [pc, #156]	; 15480 <F+0x204>
   153e0:	add	r1, pc, r1
   153e4:	ldr	r2, [pc, #152]	; 15484 <F+0x208>
   153e8:	ldr	r2, [pc, r2]
   153ec:	add	r3, r2, #20
   153f0:	str	r3, [r1]
   153f4:	str	r2, [sp, #12]
   153f8:	ldr	r1, [sp, #16]
   153fc:	ldr	r2, [sp, #12]
   15400:	str	r1, [r2, #12]
   15404:	ldr	r1, [sp, #32]
   15408:	ldr	r2, [sp, #12]
   1540c:	str	r1, [r2]
   15410:	ldr	r1, [sp, #28]
   15414:	ldr	r2, [sp, #12]
   15418:	str	r1, [r2, #4]
   1541c:	ldr	r1, [sp, #24]
   15420:	ldr	r2, [sp, #12]
   15424:	str	r1, [r2, #8]
   15428:	ldr	r1, [sp, #20]
   1542c:	ldr	r2, [pc, #84]	; 15488 <F+0x20c>
   15430:	add	r2, pc, r2
   15434:	ldr	r1, [r2, r1, lsl #2]
   15438:	ldr	r3, [sp, #12]
   1543c:	str	r1, [r3, #16]
   15440:	ldr	r1, [sp, #12]
   15444:	ldr	r3, [sp, #20]
   15448:	add	r2, r2, r3, lsl #2
   1544c:	str	r1, [r2]
   15450:	ldr	r1, [sp, #16]
   15454:	str	r1, [sp, #36]	; 0x24
   15458:	str	r0, [sp]
   1545c:	ldr	r0, [sp, #36]	; 0x24
   15460:	add	sp, sp, #40	; 0x28
   15464:	bx	lr
   15468:	.word	0x000254bc
   1546c:	.word	0x000253d8
   15470:	.word	0x00025368
   15474:	.word	0x0002546c
   15478:	.word	0x000257c4
   1547c:	.word	0x000257b0
   15480:	.word	0x00025788
   15484:	.word	0x00025780
   15488:	.word	0x00025310

0001548c <vstore>:
   1548c:	sub	sp, sp, #16
   15490:	str	r0, [sp, #12]
   15494:	str	r1, [sp, #8]
   15498:	str	r2, [sp, #4]
   1549c:	str	r3, [sp]
   154a0:	ldr	r0, [sp]
   154a4:	cmp	r0, #0
   154a8:	beq	154d0 <vstore+0x44>
   154ac:	ldr	r0, [sp, #8]
   154b0:	ldr	r0, [r0]
   154b4:	ldr	r1, [sp, #4]
   154b8:	cmp	r0, r1
   154bc:	bne	154d0 <vstore+0x44>
   154c0:	ldr	r0, [sp, #12]
   154c4:	mvn	r1, #0
   154c8:	str	r1, [r0]
   154cc:	b	154dc <vstore+0x50>
   154d0:	ldr	r0, [sp, #4]
   154d4:	ldr	r1, [sp, #8]
   154d8:	str	r0, [r1]
   154dc:	add	sp, sp, #16
   154e0:	bx	lr

000154e4 <fold_op>:
   154e4:	push	{fp, lr}
   154e8:	mov	fp, sp
   154ec:	sub	sp, sp, #24
   154f0:	str	r0, [fp, #-4]
   154f4:	str	r1, [fp, #-8]
   154f8:	str	r2, [sp, #12]
   154fc:	ldr	r0, [pc, #456]	; 156cc <fold_op+0x1e8>
   15500:	ldr	r0, [pc, r0]
   15504:	ldr	r1, [fp, #-8]
   15508:	add	r0, r0, r1, lsl #3
   1550c:	ldr	r0, [r0, #4]
   15510:	str	r0, [sp, #8]
   15514:	ldr	r0, [pc, #436]	; 156d0 <fold_op+0x1ec>
   15518:	ldr	r0, [pc, r0]
   1551c:	ldr	r1, [sp, #12]
   15520:	add	r0, r0, r1, lsl #3
   15524:	ldr	r0, [r0, #4]
   15528:	str	r0, [sp, #4]
   1552c:	ldr	r0, [fp, #-4]
   15530:	ldr	r0, [r0]
   15534:	and	r0, r0, #240	; 0xf0
   15538:	cmp	r0, #0
   1553c:	str	r0, [sp]
   15540:	beq	155c8 <fold_op+0xe4>
   15544:	b	15548 <fold_op+0x64>
   15548:	ldr	r0, [sp]
   1554c:	cmp	r0, #16
   15550:	beq	155dc <fold_op+0xf8>
   15554:	b	15558 <fold_op+0x74>
   15558:	ldr	r0, [sp]
   1555c:	cmp	r0, #32
   15560:	beq	155f0 <fold_op+0x10c>
   15564:	b	15568 <fold_op+0x84>
   15568:	ldr	r0, [sp]
   1556c:	cmp	r0, #48	; 0x30
   15570:	beq	15604 <fold_op+0x120>
   15574:	b	15578 <fold_op+0x94>
   15578:	ldr	r0, [sp]
   1557c:	cmp	r0, #64	; 0x40
   15580:	beq	15644 <fold_op+0x160>
   15584:	b	15588 <fold_op+0xa4>
   15588:	ldr	r0, [sp]
   1558c:	cmp	r0, #80	; 0x50
   15590:	beq	15630 <fold_op+0x14c>
   15594:	b	15598 <fold_op+0xb4>
   15598:	ldr	r0, [sp]
   1559c:	cmp	r0, #96	; 0x60
   155a0:	beq	15658 <fold_op+0x174>
   155a4:	b	155a8 <fold_op+0xc4>
   155a8:	ldr	r0, [sp]
   155ac:	cmp	r0, #112	; 0x70
   155b0:	beq	1566c <fold_op+0x188>
   155b4:	b	155b8 <fold_op+0xd4>
   155b8:	ldr	r0, [sp]
   155bc:	cmp	r0, #128	; 0x80
   155c0:	beq	15680 <fold_op+0x19c>
   155c4:	b	15694 <fold_op+0x1b0>
   155c8:	ldr	r0, [sp, #4]
   155cc:	ldr	r1, [sp, #8]
   155d0:	add	r0, r1, r0
   155d4:	str	r0, [sp, #8]
   155d8:	b	15698 <fold_op+0x1b4>
   155dc:	ldr	r0, [sp, #4]
   155e0:	ldr	r1, [sp, #8]
   155e4:	sub	r0, r1, r0
   155e8:	str	r0, [sp, #8]
   155ec:	b	15698 <fold_op+0x1b4>
   155f0:	ldr	r0, [sp, #4]
   155f4:	ldr	r1, [sp, #8]
   155f8:	mul	r0, r1, r0
   155fc:	str	r0, [sp, #8]
   15600:	b	15698 <fold_op+0x1b4>
   15604:	ldr	r0, [sp, #4]
   15608:	cmp	r0, #0
   1560c:	bne	1561c <fold_op+0x138>
   15610:	ldr	r0, [pc, #172]	; 156c4 <fold_op+0x1e0>
   15614:	add	r0, pc, r0
   15618:	bl	2c88 <sf_bpf_error>
   1561c:	ldr	r0, [sp, #4]
   15620:	ldr	r1, [sp, #8]
   15624:	udiv	r0, r1, r0
   15628:	str	r0, [sp, #8]
   1562c:	b	15698 <fold_op+0x1b4>
   15630:	ldr	r0, [sp, #4]
   15634:	ldr	r1, [sp, #8]
   15638:	and	r0, r1, r0
   1563c:	str	r0, [sp, #8]
   15640:	b	15698 <fold_op+0x1b4>
   15644:	ldr	r0, [sp, #4]
   15648:	ldr	r1, [sp, #8]
   1564c:	orr	r0, r1, r0
   15650:	str	r0, [sp, #8]
   15654:	b	15698 <fold_op+0x1b4>
   15658:	ldr	r0, [sp, #4]
   1565c:	ldr	r1, [sp, #8]
   15660:	lsl	r0, r1, r0
   15664:	str	r0, [sp, #8]
   15668:	b	15698 <fold_op+0x1b4>
   1566c:	ldr	r0, [sp, #4]
   15670:	ldr	r1, [sp, #8]
   15674:	lsr	r0, r1, r0
   15678:	str	r0, [sp, #8]
   1567c:	b	15698 <fold_op+0x1b4>
   15680:	ldr	r0, [sp, #8]
   15684:	movw	r1, #0
   15688:	sub	r0, r1, r0
   1568c:	str	r0, [sp, #8]
   15690:	b	15698 <fold_op+0x1b4>
   15694:	bl	1048 <abort@plt>
   15698:	ldr	r0, [pc, #40]	; 156c8 <fold_op+0x1e4>
   1569c:	add	r0, pc, r0
   156a0:	ldr	r1, [sp, #8]
   156a4:	ldr	r2, [fp, #-4]
   156a8:	str	r1, [r2, #12]
   156ac:	ldr	r1, [fp, #-4]
   156b0:	movw	r2, #0
   156b4:	str	r2, [r1]
   156b8:	str	r2, [r0]
   156bc:	mov	sp, fp
   156c0:	pop	{fp, pc}
   156c4:	.word	0x00008173
   156c8:	.word	0x0002507c
   156cc:	.word	0x00025670
   156d0:	.word	0x00025658

000156d4 <this_op>:
   156d4:	sub	sp, sp, #8
   156d8:	str	r0, [sp, #4]
   156dc:	ldr	r0, [sp, #4]
   156e0:	movw	r1, #0
   156e4:	cmp	r0, r1
   156e8:	movw	r0, #0
   156ec:	str	r0, [sp]
   156f0:	beq	1570c <this_op+0x38>
   156f4:	ldr	r0, [sp, #4]
   156f8:	ldr	r0, [r0]
   156fc:	cmn	r0, #1
   15700:	movw	r0, #0
   15704:	moveq	r0, #1
   15708:	str	r0, [sp]
   1570c:	ldr	r0, [sp]
   15710:	tst	r0, #1
   15714:	beq	15728 <this_op+0x54>
   15718:	ldr	r0, [sp, #4]
   1571c:	ldr	r0, [r0, #16]
   15720:	str	r0, [sp, #4]
   15724:	b	156dc <this_op+0x8>
   15728:	ldr	r0, [sp, #4]
   1572c:	add	sp, sp, #8
   15730:	bx	lr

00015734 <opt_not>:
   15734:	sub	sp, sp, #8
   15738:	str	r0, [sp, #4]
   1573c:	ldr	r0, [sp, #4]
   15740:	ldr	r0, [r0, #60]	; 0x3c
   15744:	str	r0, [sp]
   15748:	ldr	r0, [sp, #4]
   1574c:	ldr	r0, [r0, #84]	; 0x54
   15750:	ldr	r1, [sp, #4]
   15754:	str	r0, [r1, #60]	; 0x3c
   15758:	ldr	r0, [sp]
   1575c:	ldr	r1, [sp, #4]
   15760:	str	r0, [r1, #84]	; 0x54
   15764:	add	sp, sp, #8
   15768:	bx	lr

0001576c <deadstmt>:
   1576c:	push	{fp, lr}
   15770:	mov	fp, sp
   15774:	sub	sp, sp, #16
   15778:	str	r0, [fp, #-4]
   1577c:	str	r1, [sp, #8]
   15780:	ldr	r0, [fp, #-4]
   15784:	bl	12ee8 <atomuse>
   15788:	str	r0, [sp, #4]
   1578c:	ldr	r0, [sp, #4]
   15790:	cmp	r0, #0
   15794:	blt	157d4 <deadstmt+0x68>
   15798:	ldr	r0, [sp, #4]
   1579c:	cmp	r0, #18
   157a0:	bne	157bc <deadstmt+0x50>
   157a4:	ldr	r0, [sp, #8]
   157a8:	movw	r1, #0
   157ac:	str	r1, [r0, #68]	; 0x44
   157b0:	ldr	r0, [sp, #8]
   157b4:	str	r1, [r0, #64]	; 0x40
   157b8:	b	157d0 <deadstmt+0x64>
   157bc:	ldr	r0, [sp, #8]
   157c0:	ldr	r1, [sp, #4]
   157c4:	add	r0, r0, r1, lsl #2
   157c8:	movw	r1, #0
   157cc:	str	r1, [r0]
   157d0:	b	157d4 <deadstmt+0x68>
   157d4:	ldr	r0, [fp, #-4]
   157d8:	bl	13080 <atomdef>
   157dc:	str	r0, [sp, #4]
   157e0:	ldr	r0, [sp, #4]
   157e4:	cmp	r0, #0
   157e8:	blt	15844 <deadstmt+0xd8>
   157ec:	ldr	r0, [sp, #8]
   157f0:	ldr	r1, [sp, #4]
   157f4:	add	r0, r0, r1, lsl #2
   157f8:	ldr	r0, [r0]
   157fc:	movw	r1, #0
   15800:	cmp	r0, r1
   15804:	beq	15830 <deadstmt+0xc4>
   15808:	ldr	r0, [pc, #60]	; 1584c <deadstmt+0xe0>
   1580c:	add	r0, pc, r0
   15810:	mov	r1, #0
   15814:	str	r1, [r0]
   15818:	ldr	r0, [sp, #8]
   1581c:	ldr	r1, [sp, #4]
   15820:	add	r0, r0, r1, lsl #2
   15824:	ldr	r0, [r0]
   15828:	mvn	r1, #0
   1582c:	str	r1, [r0]
   15830:	ldr	r0, [fp, #-4]
   15834:	ldr	r1, [sp, #8]
   15838:	ldr	r2, [sp, #4]
   1583c:	add	r1, r1, r2, lsl #2
   15840:	str	r0, [r1]
   15844:	mov	sp, fp
   15848:	pop	{fp, pc}
   1584c:	.word	0x00024f0c

00015850 <use_conflict>:
   15850:	sub	sp, sp, #20
   15854:	str	r0, [sp, #12]
   15858:	str	r1, [sp, #8]
   1585c:	ldr	r0, [sp, #8]
   15860:	ldr	r0, [r0, #128]	; 0x80
   15864:	str	r0, [sp]
   15868:	ldr	r0, [sp]
   1586c:	cmp	r0, #0
   15870:	bne	15880 <use_conflict+0x30>
   15874:	movw	r0, #0
   15878:	str	r0, [sp, #16]
   1587c:	b	15904 <use_conflict+0xb4>
   15880:	movw	r0, #0
   15884:	str	r0, [sp, #4]
   15888:	ldr	r0, [sp, #4]
   1588c:	cmp	r0, #18
   15890:	bge	158fc <use_conflict+0xac>
   15894:	ldr	r0, [sp]
   15898:	ldr	r1, [sp, #4]
   1589c:	movw	r2, #1
   158a0:	lsl	r1, r2, r1
   158a4:	and	r0, r0, r1
   158a8:	cmp	r0, #0
   158ac:	beq	158e8 <use_conflict+0x98>
   158b0:	ldr	r0, [sp, #12]
   158b4:	ldr	r1, [sp, #4]
   158b8:	add	r0, r0, r1, lsl #2
   158bc:	ldr	r0, [r0, #136]	; 0x88
   158c0:	ldr	r2, [sp, #8]
   158c4:	add	r2, r2, #136	; 0x88
   158c8:	add	r1, r2, r1, lsl #2
   158cc:	ldr	r1, [r1]
   158d0:	cmp	r0, r1
   158d4:	beq	158e4 <use_conflict+0x94>
   158d8:	movw	r0, #1
   158dc:	str	r0, [sp, #16]
   158e0:	b	15904 <use_conflict+0xb4>
   158e4:	b	158e8 <use_conflict+0x98>
   158e8:	b	158ec <use_conflict+0x9c>
   158ec:	ldr	r0, [sp, #4]
   158f0:	add	r0, r0, #1
   158f4:	str	r0, [sp, #4]
   158f8:	b	15888 <use_conflict+0x38>
   158fc:	movw	r0, #0
   15900:	str	r0, [sp, #16]
   15904:	ldr	r0, [sp, #16]
   15908:	add	sp, sp, #20
   1590c:	bx	lr

00015910 <fold_edge>:
   15910:	sub	sp, sp, #40	; 0x28
   15914:	str	r0, [sp, #32]
   15918:	str	r1, [sp, #28]
   1591c:	ldr	r0, [sp, #28]
   15920:	ldr	r0, [r0, #4]
   15924:	str	r0, [sp, #4]
   15928:	ldr	r0, [sp, #4]
   1592c:	cmp	r0, #0
   15930:	bge	1594c <fold_edge+0x3c>
   15934:	ldr	r0, [sp, #4]
   15938:	movw	r1, #0
   1593c:	sub	r0, r1, r0
   15940:	str	r0, [sp, #4]
   15944:	str	r1, [sp, #24]
   15948:	b	15954 <fold_edge+0x44>
   1594c:	movw	r0, #1
   15950:	str	r0, [sp, #24]
   15954:	ldr	r0, [sp, #32]
   15958:	ldr	r0, [r0, #8]
   1595c:	ldr	r1, [sp, #4]
   15960:	cmp	r0, r1
   15964:	beq	15974 <fold_edge+0x64>
   15968:	movw	r0, #0
   1596c:	str	r0, [sp, #36]	; 0x24
   15970:	b	15a3c <fold_edge+0x12c>
   15974:	ldr	r0, [sp, #32]
   15978:	ldr	r0, [r0, #200]	; 0xc8
   1597c:	str	r0, [sp, #20]
   15980:	ldr	r0, [sp, #32]
   15984:	ldr	r0, [r0, #132]	; 0x84
   15988:	str	r0, [sp, #12]
   1598c:	ldr	r0, [sp, #28]
   15990:	ldr	r0, [r0, #16]
   15994:	ldr	r0, [r0, #200]	; 0xc8
   15998:	str	r0, [sp, #16]
   1599c:	ldr	r0, [sp, #28]
   159a0:	ldr	r0, [r0, #16]
   159a4:	ldr	r0, [r0, #132]	; 0x84
   159a8:	str	r0, [sp, #8]
   159ac:	ldr	r0, [sp, #20]
   159b0:	ldr	r1, [sp, #16]
   159b4:	cmp	r0, r1
   159b8:	beq	159c8 <fold_edge+0xb8>
   159bc:	movw	r0, #0
   159c0:	str	r0, [sp, #36]	; 0x24
   159c4:	b	15a3c <fold_edge+0x12c>
   159c8:	ldr	r0, [sp, #12]
   159cc:	ldr	r1, [sp, #8]
   159d0:	cmp	r0, r1
   159d4:	bne	15a0c <fold_edge+0xfc>
   159d8:	ldr	r0, [sp, #24]
   159dc:	cmp	r0, #0
   159e0:	beq	159f4 <fold_edge+0xe4>
   159e4:	ldr	r0, [sp, #32]
   159e8:	ldr	r0, [r0, #60]	; 0x3c
   159ec:	str	r0, [sp]
   159f0:	b	15a00 <fold_edge+0xf0>
   159f4:	ldr	r0, [sp, #32]
   159f8:	ldr	r0, [r0, #84]	; 0x54
   159fc:	str	r0, [sp]
   15a00:	ldr	r0, [sp]
   15a04:	str	r0, [sp, #36]	; 0x24
   15a08:	b	15a3c <fold_edge+0x12c>
   15a0c:	ldr	r0, [sp, #24]
   15a10:	cmp	r0, #0
   15a14:	beq	15a34 <fold_edge+0x124>
   15a18:	ldr	r0, [sp, #4]
   15a1c:	cmp	r0, #21
   15a20:	bne	15a34 <fold_edge+0x124>
   15a24:	ldr	r0, [sp, #32]
   15a28:	ldr	r0, [r0, #84]	; 0x54
   15a2c:	str	r0, [sp, #36]	; 0x24
   15a30:	b	15a3c <fold_edge+0x12c>
   15a34:	movw	r0, #0
   15a38:	str	r0, [sp, #36]	; 0x24
   15a3c:	ldr	r0, [sp, #36]	; 0x24
   15a40:	add	sp, sp, #40	; 0x28
   15a44:	bx	lr

00015a48 <mark_code>:
   15a48:	push	{fp, lr}
   15a4c:	mov	fp, sp
   15a50:	sub	sp, sp, #8
   15a54:	ldr	r1, [pc, #32]	; 15a7c <mark_code+0x34>
   15a58:	add	r1, pc, r1
   15a5c:	str	r0, [sp, #4]
   15a60:	ldr	r0, [r1]
   15a64:	add	r0, r0, #1
   15a68:	str	r0, [r1]
   15a6c:	ldr	r0, [sp, #4]
   15a70:	bl	15b24 <make_marks>
   15a74:	mov	sp, fp
   15a78:	pop	{fp, pc}
   15a7c:	.word	0x00024cb4

00015a80 <eq_blk>:
   15a80:	push	{fp, lr}
   15a84:	mov	fp, sp
   15a88:	sub	sp, sp, #16
   15a8c:	str	r0, [sp, #8]
   15a90:	str	r1, [sp, #4]
   15a94:	ldr	r0, [sp, #8]
   15a98:	ldr	r0, [r0, #8]
   15a9c:	ldr	r1, [sp, #4]
   15aa0:	ldr	r1, [r1, #8]
   15aa4:	cmp	r0, r1
   15aa8:	bne	15b10 <eq_blk+0x90>
   15aac:	ldr	r0, [sp, #8]
   15ab0:	ldr	r0, [r0, #20]
   15ab4:	ldr	r1, [sp, #4]
   15ab8:	ldr	r1, [r1, #20]
   15abc:	cmp	r0, r1
   15ac0:	bne	15b10 <eq_blk+0x90>
   15ac4:	ldr	r0, [sp, #8]
   15ac8:	ldr	r0, [r0, #60]	; 0x3c
   15acc:	ldr	r1, [sp, #4]
   15ad0:	ldr	r1, [r1, #60]	; 0x3c
   15ad4:	cmp	r0, r1
   15ad8:	bne	15b10 <eq_blk+0x90>
   15adc:	ldr	r0, [sp, #8]
   15ae0:	ldr	r0, [r0, #84]	; 0x54
   15ae4:	ldr	r1, [sp, #4]
   15ae8:	ldr	r1, [r1, #84]	; 0x54
   15aec:	cmp	r0, r1
   15af0:	bne	15b10 <eq_blk+0x90>
   15af4:	ldr	r0, [sp, #8]
   15af8:	ldr	r0, [r0, #4]
   15afc:	ldr	r1, [sp, #4]
   15b00:	ldr	r1, [r1, #4]
   15b04:	bl	15ba4 <eq_slist>
   15b08:	str	r0, [fp, #-4]
   15b0c:	b	15b18 <eq_blk+0x98>
   15b10:	movw	r0, #0
   15b14:	str	r0, [fp, #-4]
   15b18:	ldr	r0, [fp, #-4]
   15b1c:	mov	sp, fp
   15b20:	pop	{fp, pc}

00015b24 <make_marks>:
   15b24:	push	{fp, lr}
   15b28:	mov	fp, sp
   15b2c:	sub	sp, sp, #8
   15b30:	ldr	r1, [pc, #100]	; 15b9c <make_marks+0x78>
   15b34:	add	r1, pc, r1
   15b38:	str	r0, [sp, #4]
   15b3c:	ldr	r0, [sp, #4]
   15b40:	ldr	r0, [r0, #24]
   15b44:	ldr	r1, [r1]
   15b48:	cmp	r0, r1
   15b4c:	beq	15b94 <make_marks+0x70>
   15b50:	ldr	r0, [pc, #72]	; 15ba0 <make_marks+0x7c>
   15b54:	add	r0, pc, r0
   15b58:	ldr	r0, [r0]
   15b5c:	ldr	r1, [sp, #4]
   15b60:	str	r0, [r1, #24]
   15b64:	ldr	r0, [sp, #4]
   15b68:	ldr	r0, [r0, #8]
   15b6c:	and	r0, r0, #7
   15b70:	cmp	r0, #6
   15b74:	beq	15b90 <make_marks+0x6c>
   15b78:	ldr	r0, [sp, #4]
   15b7c:	ldr	r0, [r0, #60]	; 0x3c
   15b80:	bl	15b24 <make_marks>
   15b84:	ldr	r0, [sp, #4]
   15b88:	ldr	r0, [r0, #84]	; 0x54
   15b8c:	bl	15b24 <make_marks>
   15b90:	b	15b94 <make_marks+0x70>
   15b94:	mov	sp, fp
   15b98:	pop	{fp, pc}
   15b9c:	.word	0x00024bd8
   15ba0:	.word	0x00024bb8

00015ba4 <eq_slist>:
   15ba4:	sub	sp, sp, #20
   15ba8:	str	r0, [sp, #12]
   15bac:	str	r1, [sp, #8]
   15bb0:	b	15bb4 <eq_slist+0x10>
   15bb4:	ldr	r0, [sp, #12]
   15bb8:	movw	r1, #0
   15bbc:	cmp	r0, r1
   15bc0:	movw	r0, #0
   15bc4:	str	r0, [sp, #4]
   15bc8:	beq	15be4 <eq_slist+0x40>
   15bcc:	ldr	r0, [sp, #12]
   15bd0:	ldr	r0, [r0]
   15bd4:	cmn	r0, #1
   15bd8:	movw	r0, #0
   15bdc:	moveq	r0, #1
   15be0:	str	r0, [sp, #4]
   15be4:	ldr	r0, [sp, #4]
   15be8:	tst	r0, #1
   15bec:	beq	15c00 <eq_slist+0x5c>
   15bf0:	ldr	r0, [sp, #12]
   15bf4:	ldr	r0, [r0, #16]
   15bf8:	str	r0, [sp, #12]
   15bfc:	b	15bb4 <eq_slist+0x10>
   15c00:	b	15c04 <eq_slist+0x60>
   15c04:	ldr	r0, [sp, #8]
   15c08:	movw	r1, #0
   15c0c:	cmp	r0, r1
   15c10:	movw	r0, #0
   15c14:	str	r0, [sp]
   15c18:	beq	15c34 <eq_slist+0x90>
   15c1c:	ldr	r0, [sp, #8]
   15c20:	ldr	r0, [r0]
   15c24:	cmn	r0, #1
   15c28:	movw	r0, #0
   15c2c:	moveq	r0, #1
   15c30:	str	r0, [sp]
   15c34:	ldr	r0, [sp]
   15c38:	tst	r0, #1
   15c3c:	beq	15c50 <eq_slist+0xac>
   15c40:	ldr	r0, [sp, #8]
   15c44:	ldr	r0, [r0, #16]
   15c48:	str	r0, [sp, #8]
   15c4c:	b	15c04 <eq_slist+0x60>
   15c50:	ldr	r0, [sp, #12]
   15c54:	movw	r1, #0
   15c58:	cmp	r0, r1
   15c5c:	bne	15c80 <eq_slist+0xdc>
   15c60:	ldr	r0, [sp, #8]
   15c64:	movw	r1, #0
   15c68:	cmp	r0, r1
   15c6c:	movw	r0, #0
   15c70:	moveq	r0, #1
   15c74:	and	r0, r0, #1
   15c78:	str	r0, [sp, #16]
   15c7c:	b	15d08 <eq_slist+0x164>
   15c80:	ldr	r0, [sp, #8]
   15c84:	movw	r1, #0
   15c88:	cmp	r0, r1
   15c8c:	bne	15cb0 <eq_slist+0x10c>
   15c90:	ldr	r0, [sp, #12]
   15c94:	movw	r1, #0
   15c98:	cmp	r0, r1
   15c9c:	movw	r0, #0
   15ca0:	moveq	r0, #1
   15ca4:	and	r0, r0, #1
   15ca8:	str	r0, [sp, #16]
   15cac:	b	15d08 <eq_slist+0x164>
   15cb0:	ldr	r0, [sp, #12]
   15cb4:	ldr	r0, [r0]
   15cb8:	ldr	r1, [sp, #8]
   15cbc:	ldr	r1, [r1]
   15cc0:	cmp	r0, r1
   15cc4:	bne	15ce0 <eq_slist+0x13c>
   15cc8:	ldr	r0, [sp, #12]
   15ccc:	ldr	r0, [r0, #12]
   15cd0:	ldr	r1, [sp, #8]
   15cd4:	ldr	r1, [r1, #12]
   15cd8:	cmp	r0, r1
   15cdc:	beq	15cec <eq_slist+0x148>
   15ce0:	movw	r0, #0
   15ce4:	str	r0, [sp, #16]
   15ce8:	b	15d08 <eq_slist+0x164>
   15cec:	ldr	r0, [sp, #12]
   15cf0:	ldr	r0, [r0, #16]
   15cf4:	str	r0, [sp, #12]
   15cf8:	ldr	r0, [sp, #8]
   15cfc:	ldr	r0, [r0, #16]
   15d00:	str	r0, [sp, #8]
   15d04:	b	15bb0 <eq_slist+0xc>
   15d08:	ldr	r0, [sp, #16]
   15d0c:	add	sp, sp, #20
   15d10:	bx	lr

00015d14 <count_blocks>:
   15d14:	push	{fp, lr}
   15d18:	mov	fp, sp
   15d1c:	sub	sp, sp, #16
   15d20:	str	r0, [sp, #8]
   15d24:	ldr	r0, [sp, #8]
   15d28:	movw	r1, #0
   15d2c:	cmp	r0, r1
   15d30:	beq	15d50 <count_blocks+0x3c>
   15d34:	ldr	r0, [pc, #112]	; 15dac <count_blocks+0x98>
   15d38:	add	r0, pc, r0
   15d3c:	ldr	r1, [sp, #8]
   15d40:	ldr	r1, [r1, #24]
   15d44:	ldr	r0, [r0]
   15d48:	cmp	r1, r0
   15d4c:	bne	15d5c <count_blocks+0x48>
   15d50:	movw	r0, #0
   15d54:	str	r0, [fp, #-4]
   15d58:	b	15da0 <count_blocks+0x8c>
   15d5c:	ldr	r0, [pc, #76]	; 15db0 <count_blocks+0x9c>
   15d60:	add	r0, pc, r0
   15d64:	ldr	r0, [r0]
   15d68:	ldr	r1, [sp, #8]
   15d6c:	str	r0, [r1, #24]
   15d70:	ldr	r0, [sp, #8]
   15d74:	ldr	r0, [r0, #60]	; 0x3c
   15d78:	bl	15d14 <count_blocks>
   15d7c:	ldr	r1, [sp, #8]
   15d80:	ldr	r1, [r1, #84]	; 0x54
   15d84:	str	r0, [sp, #4]
   15d88:	mov	r0, r1
   15d8c:	bl	15d14 <count_blocks>
   15d90:	ldr	r1, [sp, #4]
   15d94:	add	r0, r1, r0
   15d98:	add	r0, r0, #1
   15d9c:	str	r0, [fp, #-4]
   15da0:	ldr	r0, [fp, #-4]
   15da4:	mov	sp, fp
   15da8:	pop	{fp, pc}
   15dac:	.word	0x000249d4
   15db0:	.word	0x000249ac

00015db4 <number_blks_r>:
   15db4:	push	{fp, lr}
   15db8:	mov	fp, sp
   15dbc:	sub	sp, sp, #8
   15dc0:	str	r0, [sp, #4]
   15dc4:	ldr	r0, [sp, #4]
   15dc8:	movw	r1, #0
   15dcc:	cmp	r0, r1
   15dd0:	beq	15df0 <number_blks_r+0x3c>
   15dd4:	ldr	r0, [pc, #136]	; 15e64 <number_blks_r+0xb0>
   15dd8:	add	r0, pc, r0
   15ddc:	ldr	r1, [sp, #4]
   15de0:	ldr	r1, [r1, #24]
   15de4:	ldr	r0, [r0]
   15de8:	cmp	r1, r0
   15dec:	bne	15df4 <number_blks_r+0x40>
   15df0:	b	15e5c <number_blks_r+0xa8>
   15df4:	ldr	r0, [pc, #108]	; 15e68 <number_blks_r+0xb4>
   15df8:	ldr	r0, [pc, r0]
   15dfc:	ldr	r1, [sp, #4]
   15e00:	str	r0, [r1, #24]
   15e04:	ldr	r0, [pc, #96]	; 15e6c <number_blks_r+0xb8>
   15e08:	add	r0, pc, r0
   15e0c:	ldr	r1, [pc, #92]	; 15e70 <number_blks_r+0xbc>
   15e10:	ldr	r1, [pc, r1]
   15e14:	add	r2, r1, #1
   15e18:	str	r2, [r0]
   15e1c:	str	r1, [sp]
   15e20:	ldr	r0, [sp]
   15e24:	ldr	r1, [sp, #4]
   15e28:	str	r0, [r1]
   15e2c:	ldr	r0, [sp, #4]
   15e30:	ldr	r1, [pc, #60]	; 15e74 <number_blks_r+0xc0>
   15e34:	ldr	r1, [pc, r1]
   15e38:	ldr	r2, [sp]
   15e3c:	add	r1, r1, r2, lsl #2
   15e40:	str	r0, [r1]
   15e44:	ldr	r0, [sp, #4]
   15e48:	ldr	r0, [r0, #60]	; 0x3c
   15e4c:	bl	15db4 <number_blks_r>
   15e50:	ldr	r0, [sp, #4]
   15e54:	ldr	r0, [r0, #84]	; 0x54
   15e58:	bl	15db4 <number_blks_r>
   15e5c:	mov	sp, fp
   15e60:	pop	{fp, pc}
   15e64:	.word	0x00024934
   15e68:	.word	0x00024914
   15e6c:	.word	0x00024914
   15e70:	.word	0x0002490c
   15e74:	.word	0x00024d2c

00015e78 <slength>:
   15e78:	sub	sp, sp, #8
   15e7c:	str	r0, [sp, #4]
   15e80:	movw	r0, #0
   15e84:	str	r0, [sp]
   15e88:	ldr	r0, [sp, #4]
   15e8c:	movw	r1, #0
   15e90:	cmp	r0, r1
   15e94:	beq	15ec8 <slength+0x50>
   15e98:	ldr	r0, [sp, #4]
   15e9c:	ldr	r0, [r0]
   15ea0:	cmn	r0, #1
   15ea4:	beq	15eb4 <slength+0x3c>
   15ea8:	ldr	r0, [sp]
   15eac:	add	r0, r0, #1
   15eb0:	str	r0, [sp]
   15eb4:	b	15eb8 <slength+0x40>
   15eb8:	ldr	r0, [sp, #4]
   15ebc:	ldr	r0, [r0, #16]
   15ec0:	str	r0, [sp, #4]
   15ec4:	b	15e88 <slength+0x10>
   15ec8:	ldr	r0, [sp]
   15ecc:	add	sp, sp, #8
   15ed0:	bx	lr

00015ed4 <sfbpf_strcasecmp>:
   15ed4:	sub	sp, sp, #24
   15ed8:	ldr	r2, [pc, #200]	; 15fa8 <sfbpf_strcasecmp+0xd4>
   15edc:	add	r2, pc, r2
   15ee0:	str	r0, [sp, #16]
   15ee4:	str	r1, [sp, #12]
   15ee8:	str	r2, [sp, #8]
   15eec:	ldr	r0, [sp, #16]
   15ef0:	str	r0, [sp, #4]
   15ef4:	ldr	r0, [sp, #12]
   15ef8:	str	r0, [sp]
   15efc:	ldr	r0, [sp, #8]
   15f00:	ldr	r1, [sp, #4]
   15f04:	ldrb	r1, [r1]
   15f08:	add	r0, r0, r1
   15f0c:	ldrb	r0, [r0]
   15f10:	ldr	r1, [sp, #8]
   15f14:	ldr	r2, [sp]
   15f18:	add	r3, r2, #1
   15f1c:	str	r3, [sp]
   15f20:	ldrb	r2, [r2]
   15f24:	add	r1, r1, r2
   15f28:	ldrb	r1, [r1]
   15f2c:	cmp	r0, r1
   15f30:	bne	15f5c <sfbpf_strcasecmp+0x88>
   15f34:	ldr	r0, [sp, #4]
   15f38:	add	r1, r0, #1
   15f3c:	str	r1, [sp, #4]
   15f40:	ldrb	r0, [r0]
   15f44:	cmp	r0, #0
   15f48:	bne	15f58 <sfbpf_strcasecmp+0x84>
   15f4c:	movw	r0, #0
   15f50:	str	r0, [sp, #20]
   15f54:	b	15f9c <sfbpf_strcasecmp+0xc8>
   15f58:	b	15efc <sfbpf_strcasecmp+0x28>
   15f5c:	ldr	r0, [sp, #8]
   15f60:	ldr	r1, [sp, #4]
   15f64:	ldrb	r1, [r1]
   15f68:	add	r0, r0, r1
   15f6c:	ldrb	r0, [r0]
   15f70:	ldr	r1, [sp, #8]
   15f74:	ldr	r2, [sp]
   15f78:	mvn	r3, #0
   15f7c:	add	ip, r2, r3
   15f80:	str	ip, [sp]
   15f84:	add	r2, r2, r3
   15f88:	ldrb	r2, [r2]
   15f8c:	add	r1, r1, r2
   15f90:	ldrb	r1, [r1]
   15f94:	sub	r0, r0, r1
   15f98:	str	r0, [sp, #20]
   15f9c:	ldr	r0, [sp, #20]
   15fa0:	add	sp, sp, #24
   15fa4:	bx	lr
   15fa8:	.word	0x0000792e

00015fac <pcap_next_etherent>:
   15fac:	push	{fp, lr}
   15fb0:	mov	fp, sp
   15fb4:	sub	sp, sp, #32
   15fb8:	ldr	r1, [pc, #652]	; 1624c <pcap_next_etherent+0x2a0>
   15fbc:	add	r1, pc, r1
   15fc0:	str	r0, [fp, #-8]
   15fc4:	mov	r0, r1
   15fc8:	movw	r1, #0
   15fcc:	and	r1, r1, #255	; 0xff
   15fd0:	movw	r2, #128	; 0x80
   15fd4:	bl	fac <memset@plt>
   15fd8:	ldr	r0, [fp, #-8]
   15fdc:	bl	1625c <skip_space>
   15fe0:	str	r0, [fp, #-12]
   15fe4:	ldr	r0, [fp, #-12]
   15fe8:	cmp	r0, #10
   15fec:	bne	15ff4 <pcap_next_etherent+0x48>
   15ff0:	b	1622c <pcap_next_etherent+0x280>
   15ff4:	bl	f4c <__ctype_b_loc@plt>
   15ff8:	ldr	r0, [r0]
   15ffc:	ldr	lr, [fp, #-12]
   16000:	add	r0, r0, lr, lsl #1
   16004:	ldrh	r0, [r0]
   16008:	and	r0, r0, #4096	; 0x1000
   1600c:	cmp	r0, #0
   16010:	bne	16024 <pcap_next_etherent+0x78>
   16014:	ldr	r0, [fp, #-8]
   16018:	bl	162cc <skip_line>
   1601c:	str	r0, [fp, #-12]
   16020:	b	1622c <pcap_next_etherent+0x280>
   16024:	movw	r0, #0
   16028:	str	r0, [sp, #12]
   1602c:	ldr	r0, [sp, #12]
   16030:	cmp	r0, #6
   16034:	bge	160e0 <pcap_next_etherent+0x134>
   16038:	ldr	r0, [fp, #-12]
   1603c:	bl	16328 <xdtoi>
   16040:	str	r0, [sp, #16]
   16044:	ldr	r0, [fp, #-8]
   16048:	bl	1054 <getc@plt>
   1604c:	str	r0, [fp, #-12]
   16050:	bl	f4c <__ctype_b_loc@plt>
   16054:	ldr	r0, [r0]
   16058:	ldr	lr, [fp, #-12]
   1605c:	add	r0, r0, lr, lsl #1
   16060:	ldrh	r0, [r0]
   16064:	and	r0, r0, #4096	; 0x1000
   16068:	cmp	r0, #0
   1606c:	beq	1609c <pcap_next_etherent+0xf0>
   16070:	ldr	r0, [sp, #16]
   16074:	lsl	r0, r0, #4
   16078:	str	r0, [sp, #16]
   1607c:	ldr	r0, [fp, #-12]
   16080:	bl	16328 <xdtoi>
   16084:	ldr	lr, [sp, #16]
   16088:	orr	r0, lr, r0
   1608c:	str	r0, [sp, #16]
   16090:	ldr	r0, [fp, #-8]
   16094:	bl	1054 <getc@plt>
   16098:	str	r0, [fp, #-12]
   1609c:	ldr	r0, [pc, #428]	; 16250 <pcap_next_etherent+0x2a4>
   160a0:	add	r0, pc, r0
   160a4:	ldr	r1, [sp, #16]
   160a8:	ldr	r2, [sp, #12]
   160ac:	add	r0, r0, r2
   160b0:	strb	r1, [r0]
   160b4:	ldr	r0, [fp, #-12]
   160b8:	cmp	r0, #58	; 0x3a
   160bc:	beq	160c4 <pcap_next_etherent+0x118>
   160c0:	b	160e0 <pcap_next_etherent+0x134>
   160c4:	ldr	r0, [fp, #-8]
   160c8:	bl	1054 <getc@plt>
   160cc:	str	r0, [fp, #-12]
   160d0:	ldr	r0, [sp, #12]
   160d4:	add	r0, r0, #1
   160d8:	str	r0, [sp, #12]
   160dc:	b	1602c <pcap_next_etherent+0x80>
   160e0:	ldr	r0, [fp, #-12]
   160e4:	cmn	r0, #1
   160e8:	bne	160f0 <pcap_next_etherent+0x144>
   160ec:	b	16238 <pcap_next_etherent+0x28c>
   160f0:	bl	f4c <__ctype_b_loc@plt>
   160f4:	ldr	r0, [r0]
   160f8:	ldr	lr, [fp, #-12]
   160fc:	add	r0, r0, lr, lsl #1
   16100:	ldrh	r0, [r0]
   16104:	and	r0, r0, #8192	; 0x2000
   16108:	cmp	r0, #0
   1610c:	bne	16120 <pcap_next_etherent+0x174>
   16110:	ldr	r0, [fp, #-8]
   16114:	bl	162cc <skip_line>
   16118:	str	r0, [fp, #-12]
   1611c:	b	1622c <pcap_next_etherent+0x280>
   16120:	ldr	r0, [fp, #-8]
   16124:	bl	1625c <skip_space>
   16128:	str	r0, [fp, #-12]
   1612c:	ldr	r0, [fp, #-12]
   16130:	cmp	r0, #10
   16134:	bne	1613c <pcap_next_etherent+0x190>
   16138:	b	1622c <pcap_next_etherent+0x280>
   1613c:	ldr	r0, [fp, #-12]
   16140:	cmp	r0, #35	; 0x23
   16144:	bne	16158 <pcap_next_etherent+0x1ac>
   16148:	ldr	r0, [fp, #-8]
   1614c:	bl	162cc <skip_line>
   16150:	str	r0, [fp, #-12]
   16154:	b	1622c <pcap_next_etherent+0x280>
   16158:	ldr	r0, [pc, #244]	; 16254 <pcap_next_etherent+0x2a8>
   1615c:	add	r0, pc, r0
   16160:	add	r0, r0, #6
   16164:	str	r0, [sp, #8]
   16168:	movw	r0, #121	; 0x79
   1616c:	str	r0, [sp, #16]
   16170:	ldr	r0, [fp, #-12]
   16174:	ldr	r1, [sp, #8]
   16178:	add	r2, r1, #1
   1617c:	str	r2, [sp, #8]
   16180:	strb	r0, [r1]
   16184:	ldr	r0, [fp, #-8]
   16188:	bl	1054 <getc@plt>
   1618c:	str	r0, [fp, #-12]
   16190:	bl	f4c <__ctype_b_loc@plt>
   16194:	ldr	r0, [r0]
   16198:	ldr	lr, [fp, #-12]
   1619c:	add	r0, r0, lr, lsl #1
   161a0:	ldrh	r0, [r0]
   161a4:	and	r0, r0, #8192	; 0x2000
   161a8:	cmp	r0, #0
   161ac:	movw	r0, #0
   161b0:	str	r0, [sp, #4]
   161b4:	bne	161ec <pcap_next_etherent+0x240>
   161b8:	ldr	r0, [fp, #-12]
   161bc:	cmn	r0, #1
   161c0:	movw	r0, #0
   161c4:	str	r0, [sp, #4]
   161c8:	beq	161ec <pcap_next_etherent+0x240>
   161cc:	ldr	r0, [sp, #16]
   161d0:	mvn	r1, #0
   161d4:	add	r0, r0, r1
   161d8:	str	r0, [sp, #16]
   161dc:	cmp	r0, #0
   161e0:	movw	r0, #0
   161e4:	movgt	r0, #1
   161e8:	str	r0, [sp, #4]
   161ec:	ldr	r0, [sp, #4]
   161f0:	tst	r0, #1
   161f4:	bne	16170 <pcap_next_etherent+0x1c4>
   161f8:	ldr	r0, [sp, #8]
   161fc:	movw	r1, #0
   16200:	strb	r1, [r0]
   16204:	ldr	r0, [fp, #-12]
   16208:	cmp	r0, #10
   1620c:	beq	1621c <pcap_next_etherent+0x270>
   16210:	ldr	r0, [fp, #-8]
   16214:	bl	162cc <skip_line>
   16218:	str	r0, [sp]
   1621c:	ldr	r0, [pc, #52]	; 16258 <pcap_next_etherent+0x2ac>
   16220:	add	r0, pc, r0
   16224:	str	r0, [fp, #-4]
   16228:	b	16240 <pcap_next_etherent+0x294>
   1622c:	ldr	r0, [fp, #-12]
   16230:	cmn	r0, #1
   16234:	bne	15fd8 <pcap_next_etherent+0x2c>
   16238:	movw	r0, #0
   1623c:	str	r0, [fp, #-4]
   16240:	ldr	r0, [fp, #-4]
   16244:	mov	sp, fp
   16248:	pop	{fp, pc}
   1624c:	.word	0x00024ad8
   16250:	.word	0x000249f4
   16254:	.word	0x00024938
   16258:	.word	0x00024874

0001625c <skip_space>:
   1625c:	push	{fp, lr}
   16260:	mov	fp, sp
   16264:	sub	sp, sp, #16
   16268:	str	r0, [fp, #-4]
   1626c:	ldr	r0, [fp, #-4]
   16270:	bl	1054 <getc@plt>
   16274:	str	r0, [sp, #8]
   16278:	bl	f4c <__ctype_b_loc@plt>
   1627c:	ldr	r0, [r0]
   16280:	ldr	lr, [sp, #8]
   16284:	add	r0, r0, lr, lsl #1
   16288:	ldrh	r0, [r0]
   1628c:	and	r0, r0, #8192	; 0x2000
   16290:	cmp	r0, #0
   16294:	movw	r0, #0
   16298:	str	r0, [sp, #4]
   1629c:	beq	162b4 <skip_space+0x58>
   162a0:	ldr	r0, [sp, #8]
   162a4:	cmp	r0, #10
   162a8:	movw	r0, #0
   162ac:	movne	r0, #1
   162b0:	str	r0, [sp, #4]
   162b4:	ldr	r0, [sp, #4]
   162b8:	tst	r0, #1
   162bc:	bne	1626c <skip_space+0x10>
   162c0:	ldr	r0, [sp, #8]
   162c4:	mov	sp, fp
   162c8:	pop	{fp, pc}

000162cc <skip_line>:
   162cc:	push	{fp, lr}
   162d0:	mov	fp, sp
   162d4:	sub	sp, sp, #16
   162d8:	str	r0, [fp, #-4]
   162dc:	ldr	r0, [fp, #-4]
   162e0:	bl	1054 <getc@plt>
   162e4:	str	r0, [sp, #8]
   162e8:	ldr	r0, [sp, #8]
   162ec:	cmp	r0, #10
   162f0:	movw	r0, #0
   162f4:	str	r0, [sp, #4]
   162f8:	beq	16310 <skip_line+0x44>
   162fc:	ldr	r0, [sp, #8]
   16300:	cmn	r0, #1
   16304:	movw	r0, #0
   16308:	movne	r0, #1
   1630c:	str	r0, [sp, #4]
   16310:	ldr	r0, [sp, #4]
   16314:	tst	r0, #1
   16318:	bne	162dc <skip_line+0x10>
   1631c:	ldr	r0, [sp, #8]
   16320:	mov	sp, fp
   16324:	pop	{fp, pc}

00016328 <xdtoi>:
   16328:	push	{fp, lr}
   1632c:	mov	fp, sp
   16330:	sub	sp, sp, #8
   16334:	str	r0, [sp]
   16338:	bl	f4c <__ctype_b_loc@plt>
   1633c:	ldr	r0, [r0]
   16340:	ldr	lr, [sp]
   16344:	add	r0, r0, lr, lsl #1
   16348:	ldrh	r0, [r0]
   1634c:	and	r0, r0, #2048	; 0x800
   16350:	cmp	r0, #0
   16354:	beq	16368 <xdtoi+0x40>
   16358:	ldr	r0, [sp]
   1635c:	sub	r0, r0, #48	; 0x30
   16360:	str	r0, [sp, #4]
   16364:	b	163ac <xdtoi+0x84>
   16368:	bl	f4c <__ctype_b_loc@plt>
   1636c:	ldr	r0, [r0]
   16370:	ldr	lr, [sp]
   16374:	add	r0, r0, lr, lsl #1
   16378:	ldrh	r0, [r0]
   1637c:	and	r0, r0, #512	; 0x200
   16380:	cmp	r0, #0
   16384:	beq	1639c <xdtoi+0x74>
   16388:	ldr	r0, [sp]
   1638c:	sub	r0, r0, #97	; 0x61
   16390:	add	r0, r0, #10
   16394:	str	r0, [sp, #4]
   16398:	b	163ac <xdtoi+0x84>
   1639c:	ldr	r0, [sp]
   163a0:	sub	r0, r0, #65	; 0x41
   163a4:	add	r0, r0, #10
   163a8:	str	r0, [sp, #4]
   163ac:	ldr	r0, [sp, #4]
   163b0:	mov	sp, fp
   163b4:	pop	{fp, pc}

000163b8 <sfbpf_parse>:
   163b8:	push	{r4, r5, fp, lr}
   163bc:	add	fp, sp, #8
   163c0:	sub	sp, sp, #3872	; 0xf20
   163c4:	ldr	r0, [pc, #4084]	; 173c0 <sfbpf_parse+0x1008>
   163c8:	add	r0, pc, r0
   163cc:	ldr	r1, [pc, #4080]	; 173c4 <sfbpf_parse+0x100c>
   163d0:	add	r1, pc, r1
   163d4:	add	r2, sp, #256	; 0x100
   163d8:	sub	r3, fp, #416	; 0x1a0
   163dc:	movw	ip, #0
   163e0:	str	ip, [sp, #232]	; 0xe8
   163e4:	str	ip, [sp, #212]	; 0xd4
   163e8:	str	r3, [fp, #-420]	; 0xfffffe5c
   163ec:	str	r3, [fp, #-424]	; 0xfffffe58
   163f0:	str	r2, [sp, #252]	; 0xfc
   163f4:	str	r2, [sp, #248]	; 0xf8
   163f8:	movw	r2, #200	; 0xc8
   163fc:	str	r2, [sp, #244]	; 0xf4
   16400:	str	ip, [fp, #-12]
   16404:	str	ip, [fp, #-16]
   16408:	str	ip, [r1]
   1640c:	mvn	r1, #1
   16410:	str	r1, [r0]
   16414:	b	16424 <sfbpf_parse+0x6c>
   16418:	ldr	r0, [fp, #-424]	; 0xfffffe58
   1641c:	add	r0, r0, #2
   16420:	str	r0, [fp, #-424]	; 0xfffffe58
   16424:	ldr	r0, [fp, #-12]
   16428:	ldr	r1, [fp, #-424]	; 0xfffffe58
   1642c:	strh	r0, [r1]
   16430:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   16434:	ldr	r1, [sp, #244]	; 0xf4
   16438:	add	r0, r0, r1, lsl #1
   1643c:	mvn	r1, #1
   16440:	add	r0, r0, r1
   16444:	ldr	r1, [fp, #-424]	; 0xfffffe58
   16448:	cmp	r0, r1
   1644c:	bhi	165cc <sfbpf_parse+0x214>
   16450:	ldr	r0, [fp, #-424]	; 0xfffffe58
   16454:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   16458:	sub	r0, r0, r1
   1645c:	asr	r0, r0, #1
   16460:	add	r0, r0, #1
   16464:	str	r0, [sp, #208]	; 0xd0
   16468:	ldr	r0, [sp, #244]	; 0xf4
   1646c:	movw	r1, #10000	; 0x2710
   16470:	cmp	r1, r0
   16474:	bhi	1647c <sfbpf_parse+0xc4>
   16478:	b	186d8 <sfbpf_parse+0x2320>
   1647c:	ldr	r0, [sp, #244]	; 0xf4
   16480:	lsl	r0, r0, #1
   16484:	str	r0, [sp, #244]	; 0xf4
   16488:	ldr	r0, [sp, #244]	; 0xf4
   1648c:	movw	r1, #10000	; 0x2710
   16490:	cmp	r1, r0
   16494:	bcs	164a0 <sfbpf_parse+0xe8>
   16498:	movw	r0, #10000	; 0x2710
   1649c:	str	r0, [sp, #244]	; 0xf4
   164a0:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   164a4:	str	r0, [sp, #204]	; 0xcc
   164a8:	ldr	r0, [sp, #244]	; 0xf4
   164ac:	movw	r1, #18
   164b0:	mul	r0, r0, r1
   164b4:	add	r0, r0, #15
   164b8:	bl	f28 <malloc@plt>
   164bc:	str	r0, [sp, #200]	; 0xc8
   164c0:	ldr	r0, [sp, #200]	; 0xc8
   164c4:	movw	r1, #0
   164c8:	cmp	r0, r1
   164cc:	bne	164d4 <sfbpf_parse+0x11c>
   164d0:	b	186d8 <sfbpf_parse+0x2320>
   164d4:	b	164d8 <sfbpf_parse+0x120>
   164d8:	ldr	r0, [sp, #200]	; 0xc8
   164dc:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   164e0:	ldr	r2, [sp, #208]	; 0xd0
   164e4:	lsl	r2, r2, #1
   164e8:	bl	ee0 <memcpy@plt>
   164ec:	ldr	r1, [sp, #200]	; 0xc8
   164f0:	str	r1, [fp, #-420]	; 0xfffffe5c
   164f4:	ldr	r1, [sp, #244]	; 0xf4
   164f8:	mov	r2, #15
   164fc:	add	r1, r2, r1, lsl #1
   16500:	str	r1, [sp, #196]	; 0xc4
   16504:	ldr	r1, [sp, #196]	; 0xc4
   16508:	lsr	r1, r1, #4
   1650c:	ldr	r2, [sp, #200]	; 0xc8
   16510:	add	r1, r2, r1, lsl #4
   16514:	str	r1, [sp, #200]	; 0xc8
   16518:	str	r0, [sp, #132]	; 0x84
   1651c:	b	16520 <sfbpf_parse+0x168>
   16520:	ldr	r0, [sp, #200]	; 0xc8
   16524:	ldr	r1, [sp, #252]	; 0xfc
   16528:	ldr	r2, [sp, #208]	; 0xd0
   1652c:	lsl	r2, r2, #4
   16530:	bl	ee0 <memcpy@plt>
   16534:	ldr	r1, [sp, #200]	; 0xc8
   16538:	str	r1, [sp, #252]	; 0xfc
   1653c:	ldr	r1, [sp, #244]	; 0xf4
   16540:	mov	r2, #15
   16544:	orr	r1, r2, r1, lsl #4
   16548:	str	r1, [sp, #192]	; 0xc0
   1654c:	ldr	r1, [sp, #192]	; 0xc0
   16550:	lsr	r1, r1, #4
   16554:	ldr	r2, [sp, #200]	; 0xc8
   16558:	add	r1, r2, r1, lsl #4
   1655c:	str	r1, [sp, #200]	; 0xc8
   16560:	str	r0, [sp, #128]	; 0x80
   16564:	sub	r0, fp, #416	; 0x1a0
   16568:	ldr	r1, [sp, #204]	; 0xcc
   1656c:	cmp	r1, r0
   16570:	beq	1657c <sfbpf_parse+0x1c4>
   16574:	ldr	r0, [sp, #204]	; 0xcc
   16578:	bl	ebc <free@plt>
   1657c:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   16580:	ldr	r1, [sp, #208]	; 0xd0
   16584:	add	r0, r0, r1, lsl #1
   16588:	sub	r0, r0, #2
   1658c:	str	r0, [fp, #-424]	; 0xfffffe58
   16590:	ldr	r0, [sp, #252]	; 0xfc
   16594:	ldr	r1, [sp, #208]	; 0xd0
   16598:	add	r0, r0, r1, lsl #4
   1659c:	sub	r0, r0, #16
   165a0:	str	r0, [sp, #248]	; 0xf8
   165a4:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   165a8:	ldr	r1, [sp, #244]	; 0xf4
   165ac:	add	r0, r0, r1, lsl #1
   165b0:	mvn	r1, #1
   165b4:	add	r0, r0, r1
   165b8:	ldr	r1, [fp, #-424]	; 0xfffffe58
   165bc:	cmp	r0, r1
   165c0:	bhi	165c8 <sfbpf_parse+0x210>
   165c4:	b	186cc <sfbpf_parse+0x2314>
   165c8:	b	165cc <sfbpf_parse+0x214>
   165cc:	ldr	r0, [fp, #-12]
   165d0:	cmp	r0, #3
   165d4:	bne	165dc <sfbpf_parse+0x224>
   165d8:	b	186c0 <sfbpf_parse+0x2308>
   165dc:	b	165e0 <sfbpf_parse+0x228>
   165e0:	ldr	r0, [pc, #4084]	; 175dc <sfbpf_parse+0x1224>
   165e4:	add	r0, pc, r0
   165e8:	ldr	r1, [fp, #-12]
   165ec:	ldr	r2, [pc, #4088]	; 175ec <sfbpf_parse+0x1234>
   165f0:	add	r2, pc, r2
   165f4:	add	r1, r2, r1, lsl #1
   165f8:	ldrsh	r1, [r1]
   165fc:	str	r1, [sp, #240]	; 0xf0
   16600:	ldr	r1, [sp, #240]	; 0xf0
   16604:	cmn	r1, #198	; 0xc6
   16608:	str	r0, [sp, #124]	; 0x7c
   1660c:	bne	16614 <sfbpf_parse+0x25c>
   16610:	b	167c0 <sfbpf_parse+0x408>
   16614:	ldr	r0, [pc, #4088]	; 17614 <sfbpf_parse+0x125c>
   16618:	add	r0, pc, r0
   1661c:	ldr	r0, [r0]
   16620:	cmn	r0, #2
   16624:	bne	16638 <sfbpf_parse+0x280>
   16628:	bl	18a74 <sfbpf_lex>
   1662c:	ldr	lr, [pc, #4092]	; 17630 <sfbpf_parse+0x1278>
   16630:	add	lr, pc, lr
   16634:	str	r0, [lr]
   16638:	ldr	r0, [pc, #4084]	; 17634 <sfbpf_parse+0x127c>
   1663c:	add	r0, pc, r0
   16640:	ldr	r0, [r0]
   16644:	cmp	r0, #0
   16648:	bgt	16664 <sfbpf_parse+0x2ac>
   1664c:	ldr	r0, [pc, #4092]	; 17650 <sfbpf_parse+0x1298>
   16650:	add	r0, pc, r0
   16654:	movw	r1, #0
   16658:	str	r1, [sp, #232]	; 0xe8
   1665c:	str	r1, [r0]
   16660:	b	166b4 <sfbpf_parse+0x2fc>
   16664:	ldr	r0, [pc, #4084]	; 17660 <sfbpf_parse+0x12a8>
   16668:	add	r0, pc, r0
   1666c:	ldr	r0, [r0]
   16670:	movw	r1, #365	; 0x16d
   16674:	cmp	r0, r1
   16678:	bhi	166a0 <sfbpf_parse+0x2e8>
   1667c:	ldr	r0, [pc, #4088]	; 1767c <sfbpf_parse+0x12c4>
   16680:	add	r0, pc, r0
   16684:	ldr	r1, [pc, #4084]	; 17680 <sfbpf_parse+0x12c8>
   16688:	add	r1, pc, r1
   1668c:	ldr	r1, [r1]
   16690:	add	r0, r0, r1
   16694:	ldrb	r0, [r0]
   16698:	str	r0, [sp, #120]	; 0x78
   1669c:	b	166ac <sfbpf_parse+0x2f4>
   166a0:	movw	r0, #2
   166a4:	str	r0, [sp, #120]	; 0x78
   166a8:	b	166ac <sfbpf_parse+0x2f4>
   166ac:	ldr	r0, [sp, #120]	; 0x78
   166b0:	str	r0, [sp, #232]	; 0xe8
   166b4:	ldr	r0, [sp, #232]	; 0xe8
   166b8:	ldr	r1, [sp, #240]	; 0xf0
   166bc:	add	r0, r1, r0
   166c0:	str	r0, [sp, #240]	; 0xf0
   166c4:	ldr	r0, [sp, #240]	; 0xf0
   166c8:	cmp	r0, #0
   166cc:	blt	1670c <sfbpf_parse+0x354>
   166d0:	ldr	r0, [sp, #240]	; 0xf0
   166d4:	movw	r1, #669	; 0x29d
   166d8:	cmp	r1, r0
   166dc:	blt	1670c <sfbpf_parse+0x354>
   166e0:	ldr	r0, [pc, #4092]	; 176e4 <sfbpf_parse+0x132c>
   166e4:	add	r0, pc, r0
   166e8:	ldr	r1, [sp, #240]	; 0xf0
   166ec:	ldr	r2, [pc, #4084]	; 176e8 <sfbpf_parse+0x1330>
   166f0:	add	r2, pc, r2
   166f4:	add	r1, r2, r1, lsl #1
   166f8:	ldrsh	r1, [r1]
   166fc:	ldr	r2, [sp, #232]	; 0xe8
   16700:	cmp	r1, r2
   16704:	str	r0, [sp, #116]	; 0x74
   16708:	beq	16710 <sfbpf_parse+0x358>
   1670c:	b	167c0 <sfbpf_parse+0x408>
   16710:	ldr	r0, [pc, #4088]	; 17710 <sfbpf_parse+0x1358>
   16714:	add	r0, pc, r0
   16718:	ldr	r1, [sp, #240]	; 0xf0
   1671c:	ldr	r2, [pc, #4092]	; 17720 <sfbpf_parse+0x1368>
   16720:	add	r2, pc, r2
   16724:	add	r1, r2, r1, lsl #1
   16728:	ldrsh	r1, [r1]
   1672c:	str	r1, [sp, #240]	; 0xf0
   16730:	ldr	r1, [sp, #240]	; 0xf0
   16734:	cmp	r1, #0
   16738:	str	r0, [sp, #112]	; 0x70
   1673c:	bgt	16754 <sfbpf_parse+0x39c>
   16740:	ldr	r0, [sp, #240]	; 0xf0
   16744:	movw	r1, #0
   16748:	sub	r0, r1, r0
   1674c:	str	r0, [sp, #240]	; 0xf0
   16750:	b	167ec <sfbpf_parse+0x434>
   16754:	ldr	r0, [fp, #-16]
   16758:	cmp	r0, #0
   1675c:	beq	16770 <sfbpf_parse+0x3b8>
   16760:	ldr	r0, [fp, #-16]
   16764:	mvn	r1, #0
   16768:	add	r0, r0, r1
   1676c:	str	r0, [fp, #-16]
   16770:	ldr	r0, [pc, #4084]	; 1776c <sfbpf_parse+0x13b4>
   16774:	add	r0, pc, r0
   16778:	ldr	r1, [pc, #4092]	; 1777c <sfbpf_parse+0x13c4>
   1677c:	add	r1, pc, r1
   16780:	mvn	r2, #1
   16784:	str	r2, [r1]
   16788:	ldr	r1, [sp, #240]	; 0xf0
   1678c:	str	r1, [fp, #-12]
   16790:	ldr	r1, [sp, #248]	; 0xf8
   16794:	add	r2, r1, #16
   16798:	str	r2, [sp, #248]	; 0xf8
   1679c:	ldr	r2, [r0]
   167a0:	str	r2, [r1, #16]
   167a4:	ldr	r2, [r0, #4]
   167a8:	str	r2, [r1, #20]
   167ac:	ldr	r2, [r0, #8]
   167b0:	str	r2, [r1, #24]
   167b4:	ldr	r0, [r0, #12]
   167b8:	str	r0, [r1, #28]
   167bc:	b	16418 <sfbpf_parse+0x60>
   167c0:	ldr	r0, [pc, #4072]	; 177b0 <sfbpf_parse+0x13f8>
   167c4:	add	r0, pc, r0
   167c8:	ldr	r1, [fp, #-12]
   167cc:	add	r0, r0, r1
   167d0:	ldrb	r0, [r0]
   167d4:	str	r0, [sp, #240]	; 0xf0
   167d8:	ldr	r0, [sp, #240]	; 0xf0
   167dc:	cmp	r0, #0
   167e0:	bne	167e8 <sfbpf_parse+0x430>
   167e4:	b	18434 <sfbpf_parse+0x207c>
   167e8:	b	167ec <sfbpf_parse+0x434>
   167ec:	ldr	r0, [sp, #240]	; 0xf0
   167f0:	ldr	r1, [pc, #4084]	; 177ec <sfbpf_parse+0x1434>
   167f4:	add	r1, pc, r1
   167f8:	ldrb	r0, [r1, r0]
   167fc:	str	r0, [sp, #212]	; 0xd4
   16800:	ldr	r0, [sp, #248]	; 0xf8
   16804:	ldr	r1, [sp, #212]	; 0xd4
   16808:	rsb	r1, r1, #1
   1680c:	add	r0, r0, r1, lsl #4
   16810:	vld1.32	{d16-d17}, [r0]
   16814:	add	r0, sp, #216	; 0xd8
   16818:	vst1.64	{d16-d17}, [r0]
   1681c:	ldr	r0, [sp, #240]	; 0xf0
   16820:	sub	r0, r0, #2
   16824:	cmp	r0, #200	; 0xc8
   16828:	str	r0, [sp, #108]	; 0x6c
   1682c:	bhi	182f8 <sfbpf_parse+0x1f40>
   16830:	add	r0, pc, #8
   16834:	ldr	r1, [sp, #108]	; 0x6c
   16838:	ldr	r2, [r0, r1, lsl #2]
   1683c:	add	pc, r0, r2
   16840:	.word	0x00000324
   16844:	.word	0x00001ab8
   16848:	.word	0x00000334
   1684c:	.word	0x00001ab8
   16850:	.word	0x00000360
   16854:	.word	0x000003a4
   16858:	.word	0x000003e8
   1685c:	.word	0x0000042c
   16860:	.word	0x00000470
   16864:	.word	0x000004a0
   16868:	.word	0x00001ab8
   1686c:	.word	0x000004d0
   16870:	.word	0x000004fc
   16874:	.word	0x0000052c
   16878:	.word	0x00000560
   1687c:	.word	0x0000059c
   16880:	.word	0x000005dc
   16884:	.word	0x00000678
   16888:	.word	0x000006b4
   1688c:	.word	0x000006f0
   16890:	.word	0x00000730
   16894:	.word	0x00000770
   16898:	.word	0x000007a4
   1689c:	.word	0x000007d4
   168a0:	.word	0x00001ab8
   168a4:	.word	0x00000804
   168a8:	.word	0x00000848
   168ac:	.word	0x0000088c
   168b0:	.word	0x00001ab8
   168b4:	.word	0x00001ab8
   168b8:	.word	0x000008b8
   168bc:	.word	0x000008ec
   168c0:	.word	0x00000924
   168c4:	.word	0x00000950
   168c8:	.word	0x0000097c
   168cc:	.word	0x000009a4
   168d0:	.word	0x000009cc
   168d4:	.word	0x000009f8
   168d8:	.word	0x00000a20
   168dc:	.word	0x00000a4c
   168e0:	.word	0x00000a88
   168e4:	.word	0x00000ae8
   168e8:	.word	0x00000b48
   168ec:	.word	0x00000b88
   168f0:	.word	0x00000bc4
   168f4:	.word	0x00000c00
   168f8:	.word	0x00000c38
   168fc:	.word	0x00000c74
   16900:	.word	0x00001ab8
   16904:	.word	0x00000cac
   16908:	.word	0x00000cb8
   1690c:	.word	0x00000cc4
   16910:	.word	0x00000cd0
   16914:	.word	0x00000cdc
   16918:	.word	0x00000ce8
   1691c:	.word	0x00000cf4
   16920:	.word	0x00000d00
   16924:	.word	0x00000d0c
   16928:	.word	0x00000d18
   1692c:	.word	0x00000d24
   16930:	.word	0x00000d30
   16934:	.word	0x00000d3c
   16938:	.word	0x00000d48
   1693c:	.word	0x00000d54
   16940:	.word	0x00000d60
   16944:	.word	0x00000d6c
   16948:	.word	0x00000d78
   1694c:	.word	0x00000d84
   16950:	.word	0x00000d90
   16954:	.word	0x00000da0
   16958:	.word	0x00000db0
   1695c:	.word	0x00000dbc
   16960:	.word	0x00000dc8
   16964:	.word	0x00000dd8
   16968:	.word	0x00000de4
   1696c:	.word	0x00000df8
   16970:	.word	0x00000e04
   16974:	.word	0x00000e14
   16978:	.word	0x00000e24
   1697c:	.word	0x00000e30
   16980:	.word	0x00000e44
   16984:	.word	0x00000e50
   16988:	.word	0x00000e5c
   1698c:	.word	0x00000e68
   16990:	.word	0x00000e74
   16994:	.word	0x00000e80
   16998:	.word	0x00000e8c
   1699c:	.word	0x00000e98
   169a0:	.word	0x00000eac
   169a4:	.word	0x00000eb8
   169a8:	.word	0x00000ec4
   169ac:	.word	0x00000ed4
   169b0:	.word	0x00000ee4
   169b4:	.word	0x00000ef0
   169b8:	.word	0x00000efc
   169bc:	.word	0x00000f08
   169c0:	.word	0x00000f14
   169c4:	.word	0x00000f20
   169c8:	.word	0x00000f30
   169cc:	.word	0x00000f40
   169d0:	.word	0x00000f4c
   169d4:	.word	0x00000f58
   169d8:	.word	0x00000f64
   169dc:	.word	0x00000f74
   169e0:	.word	0x00000f90
   169e4:	.word	0x00000fb0
   169e8:	.word	0x00000fc4
   169ec:	.word	0x00000fd8
   169f0:	.word	0x0000100c
   169f4:	.word	0x0000101c
   169f8:	.word	0x0000102c
   169fc:	.word	0x00001040
   16a00:	.word	0x00001050
   16a04:	.word	0x00001064
   16a08:	.word	0x00001074
   16a0c:	.word	0x00001080
   16a10:	.word	0x0000108c
   16a14:	.word	0x0000109c
   16a18:	.word	0x000010ac
   16a1c:	.word	0x000010c0
   16a20:	.word	0x000010d4
   16a24:	.word	0x000010e8
   16a28:	.word	0x000010fc
   16a2c:	.word	0x00001110
   16a30:	.word	0x00001124
   16a34:	.word	0x00001150
   16a38:	.word	0x00001168
   16a3c:	.word	0x00001180
   16a40:	.word	0x00001ab8
   16a44:	.word	0x00001194
   16a48:	.word	0x00001ab8
   16a4c:	.word	0x000011c8
   16a50:	.word	0x000012a8
   16a54:	.word	0x00001ab8
   16a58:	.word	0x00001378
   16a5c:	.word	0x00001434
   16a60:	.word	0x00001444
   16a64:	.word	0x00001458
   16a68:	.word	0x0000146c
   16a6c:	.word	0x00001478
   16a70:	.word	0x00001484
   16a74:	.word	0x00001490
   16a78:	.word	0x0000149c
   16a7c:	.word	0x000014a8
   16a80:	.word	0x000014b4
   16a84:	.word	0x00001ab8
   16a88:	.word	0x000014c8
   16a8c:	.word	0x000014f8
   16a90:	.word	0x00001534
   16a94:	.word	0x0000155c
   16a98:	.word	0x00001584
   16a9c:	.word	0x000015ac
   16aa0:	.word	0x000015d4
   16aa4:	.word	0x00001604
   16aa8:	.word	0x00001634
   16aac:	.word	0x0000165c
   16ab0:	.word	0x00001684
   16ab4:	.word	0x00001698
   16ab8:	.word	0x000016b0
   16abc:	.word	0x000016bc
   16ac0:	.word	0x000016c8
   16ac4:	.word	0x000016d4
   16ac8:	.word	0x000016e0
   16acc:	.word	0x000016ec
   16ad0:	.word	0x00001ab8
   16ad4:	.word	0x000016f8
   16ad8:	.word	0x00001710
   16adc:	.word	0x0000171c
   16ae0:	.word	0x00001728
   16ae4:	.word	0x00001734
   16ae8:	.word	0x00001740
   16aec:	.word	0x0000174c
   16af0:	.word	0x00001758
   16af4:	.word	0x00001764
   16af8:	.word	0x00001770
   16afc:	.word	0x0000177c
   16b00:	.word	0x00001788
   16b04:	.word	0x00001794
   16b08:	.word	0x000017a0
   16b0c:	.word	0x000017ac
   16b10:	.word	0x00001ab8
   16b14:	.word	0x000017b8
   16b18:	.word	0x000017f0
   16b1c:	.word	0x00001828
   16b20:	.word	0x00001868
   16b24:	.word	0x00001ab8
   16b28:	.word	0x000018b4
   16b2c:	.word	0x000018f8
   16b30:	.word	0x00001904
   16b34:	.word	0x00001910
   16b38:	.word	0x0000191c
   16b3c:	.word	0x00001928
   16b40:	.word	0x00001934
   16b44:	.word	0x00001940
   16b48:	.word	0x00001ab8
   16b4c:	.word	0x0000194c
   16b50:	.word	0x00001984
   16b54:	.word	0x000019bc
   16b58:	.word	0x00001a00
   16b5c:	.word	0x00001ab8
   16b60:	.word	0x00001a64
   16b64:	ldr	r0, [sp, #248]	; 0xf8
   16b68:	ldr	r0, [r0, #12]
   16b6c:	bl	4c2c <sf_finish_parse>
   16b70:	b	182fc <sfbpf_parse+0x1f44>
   16b74:	ldr	r0, [pc, #4012]	; 17b28 <sfbpf_parse+0x1770>
   16b78:	add	r0, pc, r0
   16b7c:	ldrb	r1, [r0]
   16b80:	strb	r1, [sp, #216]	; 0xd8
   16b84:	ldrb	r1, [r0, #1]
   16b88:	strb	r1, [sp, #217]	; 0xd9
   16b8c:	ldrb	r1, [r0, #2]
   16b90:	strb	r1, [sp, #218]	; 0xda
   16b94:	ldrb	r0, [r0, #3]
   16b98:	strb	r0, [sp, #219]	; 0xdb
   16b9c:	b	182fc <sfbpf_parse+0x1f44>
   16ba0:	ldr	r0, [sp, #248]	; 0xf8
   16ba4:	mvn	r1, #19
   16ba8:	add	r0, r0, r1
   16bac:	ldr	r0, [r0]
   16bb0:	ldr	r1, [sp, #248]	; 0xf8
   16bb4:	ldr	r1, [r1, #12]
   16bb8:	bl	4ec0 <sf_gen_and>
   16bbc:	ldr	r0, [sp, #248]	; 0xf8
   16bc0:	ldr	r1, [r0]
   16bc4:	str	r1, [sp, #216]	; 0xd8
   16bc8:	ldr	r1, [r0, #4]
   16bcc:	str	r1, [sp, #220]	; 0xdc
   16bd0:	ldr	r1, [r0, #8]
   16bd4:	str	r1, [sp, #224]	; 0xe0
   16bd8:	ldr	r0, [r0, #12]
   16bdc:	str	r0, [sp, #228]	; 0xe4
   16be0:	b	182fc <sfbpf_parse+0x1f44>
   16be4:	ldr	r0, [sp, #248]	; 0xf8
   16be8:	mvn	r1, #19
   16bec:	add	r0, r0, r1
   16bf0:	ldr	r0, [r0]
   16bf4:	ldr	r1, [sp, #248]	; 0xf8
   16bf8:	ldr	r1, [r1, #12]
   16bfc:	bl	4ec0 <sf_gen_and>
   16c00:	ldr	r0, [sp, #248]	; 0xf8
   16c04:	ldr	r1, [r0]
   16c08:	str	r1, [sp, #216]	; 0xd8
   16c0c:	ldr	r1, [r0, #4]
   16c10:	str	r1, [sp, #220]	; 0xdc
   16c14:	ldr	r1, [r0, #8]
   16c18:	str	r1, [sp, #224]	; 0xe0
   16c1c:	ldr	r0, [r0, #12]
   16c20:	str	r0, [sp, #228]	; 0xe4
   16c24:	b	182fc <sfbpf_parse+0x1f44>
   16c28:	ldr	r0, [sp, #248]	; 0xf8
   16c2c:	mvn	r1, #19
   16c30:	add	r0, r0, r1
   16c34:	ldr	r0, [r0]
   16c38:	ldr	r1, [sp, #248]	; 0xf8
   16c3c:	ldr	r1, [r1, #12]
   16c40:	bl	5078 <sf_gen_or>
   16c44:	ldr	r0, [sp, #248]	; 0xf8
   16c48:	ldr	r1, [r0]
   16c4c:	str	r1, [sp, #216]	; 0xd8
   16c50:	ldr	r1, [r0, #4]
   16c54:	str	r1, [sp, #220]	; 0xdc
   16c58:	ldr	r1, [r0, #8]
   16c5c:	str	r1, [sp, #224]	; 0xe0
   16c60:	ldr	r0, [r0, #12]
   16c64:	str	r0, [sp, #228]	; 0xe4
   16c68:	b	182fc <sfbpf_parse+0x1f44>
   16c6c:	ldr	r0, [sp, #248]	; 0xf8
   16c70:	mvn	r1, #19
   16c74:	add	r0, r0, r1
   16c78:	ldr	r0, [r0]
   16c7c:	ldr	r1, [sp, #248]	; 0xf8
   16c80:	ldr	r1, [r1, #12]
   16c84:	bl	5078 <sf_gen_or>
   16c88:	ldr	r0, [sp, #248]	; 0xf8
   16c8c:	ldr	r1, [r0]
   16c90:	str	r1, [sp, #216]	; 0xd8
   16c94:	ldr	r1, [r0, #4]
   16c98:	str	r1, [sp, #220]	; 0xdc
   16c9c:	ldr	r1, [r0, #8]
   16ca0:	str	r1, [sp, #224]	; 0xe0
   16ca4:	ldr	r0, [r0, #12]
   16ca8:	str	r0, [sp, #228]	; 0xe4
   16cac:	b	182fc <sfbpf_parse+0x1f44>
   16cb0:	ldr	r0, [sp, #248]	; 0xf8
   16cb4:	mvn	r1, #15
   16cb8:	add	r0, r0, r1
   16cbc:	ldr	r1, [r0]
   16cc0:	str	r1, [sp, #216]	; 0xd8
   16cc4:	ldr	r1, [r0, #4]
   16cc8:	str	r1, [sp, #220]	; 0xdc
   16ccc:	ldr	r1, [r0, #8]
   16cd0:	str	r1, [sp, #224]	; 0xe0
   16cd4:	ldr	r0, [r0, #12]
   16cd8:	str	r0, [sp, #228]	; 0xe4
   16cdc:	b	182fc <sfbpf_parse+0x1f44>
   16ce0:	ldr	r0, [sp, #248]	; 0xf8
   16ce4:	mvn	r1, #15
   16ce8:	add	r0, r0, r1
   16cec:	ldr	r1, [r0]
   16cf0:	str	r1, [sp, #216]	; 0xd8
   16cf4:	ldr	r1, [r0, #4]
   16cf8:	str	r1, [sp, #220]	; 0xdc
   16cfc:	ldr	r1, [r0, #8]
   16d00:	str	r1, [sp, #224]	; 0xe0
   16d04:	ldr	r0, [r0, #12]
   16d08:	str	r0, [sp, #228]	; 0xe4
   16d0c:	b	182fc <sfbpf_parse+0x1f44>
   16d10:	ldr	r0, [sp, #248]	; 0xf8
   16d14:	ldr	r1, [r0]
   16d18:	ldr	r0, [r0, #-16]
   16d1c:	str	r0, [sp, #216]	; 0xd8
   16d20:	ldr	r0, [sp, #216]	; 0xd8
   16d24:	str	r0, [sp, #188]	; 0xbc
   16d28:	ldr	r2, [sp, #188]	; 0xbc
   16d2c:	mov	r0, #0
   16d30:	bl	a174 <sf_gen_ncode>
   16d34:	str	r0, [sp, #228]	; 0xe4
   16d38:	b	182fc <sfbpf_parse+0x1f44>
   16d3c:	ldr	r0, [sp, #248]	; 0xf8
   16d40:	mvn	r1, #15
   16d44:	add	r0, r0, r1
   16d48:	ldr	r1, [r0]
   16d4c:	str	r1, [sp, #216]	; 0xd8
   16d50:	ldr	r1, [r0, #4]
   16d54:	str	r1, [sp, #220]	; 0xdc
   16d58:	ldr	r1, [r0, #8]
   16d5c:	str	r1, [sp, #224]	; 0xe0
   16d60:	ldr	r0, [r0, #12]
   16d64:	str	r0, [sp, #228]	; 0xe4
   16d68:	b	182fc <sfbpf_parse+0x1f44>
   16d6c:	ldr	r0, [sp, #248]	; 0xf8
   16d70:	ldr	r1, [r0]
   16d74:	ldr	r0, [r0, #-16]
   16d78:	str	r0, [sp, #216]	; 0xd8
   16d7c:	ldr	r0, [sp, #216]	; 0xd8
   16d80:	str	r0, [sp, #184]	; 0xb8
   16d84:	ldr	r0, [sp, #184]	; 0xb8
   16d88:	str	r0, [sp, #104]	; 0x68
   16d8c:	mov	r0, r1
   16d90:	ldr	r1, [sp, #104]	; 0x68
   16d94:	bl	6fac <sf_gen_scode>
   16d98:	str	r0, [sp, #228]	; 0xe4
   16d9c:	b	182fc <sfbpf_parse+0x1f44>
   16da0:	ldr	r0, [sp, #248]	; 0xf8
   16da4:	ldr	r1, [r0, #-32]	; 0xffffffe0
   16da8:	ldr	r2, [r0]
   16dac:	ldr	r0, [r0, #-48]	; 0xffffffd0
   16db0:	str	r0, [sp, #216]	; 0xd8
   16db4:	ldr	r0, [sp, #216]	; 0xd8
   16db8:	str	r0, [sp, #180]	; 0xb4
   16dbc:	ldr	r3, [sp, #180]	; 0xb4
   16dc0:	mov	r0, #0
   16dc4:	str	r0, [sp, #100]	; 0x64
   16dc8:	mov	r0, r1
   16dcc:	ldr	r1, [sp, #100]	; 0x64
   16dd0:	bl	9ff8 <sf_gen_mcode>
   16dd4:	str	r0, [sp, #228]	; 0xe4
   16dd8:	b	182fc <sfbpf_parse+0x1f44>
   16ddc:	ldr	r0, [sp, #248]	; 0xf8
   16de0:	ldr	r1, [r0, #-32]	; 0xffffffe0
   16de4:	ldr	r2, [r0]
   16de8:	ldr	r0, [r0, #-48]	; 0xffffffd0
   16dec:	str	r0, [sp, #216]	; 0xd8
   16df0:	ldr	r0, [sp, #216]	; 0xd8
   16df4:	str	r0, [sp, #176]	; 0xb0
   16df8:	ldr	r3, [sp, #176]	; 0xb0
   16dfc:	mov	r0, #0
   16e00:	str	r0, [sp, #96]	; 0x60
   16e04:	mov	r0, r1
   16e08:	mov	r1, r2
   16e0c:	ldr	r2, [sp, #96]	; 0x60
   16e10:	bl	9ff8 <sf_gen_mcode>
   16e14:	str	r0, [sp, #228]	; 0xe4
   16e18:	b	182fc <sfbpf_parse+0x1f44>
   16e1c:	ldr	r0, [sp, #248]	; 0xf8
   16e20:	mvn	r1, #15
   16e24:	add	r0, r0, r1
   16e28:	ldr	r0, [r0]
   16e2c:	str	r0, [sp, #216]	; 0xd8
   16e30:	ldrb	r0, [sp, #216]	; 0xd8
   16e34:	cmp	r0, #3
   16e38:	bne	16e48 <sfbpf_parse+0xa90>
   16e3c:	ldr	r0, [pc, #4088]	; 17e3c <sfbpf_parse+0x1a84>
   16e40:	add	r0, pc, r0
   16e44:	bl	2c88 <sf_bpf_error>
   16e48:	ldrb	r0, [sp, #216]	; 0xd8
   16e4c:	cmp	r0, #7
   16e50:	bne	16e60 <sfbpf_parse+0xaa8>
   16e54:	ldr	r0, [pc, #4068]	; 17e40 <sfbpf_parse+0x1a88>
   16e58:	add	r0, pc, r0
   16e5c:	bl	2c88 <sf_bpf_error>
   16e60:	ldrb	r0, [sp, #216]	; 0xd8
   16e64:	cmp	r0, #5
   16e68:	bne	16e78 <sfbpf_parse+0xac0>
   16e6c:	ldr	r0, [pc, #4088]	; 17e6c <sfbpf_parse+0x1ab4>
   16e70:	add	r0, pc, r0
   16e74:	bl	2c88 <sf_bpf_error>
   16e78:	ldrb	r0, [sp, #216]	; 0xd8
   16e7c:	cmp	r0, #6
   16e80:	bne	16e90 <sfbpf_parse+0xad8>
   16e84:	ldr	r0, [pc, #4068]	; 17e70 <sfbpf_parse+0x1ab8>
   16e88:	add	r0, pc, r0
   16e8c:	bl	2c88 <sf_bpf_error>
   16e90:	b	16e94 <sfbpf_parse+0xadc>
   16e94:	b	16e98 <sfbpf_parse+0xae0>
   16e98:	b	16e9c <sfbpf_parse+0xae4>
   16e9c:	ldr	r0, [sp, #248]	; 0xf8
   16ea0:	ldr	r0, [r0]
   16ea4:	ldr	r2, [sp, #216]	; 0xd8
   16ea8:	mov	r1, #0
   16eac:	bl	a174 <sf_gen_ncode>
   16eb0:	str	r0, [sp, #228]	; 0xe4
   16eb4:	b	182fc <sfbpf_parse+0x1f44>
   16eb8:	ldr	r0, [sp, #248]	; 0xf8
   16ebc:	ldr	r1, [r0, #-32]	; 0xffffffe0
   16ec0:	ldr	r2, [r0]
   16ec4:	ldr	r0, [r0, #-48]	; 0xffffffd0
   16ec8:	str	r0, [sp, #216]	; 0xd8
   16ecc:	ldr	r0, [sp, #216]	; 0xd8
   16ed0:	str	r0, [sp, #172]	; 0xac
   16ed4:	ldr	r3, [sp, #172]	; 0xac
   16ed8:	mov	r0, #0
   16edc:	str	r0, [sp, #92]	; 0x5c
   16ee0:	mov	r0, r1
   16ee4:	ldr	r1, [sp, #92]	; 0x5c
   16ee8:	bl	a550 <sf_gen_mcode6>
   16eec:	str	r0, [sp, #228]	; 0xe4
   16ef0:	b	182fc <sfbpf_parse+0x1f44>
   16ef4:	ldr	r0, [sp, #248]	; 0xf8
   16ef8:	ldr	r1, [r0]
   16efc:	ldr	r0, [r0, #-16]
   16f00:	str	r0, [sp, #216]	; 0xd8
   16f04:	ldr	r0, [sp, #216]	; 0xd8
   16f08:	str	r0, [sp, #168]	; 0xa8
   16f0c:	ldr	r3, [sp, #168]	; 0xa8
   16f10:	mov	r0, #0
   16f14:	mov	r2, #128	; 0x80
   16f18:	str	r0, [sp, #88]	; 0x58
   16f1c:	mov	r0, r1
   16f20:	ldr	r1, [sp, #88]	; 0x58
   16f24:	bl	a550 <sf_gen_mcode6>
   16f28:	str	r0, [sp, #228]	; 0xe4
   16f2c:	b	182fc <sfbpf_parse+0x1f44>
   16f30:	ldr	r0, [sp, #248]	; 0xf8
   16f34:	ldr	r1, [r0]
   16f38:	ldr	r0, [r0, #-16]
   16f3c:	str	r0, [sp, #216]	; 0xd8
   16f40:	ldr	r0, [sp, #216]	; 0xd8
   16f44:	str	r0, [sp, #164]	; 0xa4
   16f48:	ldr	r0, [sp, #164]	; 0xa4
   16f4c:	str	r0, [sp, #84]	; 0x54
   16f50:	mov	r0, r1
   16f54:	ldr	r1, [sp, #84]	; 0x54
   16f58:	bl	a814 <sf_gen_ecode>
   16f5c:	str	r0, [sp, #228]	; 0xe4
   16f60:	ldr	r0, [sp, #248]	; 0xf8
   16f64:	ldr	r0, [r0]
   16f68:	bl	ebc <free@plt>
   16f6c:	b	182fc <sfbpf_parse+0x1f44>
   16f70:	ldr	r0, [sp, #248]	; 0xf8
   16f74:	ldr	r1, [r0]
   16f78:	ldr	r0, [r0, #-16]
   16f7c:	str	r0, [sp, #216]	; 0xd8
   16f80:	ldr	r0, [sp, #216]	; 0xd8
   16f84:	str	r0, [sp, #160]	; 0xa0
   16f88:	ldr	r0, [sp, #160]	; 0xa0
   16f8c:	str	r0, [sp, #80]	; 0x50
   16f90:	mov	r0, r1
   16f94:	ldr	r1, [sp, #80]	; 0x50
   16f98:	bl	cd38 <sf_gen_acode>
   16f9c:	str	r0, [sp, #228]	; 0xe4
   16fa0:	ldr	r0, [sp, #248]	; 0xf8
   16fa4:	ldr	r0, [r0]
   16fa8:	bl	ebc <free@plt>
   16fac:	b	182fc <sfbpf_parse+0x1f44>
   16fb0:	ldr	r0, [sp, #248]	; 0xf8
   16fb4:	ldr	r0, [r0, #12]
   16fb8:	bl	5110 <sf_gen_not>
   16fbc:	ldr	r0, [sp, #248]	; 0xf8
   16fc0:	ldr	lr, [r0]
   16fc4:	str	lr, [sp, #216]	; 0xd8
   16fc8:	ldr	lr, [r0, #4]
   16fcc:	str	lr, [sp, #220]	; 0xdc
   16fd0:	ldr	lr, [r0, #8]
   16fd4:	str	lr, [sp, #224]	; 0xe0
   16fd8:	ldr	r0, [r0, #12]
   16fdc:	str	r0, [sp, #228]	; 0xe4
   16fe0:	b	182fc <sfbpf_parse+0x1f44>
   16fe4:	ldr	r0, [sp, #248]	; 0xf8
   16fe8:	mvn	r1, #15
   16fec:	add	r0, r0, r1
   16ff0:	ldr	r1, [r0]
   16ff4:	str	r1, [sp, #216]	; 0xd8
   16ff8:	ldr	r1, [r0, #4]
   16ffc:	str	r1, [sp, #220]	; 0xdc
   17000:	ldr	r1, [r0, #8]
   17004:	str	r1, [sp, #224]	; 0xe0
   17008:	ldr	r0, [r0, #12]
   1700c:	str	r0, [sp, #228]	; 0xe4
   17010:	b	182fc <sfbpf_parse+0x1f44>
   17014:	ldr	r0, [sp, #248]	; 0xf8
   17018:	mvn	r1, #15
   1701c:	add	r0, r0, r1
   17020:	ldr	r1, [r0]
   17024:	str	r1, [sp, #216]	; 0xd8
   17028:	ldr	r1, [r0, #4]
   1702c:	str	r1, [sp, #220]	; 0xdc
   17030:	ldr	r1, [r0, #8]
   17034:	str	r1, [sp, #224]	; 0xe0
   17038:	ldr	r0, [r0, #12]
   1703c:	str	r0, [sp, #228]	; 0xe4
   17040:	b	182fc <sfbpf_parse+0x1f44>
   17044:	ldr	r0, [sp, #248]	; 0xf8
   17048:	mvn	r1, #19
   1704c:	add	r0, r0, r1
   17050:	ldr	r0, [r0]
   17054:	ldr	r1, [sp, #248]	; 0xf8
   17058:	ldr	r1, [r1, #12]
   1705c:	bl	4ec0 <sf_gen_and>
   17060:	ldr	r0, [sp, #248]	; 0xf8
   17064:	ldr	r1, [r0]
   17068:	str	r1, [sp, #216]	; 0xd8
   1706c:	ldr	r1, [r0, #4]
   17070:	str	r1, [sp, #220]	; 0xdc
   17074:	ldr	r1, [r0, #8]
   17078:	str	r1, [sp, #224]	; 0xe0
   1707c:	ldr	r0, [r0, #12]
   17080:	str	r0, [sp, #228]	; 0xe4
   17084:	b	182fc <sfbpf_parse+0x1f44>
   17088:	ldr	r0, [sp, #248]	; 0xf8
   1708c:	mvn	r1, #19
   17090:	add	r0, r0, r1
   17094:	ldr	r0, [r0]
   17098:	ldr	r1, [sp, #248]	; 0xf8
   1709c:	ldr	r1, [r1, #12]
   170a0:	bl	5078 <sf_gen_or>
   170a4:	ldr	r0, [sp, #248]	; 0xf8
   170a8:	ldr	r1, [r0]
   170ac:	str	r1, [sp, #216]	; 0xd8
   170b0:	ldr	r1, [r0, #4]
   170b4:	str	r1, [sp, #220]	; 0xdc
   170b8:	ldr	r1, [r0, #8]
   170bc:	str	r1, [sp, #224]	; 0xe0
   170c0:	ldr	r0, [r0, #12]
   170c4:	str	r0, [sp, #228]	; 0xe4
   170c8:	b	182fc <sfbpf_parse+0x1f44>
   170cc:	ldr	r0, [sp, #248]	; 0xf8
   170d0:	ldr	r1, [r0]
   170d4:	ldr	r0, [r0, #-16]
   170d8:	str	r0, [sp, #216]	; 0xd8
   170dc:	ldr	r0, [sp, #216]	; 0xd8
   170e0:	str	r0, [sp, #156]	; 0x9c
   170e4:	ldr	r2, [sp, #156]	; 0x9c
   170e8:	mov	r0, #0
   170ec:	bl	a174 <sf_gen_ncode>
   170f0:	str	r0, [sp, #228]	; 0xe4
   170f4:	b	182fc <sfbpf_parse+0x1f44>
   170f8:	ldr	r0, [sp, #248]	; 0xf8
   170fc:	ldr	r0, [r0, #12]
   17100:	bl	5110 <sf_gen_not>
   17104:	ldr	r0, [sp, #248]	; 0xf8
   17108:	ldr	lr, [r0]
   1710c:	str	lr, [sp, #216]	; 0xd8
   17110:	ldr	lr, [r0, #4]
   17114:	str	lr, [sp, #220]	; 0xdc
   17118:	ldr	lr, [r0, #8]
   1711c:	str	lr, [sp, #224]	; 0xe0
   17120:	ldr	r0, [r0, #12]
   17124:	str	r0, [sp, #228]	; 0xe4
   17128:	b	182fc <sfbpf_parse+0x1f44>
   1712c:	ldr	r0, [sp, #248]	; 0xf8
   17130:	mvn	r1, #31
   17134:	add	r0, r0, r1
   17138:	ldr	r0, [r0]
   1713c:	strb	r0, [sp, #217]	; 0xd9
   17140:	ldr	r0, [sp, #248]	; 0xf8
   17144:	mvn	r1, #15
   17148:	add	r0, r0, r1
   1714c:	ldr	r0, [r0]
   17150:	strb	r0, [sp, #218]	; 0xda
   17154:	ldr	r0, [sp, #248]	; 0xf8
   17158:	ldr	r0, [r0]
   1715c:	strb	r0, [sp, #216]	; 0xd8
   17160:	b	182fc <sfbpf_parse+0x1f44>
   17164:	ldr	r0, [sp, #248]	; 0xf8
   17168:	mvn	r1, #15
   1716c:	add	r0, r0, r1
   17170:	ldr	r0, [r0]
   17174:	strb	r0, [sp, #217]	; 0xd9
   17178:	ldr	r0, [sp, #248]	; 0xf8
   1717c:	ldr	r0, [r0]
   17180:	strb	r0, [sp, #218]	; 0xda
   17184:	movw	r0, #0
   17188:	strb	r0, [sp, #216]	; 0xd8
   1718c:	b	182fc <sfbpf_parse+0x1f44>
   17190:	ldr	r0, [sp, #248]	; 0xf8
   17194:	mvn	r1, #15
   17198:	add	r0, r0, r1
   1719c:	ldr	r0, [r0]
   171a0:	strb	r0, [sp, #217]	; 0xd9
   171a4:	movw	r0, #0
   171a8:	strb	r0, [sp, #218]	; 0xda
   171ac:	ldr	r0, [sp, #248]	; 0xf8
   171b0:	ldr	r0, [r0]
   171b4:	strb	r0, [sp, #216]	; 0xd8
   171b8:	b	182fc <sfbpf_parse+0x1f44>
   171bc:	ldr	r0, [sp, #248]	; 0xf8
   171c0:	mvn	r1, #15
   171c4:	add	r0, r0, r1
   171c8:	ldr	r0, [r0]
   171cc:	strb	r0, [sp, #217]	; 0xd9
   171d0:	movw	r0, #0
   171d4:	strb	r0, [sp, #218]	; 0xda
   171d8:	movw	r0, #5
   171dc:	strb	r0, [sp, #216]	; 0xd8
   171e0:	b	182fc <sfbpf_parse+0x1f44>
   171e4:	ldr	r0, [sp, #248]	; 0xf8
   171e8:	mvn	r1, #15
   171ec:	add	r0, r0, r1
   171f0:	ldr	r0, [r0]
   171f4:	strb	r0, [sp, #217]	; 0xd9
   171f8:	movw	r0, #0
   171fc:	strb	r0, [sp, #218]	; 0xda
   17200:	movw	r0, #6
   17204:	strb	r0, [sp, #216]	; 0xd8
   17208:	b	182fc <sfbpf_parse+0x1f44>
   1720c:	ldr	r0, [sp, #248]	; 0xf8
   17210:	mvn	r1, #15
   17214:	add	r0, r0, r1
   17218:	ldr	r0, [r0]
   1721c:	strb	r0, [sp, #217]	; 0xd9
   17220:	movw	r0, #0
   17224:	strb	r0, [sp, #218]	; 0xda
   17228:	ldr	r0, [sp, #248]	; 0xf8
   1722c:	ldr	r0, [r0]
   17230:	strb	r0, [sp, #216]	; 0xd8
   17234:	b	182fc <sfbpf_parse+0x1f44>
   17238:	ldr	r0, [sp, #248]	; 0xf8
   1723c:	ldr	r1, [r0]
   17240:	str	r1, [sp, #216]	; 0xd8
   17244:	ldr	r1, [r0, #4]
   17248:	str	r1, [sp, #220]	; 0xdc
   1724c:	ldr	r1, [r0, #8]
   17250:	str	r1, [sp, #224]	; 0xe0
   17254:	ldr	r0, [r0, #12]
   17258:	str	r0, [sp, #228]	; 0xe4
   1725c:	b	182fc <sfbpf_parse+0x1f44>
   17260:	ldr	r0, [sp, #248]	; 0xf8
   17264:	mvn	r1, #3
   17268:	add	r0, r0, r1
   1726c:	ldr	r0, [r0]
   17270:	str	r0, [sp, #228]	; 0xe4
   17274:	ldr	r0, [sp, #248]	; 0xf8
   17278:	mvn	r1, #31
   1727c:	add	r0, r0, r1
   17280:	ldr	r0, [r0]
   17284:	str	r0, [sp, #216]	; 0xd8
   17288:	b	182fc <sfbpf_parse+0x1f44>
   1728c:	ldr	r0, [sp, #248]	; 0xf8
   17290:	ldr	r0, [r0]
   17294:	bl	5148 <sf_gen_proto_abbrev>
   17298:	ldr	lr, [pc, #3996]	; 1823c <sfbpf_parse+0x1e84>
   1729c:	add	lr, pc, lr
   172a0:	str	r0, [sp, #228]	; 0xe4
   172a4:	ldrb	r0, [lr]
   172a8:	strb	r0, [sp, #216]	; 0xd8
   172ac:	ldrb	r0, [lr, #1]
   172b0:	strb	r0, [sp, #217]	; 0xd9
   172b4:	ldrb	r0, [lr, #2]
   172b8:	strb	r0, [sp, #218]	; 0xda
   172bc:	ldrb	r0, [lr, #3]
   172c0:	strb	r0, [sp, #219]	; 0xdb
   172c4:	b	182fc <sfbpf_parse+0x1f44>
   172c8:	ldr	r0, [sp, #248]	; 0xf8
   172cc:	mvn	r1, #15
   172d0:	add	r0, r0, r1
   172d4:	ldr	r0, [r0]
   172d8:	ldr	r1, [sp, #248]	; 0xf8
   172dc:	mvn	r2, #31
   172e0:	add	r1, r1, r2
   172e4:	ldr	r1, [r1]
   172e8:	ldr	r2, [sp, #248]	; 0xf8
   172ec:	ldr	r2, [r2]
   172f0:	movw	r3, #0
   172f4:	bl	b430 <sf_gen_relation>
   172f8:	ldr	r1, [pc, #4072]	; 182e8 <sfbpf_parse+0x1f30>
   172fc:	add	r1, pc, r1
   17300:	str	r0, [sp, #228]	; 0xe4
   17304:	ldrb	r0, [r1]
   17308:	strb	r0, [sp, #216]	; 0xd8
   1730c:	ldrb	r0, [r1, #1]
   17310:	strb	r0, [sp, #217]	; 0xd9
   17314:	ldrb	r0, [r1, #2]
   17318:	strb	r0, [sp, #218]	; 0xda
   1731c:	ldrb	r0, [r1, #3]
   17320:	strb	r0, [sp, #219]	; 0xdb
   17324:	b	182fc <sfbpf_parse+0x1f44>
   17328:	ldr	r0, [sp, #248]	; 0xf8
   1732c:	mvn	r1, #15
   17330:	add	r0, r0, r1
   17334:	ldr	r0, [r0]
   17338:	ldr	r1, [sp, #248]	; 0xf8
   1733c:	mvn	r2, #31
   17340:	add	r1, r1, r2
   17344:	ldr	r1, [r1]
   17348:	ldr	r2, [sp, #248]	; 0xf8
   1734c:	ldr	r2, [r2]
   17350:	movw	r3, #1
   17354:	bl	b430 <sf_gen_relation>
   17358:	ldr	r1, [pc, #3980]	; 182ec <sfbpf_parse+0x1f34>
   1735c:	add	r1, pc, r1
   17360:	str	r0, [sp, #228]	; 0xe4
   17364:	ldrb	r0, [r1]
   17368:	strb	r0, [sp, #216]	; 0xd8
   1736c:	ldrb	r0, [r1, #1]
   17370:	strb	r0, [sp, #217]	; 0xd9
   17374:	ldrb	r0, [r1, #2]
   17378:	strb	r0, [sp, #218]	; 0xda
   1737c:	ldrb	r0, [r1, #3]
   17380:	strb	r0, [sp, #219]	; 0xdb
   17384:	b	182fc <sfbpf_parse+0x1f44>
   17388:	ldr	r0, [pc, #3936]	; 182f0 <sfbpf_parse+0x1f38>
   1738c:	add	r0, pc, r0
   17390:	ldr	r1, [sp, #248]	; 0xf8
   17394:	ldr	r1, [r1]
   17398:	str	r1, [sp, #228]	; 0xe4
   1739c:	ldrb	r1, [r0]
   173a0:	strb	r1, [sp, #216]	; 0xd8
   173a4:	ldrb	r1, [r0, #1]
   173a8:	strb	r1, [sp, #217]	; 0xd9
   173ac:	ldrb	r1, [r0, #2]
   173b0:	strb	r1, [sp, #218]	; 0xda
   173b4:	ldrb	r0, [r0, #3]
   173b8:	strb	r0, [sp, #219]	; 0xdb
   173bc:	b	182fc <sfbpf_parse+0x1f44>
   173c0:	.word	0x000247ac
   173c4:	.word	0x000247a8
   173c8:	ldr	r0, [sp, #248]	; 0xf8
   173cc:	ldr	r0, [r0]
   173d0:	bl	d5a0 <sf_gen_atmtype_abbrev>
   173d4:	ldr	lr, [pc, #3864]	; 182f4 <sfbpf_parse+0x1f3c>
   173d8:	add	lr, pc, lr
   173dc:	str	r0, [sp, #228]	; 0xe4
   173e0:	ldrb	r0, [lr]
   173e4:	strb	r0, [sp, #216]	; 0xd8
   173e8:	ldrb	r0, [lr, #1]
   173ec:	strb	r0, [sp, #217]	; 0xd9
   173f0:	ldrb	r0, [lr, #2]
   173f4:	strb	r0, [sp, #218]	; 0xda
   173f8:	ldrb	r0, [lr, #3]
   173fc:	strb	r0, [sp, #219]	; 0xdb
   17400:	b	182fc <sfbpf_parse+0x1f44>
   17404:	ldr	r0, [sp, #248]	; 0xf8
   17408:	ldr	r0, [r0]
   1740c:	bl	dfdc <sf_gen_atmmulti_abbrev>
   17410:	ldr	lr, [pc, #4068]	; 183fc <sfbpf_parse+0x2044>
   17414:	add	lr, pc, lr
   17418:	str	r0, [sp, #228]	; 0xe4
   1741c:	ldrb	r0, [lr]
   17420:	strb	r0, [sp, #216]	; 0xd8
   17424:	ldrb	r0, [lr, #1]
   17428:	strb	r0, [sp, #217]	; 0xd9
   1742c:	ldrb	r0, [lr, #2]
   17430:	strb	r0, [sp, #218]	; 0xda
   17434:	ldrb	r0, [lr, #3]
   17438:	strb	r0, [sp, #219]	; 0xdb
   1743c:	b	182fc <sfbpf_parse+0x1f44>
   17440:	ldr	r0, [pc, #4072]	; 18430 <sfbpf_parse+0x2078>
   17444:	add	r0, pc, r0
   17448:	ldr	r1, [sp, #248]	; 0xf8
   1744c:	ldr	r1, [r1, #12]
   17450:	str	r1, [sp, #228]	; 0xe4
   17454:	ldrb	r1, [r0]
   17458:	strb	r1, [sp, #216]	; 0xd8
   1745c:	ldrb	r1, [r0, #1]
   17460:	strb	r1, [sp, #217]	; 0xd9
   17464:	ldrb	r1, [r0, #2]
   17468:	strb	r1, [sp, #218]	; 0xda
   1746c:	ldrb	r0, [r0, #3]
   17470:	strb	r0, [sp, #219]	; 0xdb
   17474:	b	182fc <sfbpf_parse+0x1f44>
   17478:	ldr	r0, [sp, #248]	; 0xf8
   1747c:	ldr	r0, [r0]
   17480:	bl	d9c4 <sf_gen_mtp2type_abbrev>
   17484:	ldr	lr, [pc, #4040]	; 18454 <sfbpf_parse+0x209c>
   17488:	add	lr, pc, lr
   1748c:	str	r0, [sp, #228]	; 0xe4
   17490:	ldrb	r0, [lr]
   17494:	strb	r0, [sp, #216]	; 0xd8
   17498:	ldrb	r0, [lr, #1]
   1749c:	strb	r0, [sp, #217]	; 0xd9
   174a0:	ldrb	r0, [lr, #2]
   174a4:	strb	r0, [sp, #218]	; 0xda
   174a8:	ldrb	r0, [lr, #3]
   174ac:	strb	r0, [sp, #219]	; 0xdb
   174b0:	b	182fc <sfbpf_parse+0x1f44>
   174b4:	ldr	r0, [pc, #4056]	; 18494 <sfbpf_parse+0x20dc>
   174b8:	add	r0, pc, r0
   174bc:	ldr	r1, [sp, #248]	; 0xf8
   174c0:	ldr	r1, [r1, #12]
   174c4:	str	r1, [sp, #228]	; 0xe4
   174c8:	ldrb	r1, [r0]
   174cc:	strb	r1, [sp, #216]	; 0xd8
   174d0:	ldrb	r1, [r0, #1]
   174d4:	strb	r1, [sp, #217]	; 0xd9
   174d8:	ldrb	r1, [r0, #2]
   174dc:	strb	r1, [sp, #218]	; 0xda
   174e0:	ldrb	r0, [r0, #3]
   174e4:	strb	r0, [sp, #219]	; 0xdb
   174e8:	b	182fc <sfbpf_parse+0x1f44>
   174ec:	movw	r0, #0
   174f0:	str	r0, [sp, #216]	; 0xd8
   174f4:	b	182fc <sfbpf_parse+0x1f44>
   174f8:	movw	r0, #1
   174fc:	str	r0, [sp, #216]	; 0xd8
   17500:	b	182fc <sfbpf_parse+0x1f44>
   17504:	movw	r0, #2
   17508:	str	r0, [sp, #216]	; 0xd8
   1750c:	b	182fc <sfbpf_parse+0x1f44>
   17510:	movw	r0, #3
   17514:	str	r0, [sp, #216]	; 0xd8
   17518:	b	182fc <sfbpf_parse+0x1f44>
   1751c:	movw	r0, #3
   17520:	str	r0, [sp, #216]	; 0xd8
   17524:	b	182fc <sfbpf_parse+0x1f44>
   17528:	movw	r0, #4
   1752c:	str	r0, [sp, #216]	; 0xd8
   17530:	b	182fc <sfbpf_parse+0x1f44>
   17534:	movw	r0, #4
   17538:	str	r0, [sp, #216]	; 0xd8
   1753c:	b	182fc <sfbpf_parse+0x1f44>
   17540:	movw	r0, #5
   17544:	str	r0, [sp, #216]	; 0xd8
   17548:	b	182fc <sfbpf_parse+0x1f44>
   1754c:	movw	r0, #6
   17550:	str	r0, [sp, #216]	; 0xd8
   17554:	b	182fc <sfbpf_parse+0x1f44>
   17558:	movw	r0, #7
   1755c:	str	r0, [sp, #216]	; 0xd8
   17560:	b	182fc <sfbpf_parse+0x1f44>
   17564:	movw	r0, #8
   17568:	str	r0, [sp, #216]	; 0xd8
   1756c:	b	182fc <sfbpf_parse+0x1f44>
   17570:	movw	r0, #1
   17574:	str	r0, [sp, #216]	; 0xd8
   17578:	b	182fc <sfbpf_parse+0x1f44>
   1757c:	movw	r0, #2
   17580:	str	r0, [sp, #216]	; 0xd8
   17584:	b	182fc <sfbpf_parse+0x1f44>
   17588:	movw	r0, #3
   1758c:	str	r0, [sp, #216]	; 0xd8
   17590:	b	182fc <sfbpf_parse+0x1f44>
   17594:	movw	r0, #7
   17598:	str	r0, [sp, #216]	; 0xd8
   1759c:	b	182fc <sfbpf_parse+0x1f44>
   175a0:	movw	r0, #4
   175a4:	str	r0, [sp, #216]	; 0xd8
   175a8:	b	182fc <sfbpf_parse+0x1f44>
   175ac:	movw	r0, #1
   175b0:	str	r0, [sp, #216]	; 0xd8
   175b4:	b	182fc <sfbpf_parse+0x1f44>
   175b8:	movw	r0, #2
   175bc:	str	r0, [sp, #216]	; 0xd8
   175c0:	b	182fc <sfbpf_parse+0x1f44>
   175c4:	movw	r0, #3
   175c8:	str	r0, [sp, #216]	; 0xd8
   175cc:	b	182fc <sfbpf_parse+0x1f44>
   175d0:	movw	r0, #4
   175d4:	str	r0, [sp, #216]	; 0xd8
   175d8:	b	182fc <sfbpf_parse+0x1f44>
   175dc:	.word	0x00007326
   175e0:	movw	r0, #5
   175e4:	str	r0, [sp, #216]	; 0xd8
   175e8:	b	182fc <sfbpf_parse+0x1f44>
   175ec:	.word	0x0000731a
   175f0:	movw	r0, #6
   175f4:	str	r0, [sp, #216]	; 0xd8
   175f8:	b	182fc <sfbpf_parse+0x1f44>
   175fc:	movw	r0, #7
   17600:	str	r0, [sp, #216]	; 0xd8
   17604:	b	182fc <sfbpf_parse+0x1f44>
   17608:	movw	r0, #8
   1760c:	str	r0, [sp, #216]	; 0xd8
   17610:	b	182fc <sfbpf_parse+0x1f44>
   17614:	.word	0x0002455c
   17618:	movw	r0, #9
   1761c:	str	r0, [sp, #216]	; 0xd8
   17620:	b	182fc <sfbpf_parse+0x1f44>
   17624:	movw	r0, #10
   17628:	str	r0, [sp, #216]	; 0xd8
   1762c:	b	182fc <sfbpf_parse+0x1f44>
   17630:	.word	0x00024544
   17634:	.word	0x00024538
   17638:	movw	r0, #21
   1763c:	str	r0, [sp, #216]	; 0xd8
   17640:	b	182fc <sfbpf_parse+0x1f44>
   17644:	movw	r0, #22
   17648:	str	r0, [sp, #216]	; 0xd8
   1764c:	b	182fc <sfbpf_parse+0x1f44>
   17650:	.word	0x00024524
   17654:	movw	r0, #11
   17658:	str	r0, [sp, #216]	; 0xd8
   1765c:	b	182fc <sfbpf_parse+0x1f44>
   17660:	.word	0x0002450c
   17664:	movw	r0, #23
   17668:	str	r0, [sp, #216]	; 0xd8
   1766c:	b	182fc <sfbpf_parse+0x1f44>
   17670:	movw	r0, #12
   17674:	str	r0, [sp, #216]	; 0xd8
   17678:	b	182fc <sfbpf_parse+0x1f44>
   1767c:	.word	0x000074ae
   17680:	.word	0x000244ec
   17684:	movw	r0, #13
   17688:	str	r0, [sp, #216]	; 0xd8
   1768c:	b	182fc <sfbpf_parse+0x1f44>
   17690:	movw	r0, #14
   17694:	str	r0, [sp, #216]	; 0xd8
   17698:	b	182fc <sfbpf_parse+0x1f44>
   1769c:	movw	r0, #16
   176a0:	str	r0, [sp, #216]	; 0xd8
   176a4:	b	182fc <sfbpf_parse+0x1f44>
   176a8:	movw	r0, #15
   176ac:	str	r0, [sp, #216]	; 0xd8
   176b0:	b	182fc <sfbpf_parse+0x1f44>
   176b4:	movw	r0, #17
   176b8:	str	r0, [sp, #216]	; 0xd8
   176bc:	b	182fc <sfbpf_parse+0x1f44>
   176c0:	movw	r0, #18
   176c4:	str	r0, [sp, #216]	; 0xd8
   176c8:	b	182fc <sfbpf_parse+0x1f44>
   176cc:	movw	r0, #19
   176d0:	str	r0, [sp, #216]	; 0xd8
   176d4:	b	182fc <sfbpf_parse+0x1f44>
   176d8:	movw	r0, #20
   176dc:	str	r0, [sp, #216]	; 0xd8
   176e0:	b	182fc <sfbpf_parse+0x1f44>
   176e4:	.word	0x000075b8
   176e8:	.word	0x000075ac
   176ec:	movw	r0, #24
   176f0:	str	r0, [sp, #216]	; 0xd8
   176f4:	b	182fc <sfbpf_parse+0x1f44>
   176f8:	movw	r0, #25
   176fc:	str	r0, [sp, #216]	; 0xd8
   17700:	b	182fc <sfbpf_parse+0x1f44>
   17704:	movw	r0, #26
   17708:	str	r0, [sp, #216]	; 0xd8
   1770c:	b	182fc <sfbpf_parse+0x1f44>
   17710:	.word	0x00007ac4
   17714:	movw	r0, #31
   17718:	str	r0, [sp, #216]	; 0xd8
   1771c:	b	182fc <sfbpf_parse+0x1f44>
   17720:	.word	0x00007ab8
   17724:	movw	r0, #32
   17728:	str	r0, [sp, #216]	; 0xd8
   1772c:	b	182fc <sfbpf_parse+0x1f44>
   17730:	movw	r0, #33	; 0x21
   17734:	str	r0, [sp, #216]	; 0xd8
   17738:	b	182fc <sfbpf_parse+0x1f44>
   1773c:	movw	r0, #39	; 0x27
   17740:	str	r0, [sp, #216]	; 0xd8
   17744:	b	182fc <sfbpf_parse+0x1f44>
   17748:	movw	r0, #36	; 0x24
   1774c:	str	r0, [sp, #216]	; 0xd8
   17750:	b	182fc <sfbpf_parse+0x1f44>
   17754:	movw	r0, #38	; 0x26
   17758:	str	r0, [sp, #216]	; 0xd8
   1775c:	b	182fc <sfbpf_parse+0x1f44>
   17760:	movw	r0, #37	; 0x25
   17764:	str	r0, [sp, #216]	; 0xd8
   17768:	b	182fc <sfbpf_parse+0x1f44>
   1776c:	.word	0x00024408
   17770:	movw	r0, #27
   17774:	str	r0, [sp, #216]	; 0xd8
   17778:	b	182fc <sfbpf_parse+0x1f44>
   1777c:	.word	0x000243f8
   17780:	movw	r0, #28
   17784:	str	r0, [sp, #216]	; 0xd8
   17788:	b	182fc <sfbpf_parse+0x1f44>
   1778c:	movw	r0, #29
   17790:	str	r0, [sp, #216]	; 0xd8
   17794:	b	182fc <sfbpf_parse+0x1f44>
   17798:	movw	r0, #30
   1779c:	str	r0, [sp, #216]	; 0xd8
   177a0:	b	182fc <sfbpf_parse+0x1f44>
   177a4:	movw	r0, #40	; 0x28
   177a8:	str	r0, [sp, #216]	; 0xd8
   177ac:	b	182fc <sfbpf_parse+0x1f44>
   177b0:	.word	0x00007f50
   177b4:	ldr	r0, [sp, #248]	; 0xf8
   177b8:	mvn	r1, #15
   177bc:	add	r0, r0, r1
   177c0:	ldr	r0, [r0]
   177c4:	bl	bac4 <sf_gen_broadcast>
   177c8:	str	r0, [sp, #216]	; 0xd8
   177cc:	b	182fc <sfbpf_parse+0x1f44>
   177d0:	ldr	r0, [sp, #248]	; 0xf8
   177d4:	mvn	r1, #15
   177d8:	add	r0, r0, r1
   177dc:	ldr	r0, [r0]
   177e0:	bl	bf40 <sf_gen_multicast>
   177e4:	str	r0, [sp, #216]	; 0xd8
   177e8:	b	182fc <sfbpf_parse+0x1f44>
   177ec:	.word	0x00008032
   177f0:	ldr	r0, [sp, #248]	; 0xf8
   177f4:	ldr	r0, [r0]
   177f8:	bl	b8a8 <sf_gen_less>
   177fc:	str	r0, [sp, #216]	; 0xd8
   17800:	b	182fc <sfbpf_parse+0x1f44>
   17804:	ldr	r0, [sp, #248]	; 0xf8
   17808:	ldr	r0, [r0]
   1780c:	bl	b830 <sf_gen_greater>
   17810:	str	r0, [sp, #216]	; 0xd8
   17814:	b	182fc <sfbpf_parse+0x1f44>
   17818:	ldr	r0, [sp, #248]	; 0xf8
   1781c:	mvn	r1, #15
   17820:	add	r0, r0, r1
   17824:	ldr	r0, [r0]
   17828:	ldr	r1, [sp, #248]	; 0xf8
   1782c:	mvn	r2, #31
   17830:	add	r1, r1, r2
   17834:	ldr	r1, [r1]
   17838:	ldr	r2, [sp, #248]	; 0xf8
   1783c:	ldr	r2, [r2]
   17840:	bl	b8dc <sf_gen_byteop>
   17844:	str	r0, [sp, #216]	; 0xd8
   17848:	b	182fc <sfbpf_parse+0x1f44>
   1784c:	movw	r0, #0
   17850:	bl	c5b0 <sf_gen_inbound>
   17854:	str	r0, [sp, #216]	; 0xd8
   17858:	b	182fc <sfbpf_parse+0x1f44>
   1785c:	movw	r0, #1
   17860:	bl	c5b0 <sf_gen_inbound>
   17864:	str	r0, [sp, #216]	; 0xd8
   17868:	b	182fc <sfbpf_parse+0x1f44>
   1786c:	ldr	r0, [sp, #248]	; 0xf8
   17870:	ldr	r0, [r0]
   17874:	bl	cdd0 <sf_gen_vlan>
   17878:	str	r0, [sp, #216]	; 0xd8
   1787c:	b	182fc <sfbpf_parse+0x1f44>
   17880:	mvn	r0, #0
   17884:	bl	cdd0 <sf_gen_vlan>
   17888:	str	r0, [sp, #216]	; 0xd8
   1788c:	b	182fc <sfbpf_parse+0x1f44>
   17890:	ldr	r0, [sp, #248]	; 0xf8
   17894:	ldr	r0, [r0]
   17898:	bl	cf00 <sf_gen_mpls>
   1789c:	str	r0, [sp, #216]	; 0xd8
   178a0:	b	182fc <sfbpf_parse+0x1f44>
   178a4:	mvn	r0, #0
   178a8:	bl	cf00 <sf_gen_mpls>
   178ac:	str	r0, [sp, #216]	; 0xd8
   178b0:	b	182fc <sfbpf_parse+0x1f44>
   178b4:	bl	d0b8 <sf_gen_pppoed>
   178b8:	str	r0, [sp, #216]	; 0xd8
   178bc:	b	182fc <sfbpf_parse+0x1f44>
   178c0:	bl	d0cc <sf_gen_pppoes>
   178c4:	str	r0, [sp, #216]	; 0xd8
   178c8:	b	182fc <sfbpf_parse+0x1f44>
   178cc:	ldr	r0, [sp, #248]	; 0xf8
   178d0:	ldr	r0, [r0]
   178d4:	str	r0, [sp, #216]	; 0xd8
   178d8:	b	182fc <sfbpf_parse+0x1f44>
   178dc:	ldr	r0, [sp, #248]	; 0xf8
   178e0:	ldr	r0, [r0]
   178e4:	str	r0, [sp, #216]	; 0xd8
   178e8:	b	182fc <sfbpf_parse+0x1f44>
   178ec:	ldr	r0, [sp, #248]	; 0xf8
   178f0:	ldr	r0, [r0]
   178f4:	bl	cb14 <sf_gen_pf_ifname>
   178f8:	str	r0, [sp, #216]	; 0xd8
   178fc:	b	182fc <sfbpf_parse+0x1f44>
   17900:	ldr	r0, [sp, #248]	; 0xf8
   17904:	ldr	r0, [r0]
   17908:	bl	cb38 <sf_gen_pf_ruleset>
   1790c:	str	r0, [sp, #216]	; 0xd8
   17910:	b	182fc <sfbpf_parse+0x1f44>
   17914:	ldr	r0, [sp, #248]	; 0xf8
   17918:	ldr	r0, [r0]
   1791c:	bl	cb5c <sf_gen_pf_rnr>
   17920:	str	r0, [sp, #216]	; 0xd8
   17924:	b	182fc <sfbpf_parse+0x1f44>
   17928:	ldr	r0, [sp, #248]	; 0xf8
   1792c:	ldr	r0, [r0]
   17930:	bl	cb80 <sf_gen_pf_srnr>
   17934:	str	r0, [sp, #216]	; 0xd8
   17938:	b	182fc <sfbpf_parse+0x1f44>
   1793c:	ldr	r0, [sp, #248]	; 0xf8
   17940:	ldr	r0, [r0]
   17944:	bl	cba4 <sf_gen_pf_reason>
   17948:	str	r0, [sp, #216]	; 0xd8
   1794c:	b	182fc <sfbpf_parse+0x1f44>
   17950:	ldr	r0, [sp, #248]	; 0xf8
   17954:	ldr	r0, [r0]
   17958:	bl	cbc8 <sf_gen_pf_action>
   1795c:	str	r0, [sp, #216]	; 0xd8
   17960:	b	182fc <sfbpf_parse+0x1f44>
   17964:	ldr	r0, [sp, #248]	; 0xf8
   17968:	mvn	r1, #31
   1796c:	add	r0, r0, r1
   17970:	ldr	r0, [r0]
   17974:	ldr	r1, [sp, #248]	; 0xf8
   17978:	ldr	r1, [r1]
   1797c:	orr	r0, r0, r1
   17980:	movw	r1, #252	; 0xfc
   17984:	bl	cbec <sf_gen_p80211_type>
   17988:	str	r0, [sp, #216]	; 0xd8
   1798c:	b	182fc <sfbpf_parse+0x1f44>
   17990:	ldr	r0, [sp, #248]	; 0xf8
   17994:	ldr	r0, [r0]
   17998:	movw	r1, #12
   1799c:	bl	cbec <sf_gen_p80211_type>
   179a0:	str	r0, [sp, #216]	; 0xd8
   179a4:	b	182fc <sfbpf_parse+0x1f44>
   179a8:	ldr	r0, [sp, #248]	; 0xf8
   179ac:	ldr	r0, [r0]
   179b0:	movw	r1, #252	; 0xfc
   179b4:	bl	cbec <sf_gen_p80211_type>
   179b8:	str	r0, [sp, #216]	; 0xd8
   179bc:	b	182fc <sfbpf_parse+0x1f44>
   179c0:	ldr	r0, [sp, #248]	; 0xf8
   179c4:	ldr	r0, [r0]
   179c8:	bl	cc98 <sf_gen_p80211_fcdir>
   179cc:	str	r0, [sp, #216]	; 0xd8
   179d0:	b	182fc <sfbpf_parse+0x1f44>
   179d4:	ldr	r0, [pc, #3712]	; 1885c <sfbpf_parse+0x24a4>
   179d8:	add	r1, pc, r0
   179dc:	ldr	r0, [sp, #248]	; 0xf8
   179e0:	ldr	r0, [r0]
   179e4:	bl	18914 <str2tok>
   179e8:	str	r0, [sp, #216]	; 0xd8
   179ec:	ldr	r0, [sp, #216]	; 0xd8
   179f0:	cmn	r0, #1
   179f4:	bne	17a04 <sfbpf_parse+0x164c>
   179f8:	ldr	r0, [pc, #3680]	; 18860 <sfbpf_parse+0x24a8>
   179fc:	add	r0, pc, r0
   17a00:	bl	2c88 <sf_bpf_error>
   17a04:	b	182fc <sfbpf_parse+0x1f44>
   17a08:	movw	r0, #0
   17a0c:	str	r0, [sp, #152]	; 0x98
   17a10:	str	r0, [sp, #148]	; 0x94
   17a14:	ldr	r0, [pc, #3628]	; 18848 <sfbpf_parse+0x2490>
   17a18:	add	r0, pc, r0
   17a1c:	ldr	r1, [sp, #148]	; 0x94
   17a20:	ldr	r2, [pc, #3764]	; 188dc <sfbpf_parse+0x2524>
   17a24:	add	r2, pc, r2
   17a28:	add	r1, r2, r1, lsl #3
   17a2c:	ldr	r1, [r1, #4]
   17a30:	movw	r2, #0
   17a34:	cmp	r1, r2
   17a38:	str	r0, [sp, #76]	; 0x4c
   17a3c:	bne	17a4c <sfbpf_parse+0x1694>
   17a40:	ldr	r0, [pc, #3600]	; 18858 <sfbpf_parse+0x24a0>
   17a44:	add	r0, pc, r0
   17a48:	bl	2c88 <sf_bpf_error>
   17a4c:	ldr	r0, [pc, #3576]	; 1884c <sfbpf_parse+0x2494>
   17a50:	add	r0, pc, r0
   17a54:	ldr	r1, [sp, #248]	; 0xf8
   17a58:	ldr	r1, [r1, #-32]	; 0xffffffe0
   17a5c:	ldr	r2, [sp, #148]	; 0x94
   17a60:	ldr	r3, [pc, #3704]	; 188e0 <sfbpf_parse+0x2528>
   17a64:	add	r3, pc, r3
   17a68:	add	r2, r3, r2, lsl #3
   17a6c:	ldr	r2, [r2]
   17a70:	cmp	r1, r2
   17a74:	str	r0, [sp, #72]	; 0x48
   17a78:	bne	17aa4 <sfbpf_parse+0x16ec>
   17a7c:	ldr	r0, [pc, #3532]	; 18850 <sfbpf_parse+0x2498>
   17a80:	add	r0, pc, r0
   17a84:	ldr	r1, [sp, #148]	; 0x94
   17a88:	ldr	r2, [pc, #3668]	; 188e4 <sfbpf_parse+0x252c>
   17a8c:	add	r2, pc, r2
   17a90:	add	r1, r2, r1, lsl #3
   17a94:	ldr	r1, [r1, #4]
   17a98:	str	r1, [sp, #152]	; 0x98
   17a9c:	str	r0, [sp, #68]	; 0x44
   17aa0:	b	17ab8 <sfbpf_parse+0x1700>
   17aa4:	b	17aa8 <sfbpf_parse+0x16f0>
   17aa8:	ldr	r0, [sp, #148]	; 0x94
   17aac:	add	r0, r0, #1
   17ab0:	str	r0, [sp, #148]	; 0x94
   17ab4:	b	17a14 <sfbpf_parse+0x165c>
   17ab8:	ldr	r0, [sp, #248]	; 0xf8
   17abc:	ldr	r0, [r0]
   17ac0:	ldr	r1, [sp, #152]	; 0x98
   17ac4:	bl	18914 <str2tok>
   17ac8:	str	r0, [sp, #216]	; 0xd8
   17acc:	ldr	r0, [sp, #216]	; 0xd8
   17ad0:	cmn	r0, #1
   17ad4:	bne	17ae4 <sfbpf_parse+0x172c>
   17ad8:	ldr	r0, [pc, #3444]	; 18854 <sfbpf_parse+0x249c>
   17adc:	add	r0, pc, r0
   17ae0:	bl	2c88 <sf_bpf_error>
   17ae4:	b	182fc <sfbpf_parse+0x1f44>
   17ae8:	movw	r0, #0
   17aec:	str	r0, [sp, #144]	; 0x90
   17af0:	ldr	r0, [pc, #3392]	; 18838 <sfbpf_parse+0x2480>
   17af4:	add	r0, pc, r0
   17af8:	ldr	r1, [sp, #144]	; 0x90
   17afc:	ldr	r2, [pc, #3556]	; 188e8 <sfbpf_parse+0x2530>
   17b00:	add	r2, pc, r2
   17b04:	add	r1, r2, r1, lsl #3
   17b08:	ldr	r1, [r1, #4]
   17b0c:	movw	r2, #0
   17b10:	cmp	r1, r2
   17b14:	str	r0, [sp, #64]	; 0x40
   17b18:	bne	17b2c <sfbpf_parse+0x1774>
   17b1c:	ldr	r0, [pc, #3360]	; 18844 <sfbpf_parse+0x248c>
   17b20:	add	r0, pc, r0
   17b24:	bl	2c88 <sf_bpf_error>
   17b28:	.word	0x000237b4
   17b2c:	ldr	r0, [pc, #3336]	; 1883c <sfbpf_parse+0x2484>
   17b30:	add	r0, pc, r0
   17b34:	ldr	r1, [sp, #248]	; 0xf8
   17b38:	ldr	r1, [r1]
   17b3c:	ldr	r2, [sp, #144]	; 0x90
   17b40:	ldr	r3, [pc, #3492]	; 188ec <sfbpf_parse+0x2534>
   17b44:	add	r3, pc, r3
   17b48:	add	r2, r3, r2, lsl #3
   17b4c:	ldr	r2, [r2, #4]
   17b50:	str	r0, [sp, #60]	; 0x3c
   17b54:	mov	r0, r1
   17b58:	mov	r1, r2
   17b5c:	bl	18914 <str2tok>
   17b60:	str	r0, [sp, #216]	; 0xd8
   17b64:	ldr	r0, [sp, #216]	; 0xd8
   17b68:	cmn	r0, #1
   17b6c:	beq	17ba0 <sfbpf_parse+0x17e8>
   17b70:	ldr	r0, [pc, #3272]	; 18840 <sfbpf_parse+0x2488>
   17b74:	add	r0, pc, r0
   17b78:	ldr	r1, [sp, #144]	; 0x90
   17b7c:	ldr	r2, [pc, #3436]	; 188f0 <sfbpf_parse+0x2538>
   17b80:	add	r2, pc, r2
   17b84:	add	r1, r2, r1, lsl #3
   17b88:	ldr	r1, [r1]
   17b8c:	ldr	r2, [sp, #216]	; 0xd8
   17b90:	orr	r1, r2, r1
   17b94:	str	r1, [sp, #216]	; 0xd8
   17b98:	str	r0, [sp, #56]	; 0x38
   17b9c:	b	17bb4 <sfbpf_parse+0x17fc>
   17ba0:	b	17ba4 <sfbpf_parse+0x17ec>
   17ba4:	ldr	r0, [sp, #144]	; 0x90
   17ba8:	add	r0, r0, #1
   17bac:	str	r0, [sp, #144]	; 0x90
   17bb0:	b	17af0 <sfbpf_parse+0x1738>
   17bb4:	b	182fc <sfbpf_parse+0x1f44>
   17bb8:	ldr	r0, [pc, #3172]	; 18824 <sfbpf_parse+0x246c>
   17bbc:	add	r1, pc, r0
   17bc0:	ldr	r0, [sp, #248]	; 0xf8
   17bc4:	ldr	r0, [r0]
   17bc8:	bl	15ed4 <sfbpf_strcasecmp>
   17bcc:	cmp	r0, #0
   17bd0:	bne	17be0 <sfbpf_parse+0x1828>
   17bd4:	movw	r0, #0
   17bd8:	str	r0, [sp, #216]	; 0xd8
   17bdc:	b	17c70 <sfbpf_parse+0x18b8>
   17be0:	ldr	r0, [pc, #3136]	; 18828 <sfbpf_parse+0x2470>
   17be4:	add	r1, pc, r0
   17be8:	ldr	r0, [sp, #248]	; 0xf8
   17bec:	ldr	r0, [r0]
   17bf0:	bl	15ed4 <sfbpf_strcasecmp>
   17bf4:	cmp	r0, #0
   17bf8:	bne	17c08 <sfbpf_parse+0x1850>
   17bfc:	movw	r0, #1
   17c00:	str	r0, [sp, #216]	; 0xd8
   17c04:	b	17c6c <sfbpf_parse+0x18b4>
   17c08:	ldr	r0, [pc, #3100]	; 1882c <sfbpf_parse+0x2474>
   17c0c:	add	r1, pc, r0
   17c10:	ldr	r0, [sp, #248]	; 0xf8
   17c14:	ldr	r0, [r0]
   17c18:	bl	15ed4 <sfbpf_strcasecmp>
   17c1c:	cmp	r0, #0
   17c20:	bne	17c30 <sfbpf_parse+0x1878>
   17c24:	movw	r0, #2
   17c28:	str	r0, [sp, #216]	; 0xd8
   17c2c:	b	17c68 <sfbpf_parse+0x18b0>
   17c30:	ldr	r0, [pc, #3064]	; 18830 <sfbpf_parse+0x2478>
   17c34:	add	r1, pc, r0
   17c38:	ldr	r0, [sp, #248]	; 0xf8
   17c3c:	ldr	r0, [r0]
   17c40:	bl	15ed4 <sfbpf_strcasecmp>
   17c44:	cmp	r0, #0
   17c48:	bne	17c58 <sfbpf_parse+0x18a0>
   17c4c:	movw	r0, #3
   17c50:	str	r0, [sp, #216]	; 0xd8
   17c54:	b	17c64 <sfbpf_parse+0x18ac>
   17c58:	ldr	r0, [pc, #3028]	; 18834 <sfbpf_parse+0x247c>
   17c5c:	add	r0, pc, r0
   17c60:	bl	2c88 <sf_bpf_error>
   17c64:	b	17c68 <sfbpf_parse+0x18b0>
   17c68:	b	17c6c <sfbpf_parse+0x18b4>
   17c6c:	b	17c70 <sfbpf_parse+0x18b8>
   17c70:	b	182fc <sfbpf_parse+0x1f44>
   17c74:	ldr	r0, [sp, #248]	; 0xf8
   17c78:	ldr	r0, [r0]
   17c7c:	str	r0, [sp, #216]	; 0xd8
   17c80:	b	182fc <sfbpf_parse+0x1f44>
   17c84:	ldr	r0, [sp, #248]	; 0xf8
   17c88:	ldr	r0, [r0]
   17c8c:	bl	189ac <pfreason_to_num>
   17c90:	str	r0, [sp, #216]	; 0xd8
   17c94:	b	182fc <sfbpf_parse+0x1f44>
   17c98:	ldr	r0, [sp, #248]	; 0xf8
   17c9c:	ldr	r0, [r0]
   17ca0:	bl	189d0 <pfaction_to_num>
   17ca4:	str	r0, [sp, #216]	; 0xd8
   17ca8:	b	182fc <sfbpf_parse+0x1f44>
   17cac:	movw	r0, #32
   17cb0:	str	r0, [sp, #216]	; 0xd8
   17cb4:	b	182fc <sfbpf_parse+0x1f44>
   17cb8:	movw	r0, #48	; 0x30
   17cbc:	str	r0, [sp, #216]	; 0xd8
   17cc0:	b	182fc <sfbpf_parse+0x1f44>
   17cc4:	movw	r0, #16
   17cc8:	str	r0, [sp, #216]	; 0xd8
   17ccc:	b	182fc <sfbpf_parse+0x1f44>
   17cd0:	movw	r0, #32
   17cd4:	str	r0, [sp, #216]	; 0xd8
   17cd8:	b	182fc <sfbpf_parse+0x1f44>
   17cdc:	movw	r0, #48	; 0x30
   17ce0:	str	r0, [sp, #216]	; 0xd8
   17ce4:	b	182fc <sfbpf_parse+0x1f44>
   17ce8:	movw	r0, #16
   17cec:	str	r0, [sp, #216]	; 0xd8
   17cf0:	b	182fc <sfbpf_parse+0x1f44>
   17cf4:	ldr	r0, [sp, #248]	; 0xf8
   17cf8:	ldr	r0, [r0]
   17cfc:	bl	b654 <sf_gen_loadi>
   17d00:	str	r0, [sp, #216]	; 0xd8
   17d04:	b	182fc <sfbpf_parse+0x1f44>
   17d08:	ldr	r0, [sp, #248]	; 0xf8
   17d0c:	mvn	r1, #47	; 0x2f
   17d10:	add	r0, r0, r1
   17d14:	ldr	r0, [r0]
   17d18:	ldr	r1, [sp, #248]	; 0xf8
   17d1c:	mvn	r2, #15
   17d20:	add	r1, r1, r2
   17d24:	ldr	r1, [r1]
   17d28:	movw	r2, #1
   17d2c:	bl	aa34 <sf_gen_load>
   17d30:	str	r0, [sp, #216]	; 0xd8
   17d34:	b	182fc <sfbpf_parse+0x1f44>
   17d38:	ldr	r0, [sp, #248]	; 0xf8
   17d3c:	mvn	r1, #79	; 0x4f
   17d40:	add	r0, r0, r1
   17d44:	ldr	r0, [r0]
   17d48:	ldr	r1, [sp, #248]	; 0xf8
   17d4c:	mvn	r2, #47	; 0x2f
   17d50:	add	r1, r1, r2
   17d54:	ldr	r1, [r1]
   17d58:	ldr	r2, [sp, #248]	; 0xf8
   17d5c:	mvn	r3, #15
   17d60:	add	r2, r2, r3
   17d64:	ldr	r2, [r2]
   17d68:	bl	aa34 <sf_gen_load>
   17d6c:	str	r0, [sp, #216]	; 0xd8
   17d70:	b	182fc <sfbpf_parse+0x1f44>
   17d74:	ldr	r0, [sp, #248]	; 0xf8
   17d78:	mvn	r1, #31
   17d7c:	add	r0, r0, r1
   17d80:	ldr	r1, [r0]
   17d84:	ldr	r0, [sp, #248]	; 0xf8
   17d88:	ldr	r2, [r0]
   17d8c:	movw	r0, #0
   17d90:	bl	b760 <sf_gen_arth>
   17d94:	str	r0, [sp, #216]	; 0xd8
   17d98:	b	182fc <sfbpf_parse+0x1f44>
   17d9c:	ldr	r0, [sp, #248]	; 0xf8
   17da0:	mvn	r1, #31
   17da4:	add	r0, r0, r1
   17da8:	ldr	r1, [r0]
   17dac:	ldr	r0, [sp, #248]	; 0xf8
   17db0:	ldr	r2, [r0]
   17db4:	movw	r0, #16
   17db8:	bl	b760 <sf_gen_arth>
   17dbc:	str	r0, [sp, #216]	; 0xd8
   17dc0:	b	182fc <sfbpf_parse+0x1f44>
   17dc4:	ldr	r0, [sp, #248]	; 0xf8
   17dc8:	mvn	r1, #31
   17dcc:	add	r0, r0, r1
   17dd0:	ldr	r1, [r0]
   17dd4:	ldr	r0, [sp, #248]	; 0xf8
   17dd8:	ldr	r2, [r0]
   17ddc:	movw	r0, #32
   17de0:	bl	b760 <sf_gen_arth>
   17de4:	str	r0, [sp, #216]	; 0xd8
   17de8:	b	182fc <sfbpf_parse+0x1f44>
   17dec:	ldr	r0, [sp, #248]	; 0xf8
   17df0:	mvn	r1, #31
   17df4:	add	r0, r0, r1
   17df8:	ldr	r1, [r0]
   17dfc:	ldr	r0, [sp, #248]	; 0xf8
   17e00:	ldr	r2, [r0]
   17e04:	movw	r0, #48	; 0x30
   17e08:	bl	b760 <sf_gen_arth>
   17e0c:	str	r0, [sp, #216]	; 0xd8
   17e10:	b	182fc <sfbpf_parse+0x1f44>
   17e14:	ldr	r0, [sp, #248]	; 0xf8
   17e18:	mvn	r1, #31
   17e1c:	add	r0, r0, r1
   17e20:	ldr	r1, [r0]
   17e24:	ldr	r0, [sp, #248]	; 0xf8
   17e28:	ldr	r2, [r0]
   17e2c:	movw	r0, #80	; 0x50
   17e30:	bl	b760 <sf_gen_arth>
   17e34:	str	r0, [sp, #216]	; 0xd8
   17e38:	b	182fc <sfbpf_parse+0x1f44>
   17e3c:	.word	0x00007d46
   17e40:	.word	0x00007d51
   17e44:	ldr	r0, [sp, #248]	; 0xf8
   17e48:	mvn	r1, #31
   17e4c:	add	r0, r0, r1
   17e50:	ldr	r1, [r0]
   17e54:	ldr	r0, [sp, #248]	; 0xf8
   17e58:	ldr	r2, [r0]
   17e5c:	movw	r0, #64	; 0x40
   17e60:	bl	b760 <sf_gen_arth>
   17e64:	str	r0, [sp, #216]	; 0xd8
   17e68:	b	182fc <sfbpf_parse+0x1f44>
   17e6c:	.word	0x00007d61
   17e70:	.word	0x00007d6d
   17e74:	ldr	r0, [sp, #248]	; 0xf8
   17e78:	mvn	r1, #31
   17e7c:	add	r0, r0, r1
   17e80:	ldr	r1, [r0]
   17e84:	ldr	r0, [sp, #248]	; 0xf8
   17e88:	ldr	r2, [r0]
   17e8c:	movw	r0, #96	; 0x60
   17e90:	bl	b760 <sf_gen_arth>
   17e94:	str	r0, [sp, #216]	; 0xd8
   17e98:	b	182fc <sfbpf_parse+0x1f44>
   17e9c:	ldr	r0, [sp, #248]	; 0xf8
   17ea0:	mvn	r1, #31
   17ea4:	add	r0, r0, r1
   17ea8:	ldr	r1, [r0]
   17eac:	ldr	r0, [sp, #248]	; 0xf8
   17eb0:	ldr	r2, [r0]
   17eb4:	movw	r0, #112	; 0x70
   17eb8:	bl	b760 <sf_gen_arth>
   17ebc:	str	r0, [sp, #216]	; 0xd8
   17ec0:	b	182fc <sfbpf_parse+0x1f44>
   17ec4:	ldr	r0, [sp, #248]	; 0xf8
   17ec8:	ldr	r0, [r0]
   17ecc:	bl	b6d4 <sf_gen_neg>
   17ed0:	str	r0, [sp, #216]	; 0xd8
   17ed4:	b	182fc <sfbpf_parse+0x1f44>
   17ed8:	ldr	r0, [sp, #248]	; 0xf8
   17edc:	mvn	r1, #15
   17ee0:	add	r0, r0, r1
   17ee4:	ldr	r0, [r0]
   17ee8:	str	r0, [sp, #216]	; 0xd8
   17eec:	b	182fc <sfbpf_parse+0x1f44>
   17ef0:	bl	b5e4 <sf_gen_loadlen>
   17ef4:	str	r0, [sp, #216]	; 0xd8
   17ef8:	b	182fc <sfbpf_parse+0x1f44>
   17efc:	movw	r0, #38	; 0x26
   17f00:	str	r0, [sp, #216]	; 0xd8
   17f04:	b	182fc <sfbpf_parse+0x1f44>
   17f08:	movw	r0, #124	; 0x7c
   17f0c:	str	r0, [sp, #216]	; 0xd8
   17f10:	b	182fc <sfbpf_parse+0x1f44>
   17f14:	movw	r0, #60	; 0x3c
   17f18:	str	r0, [sp, #216]	; 0xd8
   17f1c:	b	182fc <sfbpf_parse+0x1f44>
   17f20:	movw	r0, #62	; 0x3e
   17f24:	str	r0, [sp, #216]	; 0xd8
   17f28:	b	182fc <sfbpf_parse+0x1f44>
   17f2c:	movw	r0, #61	; 0x3d
   17f30:	str	r0, [sp, #216]	; 0xd8
   17f34:	b	182fc <sfbpf_parse+0x1f44>
   17f38:	ldr	r0, [sp, #248]	; 0xf8
   17f3c:	mvn	r1, #15
   17f40:	add	r0, r0, r1
   17f44:	ldr	r0, [r0]
   17f48:	str	r0, [sp, #216]	; 0xd8
   17f4c:	b	182fc <sfbpf_parse+0x1f44>
   17f50:	movw	r0, #30
   17f54:	str	r0, [sp, #216]	; 0xd8
   17f58:	b	182fc <sfbpf_parse+0x1f44>
   17f5c:	movw	r0, #31
   17f60:	str	r0, [sp, #216]	; 0xd8
   17f64:	b	182fc <sfbpf_parse+0x1f44>
   17f68:	movw	r0, #22
   17f6c:	str	r0, [sp, #216]	; 0xd8
   17f70:	b	182fc <sfbpf_parse+0x1f44>
   17f74:	movw	r0, #23
   17f78:	str	r0, [sp, #216]	; 0xd8
   17f7c:	b	182fc <sfbpf_parse+0x1f44>
   17f80:	movw	r0, #25
   17f84:	str	r0, [sp, #216]	; 0xd8
   17f88:	b	182fc <sfbpf_parse+0x1f44>
   17f8c:	movw	r0, #24
   17f90:	str	r0, [sp, #216]	; 0xd8
   17f94:	b	182fc <sfbpf_parse+0x1f44>
   17f98:	movw	r0, #26
   17f9c:	str	r0, [sp, #216]	; 0xd8
   17fa0:	b	182fc <sfbpf_parse+0x1f44>
   17fa4:	movw	r0, #27
   17fa8:	str	r0, [sp, #216]	; 0xd8
   17fac:	b	182fc <sfbpf_parse+0x1f44>
   17fb0:	movw	r0, #28
   17fb4:	str	r0, [sp, #216]	; 0xd8
   17fb8:	b	182fc <sfbpf_parse+0x1f44>
   17fbc:	movw	r0, #29
   17fc0:	str	r0, [sp, #216]	; 0xd8
   17fc4:	b	182fc <sfbpf_parse+0x1f44>
   17fc8:	movw	r0, #70	; 0x46
   17fcc:	str	r0, [sp, #216]	; 0xd8
   17fd0:	b	182fc <sfbpf_parse+0x1f44>
   17fd4:	movw	r0, #71	; 0x47
   17fd8:	str	r0, [sp, #216]	; 0xd8
   17fdc:	b	182fc <sfbpf_parse+0x1f44>
   17fe0:	movw	r0, #51	; 0x33
   17fe4:	str	r0, [sp, #220]	; 0xdc
   17fe8:	b	182fc <sfbpf_parse+0x1f44>
   17fec:	movw	r0, #52	; 0x34
   17ff0:	str	r0, [sp, #220]	; 0xdc
   17ff4:	b	182fc <sfbpf_parse+0x1f44>
   17ff8:	ldr	r0, [sp, #248]	; 0xf8
   17ffc:	mvn	r1, #27
   18000:	add	r0, r0, r1
   18004:	ldr	r0, [r0]
   18008:	ldr	r1, [sp, #248]	; 0xf8
   1800c:	ldr	r1, [r1]
   18010:	ldr	r2, [sp, #248]	; 0xf8
   18014:	mvn	r3, #15
   18018:	add	r2, r2, r3
   1801c:	ldr	r2, [r2]
   18020:	movw	r3, #0
   18024:	bl	d168 <sf_gen_atmfield_code>
   18028:	str	r0, [sp, #228]	; 0xe4
   1802c:	b	182fc <sfbpf_parse+0x1f44>
   18030:	ldr	r0, [sp, #248]	; 0xf8
   18034:	mvn	r1, #27
   18038:	add	r0, r0, r1
   1803c:	ldr	r0, [r0]
   18040:	ldr	r1, [sp, #248]	; 0xf8
   18044:	ldr	r1, [r1]
   18048:	ldr	r2, [sp, #248]	; 0xf8
   1804c:	mvn	r3, #15
   18050:	add	r2, r2, r3
   18054:	ldr	r2, [r2]
   18058:	movw	r3, #1
   1805c:	bl	d168 <sf_gen_atmfield_code>
   18060:	str	r0, [sp, #228]	; 0xe4
   18064:	b	182fc <sfbpf_parse+0x1f44>
   18068:	ldr	r0, [pc, #1968]	; 18820 <sfbpf_parse+0x2468>
   1806c:	add	r0, pc, r0
   18070:	ldr	r1, [sp, #248]	; 0xf8
   18074:	mvn	r2, #3
   18078:	add	r1, r1, r2
   1807c:	ldr	r1, [r1]
   18080:	str	r1, [sp, #228]	; 0xe4
   18084:	ldrb	r1, [r0]
   18088:	strb	r1, [sp, #216]	; 0xd8
   1808c:	ldrb	r1, [r0, #1]
   18090:	strb	r1, [sp, #217]	; 0xd9
   18094:	ldrb	r1, [r0, #2]
   18098:	strb	r1, [sp, #218]	; 0xda
   1809c:	ldrb	r0, [r0, #3]
   180a0:	strb	r0, [sp, #219]	; 0xdb
   180a4:	b	182fc <sfbpf_parse+0x1f44>
   180a8:	ldr	r0, [sp, #248]	; 0xf8
   180ac:	mvn	r1, #11
   180b0:	add	r0, r0, r1
   180b4:	ldr	r0, [r0]
   180b8:	str	r0, [sp, #220]	; 0xdc
   180bc:	ldr	r0, [sp, #220]	; 0xdc
   180c0:	cmp	r0, #51	; 0x33
   180c4:	beq	180d4 <sfbpf_parse+0x1d1c>
   180c8:	ldr	r0, [sp, #220]	; 0xdc
   180cc:	cmp	r0, #52	; 0x34
   180d0:	bne	180f0 <sfbpf_parse+0x1d38>
   180d4:	ldr	r0, [sp, #220]	; 0xdc
   180d8:	ldr	r1, [sp, #248]	; 0xf8
   180dc:	ldr	r1, [r1]
   180e0:	movw	r2, #16
   180e4:	movw	r3, #0
   180e8:	bl	d168 <sf_gen_atmfield_code>
   180ec:	str	r0, [sp, #228]	; 0xe4
   180f0:	b	182fc <sfbpf_parse+0x1f44>
   180f4:	ldr	r0, [sp, #248]	; 0xf8
   180f8:	mvn	r1, #19
   180fc:	add	r0, r0, r1
   18100:	ldr	r0, [r0]
   18104:	ldr	r1, [sp, #248]	; 0xf8
   18108:	ldr	r1, [r1, #12]
   1810c:	bl	5078 <sf_gen_or>
   18110:	ldr	r0, [sp, #248]	; 0xf8
   18114:	ldr	r1, [r0]
   18118:	str	r1, [sp, #216]	; 0xd8
   1811c:	ldr	r1, [r0, #4]
   18120:	str	r1, [sp, #220]	; 0xdc
   18124:	ldr	r1, [r0, #8]
   18128:	str	r1, [sp, #224]	; 0xe0
   1812c:	ldr	r0, [r0, #12]
   18130:	str	r0, [sp, #228]	; 0xe4
   18134:	b	182fc <sfbpf_parse+0x1f44>
   18138:	movw	r0, #22
   1813c:	str	r0, [sp, #216]	; 0xd8
   18140:	b	182fc <sfbpf_parse+0x1f44>
   18144:	movw	r0, #23
   18148:	str	r0, [sp, #216]	; 0xd8
   1814c:	b	182fc <sfbpf_parse+0x1f44>
   18150:	movw	r0, #24
   18154:	str	r0, [sp, #216]	; 0xd8
   18158:	b	182fc <sfbpf_parse+0x1f44>
   1815c:	movw	r0, #1
   18160:	str	r0, [sp, #224]	; 0xe0
   18164:	b	182fc <sfbpf_parse+0x1f44>
   18168:	movw	r0, #2
   1816c:	str	r0, [sp, #224]	; 0xe0
   18170:	b	182fc <sfbpf_parse+0x1f44>
   18174:	movw	r0, #3
   18178:	str	r0, [sp, #224]	; 0xe0
   1817c:	b	182fc <sfbpf_parse+0x1f44>
   18180:	movw	r0, #4
   18184:	str	r0, [sp, #224]	; 0xe0
   18188:	b	182fc <sfbpf_parse+0x1f44>
   1818c:	ldr	r0, [sp, #248]	; 0xf8
   18190:	mvn	r1, #23
   18194:	add	r0, r0, r1
   18198:	ldr	r0, [r0]
   1819c:	ldr	r1, [sp, #248]	; 0xf8
   181a0:	ldr	r1, [r1]
   181a4:	ldr	r2, [sp, #248]	; 0xf8
   181a8:	mvn	r3, #15
   181ac:	add	r2, r2, r3
   181b0:	ldr	r2, [r2]
   181b4:	movw	r3, #0
   181b8:	bl	dc30 <sf_gen_mtp3field_code>
   181bc:	str	r0, [sp, #228]	; 0xe4
   181c0:	b	182fc <sfbpf_parse+0x1f44>
   181c4:	ldr	r0, [sp, #248]	; 0xf8
   181c8:	mvn	r1, #23
   181cc:	add	r0, r0, r1
   181d0:	ldr	r0, [r0]
   181d4:	ldr	r1, [sp, #248]	; 0xf8
   181d8:	ldr	r1, [r1]
   181dc:	ldr	r2, [sp, #248]	; 0xf8
   181e0:	mvn	r3, #15
   181e4:	add	r2, r2, r3
   181e8:	ldr	r2, [r2]
   181ec:	movw	r3, #1
   181f0:	bl	dc30 <sf_gen_mtp3field_code>
   181f4:	str	r0, [sp, #228]	; 0xe4
   181f8:	b	182fc <sfbpf_parse+0x1f44>
   181fc:	ldr	r0, [pc, #1560]	; 1881c <sfbpf_parse+0x2464>
   18200:	add	r0, pc, r0
   18204:	ldr	r1, [sp, #248]	; 0xf8
   18208:	mvn	r2, #3
   1820c:	add	r1, r1, r2
   18210:	ldr	r1, [r1]
   18214:	str	r1, [sp, #228]	; 0xe4
   18218:	ldrb	r1, [r0]
   1821c:	strb	r1, [sp, #216]	; 0xd8
   18220:	ldrb	r1, [r0, #1]
   18224:	strb	r1, [sp, #217]	; 0xd9
   18228:	ldrb	r1, [r0, #2]
   1822c:	strb	r1, [sp, #218]	; 0xda
   18230:	ldrb	r0, [r0, #3]
   18234:	strb	r0, [sp, #219]	; 0xdb
   18238:	b	182fc <sfbpf_parse+0x1f44>
   1823c:	.word	0x00023090
   18240:	ldr	r0, [sp, #248]	; 0xf8
   18244:	mvn	r1, #7
   18248:	add	r0, r0, r1
   1824c:	ldr	r0, [r0]
   18250:	str	r0, [sp, #224]	; 0xe0
   18254:	ldr	r0, [sp, #224]	; 0xe0
   18258:	cmp	r0, #1
   1825c:	beq	18284 <sfbpf_parse+0x1ecc>
   18260:	ldr	r0, [sp, #224]	; 0xe0
   18264:	cmp	r0, #2
   18268:	beq	18284 <sfbpf_parse+0x1ecc>
   1826c:	ldr	r0, [sp, #224]	; 0xe0
   18270:	cmp	r0, #3
   18274:	beq	18284 <sfbpf_parse+0x1ecc>
   18278:	ldr	r0, [sp, #224]	; 0xe0
   1827c:	cmp	r0, #4
   18280:	bne	182a0 <sfbpf_parse+0x1ee8>
   18284:	ldr	r0, [sp, #224]	; 0xe0
   18288:	ldr	r1, [sp, #248]	; 0xf8
   1828c:	ldr	r1, [r1]
   18290:	movw	r2, #16
   18294:	movw	r3, #0
   18298:	bl	dc30 <sf_gen_mtp3field_code>
   1829c:	str	r0, [sp, #228]	; 0xe4
   182a0:	b	182fc <sfbpf_parse+0x1f44>
   182a4:	ldr	r0, [sp, #248]	; 0xf8
   182a8:	mvn	r1, #19
   182ac:	add	r0, r0, r1
   182b0:	ldr	r0, [r0]
   182b4:	ldr	r1, [sp, #248]	; 0xf8
   182b8:	ldr	r1, [r1, #12]
   182bc:	bl	5078 <sf_gen_or>
   182c0:	ldr	r0, [sp, #248]	; 0xf8
   182c4:	ldr	r1, [r0]
   182c8:	str	r1, [sp, #216]	; 0xd8
   182cc:	ldr	r1, [r0, #4]
   182d0:	str	r1, [sp, #220]	; 0xdc
   182d4:	ldr	r1, [r0, #8]
   182d8:	str	r1, [sp, #224]	; 0xe0
   182dc:	ldr	r0, [r0, #12]
   182e0:	str	r0, [sp, #228]	; 0xe4
   182e4:	b	182fc <sfbpf_parse+0x1f44>
   182e8:	.word	0x00023030
   182ec:	.word	0x00022fd0
   182f0:	.word	0x00022fa0
   182f4:	.word	0x00022f54
   182f8:	b	182fc <sfbpf_parse+0x1f44>
   182fc:	ldr	r0, [pc, #1376]	; 18864 <sfbpf_parse+0x24ac>
   18300:	add	r0, pc, r0
   18304:	ldr	r1, [sp, #212]	; 0xd4
   18308:	ldr	r2, [sp, #248]	; 0xf8
   1830c:	sub	r1, r2, r1, lsl #4
   18310:	str	r1, [sp, #248]	; 0xf8
   18314:	ldr	r1, [sp, #212]	; 0xd4
   18318:	ldr	r2, [fp, #-424]	; 0xfffffe58
   1831c:	sub	r1, r2, r1, lsl #1
   18320:	str	r1, [fp, #-424]	; 0xfffffe58
   18324:	mov	r1, #0
   18328:	str	r1, [sp, #212]	; 0xd4
   1832c:	ldr	r1, [sp, #248]	; 0xf8
   18330:	add	r1, r1, #16
   18334:	str	r1, [sp, #248]	; 0xf8
   18338:	add	r2, sp, #216	; 0xd8
   1833c:	vld1.64	{d16-d17}, [r2]
   18340:	vst1.32	{d16-d17}, [r1]
   18344:	ldr	r1, [sp, #240]	; 0xf0
   18348:	ldr	r2, [pc, #1444]	; 188f4 <sfbpf_parse+0x253c>
   1834c:	add	r2, pc, r2
   18350:	ldrb	r1, [r2, r1]
   18354:	sub	r1, r1, #126	; 0x7e
   18358:	str	r1, [sp, #140]	; 0x8c
   1835c:	ldr	r1, [sp, #140]	; 0x8c
   18360:	ldr	r2, [pc, #1424]	; 188f8 <sfbpf_parse+0x2540>
   18364:	add	r2, pc, r2
   18368:	add	r1, r2, r1, lsl #1
   1836c:	ldrsh	r1, [r1]
   18370:	ldr	r2, [fp, #-424]	; 0xfffffe58
   18374:	ldrsh	r2, [r2]
   18378:	add	r1, r1, r2
   1837c:	str	r1, [sp, #136]	; 0x88
   18380:	ldr	r1, [sp, #136]	; 0x88
   18384:	movw	r2, #0
   18388:	cmp	r2, r1
   1838c:	str	r0, [sp, #52]	; 0x34
   18390:	bgt	18400 <sfbpf_parse+0x2048>
   18394:	ldr	r0, [sp, #136]	; 0x88
   18398:	movw	r1, #669	; 0x29d
   1839c:	cmp	r0, r1
   183a0:	bgt	18400 <sfbpf_parse+0x2048>
   183a4:	ldr	r0, [pc, #1212]	; 18868 <sfbpf_parse+0x24b0>
   183a8:	add	r0, pc, r0
   183ac:	ldr	r1, [sp, #136]	; 0x88
   183b0:	ldr	r2, [pc, #1348]	; 188fc <sfbpf_parse+0x2544>
   183b4:	add	r2, pc, r2
   183b8:	add	r1, r2, r1, lsl #1
   183bc:	ldrsh	r1, [r1]
   183c0:	ldr	r2, [fp, #-424]	; 0xfffffe58
   183c4:	ldrsh	r2, [r2]
   183c8:	cmp	r1, r2
   183cc:	str	r0, [sp, #48]	; 0x30
   183d0:	bne	18400 <sfbpf_parse+0x2048>
   183d4:	ldr	r0, [pc, #1172]	; 18870 <sfbpf_parse+0x24b8>
   183d8:	add	r0, pc, r0
   183dc:	ldr	r1, [sp, #136]	; 0x88
   183e0:	ldr	r2, [pc, #1304]	; 18900 <sfbpf_parse+0x2548>
   183e4:	add	r2, pc, r2
   183e8:	add	r1, r2, r1, lsl #1
   183ec:	ldrsh	r1, [r1]
   183f0:	str	r0, [sp, #44]	; 0x2c
   183f4:	str	r1, [sp, #40]	; 0x28
   183f8:	b	18424 <sfbpf_parse+0x206c>
   183fc:	.word	0x00022f18
   18400:	ldr	r0, [pc, #1124]	; 1886c <sfbpf_parse+0x24b4>
   18404:	add	r0, pc, r0
   18408:	ldr	r1, [sp, #140]	; 0x8c
   1840c:	ldr	r2, [pc, #1264]	; 18904 <sfbpf_parse+0x254c>
   18410:	add	r2, pc, r2
   18414:	add	r1, r2, r1, lsl #1
   18418:	ldrsh	r1, [r1]
   1841c:	str	r0, [sp, #36]	; 0x24
   18420:	str	r1, [sp, #40]	; 0x28
   18424:	ldr	r0, [sp, #40]	; 0x28
   18428:	str	r0, [fp, #-12]
   1842c:	b	16418 <sfbpf_parse+0x60>
   18430:	.word	0x00022ee8
   18434:	ldr	r0, [pc, #1080]	; 18874 <sfbpf_parse+0x24bc>
   18438:	add	r0, pc, r0
   1843c:	ldr	r0, [r0]
   18440:	cmn	r0, #2
   18444:	bne	18458 <sfbpf_parse+0x20a0>
   18448:	mvn	r0, #1
   1844c:	str	r0, [sp, #32]
   18450:	b	184ac <sfbpf_parse+0x20f4>
   18454:	.word	0x00022ea4
   18458:	ldr	r0, [pc, #1048]	; 18878 <sfbpf_parse+0x24c0>
   1845c:	add	r0, pc, r0
   18460:	ldr	r0, [r0]
   18464:	movw	r1, #365	; 0x16d
   18468:	cmp	r0, r1
   1846c:	bhi	18498 <sfbpf_parse+0x20e0>
   18470:	ldr	r0, [pc, #1028]	; 1887c <sfbpf_parse+0x24c4>
   18474:	add	r0, pc, r0
   18478:	ldr	r1, [pc, #1024]	; 18880 <sfbpf_parse+0x24c8>
   1847c:	add	r1, pc, r1
   18480:	ldr	r1, [r1]
   18484:	add	r0, r0, r1
   18488:	ldrb	r0, [r0]
   1848c:	str	r0, [sp, #28]
   18490:	b	184a4 <sfbpf_parse+0x20ec>
   18494:	.word	0x00022e74
   18498:	movw	r0, #2
   1849c:	str	r0, [sp, #28]
   184a0:	b	184a4 <sfbpf_parse+0x20ec>
   184a4:	ldr	r0, [sp, #28]
   184a8:	str	r0, [sp, #32]
   184ac:	ldr	r0, [sp, #32]
   184b0:	str	r0, [sp, #232]	; 0xe8
   184b4:	ldr	r0, [fp, #-16]
   184b8:	cmp	r0, #0
   184bc:	bne	184e0 <sfbpf_parse+0x2128>
   184c0:	ldr	r0, [pc, #956]	; 18884 <sfbpf_parse+0x24cc>
   184c4:	add	r0, pc, r0
   184c8:	ldr	r1, [pc, #952]	; 18888 <sfbpf_parse+0x24d0>
   184cc:	add	r1, pc, r1
   184d0:	ldr	r2, [r1]
   184d4:	add	r2, r2, #1
   184d8:	str	r2, [r1]
   184dc:	bl	189f4 <sfbpf_error>
   184e0:	ldr	r0, [fp, #-16]
   184e4:	cmp	r0, #3
   184e8:	bne	18548 <sfbpf_parse+0x2190>
   184ec:	ldr	r0, [pc, #920]	; 1888c <sfbpf_parse+0x24d4>
   184f0:	add	r0, pc, r0
   184f4:	ldr	r0, [r0]
   184f8:	cmp	r0, #0
   184fc:	bgt	1851c <sfbpf_parse+0x2164>
   18500:	ldr	r0, [pc, #916]	; 1889c <sfbpf_parse+0x24e4>
   18504:	add	r0, pc, r0
   18508:	ldr	r0, [r0]
   1850c:	cmp	r0, #0
   18510:	bne	18518 <sfbpf_parse+0x2160>
   18514:	b	186cc <sfbpf_parse+0x2314>
   18518:	b	18544 <sfbpf_parse+0x218c>
   1851c:	ldr	r0, [pc, #880]	; 18894 <sfbpf_parse+0x24dc>
   18520:	add	r0, pc, r0
   18524:	ldr	r1, [pc, #876]	; 18898 <sfbpf_parse+0x24e0>
   18528:	add	r2, pc, r1
   1852c:	ldr	r1, [sp, #232]	; 0xe8
   18530:	bl	18a3c <yydestruct>
   18534:	ldr	r0, [pc, #852]	; 18890 <sfbpf_parse+0x24d8>
   18538:	add	r0, pc, r0
   1853c:	mvn	r1, #1
   18540:	str	r1, [r0]
   18544:	b	18548 <sfbpf_parse+0x2190>
   18548:	b	1854c <sfbpf_parse+0x2194>
   1854c:	movw	r0, #3
   18550:	str	r0, [fp, #-16]
   18554:	ldr	r0, [pc, #836]	; 188a0 <sfbpf_parse+0x24e8>
   18558:	add	r0, pc, r0
   1855c:	ldr	r1, [fp, #-12]
   18560:	ldr	r2, [pc, #928]	; 18908 <sfbpf_parse+0x2550>
   18564:	add	r2, pc, r2
   18568:	add	r1, r2, r1, lsl #1
   1856c:	ldrsh	r1, [r1]
   18570:	str	r1, [sp, #240]	; 0xf0
   18574:	ldr	r1, [sp, #240]	; 0xf0
   18578:	cmn	r1, #198	; 0xc6
   1857c:	str	r0, [sp, #24]
   18580:	beq	18618 <sfbpf_parse+0x2260>
   18584:	ldr	r0, [sp, #240]	; 0xf0
   18588:	add	r0, r0, #1
   1858c:	str	r0, [sp, #240]	; 0xf0
   18590:	ldr	r0, [sp, #240]	; 0xf0
   18594:	movw	r1, #0
   18598:	cmp	r1, r0
   1859c:	bgt	18614 <sfbpf_parse+0x225c>
   185a0:	ldr	r0, [sp, #240]	; 0xf0
   185a4:	movw	r1, #669	; 0x29d
   185a8:	cmp	r0, r1
   185ac:	bgt	18614 <sfbpf_parse+0x225c>
   185b0:	ldr	r0, [pc, #748]	; 188a4 <sfbpf_parse+0x24ec>
   185b4:	add	r0, pc, r0
   185b8:	ldr	r1, [sp, #240]	; 0xf0
   185bc:	ldr	r2, [pc, #840]	; 1890c <sfbpf_parse+0x2554>
   185c0:	add	r2, pc, r2
   185c4:	add	r1, r2, r1, lsl #1
   185c8:	ldrsh	r1, [r1]
   185cc:	cmp	r1, #1
   185d0:	str	r0, [sp, #20]
   185d4:	bne	18614 <sfbpf_parse+0x225c>
   185d8:	ldr	r0, [pc, #712]	; 188a8 <sfbpf_parse+0x24f0>
   185dc:	add	r0, pc, r0
   185e0:	ldr	r1, [sp, #240]	; 0xf0
   185e4:	ldr	r2, [pc, #804]	; 18910 <sfbpf_parse+0x2558>
   185e8:	add	r2, pc, r2
   185ec:	add	r1, r2, r1, lsl #1
   185f0:	ldrsh	r1, [r1]
   185f4:	str	r1, [sp, #240]	; 0xf0
   185f8:	ldr	r1, [sp, #240]	; 0xf0
   185fc:	movw	r2, #0
   18600:	cmp	r2, r1
   18604:	str	r0, [sp, #16]
   18608:	bge	18610 <sfbpf_parse+0x2258>
   1860c:	b	18680 <sfbpf_parse+0x22c8>
   18610:	b	18614 <sfbpf_parse+0x225c>
   18614:	b	18618 <sfbpf_parse+0x2260>
   18618:	ldr	r0, [fp, #-424]	; 0xfffffe58
   1861c:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   18620:	cmp	r0, r1
   18624:	bne	1862c <sfbpf_parse+0x2274>
   18628:	b	186cc <sfbpf_parse+0x2314>
   1862c:	ldr	r0, [pc, #636]	; 188b0 <sfbpf_parse+0x24f8>
   18630:	add	r0, pc, r0
   18634:	ldr	r1, [pc, #632]	; 188b4 <sfbpf_parse+0x24fc>
   18638:	add	r1, pc, r1
   1863c:	ldr	r2, [fp, #-12]
   18640:	add	r1, r1, r2
   18644:	ldrb	r1, [r1]
   18648:	ldr	r2, [sp, #248]	; 0xf8
   1864c:	bl	18a3c <yydestruct>
   18650:	ldr	r0, [sp, #248]	; 0xf8
   18654:	mvn	r1, #15
   18658:	add	r0, r0, r1
   1865c:	str	r0, [sp, #248]	; 0xf8
   18660:	ldr	r0, [fp, #-424]	; 0xfffffe58
   18664:	mvn	r1, #1
   18668:	add	r0, r0, r1
   1866c:	str	r0, [fp, #-424]	; 0xfffffe58
   18670:	ldr	r0, [fp, #-424]	; 0xfffffe58
   18674:	ldrsh	r0, [r0]
   18678:	str	r0, [fp, #-12]
   1867c:	b	18554 <sfbpf_parse+0x219c>
   18680:	ldr	r0, [pc, #548]	; 188ac <sfbpf_parse+0x24f4>
   18684:	add	r0, pc, r0
   18688:	ldr	r1, [sp, #248]	; 0xf8
   1868c:	add	r2, r1, #16
   18690:	str	r2, [sp, #248]	; 0xf8
   18694:	ldr	r2, [r0]
   18698:	str	r2, [r1, #16]
   1869c:	ldr	r2, [r0, #4]
   186a0:	str	r2, [r1, #20]
   186a4:	ldr	r2, [r0, #8]
   186a8:	str	r2, [r1, #24]
   186ac:	ldr	r0, [r0, #12]
   186b0:	str	r0, [r1, #28]
   186b4:	ldr	r0, [sp, #240]	; 0xf0
   186b8:	str	r0, [fp, #-12]
   186bc:	b	16418 <sfbpf_parse+0x60>
   186c0:	movw	r0, #0
   186c4:	str	r0, [sp, #236]	; 0xec
   186c8:	b	186ec <sfbpf_parse+0x2334>
   186cc:	movw	r0, #1
   186d0:	str	r0, [sp, #236]	; 0xec
   186d4:	b	186ec <sfbpf_parse+0x2334>
   186d8:	ldr	r0, [pc, #472]	; 188b8 <sfbpf_parse+0x2500>
   186dc:	add	r0, pc, r0
   186e0:	bl	189f4 <sfbpf_error>
   186e4:	movw	r0, #2
   186e8:	str	r0, [sp, #236]	; 0xec
   186ec:	ldr	r0, [pc, #456]	; 188bc <sfbpf_parse+0x2504>
   186f0:	add	r0, pc, r0
   186f4:	ldr	r0, [r0]
   186f8:	cmn	r0, #2
   186fc:	beq	18774 <sfbpf_parse+0x23bc>
   18700:	ldr	r0, [pc, #440]	; 188c0 <sfbpf_parse+0x2508>
   18704:	add	r0, pc, r0
   18708:	ldr	r0, [r0]
   1870c:	movw	r1, #365	; 0x16d
   18710:	cmp	r0, r1
   18714:	bhi	1873c <sfbpf_parse+0x2384>
   18718:	ldr	r0, [pc, #420]	; 188c4 <sfbpf_parse+0x250c>
   1871c:	add	r0, pc, r0
   18720:	ldr	r1, [pc, #416]	; 188c8 <sfbpf_parse+0x2510>
   18724:	add	r1, pc, r1
   18728:	ldr	r1, [r1]
   1872c:	add	r0, r0, r1
   18730:	ldrb	r0, [r0]
   18734:	str	r0, [sp, #12]
   18738:	b	18748 <sfbpf_parse+0x2390>
   1873c:	movw	r0, #2
   18740:	str	r0, [sp, #12]
   18744:	b	18748 <sfbpf_parse+0x2390>
   18748:	ldr	r0, [sp, #12]
   1874c:	ldr	r1, [pc, #376]	; 188cc <sfbpf_parse+0x2514>
   18750:	add	r1, pc, r1
   18754:	ldr	r2, [pc, #372]	; 188d0 <sfbpf_parse+0x2518>
   18758:	add	r2, pc, r2
   1875c:	str	r0, [sp, #232]	; 0xe8
   18760:	ldr	r0, [sp, #232]	; 0xe8
   18764:	str	r0, [sp, #8]
   18768:	mov	r0, r1
   1876c:	ldr	r1, [sp, #8]
   18770:	bl	18a3c <yydestruct>
   18774:	ldr	r0, [sp, #212]	; 0xd4
   18778:	ldr	r1, [sp, #248]	; 0xf8
   1877c:	sub	r0, r1, r0, lsl #4
   18780:	str	r0, [sp, #248]	; 0xf8
   18784:	ldr	r0, [sp, #212]	; 0xd4
   18788:	ldr	r1, [fp, #-424]	; 0xfffffe58
   1878c:	rsb	r2, r0, #0
   18790:	sub	r0, r1, r0, lsl #1
   18794:	str	r0, [fp, #-424]	; 0xfffffe58
   18798:	str	r2, [sp, #4]
   1879c:	ldr	r0, [fp, #-424]	; 0xfffffe58
   187a0:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   187a4:	cmp	r0, r1
   187a8:	beq	187f8 <sfbpf_parse+0x2440>
   187ac:	ldr	r0, [pc, #288]	; 188d4 <sfbpf_parse+0x251c>
   187b0:	add	r0, pc, r0
   187b4:	ldr	r1, [pc, #284]	; 188d8 <sfbpf_parse+0x2520>
   187b8:	add	r1, pc, r1
   187bc:	ldr	r2, [fp, #-424]	; 0xfffffe58
   187c0:	ldrsh	r2, [r2]
   187c4:	add	r1, r1, r2
   187c8:	ldrb	r1, [r1]
   187cc:	ldr	r2, [sp, #248]	; 0xf8
   187d0:	bl	18a3c <yydestruct>
   187d4:	ldr	r0, [sp, #248]	; 0xf8
   187d8:	mvn	r1, #15
   187dc:	add	r0, r0, r1
   187e0:	str	r0, [sp, #248]	; 0xf8
   187e4:	ldr	r0, [fp, #-424]	; 0xfffffe58
   187e8:	mvn	r1, #1
   187ec:	add	r0, r0, r1
   187f0:	str	r0, [fp, #-424]	; 0xfffffe58
   187f4:	b	1879c <sfbpf_parse+0x23e4>
   187f8:	sub	r0, fp, #416	; 0x1a0
   187fc:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   18800:	cmp	r1, r0
   18804:	beq	18810 <sfbpf_parse+0x2458>
   18808:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   1880c:	bl	ebc <free@plt>
   18810:	ldr	r0, [sp, #236]	; 0xec
   18814:	sub	sp, fp, #8
   18818:	pop	{r4, r5, fp, pc}
   1881c:	.word	0x0002212c
   18820:	.word	0x000222c0
   18824:	.word	0x000070ab
   18828:	.word	0x00007091
   1882c:	.word	0x00007060
   18830:	.word	0x0000703f
   18834:	.word	0x0000701e
   18838:	.word	0x00022294
   1883c:	.word	0x00022258
   18840:	.word	0x00022214
   18844:	.word	0x000070fe
   18848:	.word	0x00022370
   1884c:	.word	0x00022338
   18850:	.word	0x00022308
   18854:	.word	0x0000716f
   18858:	.word	0x000071f3
   1885c:	.word	0x00022380
   18860:	.word	0x00007222
   18864:	.word	0x000066bc
   18868:	.word	0x000058f4
   1886c:	.word	0x00006614
   18870:	.word	0x00005e00
   18874:	.word	0x0002273c
   18878:	.word	0x00022718
   1887c:	.word	0x000056ba
   18880:	.word	0x000226f8
   18884:	.word	0x000067cf
   18888:	.word	0x000226ac
   1888c:	.word	0x00022684
   18890:	.word	0x0002263c
   18894:	.word	0x00006780
   18898:	.word	0x00022654
   1889c:	.word	0x00022670
   188a0:	.word	0x000053b2
   188a4:	.word	0x000056e8
   188a8:	.word	0x00005bfc
   188ac:	.word	0x000224f8
   188b0:	.word	0x00006682
   188b4:	.word	0x0000643c
   188b8:	.word	0x000065e5
   188bc:	.word	0x00022484
   188c0:	.word	0x00022470
   188c4:	.word	0x00005412
   188c8:	.word	0x00022450
   188cc:	.word	0x00006582
   188d0:	.word	0x00022424
   188d4:	.word	0x00006540
   188d8:	.word	0x000062bc
   188dc:	.word	0x00022364
   188e0:	.word	0x00022324
   188e4:	.word	0x000222fc
   188e8:	.word	0x00022288
   188ec:	.word	0x00022244
   188f0:	.word	0x00022208
   188f4:	.word	0x000065a5
   188f8:	.word	0x00006658
   188fc:	.word	0x000058e8
   18900:	.word	0x00005df4
   18904:	.word	0x00006608
   18908:	.word	0x000053a6
   1890c:	.word	0x000056dc
   18910:	.word	0x00005bf0

00018914 <str2tok>:
   18914:	push	{fp, lr}
   18918:	mov	fp, sp
   1891c:	sub	sp, sp, #16
   18920:	str	r0, [sp, #8]
   18924:	str	r1, [sp, #4]
   18928:	movw	r0, #0
   1892c:	str	r0, [sp]
   18930:	ldr	r0, [sp, #4]
   18934:	ldr	r1, [sp]
   18938:	add	r0, r0, r1, lsl #3
   1893c:	ldr	r0, [r0, #4]
   18940:	movw	r1, #0
   18944:	cmp	r0, r1
   18948:	beq	18998 <str2tok+0x84>
   1894c:	ldr	r0, [sp, #4]
   18950:	ldr	r1, [sp]
   18954:	add	r0, r0, r1, lsl #3
   18958:	ldr	r0, [r0, #4]
   1895c:	ldr	r1, [sp, #8]
   18960:	bl	15ed4 <sfbpf_strcasecmp>
   18964:	cmp	r0, #0
   18968:	bne	18984 <str2tok+0x70>
   1896c:	ldr	r0, [sp, #4]
   18970:	ldr	r1, [sp]
   18974:	add	r0, r0, r1, lsl #3
   18978:	ldr	r0, [r0]
   1897c:	str	r0, [fp, #-4]
   18980:	b	189a0 <str2tok+0x8c>
   18984:	b	18988 <str2tok+0x74>
   18988:	ldr	r0, [sp]
   1898c:	add	r0, r0, #1
   18990:	str	r0, [sp]
   18994:	b	18930 <str2tok+0x1c>
   18998:	mvn	r0, #0
   1899c:	str	r0, [fp, #-4]
   189a0:	ldr	r0, [fp, #-4]
   189a4:	mov	sp, fp
   189a8:	pop	{fp, pc}

000189ac <pfreason_to_num>:
   189ac:	push	{fp, lr}
   189b0:	mov	fp, sp
   189b4:	sub	sp, sp, #8
   189b8:	ldr	r1, [pc, #12]	; 189cc <pfreason_to_num+0x20>
   189bc:	add	r1, pc, r1
   189c0:	str	r0, [sp]
   189c4:	mov	r0, r1
   189c8:	bl	2c88 <sf_bpf_error>
   189cc:	.word	0x00003da2

000189d0 <pfaction_to_num>:
   189d0:	push	{fp, lr}
   189d4:	mov	fp, sp
   189d8:	sub	sp, sp, #8
   189dc:	ldr	r1, [pc, #12]	; 189f0 <pfaction_to_num+0x20>
   189e0:	add	r1, pc, r1
   189e4:	str	r0, [sp]
   189e8:	mov	r0, r1
   189ec:	bl	2c88 <sf_bpf_error>
   189f0:	.word	0x00003d7e

000189f4 <sfbpf_error>:
   189f4:	push	{fp, lr}
   189f8:	mov	fp, sp
   189fc:	sub	sp, sp, #8
   18a00:	ldr	r1, [pc, #44]	; 18a34 <sfbpf_error+0x40>
   18a04:	add	r1, pc, r1
   18a08:	ldr	r2, [pc, #40]	; 18a38 <sfbpf_error+0x44>
   18a0c:	add	r2, pc, r2
   18a10:	str	r0, [sp, #4]
   18a14:	ldr	r0, [r2]
   18a18:	add	r0, r0, #1
   18a1c:	str	r0, [r2]
   18a20:	ldr	r0, [sp, #4]
   18a24:	str	r0, [sp]
   18a28:	mov	r0, r1
   18a2c:	ldr	r1, [sp]
   18a30:	bl	2c88 <sf_bpf_error>
   18a34:	.word	0x00004b23
   18a38:	.word	0x00022108

00018a3c <yydestruct>:
   18a3c:	sub	sp, sp, #12
   18a40:	str	r0, [sp, #8]
   18a44:	str	r1, [sp, #4]
   18a48:	str	r2, [sp]
   18a4c:	ldr	r0, [sp, #8]
   18a50:	movw	r1, #0
   18a54:	cmp	r0, r1
   18a58:	bne	18a68 <yydestruct+0x2c>
   18a5c:	ldr	r0, [pc, #12]	; 18a70 <yydestruct+0x34>
   18a60:	add	r0, pc, r0
   18a64:	str	r0, [sp, #8]
   18a68:	add	sp, sp, #12
   18a6c:	bx	lr
   18a70:	.word	0x000063d6

00018a74 <sfbpf_lex>:
   18a74:	push	{fp, lr}
   18a78:	mov	fp, sp
   18a7c:	sub	sp, sp, #112	; 0x70
   18a80:	ldr	r0, [pc, #4060]	; 19a64 <sfbpf_lex+0xff0>
   18a84:	add	r0, pc, r0
   18a88:	ldr	r0, [r0]
   18a8c:	cmp	r0, #0
   18a90:	bne	18b9c <sfbpf_lex+0x128>
   18a94:	ldr	r0, [pc, #4044]	; 19a68 <sfbpf_lex+0xff4>
   18a98:	add	r0, pc, r0
   18a9c:	ldr	r1, [pc, #4040]	; 19a6c <sfbpf_lex+0xff8>
   18aa0:	add	r1, pc, r1
   18aa4:	movw	r2, #1
   18aa8:	str	r2, [r1]
   18aac:	ldr	r0, [r0]
   18ab0:	cmp	r0, #0
   18ab4:	bne	18ac8 <sfbpf_lex+0x54>
   18ab8:	ldr	r0, [pc, #4088]	; 19ab8 <sfbpf_lex+0x1044>
   18abc:	add	r0, pc, r0
   18ac0:	movw	r1, #1
   18ac4:	str	r1, [r0]
   18ac8:	ldr	r0, [pc, #4088]	; 19ac8 <sfbpf_lex+0x1054>
   18acc:	add	r0, pc, r0
   18ad0:	ldr	r0, [r0]
   18ad4:	movw	r1, #0
   18ad8:	cmp	r0, r1
   18adc:	bne	18af8 <sfbpf_lex+0x84>
   18ae0:	ldr	r0, [pc, #4068]	; 19acc <sfbpf_lex+0x1058>
   18ae4:	add	r0, pc, r0
   18ae8:	ldr	r1, [pc, #4064]	; 19ad0 <sfbpf_lex+0x105c>
   18aec:	ldr	r1, [pc, r1]
   18af0:	ldr	r1, [r1]
   18af4:	str	r1, [r0]
   18af8:	ldr	r0, [pc, #4052]	; 19ad4 <sfbpf_lex+0x1060>
   18afc:	add	r0, pc, r0
   18b00:	ldr	r0, [r0]
   18b04:	movw	r1, #0
   18b08:	cmp	r0, r1
   18b0c:	bne	18b28 <sfbpf_lex+0xb4>
   18b10:	ldr	r0, [pc, #4032]	; 19ad8 <sfbpf_lex+0x1064>
   18b14:	add	r0, pc, r0
   18b18:	ldr	r1, [pc, #4028]	; 19adc <sfbpf_lex+0x1068>
   18b1c:	ldr	r1, [pc, r1]
   18b20:	ldr	r1, [r1]
   18b24:	str	r1, [r0]
   18b28:	ldr	r0, [pc, #4016]	; 19ae0 <sfbpf_lex+0x106c>
   18b2c:	add	r0, pc, r0
   18b30:	ldr	r0, [r0]
   18b34:	movw	r1, #0
   18b38:	cmp	r0, r1
   18b3c:	beq	18b68 <sfbpf_lex+0xf4>
   18b40:	ldr	r0, [pc, #3996]	; 19ae4 <sfbpf_lex+0x1070>
   18b44:	ldr	r0, [pc, r0]
   18b48:	ldr	r1, [pc, #3992]	; 19ae8 <sfbpf_lex+0x1074>
   18b4c:	ldr	r1, [pc, r1]
   18b50:	add	r0, r0, r1, lsl #2
   18b54:	ldr	r0, [r0]
   18b58:	movw	r1, #0
   18b5c:	cmp	r0, r1
   18b60:	bne	18b98 <sfbpf_lex+0x124>
   18b64:	b	18b6c <sfbpf_lex+0xf8>
   18b68:	b	18b6c <sfbpf_lex+0xf8>
   18b6c:	bl	19fe8 <sfbpf_ensure_buffer_stack>
   18b70:	ldr	r0, [pc, #3956]	; 19aec <sfbpf_lex+0x1078>
   18b74:	ldr	r0, [pc, r0]
   18b78:	mov	r1, #16384	; 0x4000
   18b7c:	bl	1a1a8 <sfbpf__create_buffer>
   18b80:	ldr	r1, [pc, #3944]	; 19af0 <sfbpf_lex+0x107c>
   18b84:	ldr	r1, [pc, r1]
   18b88:	ldr	lr, [pc, #3940]	; 19af4 <sfbpf_lex+0x1080>
   18b8c:	ldr	lr, [pc, lr]
   18b90:	add	r1, r1, lr, lsl #2
   18b94:	str	r0, [r1]
   18b98:	bl	1a254 <sfbpf__load_buffer_state>
   18b9c:	b	18ba0 <sfbpf_lex+0x12c>
   18ba0:	ldr	r0, [pc, #3920]	; 19af8 <sfbpf_lex+0x1084>
   18ba4:	add	r0, pc, r0
   18ba8:	ldr	r1, [pc, #3916]	; 19afc <sfbpf_lex+0x1088>
   18bac:	add	r1, pc, r1
   18bb0:	ldr	r2, [pc, #3912]	; 19b00 <sfbpf_lex+0x108c>
   18bb4:	add	r2, pc, r2
   18bb8:	ldr	r2, [r2]
   18bbc:	str	r2, [fp, #-12]
   18bc0:	ldrb	r1, [r1]
   18bc4:	ldr	r2, [fp, #-12]
   18bc8:	strb	r1, [r2]
   18bcc:	ldr	r1, [fp, #-12]
   18bd0:	str	r1, [fp, #-16]
   18bd4:	ldr	r0, [r0]
   18bd8:	str	r0, [fp, #-8]
   18bdc:	b	18be0 <sfbpf_lex+0x16c>
   18be0:	ldr	r0, [pc, #3868]	; 19b04 <sfbpf_lex+0x1090>
   18be4:	add	r0, pc, r0
   18be8:	ldr	r1, [fp, #-12]
   18bec:	ldrb	r1, [r1]
   18bf0:	ldr	r2, [pc, #3856]	; 19b08 <sfbpf_lex+0x1094>
   18bf4:	add	r2, pc, r2
   18bf8:	ldrb	r1, [r2, r1]
   18bfc:	strb	r1, [fp, #-21]	; 0xffffffeb
   18c00:	ldr	r1, [fp, #-8]
   18c04:	ldr	r2, [pc, #3840]	; 19b0c <sfbpf_lex+0x1098>
   18c08:	add	r2, pc, r2
   18c0c:	add	r1, r2, r1, lsl #1
   18c10:	ldrsh	r1, [r1]
   18c14:	cmp	r1, #0
   18c18:	str	r0, [sp, #40]	; 0x28
   18c1c:	beq	18c40 <sfbpf_lex+0x1cc>
   18c20:	ldr	r0, [pc, #3816]	; 19b10 <sfbpf_lex+0x109c>
   18c24:	add	r0, pc, r0
   18c28:	ldr	r1, [pc, #3812]	; 19b14 <sfbpf_lex+0x10a0>
   18c2c:	add	r1, pc, r1
   18c30:	ldr	r2, [fp, #-8]
   18c34:	str	r2, [r1]
   18c38:	ldr	r1, [fp, #-12]
   18c3c:	str	r1, [r0]
   18c40:	b	18c44 <sfbpf_lex+0x1d0>
   18c44:	ldr	r0, [pc, #3788]	; 19b18 <sfbpf_lex+0x10a4>
   18c48:	add	r0, pc, r0
   18c4c:	ldr	r1, [fp, #-8]
   18c50:	ldr	r2, [pc, #3780]	; 19b1c <sfbpf_lex+0x10a8>
   18c54:	add	r2, pc, r2
   18c58:	add	r1, r2, r1, lsl #1
   18c5c:	ldrsh	r1, [r1]
   18c60:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   18c64:	add	r1, r1, r2
   18c68:	ldr	r2, [pc, #3760]	; 19b20 <sfbpf_lex+0x10ac>
   18c6c:	add	r2, pc, r2
   18c70:	add	r1, r2, r1, lsl #1
   18c74:	ldrsh	r1, [r1]
   18c78:	ldr	r2, [fp, #-8]
   18c7c:	cmp	r1, r2
   18c80:	str	r0, [sp, #36]	; 0x24
   18c84:	beq	18cd8 <sfbpf_lex+0x264>
   18c88:	ldr	r0, [pc, #4088]	; 19c88 <sfbpf_lex+0x1214>
   18c8c:	add	r0, pc, r0
   18c90:	ldr	r1, [fp, #-8]
   18c94:	ldr	r2, [pc, #4080]	; 19c8c <sfbpf_lex+0x1218>
   18c98:	add	r2, pc, r2
   18c9c:	add	r1, r2, r1, lsl #1
   18ca0:	ldrsh	r1, [r1]
   18ca4:	str	r1, [fp, #-8]
   18ca8:	ldr	r1, [fp, #-8]
   18cac:	movw	r2, #1434	; 0x59a
   18cb0:	cmp	r1, r2
   18cb4:	str	r0, [sp, #32]
   18cb8:	blt	18cd4 <sfbpf_lex+0x260>
   18cbc:	ldr	r0, [pc, #4088]	; 19cbc <sfbpf_lex+0x1248>
   18cc0:	add	r0, pc, r0
   18cc4:	ldrb	r1, [fp, #-21]	; 0xffffffeb
   18cc8:	add	r0, r0, r1
   18ccc:	ldrb	r0, [r0]
   18cd0:	strb	r0, [fp, #-21]	; 0xffffffeb
   18cd4:	b	18c44 <sfbpf_lex+0x1d0>
   18cd8:	ldr	r0, [pc, #4080]	; 19cd0 <sfbpf_lex+0x125c>
   18cdc:	add	r0, pc, r0
   18ce0:	ldr	r1, [fp, #-8]
   18ce4:	ldr	r2, [pc, #4088]	; 19ce4 <sfbpf_lex+0x1270>
   18ce8:	add	r2, pc, r2
   18cec:	add	r1, r2, r1, lsl #1
   18cf0:	ldrsh	r1, [r1]
   18cf4:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   18cf8:	add	r1, r1, r2
   18cfc:	ldr	r2, [pc, #4068]	; 19ce8 <sfbpf_lex+0x1274>
   18d00:	add	r2, pc, r2
   18d04:	add	r1, r2, r1, lsl #1
   18d08:	ldrsh	r1, [r1]
   18d0c:	str	r1, [fp, #-8]
   18d10:	ldr	r1, [fp, #-12]
   18d14:	add	r1, r1, #1
   18d18:	str	r1, [fp, #-12]
   18d1c:	str	r0, [sp, #28]
   18d20:	ldr	r0, [pc, #4036]	; 19cec <sfbpf_lex+0x1278>
   18d24:	add	r0, pc, r0
   18d28:	ldr	r1, [fp, #-8]
   18d2c:	ldr	r2, [pc, #4028]	; 19cf0 <sfbpf_lex+0x127c>
   18d30:	add	r2, pc, r2
   18d34:	add	r1, r2, r1, lsl #1
   18d38:	ldrsh	r1, [r1]
   18d3c:	movw	r2, #7401	; 0x1ce9
   18d40:	cmp	r1, r2
   18d44:	str	r0, [sp, #24]
   18d48:	bne	18be0 <sfbpf_lex+0x16c>
   18d4c:	b	18d50 <sfbpf_lex+0x2dc>
   18d50:	ldr	r0, [pc, #4088]	; 19d50 <sfbpf_lex+0x12dc>
   18d54:	add	r0, pc, r0
   18d58:	ldr	r1, [fp, #-8]
   18d5c:	ldr	r2, [pc, #4080]	; 19d54 <sfbpf_lex+0x12e0>
   18d60:	add	r2, pc, r2
   18d64:	add	r1, r2, r1, lsl #1
   18d68:	ldrsh	r1, [r1]
   18d6c:	str	r1, [fp, #-20]	; 0xffffffec
   18d70:	ldr	r1, [fp, #-20]	; 0xffffffec
   18d74:	cmp	r1, #0
   18d78:	str	r0, [sp, #20]
   18d7c:	bne	18dbc <sfbpf_lex+0x348>
   18d80:	ldr	r0, [pc, #4092]	; 19d84 <sfbpf_lex+0x1310>
   18d84:	add	r0, pc, r0
   18d88:	ldr	r1, [pc, #4088]	; 19d88 <sfbpf_lex+0x1314>
   18d8c:	ldr	r1, [pc, r1]
   18d90:	str	r1, [fp, #-12]
   18d94:	ldr	r1, [pc, #4080]	; 19d8c <sfbpf_lex+0x1318>
   18d98:	ldr	r1, [pc, r1]
   18d9c:	str	r1, [fp, #-8]
   18da0:	ldr	r1, [fp, #-8]
   18da4:	ldr	r2, [pc, #4068]	; 19d90 <sfbpf_lex+0x131c>
   18da8:	add	r2, pc, r2
   18dac:	add	r1, r2, r1, lsl #1
   18db0:	ldrsh	r1, [r1]
   18db4:	str	r1, [fp, #-20]	; 0xffffffec
   18db8:	str	r0, [sp, #16]
   18dbc:	ldr	r0, [pc, #4048]	; 19d94 <sfbpf_lex+0x1320>
   18dc0:	add	r0, pc, r0
   18dc4:	ldr	r1, [pc, #4044]	; 19d98 <sfbpf_lex+0x1324>
   18dc8:	add	r1, pc, r1
   18dcc:	ldr	r2, [pc, #4040]	; 19d9c <sfbpf_lex+0x1328>
   18dd0:	add	r2, pc, r2
   18dd4:	ldr	r3, [pc, #4036]	; 19da0 <sfbpf_lex+0x132c>
   18dd8:	add	r3, pc, r3
   18ddc:	ldr	ip, [fp, #-16]
   18de0:	str	ip, [r3]
   18de4:	ldr	r3, [fp, #-12]
   18de8:	ldr	ip, [fp, #-16]
   18dec:	sub	r3, r3, ip
   18df0:	str	r3, [r2]
   18df4:	ldr	r2, [fp, #-12]
   18df8:	ldrb	r2, [r2]
   18dfc:	strb	r2, [r1]
   18e00:	ldr	r1, [fp, #-12]
   18e04:	movw	r2, #0
   18e08:	strb	r2, [r1]
   18e0c:	ldr	r1, [fp, #-12]
   18e10:	str	r1, [r0]
   18e14:	ldr	r0, [fp, #-20]	; 0xffffffec
   18e18:	cmp	r0, #146	; 0x92
   18e1c:	str	r0, [sp, #12]
   18e20:	bhi	19e5c <sfbpf_lex+0x13e8>
   18e24:	add	r0, pc, #8
   18e28:	ldr	r1, [sp, #12]
   18e2c:	ldr	r2, [r0, r1, lsl #2]
   18e30:	add	pc, r0, r2
   18e34:	.word	0x0000024c
   18e38:	.word	0x00000284
   18e3c:	.word	0x00000290
   18e40:	.word	0x0000029c
   18e44:	.word	0x000002a8
   18e48:	.word	0x000002b4
   18e4c:	.word	0x000002c0
   18e50:	.word	0x000002cc
   18e54:	.word	0x000002d8
   18e58:	.word	0x000002e4
   18e5c:	.word	0x000002f0
   18e60:	.word	0x000002fc
   18e64:	.word	0x00000308
   18e68:	.word	0x00000314
   18e6c:	.word	0x00000320
   18e70:	.word	0x0000032c
   18e74:	.word	0x00000338
   18e78:	.word	0x00000344
   18e7c:	.word	0x00000350
   18e80:	.word	0x0000035c
   18e84:	.word	0x00000368
   18e88:	.word	0x00000374
   18e8c:	.word	0x00000380
   18e90:	.word	0x0000038c
   18e94:	.word	0x00000398
   18e98:	.word	0x000003a4
   18e9c:	.word	0x000003b0
   18ea0:	.word	0x000003bc
   18ea4:	.word	0x000003c8
   18ea8:	.word	0x000003d4
   18eac:	.word	0x000003e0
   18eb0:	.word	0x000003ec
   18eb4:	.word	0x000003f8
   18eb8:	.word	0x00000404
   18ebc:	.word	0x00000410
   18ec0:	.word	0x0000041c
   18ec4:	.word	0x00000428
   18ec8:	.word	0x00000434
   18ecc:	.word	0x00000440
   18ed0:	.word	0x0000044c
   18ed4:	.word	0x00000458
   18ed8:	.word	0x00000464
   18edc:	.word	0x00000470
   18ee0:	.word	0x0000047c
   18ee4:	.word	0x00000488
   18ee8:	.word	0x00000494
   18eec:	.word	0x000004a0
   18ef0:	.word	0x000004ac
   18ef4:	.word	0x000004b8
   18ef8:	.word	0x000004c4
   18efc:	.word	0x000004d0
   18f00:	.word	0x000004dc
   18f04:	.word	0x000004e8
   18f08:	.word	0x000004f4
   18f0c:	.word	0x00000500
   18f10:	.word	0x0000050c
   18f14:	.word	0x00000518
   18f18:	.word	0x00000524
   18f1c:	.word	0x00000530
   18f20:	.word	0x0000053c
   18f24:	.word	0x00000548
   18f28:	.word	0x00000554
   18f2c:	.word	0x00000560
   18f30:	.word	0x0000056c
   18f34:	.word	0x00000578
   18f38:	.word	0x00000584
   18f3c:	.word	0x00000590
   18f40:	.word	0x0000059c
   18f44:	.word	0x000005a8
   18f48:	.word	0x000005b4
   18f4c:	.word	0x000005c0
   18f50:	.word	0x000005cc
   18f54:	.word	0x000005d8
   18f58:	.word	0x000005e4
   18f5c:	.word	0x000005f0
   18f60:	.word	0x000005fc
   18f64:	.word	0x00000608
   18f68:	.word	0x00000614
   18f6c:	.word	0x00000620
   18f70:	.word	0x0000062c
   18f74:	.word	0x00000638
   18f78:	.word	0x00000644
   18f7c:	.word	0x00000650
   18f80:	.word	0x0000065c
   18f84:	.word	0x00000668
   18f88:	.word	0x00000674
   18f8c:	.word	0x00000680
   18f90:	.word	0x0000068c
   18f94:	.word	0x00000698
   18f98:	.word	0x000006a4
   18f9c:	.word	0x000006b0
   18fa0:	.word	0x000006bc
   18fa4:	.word	0x000006c8
   18fa8:	.word	0x000006d4
   18fac:	.word	0x000006e0
   18fb0:	.word	0x000006ec
   18fb4:	.word	0x000006f8
   18fb8:	.word	0x00000704
   18fbc:	.word	0x00000710
   18fc0:	.word	0x0000071c
   18fc4:	.word	0x00000728
   18fc8:	.word	0x00000734
   18fcc:	.word	0x00000740
   18fd0:	.word	0x00000744
   18fd4:	.word	0x0000075c
   18fd8:	.word	0x00000768
   18fdc:	.word	0x00000774
   18fe0:	.word	0x00000780
   18fe4:	.word	0x0000078c
   18fe8:	.word	0x00000798
   18fec:	.word	0x000007a4
   18ff0:	.word	0x000007d0
   18ff4:	.word	0x000007f8
   18ff8:	.word	0x00000820
   18ffc:	.word	0x00000848
   19000:	.word	0x000008f0
   19004:	.word	0x00000908
   19008:	.word	0x00000924
   1900c:	.word	0x00000940
   19010:	.word	0x0000095c
   19014:	.word	0x00000978
   19018:	.word	0x00000994
   1901c:	.word	0x000009b0
   19020:	.word	0x000009cc
   19024:	.word	0x000009e8
   19028:	.word	0x00000a04
   1902c:	.word	0x00000a20
   19030:	.word	0x00000a3c
   19034:	.word	0x00000a58
   19038:	.word	0x00000a74
   1903c:	.word	0x00000a90
   19040:	.word	0x00000aac
   19044:	.word	0x00000ac8
   19048:	.word	0x00000ae4
   1904c:	.word	0x00000b00
   19050:	.word	0x00000b1c
   19054:	.word	0x00000b38
   19058:	.word	0x00000b54
   1905c:	.word	0x00000b70
   19060:	.word	0x00000b8c
   19064:	.word	0x00000ba8
   19068:	.word	0x00000bd0
   1906c:	.word	0x00000bfc
   19070:	.word	0x00000c14
   19074:	.word	0x00000c3c
   19078:	.word	0x00000cf0
   1907c:	.word	0x00000c88
   19080:	ldr	r0, [pc, #3852]	; 19f94 <sfbpf_lex+0x1520>
   19084:	add	r0, pc, r0
   19088:	ldr	r1, [pc, #3848]	; 19f98 <sfbpf_lex+0x1524>
   1908c:	add	r1, pc, r1
   19090:	ldr	r2, [pc, #3844]	; 19f9c <sfbpf_lex+0x1528>
   19094:	add	r2, pc, r2
   19098:	ldrb	r2, [r2]
   1909c:	ldr	r3, [fp, #-12]
   190a0:	strb	r2, [r3]
   190a4:	ldr	r1, [r1]
   190a8:	str	r1, [fp, #-12]
   190ac:	ldr	r0, [r0]
   190b0:	str	r0, [fp, #-8]
   190b4:	b	18d50 <sfbpf_lex+0x2dc>
   190b8:	movw	r0, #258	; 0x102
   190bc:	str	r0, [fp, #-4]
   190c0:	b	19e6c <sfbpf_lex+0x13f8>
   190c4:	movw	r0, #259	; 0x103
   190c8:	str	r0, [fp, #-4]
   190cc:	b	19e6c <sfbpf_lex+0x13f8>
   190d0:	movw	r0, #307	; 0x133
   190d4:	str	r0, [fp, #-4]
   190d8:	b	19e6c <sfbpf_lex+0x13f8>
   190dc:	movw	r0, #307	; 0x133
   190e0:	str	r0, [fp, #-4]
   190e4:	b	19e6c <sfbpf_lex+0x13f8>
   190e8:	movw	r0, #271	; 0x10f
   190ec:	str	r0, [fp, #-4]
   190f0:	b	19e6c <sfbpf_lex+0x13f8>
   190f4:	movw	r0, #272	; 0x110
   190f8:	str	r0, [fp, #-4]
   190fc:	b	19e6c <sfbpf_lex+0x13f8>
   19100:	movw	r0, #273	; 0x111
   19104:	str	r0, [fp, #-4]
   19108:	b	19e6c <sfbpf_lex+0x13f8>
   1910c:	movw	r0, #274	; 0x112
   19110:	str	r0, [fp, #-4]
   19114:	b	19e6c <sfbpf_lex+0x13f8>
   19118:	movw	r0, #275	; 0x113
   1911c:	str	r0, [fp, #-4]
   19120:	b	19e6c <sfbpf_lex+0x13f8>
   19124:	movw	r0, #276	; 0x114
   19128:	str	r0, [fp, #-4]
   1912c:	b	19e6c <sfbpf_lex+0x13f8>
   19130:	movw	r0, #277	; 0x115
   19134:	str	r0, [fp, #-4]
   19138:	b	19e6c <sfbpf_lex+0x13f8>
   1913c:	movw	r0, #278	; 0x116
   19140:	str	r0, [fp, #-4]
   19144:	b	19e6c <sfbpf_lex+0x13f8>
   19148:	movw	r0, #279	; 0x117
   1914c:	str	r0, [fp, #-4]
   19150:	b	19e6c <sfbpf_lex+0x13f8>
   19154:	movw	r0, #280	; 0x118
   19158:	str	r0, [fp, #-4]
   1915c:	b	19e6c <sfbpf_lex+0x13f8>
   19160:	movw	r0, #281	; 0x119
   19164:	str	r0, [fp, #-4]
   19168:	b	19e6c <sfbpf_lex+0x13f8>
   1916c:	movw	r0, #355	; 0x163
   19170:	str	r0, [fp, #-4]
   19174:	b	19e6c <sfbpf_lex+0x13f8>
   19178:	movw	r0, #319	; 0x13f
   1917c:	str	r0, [fp, #-4]
   19180:	b	19e6c <sfbpf_lex+0x13f8>
   19184:	movw	r0, #320	; 0x140
   19188:	str	r0, [fp, #-4]
   1918c:	b	19e6c <sfbpf_lex+0x13f8>
   19190:	movw	r0, #321	; 0x141
   19194:	str	r0, [fp, #-4]
   19198:	b	19e6c <sfbpf_lex+0x13f8>
   1919c:	movw	r0, #322	; 0x142
   191a0:	str	r0, [fp, #-4]
   191a4:	b	19e6c <sfbpf_lex+0x13f8>
   191a8:	movw	r0, #282	; 0x11a
   191ac:	str	r0, [fp, #-4]
   191b0:	b	19e6c <sfbpf_lex+0x13f8>
   191b4:	movw	r0, #283	; 0x11b
   191b8:	str	r0, [fp, #-4]
   191bc:	b	19e6c <sfbpf_lex+0x13f8>
   191c0:	movw	r0, #284	; 0x11c
   191c4:	str	r0, [fp, #-4]
   191c8:	b	19e6c <sfbpf_lex+0x13f8>
   191cc:	movw	r0, #285	; 0x11d
   191d0:	str	r0, [fp, #-4]
   191d4:	b	19e6c <sfbpf_lex+0x13f8>
   191d8:	movw	r0, #286	; 0x11e
   191dc:	str	r0, [fp, #-4]
   191e0:	b	19e6c <sfbpf_lex+0x13f8>
   191e4:	movw	r0, #287	; 0x11f
   191e8:	str	r0, [fp, #-4]
   191ec:	b	19e6c <sfbpf_lex+0x13f8>
   191f0:	movw	r0, #288	; 0x120
   191f4:	str	r0, [fp, #-4]
   191f8:	b	19e6c <sfbpf_lex+0x13f8>
   191fc:	movw	r0, #327	; 0x147
   19200:	str	r0, [fp, #-4]
   19204:	b	19e6c <sfbpf_lex+0x13f8>
   19208:	movw	r0, #328	; 0x148
   1920c:	str	r0, [fp, #-4]
   19210:	b	19e6c <sfbpf_lex+0x13f8>
   19214:	movw	r0, #328	; 0x148
   19218:	str	r0, [fp, #-4]
   1921c:	b	19e6c <sfbpf_lex+0x13f8>
   19220:	movw	r0, #330	; 0x14a
   19224:	str	r0, [fp, #-4]
   19228:	b	19e6c <sfbpf_lex+0x13f8>
   1922c:	movw	r0, #330	; 0x14a
   19230:	str	r0, [fp, #-4]
   19234:	b	19e6c <sfbpf_lex+0x13f8>
   19238:	movw	r0, #331	; 0x14b
   1923c:	str	r0, [fp, #-4]
   19240:	b	19e6c <sfbpf_lex+0x13f8>
   19244:	movw	r0, #332	; 0x14c
   19248:	str	r0, [fp, #-4]
   1924c:	b	19e6c <sfbpf_lex+0x13f8>
   19250:	movw	r0, #333	; 0x14d
   19254:	str	r0, [fp, #-4]
   19258:	b	19e6c <sfbpf_lex+0x13f8>
   1925c:	movw	r0, #334	; 0x14e
   19260:	str	r0, [fp, #-4]
   19264:	b	19e6c <sfbpf_lex+0x13f8>
   19268:	movw	r0, #335	; 0x14f
   1926c:	str	r0, [fp, #-4]
   19270:	b	19e6c <sfbpf_lex+0x13f8>
   19274:	movw	r0, #336	; 0x150
   19278:	str	r0, [fp, #-4]
   1927c:	b	19e6c <sfbpf_lex+0x13f8>
   19280:	movw	r0, #337	; 0x151
   19284:	str	r0, [fp, #-4]
   19288:	b	19e6c <sfbpf_lex+0x13f8>
   1928c:	movw	r0, #329	; 0x149
   19290:	str	r0, [fp, #-4]
   19294:	b	19e6c <sfbpf_lex+0x13f8>
   19298:	movw	r0, #338	; 0x152
   1929c:	str	r0, [fp, #-4]
   192a0:	b	19e6c <sfbpf_lex+0x13f8>
   192a4:	movw	r0, #339	; 0x153
   192a8:	str	r0, [fp, #-4]
   192ac:	b	19e6c <sfbpf_lex+0x13f8>
   192b0:	movw	r0, #340	; 0x154
   192b4:	str	r0, [fp, #-4]
   192b8:	b	19e6c <sfbpf_lex+0x13f8>
   192bc:	movw	r0, #260	; 0x104
   192c0:	str	r0, [fp, #-4]
   192c4:	b	19e6c <sfbpf_lex+0x13f8>
   192c8:	movw	r0, #262	; 0x106
   192cc:	str	r0, [fp, #-4]
   192d0:	b	19e6c <sfbpf_lex+0x13f8>
   192d4:	movw	r0, #263	; 0x107
   192d8:	str	r0, [fp, #-4]
   192dc:	b	19e6c <sfbpf_lex+0x13f8>
   192e0:	movw	r0, #264	; 0x108
   192e4:	str	r0, [fp, #-4]
   192e8:	b	19e6c <sfbpf_lex+0x13f8>
   192ec:	movw	r0, #265	; 0x109
   192f0:	str	r0, [fp, #-4]
   192f4:	b	19e6c <sfbpf_lex+0x13f8>
   192f8:	movw	r0, #268	; 0x10c
   192fc:	str	r0, [fp, #-4]
   19300:	b	19e6c <sfbpf_lex+0x13f8>
   19304:	movw	r0, #269	; 0x10d
   19308:	str	r0, [fp, #-4]
   1930c:	b	19e6c <sfbpf_lex+0x13f8>
   19310:	movw	r0, #261	; 0x105
   19314:	str	r0, [fp, #-4]
   19318:	b	19e6c <sfbpf_lex+0x13f8>
   1931c:	movw	r0, #300	; 0x12c
   19320:	str	r0, [fp, #-4]
   19324:	b	19e6c <sfbpf_lex+0x13f8>
   19328:	movw	r0, #301	; 0x12d
   1932c:	str	r0, [fp, #-4]
   19330:	b	19e6c <sfbpf_lex+0x13f8>
   19334:	movw	r0, #302	; 0x12e
   19338:	str	r0, [fp, #-4]
   1933c:	b	19e6c <sfbpf_lex+0x13f8>
   19340:	movw	r0, #303	; 0x12f
   19344:	str	r0, [fp, #-4]
   19348:	b	19e6c <sfbpf_lex+0x13f8>
   1934c:	movw	r0, #304	; 0x130
   19350:	str	r0, [fp, #-4]
   19354:	b	19e6c <sfbpf_lex+0x13f8>
   19358:	movw	r0, #305	; 0x131
   1935c:	str	r0, [fp, #-4]
   19360:	b	19e6c <sfbpf_lex+0x13f8>
   19364:	movw	r0, #306	; 0x132
   19368:	str	r0, [fp, #-4]
   1936c:	b	19e6c <sfbpf_lex+0x13f8>
   19370:	movw	r0, #266	; 0x10a
   19374:	str	r0, [fp, #-4]
   19378:	b	19e6c <sfbpf_lex+0x13f8>
   1937c:	movw	r0, #267	; 0x10b
   19380:	str	r0, [fp, #-4]
   19384:	b	19e6c <sfbpf_lex+0x13f8>
   19388:	movw	r0, #270	; 0x10e
   1938c:	str	r0, [fp, #-4]
   19390:	b	19e6c <sfbpf_lex+0x13f8>
   19394:	movw	r0, #289	; 0x121
   19398:	str	r0, [fp, #-4]
   1939c:	b	19e6c <sfbpf_lex+0x13f8>
   193a0:	movw	r0, #290	; 0x122
   193a4:	str	r0, [fp, #-4]
   193a8:	b	19e6c <sfbpf_lex+0x13f8>
   193ac:	movw	r0, #364	; 0x16c
   193b0:	str	r0, [fp, #-4]
   193b4:	b	19e6c <sfbpf_lex+0x13f8>
   193b8:	movw	r0, #363	; 0x16b
   193bc:	str	r0, [fp, #-4]
   193c0:	b	19e6c <sfbpf_lex+0x13f8>
   193c4:	movw	r0, #33	; 0x21
   193c8:	str	r0, [fp, #-4]
   193cc:	b	19e6c <sfbpf_lex+0x13f8>
   193d0:	movw	r0, #318	; 0x13e
   193d4:	str	r0, [fp, #-4]
   193d8:	b	19e6c <sfbpf_lex+0x13f8>
   193dc:	movw	r0, #292	; 0x124
   193e0:	str	r0, [fp, #-4]
   193e4:	b	19e6c <sfbpf_lex+0x13f8>
   193e8:	movw	r0, #293	; 0x125
   193ec:	str	r0, [fp, #-4]
   193f0:	b	19e6c <sfbpf_lex+0x13f8>
   193f4:	movw	r0, #323	; 0x143
   193f8:	str	r0, [fp, #-4]
   193fc:	b	19e6c <sfbpf_lex+0x13f8>
   19400:	movw	r0, #324	; 0x144
   19404:	str	r0, [fp, #-4]
   19408:	b	19e6c <sfbpf_lex+0x13f8>
   1940c:	movw	r0, #325	; 0x145
   19410:	str	r0, [fp, #-4]
   19414:	b	19e6c <sfbpf_lex+0x13f8>
   19418:	movw	r0, #326	; 0x146
   1941c:	str	r0, [fp, #-4]
   19420:	b	19e6c <sfbpf_lex+0x13f8>
   19424:	movw	r0, #341	; 0x155
   19428:	str	r0, [fp, #-4]
   1942c:	b	19e6c <sfbpf_lex+0x13f8>
   19430:	movw	r0, #342	; 0x156
   19434:	str	r0, [fp, #-4]
   19438:	b	19e6c <sfbpf_lex+0x13f8>
   1943c:	movw	r0, #343	; 0x157
   19440:	str	r0, [fp, #-4]
   19444:	b	19e6c <sfbpf_lex+0x13f8>
   19448:	movw	r0, #344	; 0x158
   1944c:	str	r0, [fp, #-4]
   19450:	b	19e6c <sfbpf_lex+0x13f8>
   19454:	movw	r0, #349	; 0x15d
   19458:	str	r0, [fp, #-4]
   1945c:	b	19e6c <sfbpf_lex+0x13f8>
   19460:	movw	r0, #350	; 0x15e
   19464:	str	r0, [fp, #-4]
   19468:	b	19e6c <sfbpf_lex+0x13f8>
   1946c:	movw	r0, #347	; 0x15b
   19470:	str	r0, [fp, #-4]
   19474:	b	19e6c <sfbpf_lex+0x13f8>
   19478:	movw	r0, #348	; 0x15c
   1947c:	str	r0, [fp, #-4]
   19480:	b	19e6c <sfbpf_lex+0x13f8>
   19484:	movw	r0, #345	; 0x159
   19488:	str	r0, [fp, #-4]
   1948c:	b	19e6c <sfbpf_lex+0x13f8>
   19490:	movw	r0, #346	; 0x15a
   19494:	str	r0, [fp, #-4]
   19498:	b	19e6c <sfbpf_lex+0x13f8>
   1949c:	movw	r0, #353	; 0x161
   194a0:	str	r0, [fp, #-4]
   194a4:	b	19e6c <sfbpf_lex+0x13f8>
   194a8:	movw	r0, #354	; 0x162
   194ac:	str	r0, [fp, #-4]
   194b0:	b	19e6c <sfbpf_lex+0x13f8>
   194b4:	movw	r0, #351	; 0x15f
   194b8:	str	r0, [fp, #-4]
   194bc:	b	19e6c <sfbpf_lex+0x13f8>
   194c0:	movw	r0, #352	; 0x160
   194c4:	str	r0, [fp, #-4]
   194c8:	b	19e6c <sfbpf_lex+0x13f8>
   194cc:	movw	r0, #294	; 0x126
   194d0:	str	r0, [fp, #-4]
   194d4:	b	19e6c <sfbpf_lex+0x13f8>
   194d8:	movw	r0, #295	; 0x127
   194dc:	str	r0, [fp, #-4]
   194e0:	b	19e6c <sfbpf_lex+0x13f8>
   194e4:	movw	r0, #296	; 0x128
   194e8:	str	r0, [fp, #-4]
   194ec:	b	19e6c <sfbpf_lex+0x13f8>
   194f0:	movw	r0, #297	; 0x129
   194f4:	str	r0, [fp, #-4]
   194f8:	b	19e6c <sfbpf_lex+0x13f8>
   194fc:	movw	r0, #298	; 0x12a
   19500:	str	r0, [fp, #-4]
   19504:	b	19e6c <sfbpf_lex+0x13f8>
   19508:	movw	r0, #299	; 0x12b
   1950c:	str	r0, [fp, #-4]
   19510:	b	19e6c <sfbpf_lex+0x13f8>
   19514:	movw	r0, #356	; 0x164
   19518:	str	r0, [fp, #-4]
   1951c:	b	19e6c <sfbpf_lex+0x13f8>
   19520:	movw	r0, #357	; 0x165
   19524:	str	r0, [fp, #-4]
   19528:	b	19e6c <sfbpf_lex+0x13f8>
   1952c:	movw	r0, #357	; 0x165
   19530:	str	r0, [fp, #-4]
   19534:	b	19e6c <sfbpf_lex+0x13f8>
   19538:	movw	r0, #358	; 0x166
   1953c:	str	r0, [fp, #-4]
   19540:	b	19e6c <sfbpf_lex+0x13f8>
   19544:	movw	r0, #359	; 0x167
   19548:	str	r0, [fp, #-4]
   1954c:	b	19e6c <sfbpf_lex+0x13f8>
   19550:	movw	r0, #360	; 0x168
   19554:	str	r0, [fp, #-4]
   19558:	b	19e6c <sfbpf_lex+0x13f8>
   1955c:	movw	r0, #361	; 0x169
   19560:	str	r0, [fp, #-4]
   19564:	b	19e6c <sfbpf_lex+0x13f8>
   19568:	movw	r0, #362	; 0x16a
   1956c:	str	r0, [fp, #-4]
   19570:	b	19e6c <sfbpf_lex+0x13f8>
   19574:	b	19e68 <sfbpf_lex+0x13f4>
   19578:	ldr	r0, [pc, #2576]	; 19f90 <sfbpf_lex+0x151c>
   1957c:	add	r0, pc, r0
   19580:	ldr	r0, [r0]
   19584:	ldrb	r0, [r0]
   19588:	str	r0, [fp, #-4]
   1958c:	b	19e6c <sfbpf_lex+0x13f8>
   19590:	movw	r0, #308	; 0x134
   19594:	str	r0, [fp, #-4]
   19598:	b	19e6c <sfbpf_lex+0x13f8>
   1959c:	movw	r0, #309	; 0x135
   195a0:	str	r0, [fp, #-4]
   195a4:	b	19e6c <sfbpf_lex+0x13f8>
   195a8:	movw	r0, #310	; 0x136
   195ac:	str	r0, [fp, #-4]
   195b0:	b	19e6c <sfbpf_lex+0x13f8>
   195b4:	movw	r0, #61	; 0x3d
   195b8:	str	r0, [fp, #-4]
   195bc:	b	19e6c <sfbpf_lex+0x13f8>
   195c0:	movw	r0, #316	; 0x13c
   195c4:	str	r0, [fp, #-4]
   195c8:	b	19e6c <sfbpf_lex+0x13f8>
   195cc:	movw	r0, #317	; 0x13d
   195d0:	str	r0, [fp, #-4]
   195d4:	b	19e6c <sfbpf_lex+0x13f8>
   195d8:	ldr	r0, [pc, #2476]	; 19f8c <sfbpf_lex+0x1518>
   195dc:	add	r0, pc, r0
   195e0:	ldr	r0, [r0]
   195e4:	add	r0, r0, #1
   195e8:	bl	10bfc <pcap_ether_aton>
   195ec:	ldr	lr, [pc, #2452]	; 19f88 <sfbpf_lex+0x1514>
   195f0:	ldr	lr, [pc, lr]
   195f4:	str	r0, [lr]
   195f8:	movw	r0, #315	; 0x13b
   195fc:	str	r0, [fp, #-4]
   19600:	b	19e6c <sfbpf_lex+0x13f8>
   19604:	ldr	r0, [pc, #2424]	; 19f84 <sfbpf_lex+0x1510>
   19608:	add	r0, pc, r0
   1960c:	ldr	r0, [r0]
   19610:	bl	10bfc <pcap_ether_aton>
   19614:	ldr	lr, [pc, #2404]	; 19f80 <sfbpf_lex+0x150c>
   19618:	ldr	lr, [pc, lr]
   1961c:	str	r0, [lr]
   19620:	movw	r0, #312	; 0x138
   19624:	str	r0, [fp, #-4]
   19628:	b	19e6c <sfbpf_lex+0x13f8>
   1962c:	ldr	r0, [pc, #2376]	; 19f7c <sfbpf_lex+0x1508>
   19630:	add	r0, pc, r0
   19634:	ldr	r0, [r0]
   19638:	bl	1a320 <stoi>
   1963c:	ldr	lr, [pc, #2356]	; 19f78 <sfbpf_lex+0x1504>
   19640:	ldr	lr, [pc, lr]
   19644:	str	r0, [lr]
   19648:	movw	r0, #291	; 0x123
   1964c:	str	r0, [fp, #-4]
   19650:	b	19e6c <sfbpf_lex+0x13f8>
   19654:	ldr	r0, [pc, #2328]	; 19f74 <sfbpf_lex+0x1500>
   19658:	add	r0, pc, r0
   1965c:	ldr	r0, [r0]
   19660:	bl	2d04 <sf_sdup>
   19664:	ldr	lr, [pc, #2308]	; 19f70 <sfbpf_lex+0x14fc>
   19668:	ldr	lr, [pc, lr]
   1966c:	str	r0, [lr]
   19670:	movw	r0, #313	; 0x139
   19674:	str	r0, [fp, #-4]
   19678:	b	19e6c <sfbpf_lex+0x13f8>
   1967c:	ldr	r0, [pc, #2264]	; 19f5c <sfbpf_lex+0x14e8>
   19680:	add	r0, pc, r0
   19684:	add	r1, sp, #56	; 0x38
   19688:	mov	r2, r1
   1968c:	str	r0, [sp, #8]
   19690:	mov	r0, r2
   19694:	movw	r2, #0
   19698:	and	r2, r2, #255	; 0xff
   1969c:	str	r1, [sp, #4]
   196a0:	mov	r1, r2
   196a4:	movw	r2, #32
   196a8:	bl	fac <memset@plt>
   196ac:	movw	r0, #10
   196b0:	str	r0, [sp, #60]	; 0x3c
   196b4:	movw	r0, #4
   196b8:	str	r0, [sp, #56]	; 0x38
   196bc:	ldr	r0, [sp, #8]
   196c0:	ldr	r0, [r0]
   196c4:	movw	r1, #0
   196c8:	ldr	r2, [sp, #4]
   196cc:	add	r3, sp, #52	; 0x34
   196d0:	bl	1018 <getaddrinfo@plt>
   196d4:	cmp	r0, #0
   196d8:	beq	196f4 <sfbpf_lex+0xc80>
   196dc:	ldr	r0, [pc, #2180]	; 19f68 <sfbpf_lex+0x14f4>
   196e0:	add	r0, pc, r0
   196e4:	ldr	r1, [pc, #2176]	; 19f6c <sfbpf_lex+0x14f8>
   196e8:	add	r1, pc, r1
   196ec:	ldr	r1, [r1]
   196f0:	bl	2c88 <sf_bpf_error>
   196f4:	ldr	r0, [sp, #52]	; 0x34
   196f8:	bl	100c <freeaddrinfo@plt>
   196fc:	ldr	r0, [pc, #2144]	; 19f64 <sfbpf_lex+0x14f0>
   19700:	add	r0, pc, r0
   19704:	ldr	r0, [r0]
   19708:	bl	2d04 <sf_sdup>
   1970c:	ldr	lr, [pc, #2124]	; 19f60 <sfbpf_lex+0x14ec>
   19710:	ldr	lr, [pc, lr]
   19714:	str	r0, [lr]
   19718:	movw	r0, #314	; 0x13a
   1971c:	str	r0, [fp, #-4]
   19720:	b	19e6c <sfbpf_lex+0x13f8>
   19724:	ldr	r0, [pc, #2088]	; 19f54 <sfbpf_lex+0x14e0>
   19728:	add	r0, pc, r0
   1972c:	ldr	r1, [pc, #2084]	; 19f58 <sfbpf_lex+0x14e4>
   19730:	add	r1, pc, r1
   19734:	ldr	r1, [r1]
   19738:	bl	2c88 <sf_bpf_error>
   1973c:	ldr	r0, [pc, #2060]	; 19f50 <sfbpf_lex+0x14dc>
   19740:	ldr	r0, [pc, r0]
   19744:	movw	r1, #0
   19748:	str	r1, [r0]
   1974c:	movw	r0, #291	; 0x123
   19750:	str	r0, [fp, #-4]
   19754:	b	19e6c <sfbpf_lex+0x13f8>
   19758:	ldr	r0, [pc, #2028]	; 19f4c <sfbpf_lex+0x14d8>
   1975c:	ldr	r0, [pc, r0]
   19760:	movw	r1, #1
   19764:	str	r1, [r0]
   19768:	movw	r0, #291	; 0x123
   1976c:	str	r0, [fp, #-4]
   19770:	b	19e6c <sfbpf_lex+0x13f8>
   19774:	ldr	r0, [pc, #1996]	; 19f48 <sfbpf_lex+0x14d4>
   19778:	ldr	r0, [pc, r0]
   1977c:	movw	r1, #0
   19780:	str	r1, [r0]
   19784:	movw	r0, #291	; 0x123
   19788:	str	r0, [fp, #-4]
   1978c:	b	19e6c <sfbpf_lex+0x13f8>
   19790:	ldr	r0, [pc, #1964]	; 19f44 <sfbpf_lex+0x14d0>
   19794:	ldr	r0, [pc, r0]
   19798:	movw	r1, #3
   1979c:	str	r1, [r0]
   197a0:	movw	r0, #291	; 0x123
   197a4:	str	r0, [fp, #-4]
   197a8:	b	19e6c <sfbpf_lex+0x13f8>
   197ac:	ldr	r0, [pc, #1932]	; 19f40 <sfbpf_lex+0x14cc>
   197b0:	ldr	r0, [pc, r0]
   197b4:	movw	r1, #4
   197b8:	str	r1, [r0]
   197bc:	movw	r0, #291	; 0x123
   197c0:	str	r0, [fp, #-4]
   197c4:	b	19e6c <sfbpf_lex+0x13f8>
   197c8:	ldr	r0, [pc, #1900]	; 19f3c <sfbpf_lex+0x14c8>
   197cc:	ldr	r0, [pc, r0]
   197d0:	movw	r1, #5
   197d4:	str	r1, [r0]
   197d8:	movw	r0, #291	; 0x123
   197dc:	str	r0, [fp, #-4]
   197e0:	b	19e6c <sfbpf_lex+0x13f8>
   197e4:	ldr	r0, [pc, #1868]	; 19f38 <sfbpf_lex+0x14c4>
   197e8:	ldr	r0, [pc, r0]
   197ec:	movw	r1, #8
   197f0:	str	r1, [r0]
   197f4:	movw	r0, #291	; 0x123
   197f8:	str	r0, [fp, #-4]
   197fc:	b	19e6c <sfbpf_lex+0x13f8>
   19800:	ldr	r0, [pc, #1836]	; 19f34 <sfbpf_lex+0x14c0>
   19804:	ldr	r0, [pc, r0]
   19808:	movw	r1, #9
   1980c:	str	r1, [r0]
   19810:	movw	r0, #291	; 0x123
   19814:	str	r0, [fp, #-4]
   19818:	b	19e6c <sfbpf_lex+0x13f8>
   1981c:	ldr	r0, [pc, #1804]	; 19f30 <sfbpf_lex+0x14bc>
   19820:	ldr	r0, [pc, r0]
   19824:	movw	r1, #10
   19828:	str	r1, [r0]
   1982c:	movw	r0, #291	; 0x123
   19830:	str	r0, [fp, #-4]
   19834:	b	19e6c <sfbpf_lex+0x13f8>
   19838:	ldr	r0, [pc, #1772]	; 19f2c <sfbpf_lex+0x14b8>
   1983c:	ldr	r0, [pc, r0]
   19840:	movw	r1, #11
   19844:	str	r1, [r0]
   19848:	movw	r0, #291	; 0x123
   1984c:	str	r0, [fp, #-4]
   19850:	b	19e6c <sfbpf_lex+0x13f8>
   19854:	ldr	r0, [pc, #1740]	; 19f28 <sfbpf_lex+0x14b4>
   19858:	ldr	r0, [pc, r0]
   1985c:	movw	r1, #12
   19860:	str	r1, [r0]
   19864:	movw	r0, #291	; 0x123
   19868:	str	r0, [fp, #-4]
   1986c:	b	19e6c <sfbpf_lex+0x13f8>
   19870:	ldr	r0, [pc, #1708]	; 19f24 <sfbpf_lex+0x14b0>
   19874:	ldr	r0, [pc, r0]
   19878:	movw	r1, #13
   1987c:	str	r1, [r0]
   19880:	movw	r0, #291	; 0x123
   19884:	str	r0, [fp, #-4]
   19888:	b	19e6c <sfbpf_lex+0x13f8>
   1988c:	ldr	r0, [pc, #1676]	; 19f20 <sfbpf_lex+0x14ac>
   19890:	ldr	r0, [pc, r0]
   19894:	movw	r1, #14
   19898:	str	r1, [r0]
   1989c:	movw	r0, #291	; 0x123
   198a0:	str	r0, [fp, #-4]
   198a4:	b	19e6c <sfbpf_lex+0x13f8>
   198a8:	ldr	r0, [pc, #1644]	; 19f1c <sfbpf_lex+0x14a8>
   198ac:	ldr	r0, [pc, r0]
   198b0:	movw	r1, #15
   198b4:	str	r1, [r0]
   198b8:	movw	r0, #291	; 0x123
   198bc:	str	r0, [fp, #-4]
   198c0:	b	19e6c <sfbpf_lex+0x13f8>
   198c4:	ldr	r0, [pc, #1612]	; 19f18 <sfbpf_lex+0x14a4>
   198c8:	ldr	r0, [pc, r0]
   198cc:	movw	r1, #16
   198d0:	str	r1, [r0]
   198d4:	movw	r0, #291	; 0x123
   198d8:	str	r0, [fp, #-4]
   198dc:	b	19e6c <sfbpf_lex+0x13f8>
   198e0:	ldr	r0, [pc, #1580]	; 19f14 <sfbpf_lex+0x14a0>
   198e4:	ldr	r0, [pc, r0]
   198e8:	movw	r1, #17
   198ec:	str	r1, [r0]
   198f0:	movw	r0, #291	; 0x123
   198f4:	str	r0, [fp, #-4]
   198f8:	b	19e6c <sfbpf_lex+0x13f8>
   198fc:	ldr	r0, [pc, #1548]	; 19f10 <sfbpf_lex+0x149c>
   19900:	ldr	r0, [pc, r0]
   19904:	movw	r1, #18
   19908:	str	r1, [r0]
   1990c:	movw	r0, #291	; 0x123
   19910:	str	r0, [fp, #-4]
   19914:	b	19e6c <sfbpf_lex+0x13f8>
   19918:	ldr	r0, [pc, #1516]	; 19f0c <sfbpf_lex+0x1498>
   1991c:	ldr	r0, [pc, r0]
   19920:	movw	r1, #13
   19924:	str	r1, [r0]
   19928:	movw	r0, #291	; 0x123
   1992c:	str	r0, [fp, #-4]
   19930:	b	19e6c <sfbpf_lex+0x13f8>
   19934:	ldr	r0, [pc, #1484]	; 19f08 <sfbpf_lex+0x1494>
   19938:	ldr	r0, [pc, r0]
   1993c:	movw	r1, #1
   19940:	str	r1, [r0]
   19944:	movw	r0, #291	; 0x123
   19948:	str	r0, [fp, #-4]
   1994c:	b	19e6c <sfbpf_lex+0x13f8>
   19950:	ldr	r0, [pc, #1452]	; 19f04 <sfbpf_lex+0x1490>
   19954:	ldr	r0, [pc, r0]
   19958:	movw	r1, #2
   1995c:	str	r1, [r0]
   19960:	movw	r0, #291	; 0x123
   19964:	str	r0, [fp, #-4]
   19968:	b	19e6c <sfbpf_lex+0x13f8>
   1996c:	ldr	r0, [pc, #1420]	; 19f00 <sfbpf_lex+0x148c>
   19970:	ldr	r0, [pc, r0]
   19974:	movw	r1, #4
   19978:	str	r1, [r0]
   1997c:	movw	r0, #291	; 0x123
   19980:	str	r0, [fp, #-4]
   19984:	b	19e6c <sfbpf_lex+0x13f8>
   19988:	ldr	r0, [pc, #1388]	; 19efc <sfbpf_lex+0x1488>
   1998c:	ldr	r0, [pc, r0]
   19990:	movw	r1, #8
   19994:	str	r1, [r0]
   19998:	movw	r0, #291	; 0x123
   1999c:	str	r0, [fp, #-4]
   199a0:	b	19e6c <sfbpf_lex+0x13f8>
   199a4:	ldr	r0, [pc, #1356]	; 19ef8 <sfbpf_lex+0x1484>
   199a8:	ldr	r0, [pc, r0]
   199ac:	movw	r1, #16
   199b0:	str	r1, [r0]
   199b4:	movw	r0, #291	; 0x123
   199b8:	str	r0, [fp, #-4]
   199bc:	b	19e6c <sfbpf_lex+0x13f8>
   199c0:	ldr	r0, [pc, #1324]	; 19ef4 <sfbpf_lex+0x1480>
   199c4:	ldr	r0, [pc, r0]
   199c8:	movw	r1, #32
   199cc:	str	r1, [r0]
   199d0:	movw	r0, #291	; 0x123
   199d4:	str	r0, [fp, #-4]
   199d8:	b	19e6c <sfbpf_lex+0x13f8>
   199dc:	ldr	r0, [pc, #1292]	; 19ef0 <sfbpf_lex+0x147c>
   199e0:	add	r0, pc, r0
   199e4:	ldr	r0, [r0]
   199e8:	bl	2d04 <sf_sdup>
   199ec:	ldr	lr, [pc, #1272]	; 19eec <sfbpf_lex+0x1478>
   199f0:	ldr	lr, [pc, lr]
   199f4:	str	r0, [lr]
   199f8:	movw	r0, #311	; 0x137
   199fc:	str	r0, [fp, #-4]
   19a00:	b	19e6c <sfbpf_lex+0x13f8>
   19a04:	ldr	r0, [pc, #1244]	; 19ee8 <sfbpf_lex+0x1474>
   19a08:	add	r0, pc, r0
   19a0c:	ldr	r0, [r0]
   19a10:	add	r0, r0, #1
   19a14:	bl	2d04 <sf_sdup>
   19a18:	ldr	lr, [pc, #1220]	; 19ee4 <sfbpf_lex+0x1470>
   19a1c:	ldr	lr, [pc, lr]
   19a20:	str	r0, [lr]
   19a24:	movw	r0, #311	; 0x137
   19a28:	str	r0, [fp, #-4]
   19a2c:	b	19e6c <sfbpf_lex+0x13f8>
   19a30:	ldr	r0, [pc, #1188]	; 19edc <sfbpf_lex+0x1468>
   19a34:	add	r0, pc, r0
   19a38:	ldr	r1, [pc, #1184]	; 19ee0 <sfbpf_lex+0x146c>
   19a3c:	add	r1, pc, r1
   19a40:	ldr	r1, [r1]
   19a44:	bl	2c88 <sf_bpf_error>
   19a48:	ldr	r0, [pc, #1156]	; 19ed4 <sfbpf_lex+0x1460>
   19a4c:	add	r0, pc, r0
   19a50:	ldr	r1, [pc, #1152]	; 19ed8 <sfbpf_lex+0x1464>
   19a54:	add	r1, pc, r1
   19a58:	ldr	r1, [r1]
   19a5c:	ldrb	r1, [r1]
   19a60:	bl	2c88 <sf_bpf_error>
   19a64:	.word	0x000220a0
   19a68:	.word	0x00022090
   19a6c:	.word	0x00022084
   19a70:	b	19a74 <sfbpf_lex+0x1000>
   19a74:	ldr	r0, [pc, #1100]	; 19ec8 <sfbpf_lex+0x1454>
   19a78:	add	r0, pc, r0
   19a7c:	ldr	r1, [pc, #1096]	; 19ecc <sfbpf_lex+0x1458>
   19a80:	add	r1, pc, r1
   19a84:	ldr	r2, [pc, #1092]	; 19ed0 <sfbpf_lex+0x145c>
   19a88:	add	r2, pc, r2
   19a8c:	ldr	r2, [r2]
   19a90:	ldr	r1, [r1]
   19a94:	ldr	r3, [r0]
   19a98:	mov	r0, r2
   19a9c:	movw	r2, #1
   19aa0:	bl	f10 <fwrite@plt>
   19aa4:	cmp	r0, #0
   19aa8:	beq	19ab0 <sfbpf_lex+0x103c>
   19aac:	b	19ab0 <sfbpf_lex+0x103c>
   19ab0:	b	19ab4 <sfbpf_lex+0x1040>
   19ab4:	b	19e68 <sfbpf_lex+0x13f4>
   19ab8:	.word	0x0002206c
   19abc:	movw	r0, #0
   19ac0:	str	r0, [fp, #-4]
   19ac4:	b	19e6c <sfbpf_lex+0x13f8>
   19ac8:	.word	0x0002204c
   19acc:	.word	0x00022034
   19ad0:	.word	0x000215d8
   19ad4:	.word	0x00022020
   19ad8:	.word	0x00022008
   19adc:	.word	0x000215ac
   19ae0:	.word	0x00022000
   19ae4:	.word	0x00021fe8
   19ae8:	.word	0x00021fe4
   19aec:	.word	0x00021fa4
   19af0:	.word	0x00021fa8
   19af4:	.word	0x00021fa4
   19af8:	.word	0x00021f84
   19afc:	.word	0x00021f8c
   19b00:	.word	0x00021f80
   19b04:	.word	0x0000635c
   19b08:	.word	0x0000624c
   19b0c:	.word	0x00006338
   19b10:	.word	0x00021f1c
   19b14:	.word	0x00021f10
   19b18:	.word	0x00006e2c
   19b1c:	.word	0x0000a85e
   19b20:	.word	0x00006e08
   19b24:	ldr	r0, [fp, #-12]
   19b28:	ldr	r1, [pc, #1140]	; 19fa4 <sfbpf_lex+0x1530>
   19b2c:	ldr	r1, [pc, r1]
   19b30:	sub	r0, r0, r1
   19b34:	sub	r0, r0, #1
   19b38:	str	r0, [sp, #48]	; 0x30
   19b3c:	ldr	r0, [pc, #1124]	; 19fa8 <sfbpf_lex+0x1534>
   19b40:	add	r0, pc, r0
   19b44:	ldrb	r0, [r0]
   19b48:	ldr	r1, [fp, #-12]
   19b4c:	strb	r0, [r1]
   19b50:	ldr	r0, [pc, #1108]	; 19fac <sfbpf_lex+0x1538>
   19b54:	ldr	r0, [pc, r0]
   19b58:	ldr	r1, [pc, #1104]	; 19fb0 <sfbpf_lex+0x153c>
   19b5c:	ldr	r1, [pc, r1]
   19b60:	add	r0, r0, r1, lsl #2
   19b64:	ldr	r0, [r0]
   19b68:	ldr	r0, [r0, #44]	; 0x2c
   19b6c:	cmp	r0, #0
   19b70:	bne	19bd8 <sfbpf_lex+0x1164>
   19b74:	ldr	r0, [pc, #1080]	; 19fb4 <sfbpf_lex+0x1540>
   19b78:	ldr	r0, [pc, r0]
   19b7c:	ldr	r1, [pc, #1076]	; 19fb8 <sfbpf_lex+0x1544>
   19b80:	ldr	r1, [pc, r1]
   19b84:	ldr	r0, [r0, r1, lsl #2]
   19b88:	ldr	r0, [r0, #16]
   19b8c:	ldr	r1, [pc, #1064]	; 19fbc <sfbpf_lex+0x1548>
   19b90:	add	r1, pc, r1
   19b94:	str	r0, [r1]
   19b98:	ldr	r0, [pc, #1056]	; 19fc0 <sfbpf_lex+0x154c>
   19b9c:	ldr	r0, [pc, r0]
   19ba0:	ldr	r1, [pc, #1052]	; 19fc4 <sfbpf_lex+0x1550>
   19ba4:	ldr	r1, [pc, r1]
   19ba8:	ldr	r2, [pc, #1048]	; 19fc8 <sfbpf_lex+0x1554>
   19bac:	ldr	r2, [pc, r2]
   19bb0:	ldr	r1, [r1, r2, lsl #2]
   19bb4:	str	r0, [r1]
   19bb8:	ldr	r0, [pc, #1036]	; 19fcc <sfbpf_lex+0x1558>
   19bbc:	ldr	r0, [pc, r0]
   19bc0:	ldr	r1, [pc, #1032]	; 19fd0 <sfbpf_lex+0x155c>
   19bc4:	ldr	r1, [pc, r1]
   19bc8:	add	r0, r0, r1, lsl #2
   19bcc:	ldr	r0, [r0]
   19bd0:	movw	r1, #1
   19bd4:	str	r1, [r0, #44]	; 0x2c
   19bd8:	ldr	r0, [pc, #664]	; 19e78 <sfbpf_lex+0x1404>
   19bdc:	add	r0, pc, r0
   19be0:	ldr	r1, [pc, #1004]	; 19fd4 <sfbpf_lex+0x1560>
   19be4:	ldr	r1, [pc, r1]
   19be8:	ldr	r2, [pc, #1000]	; 19fd8 <sfbpf_lex+0x1564>
   19bec:	ldr	r2, [pc, r2]
   19bf0:	ldr	r3, [pc, #996]	; 19fdc <sfbpf_lex+0x1568>
   19bf4:	ldr	r3, [pc, r3]
   19bf8:	add	r2, r2, r3, lsl #2
   19bfc:	ldr	r2, [r2]
   19c00:	ldr	r2, [r2, #4]
   19c04:	ldr	r0, [r0]
   19c08:	add	r0, r2, r0
   19c0c:	cmp	r1, r0
   19c10:	bhi	19ca4 <sfbpf_lex+0x1230>
   19c14:	ldr	r0, [pc, #668]	; 19eb8 <sfbpf_lex+0x1444>
   19c18:	add	r0, pc, r0
   19c1c:	ldr	r1, [pc, #664]	; 19ebc <sfbpf_lex+0x1448>
   19c20:	add	r1, pc, r1
   19c24:	ldr	r1, [r1]
   19c28:	ldr	r2, [sp, #48]	; 0x30
   19c2c:	add	r1, r1, r2
   19c30:	str	r1, [r0]
   19c34:	bl	1a3f8 <yy_get_previous_state>
   19c38:	str	r0, [fp, #-8]
   19c3c:	ldr	r0, [fp, #-8]
   19c40:	bl	1a5f4 <yy_try_NUL_trans>
   19c44:	ldr	r1, [pc, #616]	; 19eb4 <sfbpf_lex+0x1440>
   19c48:	add	r1, pc, r1
   19c4c:	str	r0, [sp, #44]	; 0x2c
   19c50:	ldr	r0, [r1]
   19c54:	str	r0, [fp, #-16]
   19c58:	ldr	r0, [sp, #44]	; 0x2c
   19c5c:	cmp	r0, #0
   19c60:	beq	19c90 <sfbpf_lex+0x121c>
   19c64:	ldr	r0, [pc, #600]	; 19ec4 <sfbpf_lex+0x1450>
   19c68:	add	r0, pc, r0
   19c6c:	ldr	r1, [r0]
   19c70:	add	r1, r1, #1
   19c74:	str	r1, [r0]
   19c78:	str	r1, [fp, #-12]
   19c7c:	ldr	r0, [sp, #44]	; 0x2c
   19c80:	str	r0, [fp, #-8]
   19c84:	b	18bdc <sfbpf_lex+0x168>
   19c88:	.word	0x0000b6f2
   19c8c:	.word	0x0000b6e6
   19c90:	ldr	r0, [pc, #552]	; 19ec0 <sfbpf_lex+0x144c>
   19c94:	add	r0, pc, r0
   19c98:	ldr	r0, [r0]
   19c9c:	str	r0, [fp, #-12]
   19ca0:	b	18d50 <sfbpf_lex+0x2dc>
   19ca4:	bl	1a7ac <yy_get_next_buffer>
   19ca8:	mov	lr, r0
   19cac:	cmp	r0, #0
   19cb0:	str	lr, [sp]
   19cb4:	beq	19da4 <sfbpf_lex+0x1330>
   19cb8:	b	19cc0 <sfbpf_lex+0x124c>
   19cbc:	.word	0x0000c58a
   19cc0:	ldr	r0, [sp]
   19cc4:	cmp	r0, #1
   19cc8:	beq	19cf4 <sfbpf_lex+0x1280>
   19ccc:	b	19cd4 <sfbpf_lex+0x1260>
   19cd0:	.word	0x0000c5a4
   19cd4:	ldr	r0, [sp]
   19cd8:	cmp	r0, #2
   19cdc:	beq	19df0 <sfbpf_lex+0x137c>
   19ce0:	b	19e54 <sfbpf_lex+0x13e0>
   19ce4:	.word	0x0000a7ca
   19ce8:	.word	0x0000c580
   19cec:	.word	0x0000a78e
   19cf0:	.word	0x0000a782
   19cf4:	ldr	r0, [pc, #416]	; 19e9c <sfbpf_lex+0x1428>
   19cf8:	add	r0, pc, r0
   19cfc:	movw	r1, #0
   19d00:	str	r1, [r0]
   19d04:	bl	1b050 <sfbpf_wrap>
   19d08:	cmp	r0, #0
   19d0c:	beq	19d58 <sfbpf_lex+0x12e4>
   19d10:	ldr	r0, [pc, #400]	; 19ea8 <sfbpf_lex+0x1434>
   19d14:	add	r0, pc, r0
   19d18:	ldr	r1, [pc, #396]	; 19eac <sfbpf_lex+0x1438>
   19d1c:	add	r1, pc, r1
   19d20:	ldr	r2, [pc, #392]	; 19eb0 <sfbpf_lex+0x143c>
   19d24:	add	r2, pc, r2
   19d28:	ldr	r2, [r2]
   19d2c:	str	r2, [r1]
   19d30:	ldr	r0, [r0]
   19d34:	sub	r0, r0, #1
   19d38:	movw	r1, #2
   19d3c:	sdiv	r0, r0, r1
   19d40:	add	r0, r0, #145	; 0x91
   19d44:	add	r0, r0, #1
   19d48:	str	r0, [fp, #-20]	; 0xffffffec
   19d4c:	b	18e14 <sfbpf_lex+0x3a0>
   19d50:	.word	0x000061ec
   19d54:	.word	0x000061e0
   19d58:	ldr	r0, [pc, #320]	; 19ea0 <sfbpf_lex+0x142c>
   19d5c:	add	r0, pc, r0
   19d60:	ldr	r0, [r0]
   19d64:	cmp	r0, #0
   19d68:	bne	19d7c <sfbpf_lex+0x1308>
   19d6c:	ldr	r0, [pc, #304]	; 19ea4 <sfbpf_lex+0x1430>
   19d70:	add	r0, pc, r0
   19d74:	ldr	r0, [r0]
   19d78:	bl	1b058 <sfbpf_restart>
   19d7c:	b	19d80 <sfbpf_lex+0x130c>
   19d80:	b	19e54 <sfbpf_lex+0x13e0>
   19d84:	.word	0x000061bc
   19d88:	.word	0x00021db4
   19d8c:	.word	0x00021da4
   19d90:	.word	0x00006198
   19d94:	.word	0x00021d74
   19d98:	.word	0x00021d70
   19d9c:	.word	0x00021dbc
   19da0:	.word	0x00021db8
   19da4:	ldr	r0, [pc, #232]	; 19e94 <sfbpf_lex+0x1420>
   19da8:	add	r0, pc, r0
   19dac:	ldr	r1, [pc, #228]	; 19e98 <sfbpf_lex+0x1424>
   19db0:	add	r1, pc, r1
   19db4:	ldr	r1, [r1]
   19db8:	ldr	r2, [sp, #48]	; 0x30
   19dbc:	add	r1, r1, r2
   19dc0:	str	r1, [r0]
   19dc4:	bl	1a3f8 <yy_get_previous_state>
   19dc8:	ldr	r1, [pc, #188]	; 19e8c <sfbpf_lex+0x1418>
   19dcc:	add	r1, pc, r1
   19dd0:	ldr	r2, [pc, #184]	; 19e90 <sfbpf_lex+0x141c>
   19dd4:	add	r2, pc, r2
   19dd8:	str	r0, [fp, #-8]
   19ddc:	ldr	r0, [r2]
   19de0:	str	r0, [fp, #-12]
   19de4:	ldr	r0, [r1]
   19de8:	str	r0, [fp, #-16]
   19dec:	b	18bdc <sfbpf_lex+0x168>
   19df0:	ldr	r0, [pc, #140]	; 19e84 <sfbpf_lex+0x1410>
   19df4:	add	r0, pc, r0
   19df8:	ldr	r1, [pc, #136]	; 19e88 <sfbpf_lex+0x1414>
   19dfc:	add	r1, pc, r1
   19e00:	ldr	r2, [pc, #472]	; 19fe0 <sfbpf_lex+0x156c>
   19e04:	ldr	r2, [pc, r2]
   19e08:	ldr	r3, [pc, #468]	; 19fe4 <sfbpf_lex+0x1570>
   19e0c:	ldr	r3, [pc, r3]
   19e10:	add	r2, r2, r3, lsl #2
   19e14:	ldr	r2, [r2]
   19e18:	ldr	r2, [r2, #4]
   19e1c:	ldr	r1, [r1]
   19e20:	add	r1, r2, r1
   19e24:	str	r1, [r0]
   19e28:	bl	1a3f8 <yy_get_previous_state>
   19e2c:	ldr	r1, [pc, #72]	; 19e7c <sfbpf_lex+0x1408>
   19e30:	add	r1, pc, r1
   19e34:	ldr	r2, [pc, #68]	; 19e80 <sfbpf_lex+0x140c>
   19e38:	add	r2, pc, r2
   19e3c:	str	r0, [fp, #-8]
   19e40:	ldr	r0, [r2]
   19e44:	str	r0, [fp, #-12]
   19e48:	ldr	r0, [r1]
   19e4c:	str	r0, [fp, #-16]
   19e50:	b	18d50 <sfbpf_lex+0x2dc>
   19e54:	b	19e58 <sfbpf_lex+0x13e4>
   19e58:	b	19e68 <sfbpf_lex+0x13f4>
   19e5c:	ldr	r0, [pc, #316]	; 19fa0 <sfbpf_lex+0x152c>
   19e60:	add	r0, pc, r0
   19e64:	bl	1b158 <yy_fatal_error>
   19e68:	b	18ba0 <sfbpf_lex+0x12c>
   19e6c:	ldr	r0, [fp, #-4]
   19e70:	mov	sp, fp
   19e74:	pop	{fp, pc}
   19e78:	.word	0x00020f68
   19e7c:	.word	0x00020d60
   19e80:	.word	0x00020cfc
   19e84:	.word	0x00020d40
   19e88:	.word	0x00020d48
   19e8c:	.word	0x00020dc4
   19e90:	.word	0x00020d60
   19e94:	.word	0x00020d8c
   19e98:	.word	0x00020de0
   19e9c:	.word	0x00020e50
   19ea0:	.word	0x00020dec
   19ea4:	.word	0x00020da8
   19ea8:	.word	0x00020e14
   19eac:	.word	0x00020e18
   19eb0:	.word	0x00020e6c
   19eb4:	.word	0x00020f48
   19eb8:	.word	0x00020f1c
   19ebc:	.word	0x00020f70
   19ec0:	.word	0x00020ea0
   19ec4:	.word	0x00020ecc
   19ec8:	.word	0x000210a4
   19ecc:	.word	0x0002110c
   19ed0:	.word	0x00021108
   19ed4:	.word	0x0000f2b4
   19ed8:	.word	0x0002113c
   19edc:	.word	0x0000f2ba
   19ee0:	.word	0x00021154
   19ee4:	.word	0x000206b0
   19ee8:	.word	0x00021188
   19eec:	.word	0x000206dc
   19ef0:	.word	0x000211b0
   19ef4:	.word	0x00020708
   19ef8:	.word	0x00020724
   19efc:	.word	0x00020740
   19f00:	.word	0x0002075c
   19f04:	.word	0x00020778
   19f08:	.word	0x00020794
   19f0c:	.word	0x000207b0
   19f10:	.word	0x000207cc
   19f14:	.word	0x000207e8
   19f18:	.word	0x00020804
   19f1c:	.word	0x00020820
   19f20:	.word	0x0002083c
   19f24:	.word	0x00020858
   19f28:	.word	0x00020874
   19f2c:	.word	0x00020890
   19f30:	.word	0x000208ac
   19f34:	.word	0x000208c8
   19f38:	.word	0x000208e4
   19f3c:	.word	0x00020900
   19f40:	.word	0x0002091c
   19f44:	.word	0x00020938
   19f48:	.word	0x00020954
   19f4c:	.word	0x00020970
   19f50:	.word	0x0002098c
   19f54:	.word	0x0000f5ac
   19f58:	.word	0x00021460
   19f5c:	.word	0x00021510
   19f60:	.word	0x000209bc
   19f64:	.word	0x00021490
   19f68:	.word	0x0000f5de
   19f6c:	.word	0x000214a8
   19f70:	.word	0x00020a64
   19f74:	.word	0x00021538
   19f78:	.word	0x00020a8c
   19f7c:	.word	0x00021560
   19f80:	.word	0x00020ab4
   19f84:	.word	0x00021588
   19f88:	.word	0x00020adc
   19f8c:	.word	0x000215b4
   19f90:	.word	0x00021614
   19f94:	.word	0x00021ab8
   19f98:	.word	0x00021ab4
   19f9c:	.word	0x00021aa4
   19fa0:	.word	0x0000eeb2
   19fa4:	.word	0x00021064
   19fa8:	.word	0x00020ff8
   19fac:	.word	0x00020fd8
   19fb0:	.word	0x00020fd4
   19fb4:	.word	0x00020fb4
   19fb8:	.word	0x00020fb0
   19fbc:	.word	0x00020fb4
   19fc0:	.word	0x00020f7c
   19fc4:	.word	0x00020f88
   19fc8:	.word	0x00020f84
   19fcc:	.word	0x00020f70
   19fd0:	.word	0x00020f6c
   19fd4:	.word	0x00020f50
   19fd8:	.word	0x00020f40
   19fdc:	.word	0x00020f3c
   19fe0:	.word	0x00020d28
   19fe4:	.word	0x00020d24

00019fe8 <sfbpf_ensure_buffer_stack>:
   19fe8:	push	{fp, lr}
   19fec:	mov	fp, sp
   19ff0:	sub	sp, sp, #24
   19ff4:	ldr	r0, [pc, #368]	; 1a16c <sfbpf_ensure_buffer_stack+0x184>
   19ff8:	add	r0, pc, r0
   19ffc:	ldr	r0, [r0]
   1a000:	movw	r1, #0
   1a004:	cmp	r0, r1
   1a008:	bne	1a0a4 <sfbpf_ensure_buffer_stack+0xbc>
   1a00c:	mov	r0, #1
   1a010:	str	r0, [fp, #-4]
   1a014:	ldr	r0, [fp, #-4]
   1a018:	lsl	r0, r0, #2
   1a01c:	bl	1b44c <sfbpf_alloc>
   1a020:	ldr	lr, [pc, #328]	; 1a170 <sfbpf_ensure_buffer_stack+0x188>
   1a024:	add	lr, pc, lr
   1a028:	str	r0, [lr]
   1a02c:	ldr	r0, [lr]
   1a030:	movw	lr, #0
   1a034:	cmp	r0, lr
   1a038:	bne	1a048 <sfbpf_ensure_buffer_stack+0x60>
   1a03c:	ldr	r0, [pc, #304]	; 1a174 <sfbpf_ensure_buffer_stack+0x18c>
   1a040:	add	r0, pc, r0
   1a044:	bl	1b158 <yy_fatal_error>
   1a048:	ldr	r0, [pc, #296]	; 1a178 <sfbpf_ensure_buffer_stack+0x190>
   1a04c:	add	r0, pc, r0
   1a050:	ldr	r1, [pc, #292]	; 1a17c <sfbpf_ensure_buffer_stack+0x194>
   1a054:	add	r1, pc, r1
   1a058:	ldr	r2, [pc, #308]	; 1a194 <sfbpf_ensure_buffer_stack+0x1ac>
   1a05c:	ldr	r2, [pc, r2]
   1a060:	ldr	r3, [fp, #-4]
   1a064:	lsl	r3, r3, #2
   1a068:	str	r0, [sp, #12]
   1a06c:	mov	r0, r2
   1a070:	movw	r2, #0
   1a074:	and	r2, r2, #255	; 0xff
   1a078:	str	r1, [sp, #8]
   1a07c:	mov	r1, r2
   1a080:	mov	r2, r3
   1a084:	bl	fac <memset@plt>
   1a088:	ldr	r0, [fp, #-4]
   1a08c:	ldr	r1, [sp, #8]
   1a090:	str	r0, [r1]
   1a094:	movw	r0, #0
   1a098:	ldr	r2, [sp, #12]
   1a09c:	str	r0, [r2]
   1a0a0:	b	1a164 <sfbpf_ensure_buffer_stack+0x17c>
   1a0a4:	ldr	r0, [pc, #212]	; 1a180 <sfbpf_ensure_buffer_stack+0x198>
   1a0a8:	add	r0, pc, r0
   1a0ac:	ldr	r1, [pc, #208]	; 1a184 <sfbpf_ensure_buffer_stack+0x19c>
   1a0b0:	add	r1, pc, r1
   1a0b4:	ldr	r1, [r1]
   1a0b8:	ldr	r0, [r0]
   1a0bc:	sub	r0, r0, #1
   1a0c0:	cmp	r1, r0
   1a0c4:	bcc	1a164 <sfbpf_ensure_buffer_stack+0x17c>
   1a0c8:	mov	r0, #8
   1a0cc:	str	r0, [fp, #-8]
   1a0d0:	ldr	r0, [pc, #192]	; 1a198 <sfbpf_ensure_buffer_stack+0x1b0>
   1a0d4:	ldr	r0, [pc, r0]
   1a0d8:	ldr	r1, [fp, #-8]
   1a0dc:	add	r0, r0, r1
   1a0e0:	str	r0, [fp, #-4]
   1a0e4:	ldr	r0, [pc, #176]	; 1a19c <sfbpf_ensure_buffer_stack+0x1b4>
   1a0e8:	ldr	r0, [pc, r0]
   1a0ec:	ldr	r1, [fp, #-4]
   1a0f0:	lsl	r1, r1, #2
   1a0f4:	bl	1bdcc <sfbpf_realloc>
   1a0f8:	ldr	r1, [pc, #136]	; 1a188 <sfbpf_ensure_buffer_stack+0x1a0>
   1a0fc:	add	r1, pc, r1
   1a100:	str	r0, [r1]
   1a104:	ldr	r0, [r1]
   1a108:	movw	r1, #0
   1a10c:	cmp	r0, r1
   1a110:	bne	1a120 <sfbpf_ensure_buffer_stack+0x138>
   1a114:	ldr	r0, [pc, #112]	; 1a18c <sfbpf_ensure_buffer_stack+0x1a4>
   1a118:	add	r0, pc, r0
   1a11c:	bl	1b158 <yy_fatal_error>
   1a120:	ldr	r0, [pc, #104]	; 1a190 <sfbpf_ensure_buffer_stack+0x1a8>
   1a124:	add	r0, pc, r0
   1a128:	ldr	r1, [pc, #112]	; 1a1a0 <sfbpf_ensure_buffer_stack+0x1b8>
   1a12c:	ldr	r1, [pc, r1]
   1a130:	ldr	r2, [pc, #108]	; 1a1a4 <sfbpf_ensure_buffer_stack+0x1bc>
   1a134:	ldr	r2, [pc, r2]
   1a138:	add	r1, r1, r2, lsl #2
   1a13c:	ldr	r2, [fp, #-8]
   1a140:	lsl	r2, r2, #2
   1a144:	str	r0, [sp, #4]
   1a148:	mov	r0, r1
   1a14c:	movw	r1, #0
   1a150:	and	r1, r1, #255	; 0xff
   1a154:	bl	fac <memset@plt>
   1a158:	ldr	r0, [fp, #-4]
   1a15c:	ldr	r1, [sp, #4]
   1a160:	str	r0, [r1]
   1a164:	mov	sp, fp
   1a168:	pop	{fp, pc}
   1a16c:	.word	0x00020b34
   1a170:	.word	0x00020b08
   1a174:	.word	0x0000ee51
   1a178:	.word	0x00020ae4
   1a17c:	.word	0x00020afc
   1a180:	.word	0x00020aa8
   1a184:	.word	0x00020a80
   1a188:	.word	0x00020a30
   1a18c:	.word	0x0000ed79
   1a190:	.word	0x00020a2c
   1a194:	.word	0x00020ad0
   1a198:	.word	0x00020a7c
   1a19c:	.word	0x00020a44
   1a1a0:	.word	0x00020a00
   1a1a4:	.word	0x00020a1c

0001a1a8 <sfbpf__create_buffer>:
   1a1a8:	push	{fp, lr}
   1a1ac:	mov	fp, sp
   1a1b0:	sub	sp, sp, #16
   1a1b4:	str	r0, [fp, #-4]
   1a1b8:	str	r1, [sp, #8]
   1a1bc:	movw	r0, #48	; 0x30
   1a1c0:	bl	1b44c <sfbpf_alloc>
   1a1c4:	str	r0, [sp, #4]
   1a1c8:	ldr	r0, [sp, #4]
   1a1cc:	movw	r1, #0
   1a1d0:	cmp	r0, r1
   1a1d4:	bne	1a1e4 <sfbpf__create_buffer+0x3c>
   1a1d8:	ldr	r0, [pc, #108]	; 1a24c <sfbpf__create_buffer+0xa4>
   1a1dc:	add	r0, pc, r0
   1a1e0:	bl	1b158 <yy_fatal_error>
   1a1e4:	ldr	r0, [sp, #8]
   1a1e8:	ldr	r1, [sp, #4]
   1a1ec:	str	r0, [r1, #12]
   1a1f0:	ldr	r0, [sp, #4]
   1a1f4:	ldr	r0, [r0, #12]
   1a1f8:	add	r0, r0, #2
   1a1fc:	bl	1b44c <sfbpf_alloc>
   1a200:	ldr	r1, [sp, #4]
   1a204:	str	r0, [r1, #4]
   1a208:	ldr	r0, [sp, #4]
   1a20c:	ldr	r0, [r0, #4]
   1a210:	movw	r1, #0
   1a214:	cmp	r0, r1
   1a218:	bne	1a228 <sfbpf__create_buffer+0x80>
   1a21c:	ldr	r0, [pc, #44]	; 1a250 <sfbpf__create_buffer+0xa8>
   1a220:	add	r0, pc, r0
   1a224:	bl	1b158 <yy_fatal_error>
   1a228:	ldr	r0, [sp, #4]
   1a22c:	movw	r1, #1
   1a230:	str	r1, [r0, #20]
   1a234:	ldr	r0, [sp, #4]
   1a238:	ldr	r1, [fp, #-4]
   1a23c:	bl	1b19c <sfbpf__init_buffer>
   1a240:	ldr	r0, [sp, #4]
   1a244:	mov	sp, fp
   1a248:	pop	{fp, pc}
   1a24c:	.word	0x0000eb69
   1a250:	.word	0x0000eb25

0001a254 <sfbpf__load_buffer_state>:
   1a254:	ldr	r0, [pc, #148]	; 1a2f0 <sfbpf__load_buffer_state+0x9c>
   1a258:	add	r0, pc, r0
   1a25c:	ldr	r1, [pc, #144]	; 1a2f4 <sfbpf__load_buffer_state+0xa0>
   1a260:	add	r1, pc, r1
   1a264:	ldr	r2, [pc, #140]	; 1a2f8 <sfbpf__load_buffer_state+0xa4>
   1a268:	add	r2, pc, r2
   1a26c:	ldr	r3, [pc, #136]	; 1a2fc <sfbpf__load_buffer_state+0xa8>
   1a270:	ldr	r3, [pc, r3]
   1a274:	ldr	ip, [pc, #132]	; 1a300 <sfbpf__load_buffer_state+0xac>
   1a278:	ldr	ip, [pc, ip]
   1a27c:	ldr	r3, [r3, ip, lsl #2]
   1a280:	ldr	r3, [r3, #16]
   1a284:	ldr	ip, [pc, #120]	; 1a304 <sfbpf__load_buffer_state+0xb0>
   1a288:	add	ip, pc, ip
   1a28c:	str	r3, [ip]
   1a290:	ldr	r3, [pc, #112]	; 1a308 <sfbpf__load_buffer_state+0xb4>
   1a294:	ldr	r3, [pc, r3]
   1a298:	ldr	ip, [pc, #108]	; 1a30c <sfbpf__load_buffer_state+0xb8>
   1a29c:	ldr	ip, [pc, ip]
   1a2a0:	ldr	r3, [r3, ip, lsl #2]
   1a2a4:	ldr	r3, [r3, #8]
   1a2a8:	ldr	ip, [pc, #96]	; 1a310 <sfbpf__load_buffer_state+0xbc>
   1a2ac:	add	ip, pc, ip
   1a2b0:	str	r3, [ip]
   1a2b4:	ldr	ip, [pc, #88]	; 1a314 <sfbpf__load_buffer_state+0xc0>
   1a2b8:	add	ip, pc, ip
   1a2bc:	str	r3, [ip]
   1a2c0:	ldr	r3, [pc, #80]	; 1a318 <sfbpf__load_buffer_state+0xc4>
   1a2c4:	ldr	r3, [pc, r3]
   1a2c8:	ldr	ip, [pc, #76]	; 1a31c <sfbpf__load_buffer_state+0xc8>
   1a2cc:	ldr	ip, [pc, ip]
   1a2d0:	add	r3, r3, ip, lsl #2
   1a2d4:	ldr	r3, [r3]
   1a2d8:	ldr	r3, [r3]
   1a2dc:	str	r3, [r2]
   1a2e0:	ldr	r1, [r1]
   1a2e4:	ldrb	r1, [r1]
   1a2e8:	strb	r1, [r0]
   1a2ec:	bx	lr
   1a2f0:	.word	0x000208e0
   1a2f4:	.word	0x000208d4
   1a2f8:	.word	0x000208b0
   1a2fc:	.word	0x000208bc
   1a300:	.word	0x000208b8
   1a304:	.word	0x000208bc
   1a308:	.word	0x00020898
   1a30c:	.word	0x00020894
   1a310:	.word	0x00020888
   1a314:	.word	0x000208d8
   1a318:	.word	0x00020868
   1a31c:	.word	0x00020864

0001a320 <stoi>:
   1a320:	push	{fp, lr}
   1a324:	mov	fp, sp
   1a328:	sub	sp, sp, #16
   1a32c:	str	r0, [fp, #-4]
   1a330:	movw	r0, #10
   1a334:	str	r0, [sp, #8]
   1a338:	movw	r0, #0
   1a33c:	str	r0, [sp, #4]
   1a340:	ldr	r0, [fp, #-4]
   1a344:	ldrb	r0, [r0]
   1a348:	cmp	r0, #48	; 0x30
   1a34c:	bne	1a3a0 <stoi+0x80>
   1a350:	ldr	r0, [fp, #-4]
   1a354:	ldrb	r0, [r0, #1]
   1a358:	cmp	r0, #120	; 0x78
   1a35c:	beq	1a370 <stoi+0x50>
   1a360:	ldr	r0, [fp, #-4]
   1a364:	ldrb	r0, [r0, #1]
   1a368:	cmp	r0, #88	; 0x58
   1a36c:	bne	1a388 <stoi+0x68>
   1a370:	ldr	r0, [fp, #-4]
   1a374:	add	r0, r0, #2
   1a378:	str	r0, [fp, #-4]
   1a37c:	movw	r0, #16
   1a380:	str	r0, [sp, #8]
   1a384:	b	1a39c <stoi+0x7c>
   1a388:	movw	r0, #8
   1a38c:	str	r0, [sp, #8]
   1a390:	ldr	r0, [fp, #-4]
   1a394:	add	r0, r0, #1
   1a398:	str	r0, [fp, #-4]
   1a39c:	b	1a3a0 <stoi+0x80>
   1a3a0:	b	1a3a4 <stoi+0x84>
   1a3a4:	ldr	r0, [fp, #-4]
   1a3a8:	ldrsb	r0, [r0]
   1a3ac:	cmp	r0, #0
   1a3b0:	beq	1a3ec <stoi+0xcc>
   1a3b4:	ldr	r0, [sp, #4]
   1a3b8:	ldr	r1, [sp, #8]
   1a3bc:	mul	r0, r0, r1
   1a3c0:	ldr	r1, [fp, #-4]
   1a3c4:	add	r2, r1, #1
   1a3c8:	str	r2, [fp, #-4]
   1a3cc:	ldrb	r1, [r1]
   1a3d0:	str	r0, [sp]
   1a3d4:	mov	r0, r1
   1a3d8:	bl	1be74 <xdtoi>
   1a3dc:	ldr	r1, [sp]
   1a3e0:	add	r0, r1, r0
   1a3e4:	str	r0, [sp, #4]
   1a3e8:	b	1a3a4 <stoi+0x84>
   1a3ec:	ldr	r0, [sp, #4]
   1a3f0:	mov	sp, fp
   1a3f4:	pop	{fp, pc}

0001a3f8 <yy_get_previous_state>:
   1a3f8:	sub	sp, sp, #32
   1a3fc:	ldr	r0, [pc, #428]	; 1a5b0 <yy_get_previous_state+0x1b8>
   1a400:	add	r0, pc, r0
   1a404:	ldr	r1, [pc, #424]	; 1a5b4 <yy_get_previous_state+0x1bc>
   1a408:	add	r1, pc, r1
   1a40c:	ldr	r1, [r1]
   1a410:	str	r1, [sp, #28]
   1a414:	ldr	r0, [r0]
   1a418:	str	r0, [sp, #24]
   1a41c:	ldr	r0, [pc, #404]	; 1a5b8 <yy_get_previous_state+0x1c0>
   1a420:	add	r0, pc, r0
   1a424:	ldr	r1, [sp, #24]
   1a428:	ldr	r0, [r0]
   1a42c:	cmp	r1, r0
   1a430:	bcs	1a5a4 <yy_get_previous_state+0x1ac>
   1a434:	ldr	r0, [sp, #24]
   1a438:	ldrb	r0, [r0]
   1a43c:	cmp	r0, #0
   1a440:	beq	1a464 <yy_get_previous_state+0x6c>
   1a444:	ldr	r0, [pc, #368]	; 1a5bc <yy_get_previous_state+0x1c4>
   1a448:	add	r0, pc, r0
   1a44c:	ldr	r1, [sp, #24]
   1a450:	ldrb	r1, [r1]
   1a454:	add	r0, r0, r1
   1a458:	ldrb	r0, [r0]
   1a45c:	str	r0, [sp, #16]
   1a460:	b	1a470 <yy_get_previous_state+0x78>
   1a464:	movw	r0, #1
   1a468:	str	r0, [sp, #16]
   1a46c:	b	1a470 <yy_get_previous_state+0x78>
   1a470:	ldr	r0, [sp, #16]
   1a474:	ldr	r1, [pc, #324]	; 1a5c0 <yy_get_previous_state+0x1c8>
   1a478:	add	r1, pc, r1
   1a47c:	strb	r0, [sp, #23]
   1a480:	ldr	r0, [sp, #28]
   1a484:	ldr	r2, [pc, #336]	; 1a5dc <yy_get_previous_state+0x1e4>
   1a488:	add	r2, pc, r2
   1a48c:	add	r0, r2, r0, lsl #1
   1a490:	ldrsh	r0, [r0]
   1a494:	cmp	r0, #0
   1a498:	str	r1, [sp, #12]
   1a49c:	beq	1a4c0 <yy_get_previous_state+0xc8>
   1a4a0:	ldr	r0, [pc, #284]	; 1a5c4 <yy_get_previous_state+0x1cc>
   1a4a4:	add	r0, pc, r0
   1a4a8:	ldr	r1, [pc, #280]	; 1a5c8 <yy_get_previous_state+0x1d0>
   1a4ac:	add	r1, pc, r1
   1a4b0:	ldr	r2, [sp, #28]
   1a4b4:	str	r2, [r1]
   1a4b8:	ldr	r1, [sp, #24]
   1a4bc:	str	r1, [r0]
   1a4c0:	b	1a4c4 <yy_get_previous_state+0xcc>
   1a4c4:	ldr	r0, [pc, #256]	; 1a5cc <yy_get_previous_state+0x1d4>
   1a4c8:	add	r0, pc, r0
   1a4cc:	ldr	r1, [sp, #28]
   1a4d0:	ldr	r2, [pc, #264]	; 1a5e0 <yy_get_previous_state+0x1e8>
   1a4d4:	add	r2, pc, r2
   1a4d8:	add	r1, r2, r1, lsl #1
   1a4dc:	ldrsh	r1, [r1]
   1a4e0:	ldrb	r2, [sp, #23]
   1a4e4:	add	r1, r1, r2
   1a4e8:	ldr	r2, [pc, #244]	; 1a5e4 <yy_get_previous_state+0x1ec>
   1a4ec:	add	r2, pc, r2
   1a4f0:	add	r1, r2, r1, lsl #1
   1a4f4:	ldrsh	r1, [r1]
   1a4f8:	ldr	r2, [sp, #28]
   1a4fc:	cmp	r1, r2
   1a500:	str	r0, [sp, #8]
   1a504:	beq	1a558 <yy_get_previous_state+0x160>
   1a508:	ldr	r0, [pc, #196]	; 1a5d4 <yy_get_previous_state+0x1dc>
   1a50c:	add	r0, pc, r0
   1a510:	ldr	r1, [sp, #28]
   1a514:	ldr	r2, [pc, #204]	; 1a5e8 <yy_get_previous_state+0x1f0>
   1a518:	add	r2, pc, r2
   1a51c:	add	r1, r2, r1, lsl #1
   1a520:	ldrsh	r1, [r1]
   1a524:	str	r1, [sp, #28]
   1a528:	ldr	r1, [sp, #28]
   1a52c:	movw	r2, #1434	; 0x59a
   1a530:	cmp	r1, r2
   1a534:	str	r0, [sp, #4]
   1a538:	blt	1a554 <yy_get_previous_state+0x15c>
   1a53c:	ldr	r0, [pc, #148]	; 1a5d8 <yy_get_previous_state+0x1e0>
   1a540:	add	r0, pc, r0
   1a544:	ldrb	r1, [sp, #23]
   1a548:	add	r0, r0, r1
   1a54c:	ldrb	r0, [r0]
   1a550:	strb	r0, [sp, #23]
   1a554:	b	1a4c4 <yy_get_previous_state+0xcc>
   1a558:	ldr	r0, [pc, #112]	; 1a5d0 <yy_get_previous_state+0x1d8>
   1a55c:	add	r0, pc, r0
   1a560:	ldr	r1, [sp, #28]
   1a564:	ldr	r2, [pc, #128]	; 1a5ec <yy_get_previous_state+0x1f4>
   1a568:	add	r2, pc, r2
   1a56c:	add	r1, r2, r1, lsl #1
   1a570:	ldrsh	r1, [r1]
   1a574:	ldrb	r2, [sp, #23]
   1a578:	add	r1, r1, r2
   1a57c:	ldr	r2, [pc, #108]	; 1a5f0 <yy_get_previous_state+0x1f8>
   1a580:	add	r2, pc, r2
   1a584:	add	r1, r2, r1, lsl #1
   1a588:	ldrsh	r1, [r1]
   1a58c:	str	r1, [sp, #28]
   1a590:	str	r0, [sp]
   1a594:	ldr	r0, [sp, #24]
   1a598:	add	r0, r0, #1
   1a59c:	str	r0, [sp, #24]
   1a5a0:	b	1a41c <yy_get_previous_state+0x24>
   1a5a4:	ldr	r0, [sp, #28]
   1a5a8:	add	sp, sp, #32
   1a5ac:	bx	lr
   1a5b0:	.word	0x00020790
   1a5b4:	.word	0x00020720
   1a5b8:	.word	0x00020714
   1a5bc:	.word	0x000049f8
   1a5c0:	.word	0x00004ac8
   1a5c4:	.word	0x0002069c
   1a5c8:	.word	0x00020690
   1a5cc:	.word	0x000055ac
   1a5d0:	.word	0x0000ad24
   1a5d4:	.word	0x00009e72
   1a5d8:	.word	0x0000ad0a
   1a5dc:	.word	0x00004ab8
   1a5e0:	.word	0x00008fde
   1a5e4:	.word	0x00005588
   1a5e8:	.word	0x00009e66
   1a5ec:	.word	0x00008f4a
   1a5f0:	.word	0x0000ad00

0001a5f4 <yy_try_NUL_trans>:
   1a5f4:	sub	sp, sp, #36	; 0x24
   1a5f8:	ldr	r1, [pc, #372]	; 1a774 <yy_try_NUL_trans+0x180>
   1a5fc:	add	r1, pc, r1
   1a600:	str	r0, [sp, #32]
   1a604:	ldr	r0, [pc, #388]	; 1a790 <yy_try_NUL_trans+0x19c>
   1a608:	ldr	r0, [pc, r0]
   1a60c:	str	r0, [sp, #24]
   1a610:	mov	r0, #1
   1a614:	strb	r0, [sp, #23]
   1a618:	ldr	r0, [sp, #32]
   1a61c:	ldr	r2, [pc, #368]	; 1a794 <yy_try_NUL_trans+0x1a0>
   1a620:	add	r2, pc, r2
   1a624:	add	r0, r2, r0, lsl #1
   1a628:	ldrsh	r0, [r0]
   1a62c:	cmp	r0, #0
   1a630:	str	r1, [sp, #16]
   1a634:	beq	1a658 <yy_try_NUL_trans+0x64>
   1a638:	ldr	r0, [pc, #312]	; 1a778 <yy_try_NUL_trans+0x184>
   1a63c:	add	r0, pc, r0
   1a640:	ldr	r1, [pc, #308]	; 1a77c <yy_try_NUL_trans+0x188>
   1a644:	add	r1, pc, r1
   1a648:	ldr	r2, [sp, #32]
   1a64c:	str	r2, [r1]
   1a650:	ldr	r1, [sp, #24]
   1a654:	str	r1, [r0]
   1a658:	b	1a65c <yy_try_NUL_trans+0x68>
   1a65c:	ldr	r0, [pc, #284]	; 1a780 <yy_try_NUL_trans+0x18c>
   1a660:	add	r0, pc, r0
   1a664:	ldr	r1, [sp, #32]
   1a668:	ldr	r2, [pc, #296]	; 1a798 <yy_try_NUL_trans+0x1a4>
   1a66c:	add	r2, pc, r2
   1a670:	add	r1, r2, r1, lsl #1
   1a674:	ldrsh	r1, [r1]
   1a678:	ldrb	r2, [sp, #23]
   1a67c:	add	r1, r1, r2
   1a680:	ldr	r2, [pc, #276]	; 1a79c <yy_try_NUL_trans+0x1a8>
   1a684:	add	r2, pc, r2
   1a688:	add	r1, r2, r1, lsl #1
   1a68c:	ldrsh	r1, [r1]
   1a690:	ldr	r2, [sp, #32]
   1a694:	cmp	r1, r2
   1a698:	str	r0, [sp, #12]
   1a69c:	beq	1a6f0 <yy_try_NUL_trans+0xfc>
   1a6a0:	ldr	r0, [pc, #224]	; 1a788 <yy_try_NUL_trans+0x194>
   1a6a4:	add	r0, pc, r0
   1a6a8:	ldr	r1, [sp, #32]
   1a6ac:	ldr	r2, [pc, #236]	; 1a7a0 <yy_try_NUL_trans+0x1ac>
   1a6b0:	add	r2, pc, r2
   1a6b4:	add	r1, r2, r1, lsl #1
   1a6b8:	ldrsh	r1, [r1]
   1a6bc:	str	r1, [sp, #32]
   1a6c0:	ldr	r1, [sp, #32]
   1a6c4:	movw	r2, #1434	; 0x59a
   1a6c8:	cmp	r1, r2
   1a6cc:	str	r0, [sp, #8]
   1a6d0:	blt	1a6ec <yy_try_NUL_trans+0xf8>
   1a6d4:	ldr	r0, [pc, #176]	; 1a78c <yy_try_NUL_trans+0x198>
   1a6d8:	add	r0, pc, r0
   1a6dc:	ldrb	r1, [sp, #23]
   1a6e0:	add	r0, r0, r1
   1a6e4:	ldrb	r0, [r0]
   1a6e8:	strb	r0, [sp, #23]
   1a6ec:	b	1a65c <yy_try_NUL_trans+0x68>
   1a6f0:	ldr	r0, [pc, #140]	; 1a784 <yy_try_NUL_trans+0x190>
   1a6f4:	add	r0, pc, r0
   1a6f8:	ldr	r1, [sp, #32]
   1a6fc:	ldr	r2, [pc, #160]	; 1a7a4 <yy_try_NUL_trans+0x1b0>
   1a700:	add	r2, pc, r2
   1a704:	add	r1, r2, r1, lsl #1
   1a708:	ldrsh	r1, [r1]
   1a70c:	ldrb	r2, [sp, #23]
   1a710:	add	r1, r1, r2
   1a714:	ldr	r2, [pc, #140]	; 1a7a8 <yy_try_NUL_trans+0x1b4>
   1a718:	add	r2, pc, r2
   1a71c:	add	r1, r2, r1, lsl #1
   1a720:	ldrsh	r1, [r1]
   1a724:	str	r1, [sp, #32]
   1a728:	ldr	r1, [sp, #32]
   1a72c:	movw	r2, #1433	; 0x599
   1a730:	cmp	r1, r2
   1a734:	movw	r1, #0
   1a738:	moveq	r1, #1
   1a73c:	and	r1, r1, #1
   1a740:	str	r1, [sp, #28]
   1a744:	ldr	r1, [sp, #28]
   1a748:	cmp	r1, #0
   1a74c:	str	r0, [sp, #4]
   1a750:	beq	1a760 <yy_try_NUL_trans+0x16c>
   1a754:	movw	r0, #0
   1a758:	str	r0, [sp]
   1a75c:	b	1a768 <yy_try_NUL_trans+0x174>
   1a760:	ldr	r0, [sp, #32]
   1a764:	str	r0, [sp]
   1a768:	ldr	r0, [sp]
   1a76c:	add	sp, sp, #36	; 0x24
   1a770:	bx	lr
   1a774:	.word	0x00004944
   1a778:	.word	0x00020504
   1a77c:	.word	0x000204f8
   1a780:	.word	0x00005414
   1a784:	.word	0x0000ab8c
   1a788:	.word	0x00009cda
   1a78c:	.word	0x0000ab72
   1a790:	.word	0x0002052c
   1a794:	.word	0x00004920
   1a798:	.word	0x00008e46
   1a79c:	.word	0x000053f0
   1a7a0:	.word	0x00009cce
   1a7a4:	.word	0x00008db2
   1a7a8:	.word	0x0000ab68

0001a7ac <yy_get_next_buffer>:
   1a7ac:	push	{fp, lr}
   1a7b0:	mov	fp, sp
   1a7b4:	sub	sp, sp, #64	; 0x40
   1a7b8:	ldr	r0, [pc, #1888]	; 1af20 <yy_get_next_buffer+0x774>
   1a7bc:	add	r0, pc, r0
   1a7c0:	ldr	r1, [pc, #1964]	; 1af74 <yy_get_next_buffer+0x7c8>
   1a7c4:	ldr	r1, [pc, r1]
   1a7c8:	ldr	r2, [pc, #1960]	; 1af78 <yy_get_next_buffer+0x7cc>
   1a7cc:	ldr	r2, [pc, r2]
   1a7d0:	ldr	r1, [r1, r2, lsl #2]
   1a7d4:	ldr	r1, [r1, #4]
   1a7d8:	str	r1, [fp, #-8]
   1a7dc:	ldr	r1, [pc, #1944]	; 1af7c <yy_get_next_buffer+0x7d0>
   1a7e0:	ldr	r1, [pc, r1]
   1a7e4:	str	r1, [fp, #-12]
   1a7e8:	ldr	r1, [pc, #1936]	; 1af80 <yy_get_next_buffer+0x7d4>
   1a7ec:	ldr	r1, [pc, r1]
   1a7f0:	ldr	r2, [pc, #1932]	; 1af84 <yy_get_next_buffer+0x7d8>
   1a7f4:	ldr	r2, [pc, r2]
   1a7f8:	ldr	r3, [pc, #1928]	; 1af88 <yy_get_next_buffer+0x7dc>
   1a7fc:	ldr	r3, [pc, r3]
   1a800:	add	r2, r2, r3, lsl #2
   1a804:	ldr	r2, [r2]
   1a808:	ldr	r2, [r2, #4]
   1a80c:	ldr	r0, [r0]
   1a810:	add	r0, r0, #1
   1a814:	add	r0, r2, r0
   1a818:	cmp	r1, r0
   1a81c:	bls	1a82c <yy_get_next_buffer+0x80>
   1a820:	ldr	r0, [pc, #1864]	; 1af70 <yy_get_next_buffer+0x7c4>
   1a824:	add	r0, pc, r0
   1a828:	bl	1b158 <yy_fatal_error>
   1a82c:	ldr	r0, [pc, #1880]	; 1af8c <yy_get_next_buffer+0x7e0>
   1a830:	ldr	r0, [pc, r0]
   1a834:	ldr	r1, [pc, #1876]	; 1af90 <yy_get_next_buffer+0x7e4>
   1a838:	ldr	r1, [pc, r1]
   1a83c:	add	r0, r0, r1, lsl #2
   1a840:	ldr	r0, [r0]
   1a844:	ldr	r0, [r0, #40]	; 0x28
   1a848:	cmp	r0, #0
   1a84c:	bne	1a890 <yy_get_next_buffer+0xe4>
   1a850:	ldr	r0, [pc, #1808]	; 1af68 <yy_get_next_buffer+0x7bc>
   1a854:	add	r0, pc, r0
   1a858:	ldr	r1, [pc, #1804]	; 1af6c <yy_get_next_buffer+0x7c0>
   1a85c:	add	r1, pc, r1
   1a860:	ldr	r1, [r1]
   1a864:	ldr	r0, [r0]
   1a868:	sub	r0, r1, r0
   1a86c:	sub	r0, r0, #0
   1a870:	cmp	r0, #1
   1a874:	bne	1a884 <yy_get_next_buffer+0xd8>
   1a878:	movw	r0, #1
   1a87c:	str	r0, [fp, #-4]
   1a880:	b	1af14 <yy_get_next_buffer+0x768>
   1a884:	movw	r0, #2
   1a888:	str	r0, [fp, #-4]
   1a88c:	b	1af14 <yy_get_next_buffer+0x768>
   1a890:	ldr	r0, [pc, #1676]	; 1af24 <yy_get_next_buffer+0x778>
   1a894:	add	r0, pc, r0
   1a898:	ldr	r1, [pc, #1672]	; 1af28 <yy_get_next_buffer+0x77c>
   1a89c:	add	r1, pc, r1
   1a8a0:	ldr	r1, [r1]
   1a8a4:	ldr	r0, [r0]
   1a8a8:	sub	r0, r1, r0
   1a8ac:	sub	r0, r0, #1
   1a8b0:	str	r0, [fp, #-16]
   1a8b4:	movw	r0, #0
   1a8b8:	str	r0, [fp, #-20]	; 0xffffffec
   1a8bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a8c0:	ldr	r1, [fp, #-16]
   1a8c4:	cmp	r0, r1
   1a8c8:	bge	1a8fc <yy_get_next_buffer+0x150>
   1a8cc:	ldr	r0, [fp, #-12]
   1a8d0:	add	r1, r0, #1
   1a8d4:	str	r1, [fp, #-12]
   1a8d8:	ldrb	r0, [r0]
   1a8dc:	ldr	r1, [fp, #-8]
   1a8e0:	add	r2, r1, #1
   1a8e4:	str	r2, [fp, #-8]
   1a8e8:	strb	r0, [r1]
   1a8ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a8f0:	add	r0, r0, #1
   1a8f4:	str	r0, [fp, #-20]	; 0xffffffec
   1a8f8:	b	1a8bc <yy_get_next_buffer+0x110>
   1a8fc:	ldr	r0, [pc, #1680]	; 1af94 <yy_get_next_buffer+0x7e8>
   1a900:	ldr	r0, [pc, r0]
   1a904:	ldr	r1, [pc, #1676]	; 1af98 <yy_get_next_buffer+0x7ec>
   1a908:	ldr	r1, [pc, r1]
   1a90c:	add	r0, r0, r1, lsl #2
   1a910:	ldr	r0, [r0]
   1a914:	ldr	r0, [r0, #44]	; 0x2c
   1a918:	cmp	r0, #2
   1a91c:	bne	1a954 <yy_get_next_buffer+0x1a8>
   1a920:	ldr	r0, [pc, #1652]	; 1af9c <yy_get_next_buffer+0x7f0>
   1a924:	add	r0, pc, r0
   1a928:	mov	r1, #0
   1a92c:	str	r1, [r0]
   1a930:	ldr	r0, [pc, #1640]	; 1afa0 <yy_get_next_buffer+0x7f4>
   1a934:	ldr	r0, [pc, r0]
   1a938:	ldr	r1, [pc, #1636]	; 1afa4 <yy_get_next_buffer+0x7f8>
   1a93c:	ldr	r1, [pc, r1]
   1a940:	add	r0, r0, r1, lsl #2
   1a944:	ldr	r0, [r0]
   1a948:	movw	r1, #0
   1a94c:	str	r1, [r0, #16]
   1a950:	b	1ad2c <yy_get_next_buffer+0x580>
   1a954:	ldr	r0, [pc, #1612]	; 1afa8 <yy_get_next_buffer+0x7fc>
   1a958:	ldr	r0, [pc, r0]
   1a95c:	ldr	r1, [pc, #1608]	; 1afac <yy_get_next_buffer+0x800>
   1a960:	ldr	r1, [pc, r1]
   1a964:	add	r0, r0, r1, lsl #2
   1a968:	ldr	r0, [r0]
   1a96c:	ldr	r0, [r0, #12]
   1a970:	ldr	r1, [fp, #-16]
   1a974:	sub	r0, r0, r1
   1a978:	sub	r0, r0, #1
   1a97c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a980:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a984:	cmp	r0, #0
   1a988:	bgt	1aac0 <yy_get_next_buffer+0x314>
   1a98c:	ldr	r0, [pc, #1468]	; 1af50 <yy_get_next_buffer+0x7a4>
   1a990:	add	r0, pc, r0
   1a994:	ldr	r1, [pc, #1556]	; 1afb0 <yy_get_next_buffer+0x804>
   1a998:	ldr	r1, [pc, r1]
   1a99c:	ldr	r2, [pc, #1552]	; 1afb4 <yy_get_next_buffer+0x808>
   1a9a0:	ldr	r2, [pc, r2]
   1a9a4:	add	r1, r1, r2, lsl #2
   1a9a8:	ldr	r1, [r1]
   1a9ac:	str	r1, [sp, #32]
   1a9b0:	ldr	r0, [r0]
   1a9b4:	ldr	r1, [sp, #32]
   1a9b8:	ldr	r1, [r1, #4]
   1a9bc:	sub	r0, r0, r1
   1a9c0:	str	r0, [sp, #28]
   1a9c4:	ldr	r0, [sp, #32]
   1a9c8:	ldr	r0, [r0, #20]
   1a9cc:	cmp	r0, #0
   1a9d0:	beq	1aa48 <yy_get_next_buffer+0x29c>
   1a9d4:	ldr	r0, [sp, #32]
   1a9d8:	ldr	r0, [r0, #12]
   1a9dc:	lsl	r0, r0, #1
   1a9e0:	str	r0, [sp, #24]
   1a9e4:	ldr	r0, [sp, #24]
   1a9e8:	cmp	r0, #0
   1a9ec:	bgt	1aa14 <yy_get_next_buffer+0x268>
   1a9f0:	ldr	r0, [sp, #32]
   1a9f4:	ldr	r0, [r0, #12]
   1a9f8:	movw	r1, #8
   1a9fc:	sdiv	r0, r0, r1
   1aa00:	ldr	r1, [sp, #32]
   1aa04:	ldr	r2, [r1, #12]
   1aa08:	add	r0, r2, r0
   1aa0c:	str	r0, [r1, #12]
   1aa10:	b	1aa24 <yy_get_next_buffer+0x278>
   1aa14:	ldr	r0, [sp, #32]
   1aa18:	ldr	r1, [r0, #12]
   1aa1c:	lsl	r1, r1, #1
   1aa20:	str	r1, [r0, #12]
   1aa24:	ldr	r0, [sp, #32]
   1aa28:	ldr	r0, [r0, #4]
   1aa2c:	ldr	r1, [sp, #32]
   1aa30:	ldr	r1, [r1, #12]
   1aa34:	add	r1, r1, #2
   1aa38:	bl	1bdcc <sfbpf_realloc>
   1aa3c:	ldr	r1, [sp, #32]
   1aa40:	str	r0, [r1, #4]
   1aa44:	b	1aa54 <yy_get_next_buffer+0x2a8>
   1aa48:	ldr	r0, [sp, #32]
   1aa4c:	movw	r1, #0
   1aa50:	str	r1, [r0, #4]
   1aa54:	ldr	r0, [sp, #32]
   1aa58:	ldr	r0, [r0, #4]
   1aa5c:	movw	r1, #0
   1aa60:	cmp	r0, r1
   1aa64:	bne	1aa74 <yy_get_next_buffer+0x2c8>
   1aa68:	ldr	r0, [pc, #1252]	; 1af54 <yy_get_next_buffer+0x7a8>
   1aa6c:	add	r0, pc, r0
   1aa70:	bl	1b158 <yy_fatal_error>
   1aa74:	ldr	r0, [sp, #32]
   1aa78:	ldr	r0, [r0, #4]
   1aa7c:	ldr	r1, [sp, #28]
   1aa80:	add	r0, r0, r1
   1aa84:	ldr	r1, [pc, #1324]	; 1afb8 <yy_get_next_buffer+0x80c>
   1aa88:	add	r1, pc, r1
   1aa8c:	str	r0, [r1]
   1aa90:	ldr	r0, [pc, #1316]	; 1afbc <yy_get_next_buffer+0x810>
   1aa94:	ldr	r0, [pc, r0]
   1aa98:	ldr	r1, [pc, #1312]	; 1afc0 <yy_get_next_buffer+0x814>
   1aa9c:	ldr	r1, [pc, r1]
   1aaa0:	add	r0, r0, r1, lsl #2
   1aaa4:	ldr	r0, [r0]
   1aaa8:	ldr	r0, [r0, #12]
   1aaac:	ldr	r1, [fp, #-16]
   1aab0:	sub	r0, r0, r1
   1aab4:	sub	r0, r0, #1
   1aab8:	str	r0, [fp, #-28]	; 0xffffffe4
   1aabc:	b	1a980 <yy_get_next_buffer+0x1d4>
   1aac0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1aac4:	cmp	r0, #8192	; 0x2000
   1aac8:	ble	1aad4 <yy_get_next_buffer+0x328>
   1aacc:	movw	r0, #8192	; 0x2000
   1aad0:	str	r0, [fp, #-28]	; 0xffffffe4
   1aad4:	ldr	r0, [pc, #1256]	; 1afc4 <yy_get_next_buffer+0x818>
   1aad8:	ldr	r0, [pc, r0]
   1aadc:	ldr	r1, [pc, #1252]	; 1afc8 <yy_get_next_buffer+0x81c>
   1aae0:	ldr	r1, [pc, r1]
   1aae4:	add	r0, r0, r1, lsl #2
   1aae8:	ldr	r0, [r0]
   1aaec:	ldr	r0, [r0, #24]
   1aaf0:	cmp	r0, #0
   1aaf4:	beq	1ac34 <yy_get_next_buffer+0x488>
   1aaf8:	movw	r0, #42	; 0x2a
   1aafc:	str	r0, [sp, #20]
   1ab00:	movw	r0, #0
   1ab04:	str	r0, [sp, #16]
   1ab08:	ldr	r0, [sp, #16]
   1ab0c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ab10:	cmp	r0, r1
   1ab14:	movw	r0, #0
   1ab18:	str	r0, [sp, #8]
   1ab1c:	bge	1ab58 <yy_get_next_buffer+0x3ac>
   1ab20:	ldr	r0, [pc, #1048]	; 1af40 <yy_get_next_buffer+0x794>
   1ab24:	add	r0, pc, r0
   1ab28:	ldr	r0, [r0]
   1ab2c:	bl	1054 <getc@plt>
   1ab30:	str	r0, [sp, #20]
   1ab34:	cmn	r0, #1
   1ab38:	movw	r0, #0
   1ab3c:	str	r0, [sp, #8]
   1ab40:	beq	1ab58 <yy_get_next_buffer+0x3ac>
   1ab44:	ldr	r0, [sp, #20]
   1ab48:	cmp	r0, #10
   1ab4c:	movw	r0, #0
   1ab50:	movne	r0, #1
   1ab54:	str	r0, [sp, #8]
   1ab58:	ldr	r0, [sp, #8]
   1ab5c:	tst	r0, #1
   1ab60:	beq	1aba8 <yy_get_next_buffer+0x3fc>
   1ab64:	ldr	r0, [sp, #20]
   1ab68:	ldr	r1, [pc, #1116]	; 1afcc <yy_get_next_buffer+0x820>
   1ab6c:	ldr	r1, [pc, r1]
   1ab70:	ldr	r2, [pc, #1112]	; 1afd0 <yy_get_next_buffer+0x824>
   1ab74:	ldr	r2, [pc, r2]
   1ab78:	add	r1, r1, r2, lsl #2
   1ab7c:	ldr	r1, [r1]
   1ab80:	ldr	r1, [r1, #4]
   1ab84:	ldr	r2, [fp, #-16]
   1ab88:	add	r1, r1, r2
   1ab8c:	ldr	r2, [sp, #16]
   1ab90:	add	r1, r1, r2
   1ab94:	strb	r0, [r1]
   1ab98:	ldr	r0, [sp, #16]
   1ab9c:	add	r0, r0, #1
   1aba0:	str	r0, [sp, #16]
   1aba4:	b	1ab08 <yy_get_next_buffer+0x35c>
   1aba8:	ldr	r0, [sp, #20]
   1abac:	cmp	r0, #10
   1abb0:	bne	1abf0 <yy_get_next_buffer+0x444>
   1abb4:	ldr	r0, [sp, #20]
   1abb8:	ldr	r1, [pc, #1044]	; 1afd4 <yy_get_next_buffer+0x828>
   1abbc:	ldr	r1, [pc, r1]
   1abc0:	ldr	r2, [pc, #1040]	; 1afd8 <yy_get_next_buffer+0x82c>
   1abc4:	ldr	r2, [pc, r2]
   1abc8:	add	r1, r1, r2, lsl #2
   1abcc:	ldr	r1, [r1]
   1abd0:	ldr	r1, [r1, #4]
   1abd4:	ldr	r2, [fp, #-16]
   1abd8:	add	r1, r1, r2
   1abdc:	ldr	r2, [sp, #16]
   1abe0:	add	r3, r2, #1
   1abe4:	str	r3, [sp, #16]
   1abe8:	add	r1, r1, r2
   1abec:	strb	r0, [r1]
   1abf0:	ldr	r0, [sp, #20]
   1abf4:	cmn	r0, #1
   1abf8:	bne	1ac20 <yy_get_next_buffer+0x474>
   1abfc:	ldr	r0, [pc, #832]	; 1af44 <yy_get_next_buffer+0x798>
   1ac00:	add	r0, pc, r0
   1ac04:	ldr	r0, [r0]
   1ac08:	bl	ed4 <ferror@plt>
   1ac0c:	cmp	r0, #0
   1ac10:	beq	1ac20 <yy_get_next_buffer+0x474>
   1ac14:	ldr	r0, [pc, #816]	; 1af4c <yy_get_next_buffer+0x7a0>
   1ac18:	add	r0, pc, r0
   1ac1c:	bl	1b158 <yy_fatal_error>
   1ac20:	ldr	r0, [pc, #800]	; 1af48 <yy_get_next_buffer+0x79c>
   1ac24:	add	r0, pc, r0
   1ac28:	ldr	r1, [sp, #16]
   1ac2c:	str	r1, [r0]
   1ac30:	b	1ad08 <yy_get_next_buffer+0x55c>
   1ac34:	bl	f88 <__errno_location@plt>
   1ac38:	movw	lr, #0
   1ac3c:	str	lr, [r0]
   1ac40:	ldr	r0, [pc, #744]	; 1af30 <yy_get_next_buffer+0x784>
   1ac44:	add	r0, pc, r0
   1ac48:	ldr	r1, [pc, #908]	; 1afdc <yy_get_next_buffer+0x830>
   1ac4c:	ldr	r1, [pc, r1]
   1ac50:	ldr	r2, [pc, #904]	; 1afe0 <yy_get_next_buffer+0x834>
   1ac54:	ldr	r2, [pc, r2]
   1ac58:	add	r1, r1, r2, lsl #2
   1ac5c:	ldr	r1, [r1]
   1ac60:	ldr	r1, [r1, #4]
   1ac64:	ldr	r2, [fp, #-16]
   1ac68:	add	r1, r1, r2
   1ac6c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ac70:	ldr	r3, [r0]
   1ac74:	mov	r0, r1
   1ac78:	movw	r1, #1
   1ac7c:	bl	f1c <fread@plt>
   1ac80:	ldr	r1, [pc, #676]	; 1af2c <yy_get_next_buffer+0x780>
   1ac84:	add	r1, pc, r1
   1ac88:	str	r0, [r1]
   1ac8c:	cmp	r0, #0
   1ac90:	movw	r0, #0
   1ac94:	str	r0, [sp, #4]
   1ac98:	bne	1acbc <yy_get_next_buffer+0x510>
   1ac9c:	ldr	r0, [pc, #656]	; 1af34 <yy_get_next_buffer+0x788>
   1aca0:	add	r0, pc, r0
   1aca4:	ldr	r0, [r0]
   1aca8:	bl	ed4 <ferror@plt>
   1acac:	cmp	r0, #0
   1acb0:	movw	r0, #0
   1acb4:	movne	r0, #1
   1acb8:	str	r0, [sp, #4]
   1acbc:	ldr	r0, [sp, #4]
   1acc0:	tst	r0, #1
   1acc4:	beq	1ad04 <yy_get_next_buffer+0x558>
   1acc8:	bl	f88 <__errno_location@plt>
   1accc:	ldr	r0, [r0]
   1acd0:	cmp	r0, #4
   1acd4:	beq	1ace4 <yy_get_next_buffer+0x538>
   1acd8:	ldr	r0, [pc, #604]	; 1af3c <yy_get_next_buffer+0x790>
   1acdc:	add	r0, pc, r0
   1ace0:	bl	1b158 <yy_fatal_error>
   1ace4:	bl	f88 <__errno_location@plt>
   1ace8:	ldr	lr, [pc, #584]	; 1af38 <yy_get_next_buffer+0x78c>
   1acec:	add	lr, pc, lr
   1acf0:	movw	r1, #0
   1acf4:	str	r1, [r0]
   1acf8:	ldr	r0, [lr]
   1acfc:	bl	ff4 <clearerr@plt>
   1ad00:	b	1ac40 <yy_get_next_buffer+0x494>
   1ad04:	b	1ad08 <yy_get_next_buffer+0x55c>
   1ad08:	ldr	r0, [pc, #724]	; 1afe4 <yy_get_next_buffer+0x838>
   1ad0c:	ldr	r0, [pc, r0]
   1ad10:	ldr	r1, [pc, #720]	; 1afe8 <yy_get_next_buffer+0x83c>
   1ad14:	ldr	r1, [pc, r1]
   1ad18:	ldr	r2, [pc, #716]	; 1afec <yy_get_next_buffer+0x840>
   1ad1c:	ldr	r2, [pc, r2]
   1ad20:	add	r1, r1, r2, lsl #2
   1ad24:	ldr	r1, [r1]
   1ad28:	str	r0, [r1, #16]
   1ad2c:	ldr	r0, [pc, #548]	; 1af58 <yy_get_next_buffer+0x7ac>
   1ad30:	add	r0, pc, r0
   1ad34:	ldr	r0, [r0]
   1ad38:	cmp	r0, #0
   1ad3c:	bne	1ad94 <yy_get_next_buffer+0x5e8>
   1ad40:	ldr	r0, [fp, #-16]
   1ad44:	cmp	r0, #0
   1ad48:	bne	1ad68 <yy_get_next_buffer+0x5bc>
   1ad4c:	ldr	r0, [pc, #520]	; 1af5c <yy_get_next_buffer+0x7b0>
   1ad50:	add	r0, pc, r0
   1ad54:	movw	r1, #1
   1ad58:	str	r1, [fp, #-24]	; 0xffffffe8
   1ad5c:	ldr	r0, [r0]
   1ad60:	bl	1b058 <sfbpf_restart>
   1ad64:	b	1ad90 <yy_get_next_buffer+0x5e4>
   1ad68:	mov	r0, #2
   1ad6c:	str	r0, [fp, #-24]	; 0xffffffe8
   1ad70:	ldr	r0, [pc, #632]	; 1aff0 <yy_get_next_buffer+0x844>
   1ad74:	ldr	r0, [pc, r0]
   1ad78:	ldr	r1, [pc, #628]	; 1aff4 <yy_get_next_buffer+0x848>
   1ad7c:	ldr	r1, [pc, r1]
   1ad80:	add	r0, r0, r1, lsl #2
   1ad84:	ldr	r0, [r0]
   1ad88:	movw	r1, #2
   1ad8c:	str	r1, [r0, #44]	; 0x2c
   1ad90:	b	1ad9c <yy_get_next_buffer+0x5f0>
   1ad94:	movw	r0, #0
   1ad98:	str	r0, [fp, #-24]	; 0xffffffe8
   1ad9c:	ldr	r0, [pc, #596]	; 1aff8 <yy_get_next_buffer+0x84c>
   1ada0:	ldr	r0, [pc, r0]
   1ada4:	ldr	r1, [fp, #-16]
   1ada8:	add	r0, r0, r1
   1adac:	ldr	r1, [pc, #584]	; 1affc <yy_get_next_buffer+0x850>
   1adb0:	ldr	r1, [pc, r1]
   1adb4:	ldr	r2, [pc, #580]	; 1b000 <yy_get_next_buffer+0x854>
   1adb8:	ldr	r2, [pc, r2]
   1adbc:	add	r1, r1, r2, lsl #2
   1adc0:	ldr	r1, [r1]
   1adc4:	ldr	r1, [r1, #12]
   1adc8:	cmp	r0, r1
   1adcc:	ble	1ae78 <yy_get_next_buffer+0x6cc>
   1add0:	ldr	r0, [pc, #556]	; 1b004 <yy_get_next_buffer+0x858>
   1add4:	ldr	r0, [pc, r0]
   1add8:	ldr	r1, [fp, #-16]
   1addc:	add	r1, r0, r1
   1ade0:	add	r0, r1, r0, asr #1
   1ade4:	str	r0, [sp, #12]
   1ade8:	ldr	r0, [pc, #536]	; 1b008 <yy_get_next_buffer+0x85c>
   1adec:	ldr	r0, [pc, r0]
   1adf0:	ldr	r1, [pc, #532]	; 1b00c <yy_get_next_buffer+0x860>
   1adf4:	ldr	r1, [pc, r1]
   1adf8:	ldr	r0, [r0, r1, lsl #2]
   1adfc:	ldr	r0, [r0, #4]
   1ae00:	ldr	r1, [sp, #12]
   1ae04:	bl	1bdcc <sfbpf_realloc>
   1ae08:	ldr	r1, [pc, #512]	; 1b010 <yy_get_next_buffer+0x864>
   1ae0c:	ldr	r1, [pc, r1]
   1ae10:	ldr	lr, [pc, #508]	; 1b014 <yy_get_next_buffer+0x868>
   1ae14:	ldr	lr, [pc, lr]
   1ae18:	ldr	r1, [r1, lr, lsl #2]
   1ae1c:	str	r0, [r1, #4]
   1ae20:	ldr	r0, [pc, #496]	; 1b018 <yy_get_next_buffer+0x86c>
   1ae24:	ldr	r0, [pc, r0]
   1ae28:	ldr	r1, [pc, #492]	; 1b01c <yy_get_next_buffer+0x870>
   1ae2c:	ldr	r1, [pc, r1]
   1ae30:	add	r0, r0, r1, lsl #2
   1ae34:	ldr	r0, [r0]
   1ae38:	ldr	r0, [r0, #4]
   1ae3c:	movw	r1, #0
   1ae40:	cmp	r0, r1
   1ae44:	bne	1ae54 <yy_get_next_buffer+0x6a8>
   1ae48:	ldr	r0, [pc, #272]	; 1af60 <yy_get_next_buffer+0x7b4>
   1ae4c:	add	r0, pc, r0
   1ae50:	bl	1b158 <yy_fatal_error>
   1ae54:	ldr	r0, [sp, #12]
   1ae58:	sub	r0, r0, #2
   1ae5c:	ldr	r1, [pc, #444]	; 1b020 <yy_get_next_buffer+0x874>
   1ae60:	ldr	r1, [pc, r1]
   1ae64:	ldr	r2, [pc, #440]	; 1b024 <yy_get_next_buffer+0x878>
   1ae68:	ldr	r2, [pc, r2]
   1ae6c:	add	r1, r1, r2, lsl #2
   1ae70:	ldr	r1, [r1]
   1ae74:	str	r0, [r1, #12]
   1ae78:	ldr	r0, [pc, #228]	; 1af64 <yy_get_next_buffer+0x7b8>
   1ae7c:	add	r0, pc, r0
   1ae80:	ldr	r1, [fp, #-16]
   1ae84:	ldr	r2, [pc, #412]	; 1b028 <yy_get_next_buffer+0x87c>
   1ae88:	add	r2, pc, r2
   1ae8c:	ldr	r3, [pc, #408]	; 1b02c <yy_get_next_buffer+0x880>
   1ae90:	ldr	r3, [pc, r3]
   1ae94:	add	r1, r3, r1
   1ae98:	str	r1, [r2]
   1ae9c:	ldr	r1, [pc, #396]	; 1b030 <yy_get_next_buffer+0x884>
   1aea0:	ldr	r1, [pc, r1]
   1aea4:	ldr	r2, [pc, #392]	; 1b034 <yy_get_next_buffer+0x888>
   1aea8:	ldr	r2, [pc, r2]
   1aeac:	ldr	r1, [r1, r2, lsl #2]
   1aeb0:	ldr	r1, [r1, #4]
   1aeb4:	ldr	r2, [pc, #380]	; 1b038 <yy_get_next_buffer+0x88c>
   1aeb8:	ldr	r2, [pc, r2]
   1aebc:	mov	r3, #0
   1aec0:	strb	r3, [r1, r2]
   1aec4:	ldr	r1, [pc, #368]	; 1b03c <yy_get_next_buffer+0x890>
   1aec8:	ldr	r1, [pc, r1]
   1aecc:	ldr	r2, [pc, #364]	; 1b040 <yy_get_next_buffer+0x894>
   1aed0:	ldr	r2, [pc, r2]
   1aed4:	ldr	r1, [r1, r2, lsl #2]
   1aed8:	ldr	r1, [r1, #4]
   1aedc:	ldr	r2, [pc, #352]	; 1b044 <yy_get_next_buffer+0x898>
   1aee0:	ldr	r2, [pc, r2]
   1aee4:	add	r1, r1, r2
   1aee8:	strb	r3, [r1, #1]
   1aeec:	ldr	r1, [pc, #340]	; 1b048 <yy_get_next_buffer+0x89c>
   1aef0:	ldr	r1, [pc, r1]
   1aef4:	ldr	r2, [pc, #336]	; 1b04c <yy_get_next_buffer+0x8a0>
   1aef8:	ldr	r2, [pc, r2]
   1aefc:	add	r1, r1, r2, lsl #2
   1af00:	ldr	r1, [r1]
   1af04:	ldr	r1, [r1, #4]
   1af08:	str	r1, [r0]
   1af0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1af10:	str	r0, [fp, #-4]
   1af14:	ldr	r0, [fp, #-4]
   1af18:	mov	sp, fp
   1af1c:	pop	{fp, pc}
   1af20:	.word	0x00020388
   1af24:	.word	0x000202fc
   1af28:	.word	0x00020298
   1af2c:	.word	0x0001fec0
   1af30:	.word	0x0001fed4
   1af34:	.word	0x0001fe78
   1af38:	.word	0x0001fe2c
   1af3c:	.word	0x0000e16a
   1af40:	.word	0x0001fff4
   1af44:	.word	0x0001ff18
   1af48:	.word	0x0001ff20
   1af4c:	.word	0x0000e22e
   1af50:	.word	0x000201a4
   1af54:	.word	0x0000e3ae
   1af58:	.word	0x0001fe14
   1af5c:	.word	0x0001fdc8
   1af60:	.word	0x0000e017
   1af64:	.word	0x0001fd14
   1af68:	.word	0x0002033c
   1af6c:	.word	0x000202d8
   1af70:	.word	0x0000e5be
   1af74:	.word	0x00020368
   1af78:	.word	0x00020364
   1af7c:	.word	0x000203b0
   1af80:	.word	0x00020348
   1af84:	.word	0x00020338
   1af88:	.word	0x00020334
   1af8c:	.word	0x000202fc
   1af90:	.word	0x000202f8
   1af94:	.word	0x0002022c
   1af98:	.word	0x00020228
   1af9c:	.word	0x00020220
   1afa0:	.word	0x000201f8
   1afa4:	.word	0x000201f4
   1afa8:	.word	0x000201d4
   1afac:	.word	0x000201d0
   1afb0:	.word	0x00020194
   1afb4:	.word	0x00020190
   1afb8:	.word	0x000200ac
   1afbc:	.word	0x00020098
   1afc0:	.word	0x00020094
   1afc4:	.word	0x00020054
   1afc8:	.word	0x00020050
   1afcc:	.word	0x0001ffc0
   1afd0:	.word	0x0001ffbc
   1afd4:	.word	0x0001ff70
   1afd8:	.word	0x0001ff6c
   1afdc:	.word	0x0001fee0
   1afe0:	.word	0x0001fedc
   1afe4:	.word	0x0001fe38
   1afe8:	.word	0x0001fe18
   1afec:	.word	0x0001fe14
   1aff0:	.word	0x0001fdb8
   1aff4:	.word	0x0001fdb4
   1aff8:	.word	0x0001fda4
   1affc:	.word	0x0001fd7c
   1b000:	.word	0x0001fd78
   1b004:	.word	0x0001fd70
   1b008:	.word	0x0001fd40
   1b00c:	.word	0x0001fd3c
   1b010:	.word	0x0001fd20
   1b014:	.word	0x0001fd1c
   1b018:	.word	0x0001fd08
   1b01c:	.word	0x0001fd04
   1b020:	.word	0x0001fccc
   1b024:	.word	0x0001fcc8
   1b028:	.word	0x0001fcbc
   1b02c:	.word	0x0001fcb4
   1b030:	.word	0x0001fc8c
   1b034:	.word	0x0001fc88
   1b038:	.word	0x0001fc8c
   1b03c:	.word	0x0001fc64
   1b040:	.word	0x0001fc60
   1b044:	.word	0x0001fc64
   1b048:	.word	0x0001fc3c
   1b04c:	.word	0x0001fc38

0001b050 <sfbpf_wrap>:
   1b050:	movw	r0, #1
   1b054:	bx	lr

0001b058 <sfbpf_restart>:
   1b058:	push	{fp, lr}
   1b05c:	mov	fp, sp
   1b060:	sub	sp, sp, #8
   1b064:	ldr	r1, [pc, #200]	; 1b134 <sfbpf_restart+0xdc>
   1b068:	add	r1, pc, r1
   1b06c:	str	r0, [sp, #4]
   1b070:	ldr	r0, [r1]
   1b074:	movw	r1, #0
   1b078:	cmp	r0, r1
   1b07c:	beq	1b0a8 <sfbpf_restart+0x50>
   1b080:	ldr	r0, [pc, #180]	; 1b13c <sfbpf_restart+0xe4>
   1b084:	ldr	r0, [pc, r0]
   1b088:	ldr	r1, [pc, #176]	; 1b140 <sfbpf_restart+0xe8>
   1b08c:	ldr	r1, [pc, r1]
   1b090:	add	r0, r0, r1, lsl #2
   1b094:	ldr	r0, [r0]
   1b098:	movw	r1, #0
   1b09c:	cmp	r0, r1
   1b0a0:	bne	1b0d8 <sfbpf_restart+0x80>
   1b0a4:	b	1b0ac <sfbpf_restart+0x54>
   1b0a8:	b	1b0ac <sfbpf_restart+0x54>
   1b0ac:	bl	19fe8 <sfbpf_ensure_buffer_stack>
   1b0b0:	ldr	r0, [pc, #140]	; 1b144 <sfbpf_restart+0xec>
   1b0b4:	ldr	r0, [pc, r0]
   1b0b8:	mov	r1, #16384	; 0x4000
   1b0bc:	bl	1a1a8 <sfbpf__create_buffer>
   1b0c0:	ldr	r1, [pc, #128]	; 1b148 <sfbpf_restart+0xf0>
   1b0c4:	ldr	r1, [pc, r1]
   1b0c8:	ldr	lr, [pc, #124]	; 1b14c <sfbpf_restart+0xf4>
   1b0cc:	ldr	lr, [pc, lr]
   1b0d0:	add	r1, r1, lr, lsl #2
   1b0d4:	str	r0, [r1]
   1b0d8:	ldr	r0, [pc, #88]	; 1b138 <sfbpf_restart+0xe0>
   1b0dc:	add	r0, pc, r0
   1b0e0:	ldr	r0, [r0]
   1b0e4:	movw	r1, #0
   1b0e8:	cmp	r0, r1
   1b0ec:	beq	1b110 <sfbpf_restart+0xb8>
   1b0f0:	ldr	r0, [pc, #88]	; 1b150 <sfbpf_restart+0xf8>
   1b0f4:	ldr	r0, [pc, r0]
   1b0f8:	ldr	r1, [pc, #84]	; 1b154 <sfbpf_restart+0xfc>
   1b0fc:	ldr	r1, [pc, r1]
   1b100:	add	r0, r0, r1, lsl #2
   1b104:	ldr	r0, [r0]
   1b108:	str	r0, [sp]
   1b10c:	b	1b11c <sfbpf_restart+0xc4>
   1b110:	movw	r0, #0
   1b114:	str	r0, [sp]
   1b118:	b	1b11c <sfbpf_restart+0xc4>
   1b11c:	ldr	r0, [sp]
   1b120:	ldr	r1, [sp, #4]
   1b124:	bl	1b19c <sfbpf__init_buffer>
   1b128:	bl	1a254 <sfbpf__load_buffer_state>
   1b12c:	mov	sp, fp
   1b130:	pop	{fp, pc}
   1b134:	.word	0x0001fac4
   1b138:	.word	0x0001fa50
   1b13c:	.word	0x0001faa8
   1b140:	.word	0x0001faa4
   1b144:	.word	0x0001fa64
   1b148:	.word	0x0001fa68
   1b14c:	.word	0x0001fa64
   1b150:	.word	0x0001fa38
   1b154:	.word	0x0001fa34

0001b158 <yy_fatal_error>:
   1b158:	push	{fp, lr}
   1b15c:	mov	fp, sp
   1b160:	sub	sp, sp, #8
   1b164:	ldr	r1, [pc, #40]	; 1b194 <yy_fatal_error+0x3c>
   1b168:	add	r1, pc, r1
   1b16c:	ldr	r2, [pc, #36]	; 1b198 <yy_fatal_error+0x40>
   1b170:	ldr	r2, [pc, r2]
   1b174:	str	r0, [sp, #4]
   1b178:	ldr	r0, [r2]
   1b17c:	ldr	r2, [sp, #4]
   1b180:	bl	f7c <fprintf@plt>
   1b184:	movw	r1, #2
   1b188:	str	r0, [sp]
   1b18c:	mov	r0, r1
   1b190:	bl	f58 <exit@plt>
   1b194:	.word	0x00000dcc
   1b198:	.word	0x0001ef48

0001b19c <sfbpf__init_buffer>:
   1b19c:	push	{fp, lr}
   1b1a0:	mov	fp, sp
   1b1a4:	sub	sp, sp, #32
   1b1a8:	str	r0, [fp, #-4]
   1b1ac:	str	r1, [fp, #-8]
   1b1b0:	bl	f88 <__errno_location@plt>
   1b1b4:	ldr	r0, [r0]
   1b1b8:	str	r0, [fp, #-12]
   1b1bc:	ldr	r0, [fp, #-4]
   1b1c0:	bl	1b568 <sfbpf__flush_buffer>
   1b1c4:	ldr	r0, [pc, #236]	; 1b2b8 <sfbpf__init_buffer+0x11c>
   1b1c8:	add	r0, pc, r0
   1b1cc:	ldr	r1, [fp, #-8]
   1b1d0:	ldr	lr, [fp, #-4]
   1b1d4:	str	r1, [lr]
   1b1d8:	ldr	r1, [fp, #-4]
   1b1dc:	movw	lr, #1
   1b1e0:	str	lr, [r1, #40]	; 0x28
   1b1e4:	ldr	r1, [fp, #-4]
   1b1e8:	ldr	r0, [r0]
   1b1ec:	movw	lr, #0
   1b1f0:	cmp	r0, lr
   1b1f4:	str	r1, [sp, #16]
   1b1f8:	beq	1b21c <sfbpf__init_buffer+0x80>
   1b1fc:	ldr	r0, [pc, #184]	; 1b2bc <sfbpf__init_buffer+0x120>
   1b200:	ldr	r0, [pc, r0]
   1b204:	ldr	r1, [pc, #180]	; 1b2c0 <sfbpf__init_buffer+0x124>
   1b208:	ldr	r1, [pc, r1]
   1b20c:	add	r0, r0, r1, lsl #2
   1b210:	ldr	r0, [r0]
   1b214:	str	r0, [sp, #12]
   1b218:	b	1b228 <sfbpf__init_buffer+0x8c>
   1b21c:	movw	r0, #0
   1b220:	str	r0, [sp, #12]
   1b224:	b	1b228 <sfbpf__init_buffer+0x8c>
   1b228:	ldr	r0, [sp, #12]
   1b22c:	ldr	r1, [sp, #16]
   1b230:	cmp	r1, r0
   1b234:	beq	1b250 <sfbpf__init_buffer+0xb4>
   1b238:	ldr	r0, [fp, #-4]
   1b23c:	movw	r1, #1
   1b240:	str	r1, [r0, #32]
   1b244:	ldr	r0, [fp, #-4]
   1b248:	movw	r1, #0
   1b24c:	str	r1, [r0, #36]	; 0x24
   1b250:	ldr	r0, [fp, #-8]
   1b254:	movw	r1, #0
   1b258:	cmp	r0, r1
   1b25c:	beq	1b284 <sfbpf__init_buffer+0xe8>
   1b260:	ldr	r0, [fp, #-8]
   1b264:	bl	fc4 <fileno@plt>
   1b268:	bl	103c <isatty@plt>
   1b26c:	cmp	r0, #0
   1b270:	movw	r0, #0
   1b274:	movgt	r0, #1
   1b278:	and	r0, r0, #1
   1b27c:	str	r0, [sp, #8]
   1b280:	b	1b290 <sfbpf__init_buffer+0xf4>
   1b284:	movw	r0, #0
   1b288:	str	r0, [sp, #8]
   1b28c:	b	1b290 <sfbpf__init_buffer+0xf4>
   1b290:	ldr	r0, [sp, #8]
   1b294:	ldr	r1, [fp, #-4]
   1b298:	str	r0, [r1, #24]
   1b29c:	ldr	r0, [fp, #-12]
   1b2a0:	str	r0, [sp, #4]
   1b2a4:	bl	f88 <__errno_location@plt>
   1b2a8:	ldr	r1, [sp, #4]
   1b2ac:	str	r1, [r0]
   1b2b0:	mov	sp, fp
   1b2b4:	pop	{fp, pc}
   1b2b8:	.word	0x0001f964
   1b2bc:	.word	0x0001f92c
   1b2c0:	.word	0x0001f928

0001b2c4 <sfbpf__switch_to_buffer>:
   1b2c4:	push	{fp, lr}
   1b2c8:	mov	fp, sp
   1b2cc:	sub	sp, sp, #8
   1b2d0:	str	r0, [sp, #4]
   1b2d4:	bl	19fe8 <sfbpf_ensure_buffer_stack>
   1b2d8:	ldr	r0, [pc, #296]	; 1b408 <sfbpf__switch_to_buffer+0x144>
   1b2dc:	add	r0, pc, r0
   1b2e0:	ldr	r0, [r0]
   1b2e4:	movw	lr, #0
   1b2e8:	cmp	r0, lr
   1b2ec:	beq	1b310 <sfbpf__switch_to_buffer+0x4c>
   1b2f0:	ldr	r0, [pc, #284]	; 1b414 <sfbpf__switch_to_buffer+0x150>
   1b2f4:	ldr	r0, [pc, r0]
   1b2f8:	ldr	r1, [pc, #280]	; 1b418 <sfbpf__switch_to_buffer+0x154>
   1b2fc:	ldr	r1, [pc, r1]
   1b300:	add	r0, r0, r1, lsl #2
   1b304:	ldr	r0, [r0]
   1b308:	str	r0, [sp]
   1b30c:	b	1b31c <sfbpf__switch_to_buffer+0x58>
   1b310:	movw	r0, #0
   1b314:	str	r0, [sp]
   1b318:	b	1b31c <sfbpf__switch_to_buffer+0x58>
   1b31c:	ldr	r0, [sp]
   1b320:	ldr	r1, [sp, #4]
   1b324:	cmp	r0, r1
   1b328:	bne	1b330 <sfbpf__switch_to_buffer+0x6c>
   1b32c:	b	1b400 <sfbpf__switch_to_buffer+0x13c>
   1b330:	ldr	r0, [pc, #212]	; 1b40c <sfbpf__switch_to_buffer+0x148>
   1b334:	add	r0, pc, r0
   1b338:	ldr	r0, [r0]
   1b33c:	movw	r1, #0
   1b340:	cmp	r0, r1
   1b344:	beq	1b370 <sfbpf__switch_to_buffer+0xac>
   1b348:	ldr	r0, [pc, #204]	; 1b41c <sfbpf__switch_to_buffer+0x158>
   1b34c:	ldr	r0, [pc, r0]
   1b350:	ldr	r1, [pc, #200]	; 1b420 <sfbpf__switch_to_buffer+0x15c>
   1b354:	ldr	r1, [pc, r1]
   1b358:	add	r0, r0, r1, lsl #2
   1b35c:	ldr	r0, [r0]
   1b360:	movw	r1, #0
   1b364:	cmp	r0, r1
   1b368:	bne	1b374 <sfbpf__switch_to_buffer+0xb0>
   1b36c:	b	1b3d0 <sfbpf__switch_to_buffer+0x10c>
   1b370:	b	1b3d0 <sfbpf__switch_to_buffer+0x10c>
   1b374:	ldr	r0, [pc, #168]	; 1b424 <sfbpf__switch_to_buffer+0x160>
   1b378:	add	r0, pc, r0
   1b37c:	ldrb	r0, [r0]
   1b380:	ldr	r1, [pc, #160]	; 1b428 <sfbpf__switch_to_buffer+0x164>
   1b384:	ldr	r1, [pc, r1]
   1b388:	strb	r0, [r1]
   1b38c:	ldr	r0, [pc, #152]	; 1b42c <sfbpf__switch_to_buffer+0x168>
   1b390:	ldr	r0, [pc, r0]
   1b394:	ldr	r1, [pc, #148]	; 1b430 <sfbpf__switch_to_buffer+0x16c>
   1b398:	ldr	r1, [pc, r1]
   1b39c:	ldr	r2, [pc, #144]	; 1b434 <sfbpf__switch_to_buffer+0x170>
   1b3a0:	ldr	r2, [pc, r2]
   1b3a4:	ldr	r1, [r1, r2, lsl #2]
   1b3a8:	str	r0, [r1, #8]
   1b3ac:	ldr	r0, [pc, #132]	; 1b438 <sfbpf__switch_to_buffer+0x174>
   1b3b0:	ldr	r0, [pc, r0]
   1b3b4:	ldr	r1, [pc, #128]	; 1b43c <sfbpf__switch_to_buffer+0x178>
   1b3b8:	ldr	r1, [pc, r1]
   1b3bc:	ldr	r2, [pc, #124]	; 1b440 <sfbpf__switch_to_buffer+0x17c>
   1b3c0:	ldr	r2, [pc, r2]
   1b3c4:	add	r1, r1, r2, lsl #2
   1b3c8:	ldr	r1, [r1]
   1b3cc:	str	r0, [r1, #16]
   1b3d0:	ldr	r0, [sp, #4]
   1b3d4:	ldr	r1, [pc, #104]	; 1b444 <sfbpf__switch_to_buffer+0x180>
   1b3d8:	ldr	r1, [pc, r1]
   1b3dc:	ldr	r2, [pc, #100]	; 1b448 <sfbpf__switch_to_buffer+0x184>
   1b3e0:	ldr	r2, [pc, r2]
   1b3e4:	add	r1, r1, r2, lsl #2
   1b3e8:	str	r0, [r1]
   1b3ec:	bl	1a254 <sfbpf__load_buffer_state>
   1b3f0:	ldr	r0, [pc, #24]	; 1b410 <sfbpf__switch_to_buffer+0x14c>
   1b3f4:	add	r0, pc, r0
   1b3f8:	movw	r1, #1
   1b3fc:	str	r1, [r0]
   1b400:	mov	sp, fp
   1b404:	pop	{fp, pc}
   1b408:	.word	0x0001f850
   1b40c:	.word	0x0001f7f8
   1b410:	.word	0x0001f754
   1b414:	.word	0x0001f838
   1b418:	.word	0x0001f834
   1b41c:	.word	0x0001f7e0
   1b420:	.word	0x0001f7dc
   1b424:	.word	0x0001f7c0
   1b428:	.word	0x0001f7b0
   1b42c:	.word	0x0001f7a4
   1b430:	.word	0x0001f794
   1b434:	.word	0x0001f790
   1b438:	.word	0x0001f794
   1b43c:	.word	0x0001f774
   1b440:	.word	0x0001f770
   1b444:	.word	0x0001f754
   1b448:	.word	0x0001f750

0001b44c <sfbpf_alloc>:
   1b44c:	push	{fp, lr}
   1b450:	mov	fp, sp
   1b454:	sub	sp, sp, #8
   1b458:	str	r0, [sp, #4]
   1b45c:	ldr	r0, [sp, #4]
   1b460:	bl	f28 <malloc@plt>
   1b464:	mov	sp, fp
   1b468:	pop	{fp, pc}

0001b46c <sfbpf__delete_buffer>:
   1b46c:	push	{fp, lr}
   1b470:	mov	fp, sp
   1b474:	sub	sp, sp, #16
   1b478:	str	r0, [fp, #-4]
   1b47c:	ldr	r0, [fp, #-4]
   1b480:	movw	r1, #0
   1b484:	cmp	r0, r1
   1b488:	bne	1b490 <sfbpf__delete_buffer+0x24>
   1b48c:	b	1b52c <sfbpf__delete_buffer+0xc0>
   1b490:	ldr	r0, [pc, #156]	; 1b534 <sfbpf__delete_buffer+0xc8>
   1b494:	add	r0, pc, r0
   1b498:	ldr	r1, [fp, #-4]
   1b49c:	ldr	r0, [r0]
   1b4a0:	movw	r2, #0
   1b4a4:	cmp	r0, r2
   1b4a8:	str	r1, [sp, #8]
   1b4ac:	beq	1b4d0 <sfbpf__delete_buffer+0x64>
   1b4b0:	ldr	r0, [pc, #128]	; 1b538 <sfbpf__delete_buffer+0xcc>
   1b4b4:	ldr	r0, [pc, r0]
   1b4b8:	ldr	r1, [pc, #124]	; 1b53c <sfbpf__delete_buffer+0xd0>
   1b4bc:	ldr	r1, [pc, r1]
   1b4c0:	add	r0, r0, r1, lsl #2
   1b4c4:	ldr	r0, [r0]
   1b4c8:	str	r0, [sp, #4]
   1b4cc:	b	1b4dc <sfbpf__delete_buffer+0x70>
   1b4d0:	movw	r0, #0
   1b4d4:	str	r0, [sp, #4]
   1b4d8:	b	1b4dc <sfbpf__delete_buffer+0x70>
   1b4dc:	ldr	r0, [sp, #4]
   1b4e0:	ldr	r1, [sp, #8]
   1b4e4:	cmp	r1, r0
   1b4e8:	bne	1b508 <sfbpf__delete_buffer+0x9c>
   1b4ec:	ldr	r0, [pc, #76]	; 1b540 <sfbpf__delete_buffer+0xd4>
   1b4f0:	ldr	r0, [pc, r0]
   1b4f4:	ldr	r1, [pc, #72]	; 1b544 <sfbpf__delete_buffer+0xd8>
   1b4f8:	ldr	r1, [pc, r1]
   1b4fc:	add	r0, r0, r1, lsl #2
   1b500:	movw	r1, #0
   1b504:	str	r1, [r0]
   1b508:	ldr	r0, [fp, #-4]
   1b50c:	ldr	r0, [r0, #20]
   1b510:	cmp	r0, #0
   1b514:	beq	1b524 <sfbpf__delete_buffer+0xb8>
   1b518:	ldr	r0, [fp, #-4]
   1b51c:	ldr	r0, [r0, #4]
   1b520:	bl	1b548 <sfbpf_free>
   1b524:	ldr	r0, [fp, #-4]
   1b528:	bl	1b548 <sfbpf_free>
   1b52c:	mov	sp, fp
   1b530:	pop	{fp, pc}
   1b534:	.word	0x0001f698
   1b538:	.word	0x0001f678
   1b53c:	.word	0x0001f674
   1b540:	.word	0x0001f63c
   1b544:	.word	0x0001f638

0001b548 <sfbpf_free>:
   1b548:	push	{fp, lr}
   1b54c:	mov	fp, sp
   1b550:	sub	sp, sp, #8
   1b554:	str	r0, [sp, #4]
   1b558:	ldr	r0, [sp, #4]
   1b55c:	bl	ebc <free@plt>
   1b560:	mov	sp, fp
   1b564:	pop	{fp, pc}

0001b568 <sfbpf__flush_buffer>:
   1b568:	push	{fp, lr}
   1b56c:	mov	fp, sp
   1b570:	sub	sp, sp, #16
   1b574:	str	r0, [fp, #-4]
   1b578:	ldr	r0, [fp, #-4]
   1b57c:	movw	r1, #0
   1b580:	cmp	r0, r1
   1b584:	bne	1b58c <sfbpf__flush_buffer+0x24>
   1b588:	b	1b634 <sfbpf__flush_buffer+0xcc>
   1b58c:	ldr	r0, [pc, #168]	; 1b63c <sfbpf__flush_buffer+0xd4>
   1b590:	add	r0, pc, r0
   1b594:	ldr	r1, [fp, #-4]
   1b598:	movw	r2, #0
   1b59c:	str	r2, [r1, #16]
   1b5a0:	ldr	r1, [fp, #-4]
   1b5a4:	ldr	r1, [r1, #4]
   1b5a8:	movw	r3, #0
   1b5ac:	strb	r3, [r1]
   1b5b0:	ldr	r1, [fp, #-4]
   1b5b4:	ldr	r1, [r1, #4]
   1b5b8:	strb	r3, [r1, #1]
   1b5bc:	ldr	r1, [fp, #-4]
   1b5c0:	ldr	r1, [r1, #4]
   1b5c4:	ldr	r3, [fp, #-4]
   1b5c8:	str	r1, [r3, #8]
   1b5cc:	ldr	r1, [fp, #-4]
   1b5d0:	movw	r3, #1
   1b5d4:	str	r3, [r1, #28]
   1b5d8:	ldr	r1, [fp, #-4]
   1b5dc:	str	r2, [r1, #44]	; 0x2c
   1b5e0:	ldr	r1, [fp, #-4]
   1b5e4:	ldr	r0, [r0]
   1b5e8:	cmp	r0, r2
   1b5ec:	str	r1, [sp, #8]
   1b5f0:	beq	1b614 <sfbpf__flush_buffer+0xac>
   1b5f4:	ldr	r0, [pc, #68]	; 1b640 <sfbpf__flush_buffer+0xd8>
   1b5f8:	ldr	r0, [pc, r0]
   1b5fc:	ldr	r1, [pc, #64]	; 1b644 <sfbpf__flush_buffer+0xdc>
   1b600:	ldr	r1, [pc, r1]
   1b604:	add	r0, r0, r1, lsl #2
   1b608:	ldr	r0, [r0]
   1b60c:	str	r0, [sp, #4]
   1b610:	b	1b620 <sfbpf__flush_buffer+0xb8>
   1b614:	movw	r0, #0
   1b618:	str	r0, [sp, #4]
   1b61c:	b	1b620 <sfbpf__flush_buffer+0xb8>
   1b620:	ldr	r0, [sp, #4]
   1b624:	ldr	r1, [sp, #8]
   1b628:	cmp	r1, r0
   1b62c:	bne	1b634 <sfbpf__flush_buffer+0xcc>
   1b630:	bl	1a254 <sfbpf__load_buffer_state>
   1b634:	mov	sp, fp
   1b638:	pop	{fp, pc}
   1b63c:	.word	0x0001f59c
   1b640:	.word	0x0001f534
   1b644:	.word	0x0001f530

0001b648 <sfbpf_push_buffer_state>:
   1b648:	push	{fp, lr}
   1b64c:	mov	fp, sp
   1b650:	sub	sp, sp, #8
   1b654:	str	r0, [sp, #4]
   1b658:	ldr	r0, [sp, #4]
   1b65c:	movw	r1, #0
   1b660:	cmp	r0, r1
   1b664:	bne	1b66c <sfbpf_push_buffer_state+0x24>
   1b668:	b	1b798 <sfbpf_push_buffer_state+0x150>
   1b66c:	bl	19fe8 <sfbpf_ensure_buffer_stack>
   1b670:	ldr	lr, [pc, #296]	; 1b7a0 <sfbpf_push_buffer_state+0x158>
   1b674:	add	lr, pc, lr
   1b678:	ldr	lr, [lr]
   1b67c:	movw	r0, #0
   1b680:	cmp	lr, r0
   1b684:	beq	1b6b0 <sfbpf_push_buffer_state+0x68>
   1b688:	ldr	r0, [pc, #288]	; 1b7b0 <sfbpf_push_buffer_state+0x168>
   1b68c:	ldr	r0, [pc, r0]
   1b690:	ldr	r1, [pc, #284]	; 1b7b4 <sfbpf_push_buffer_state+0x16c>
   1b694:	ldr	r1, [pc, r1]
   1b698:	add	r0, r0, r1, lsl #2
   1b69c:	ldr	r0, [r0]
   1b6a0:	movw	r1, #0
   1b6a4:	cmp	r0, r1
   1b6a8:	bne	1b6b4 <sfbpf_push_buffer_state+0x6c>
   1b6ac:	b	1b710 <sfbpf_push_buffer_state+0xc8>
   1b6b0:	b	1b710 <sfbpf_push_buffer_state+0xc8>
   1b6b4:	ldr	r0, [pc, #252]	; 1b7b8 <sfbpf_push_buffer_state+0x170>
   1b6b8:	add	r0, pc, r0
   1b6bc:	ldrb	r0, [r0]
   1b6c0:	ldr	r1, [pc, #244]	; 1b7bc <sfbpf_push_buffer_state+0x174>
   1b6c4:	ldr	r1, [pc, r1]
   1b6c8:	strb	r0, [r1]
   1b6cc:	ldr	r0, [pc, #236]	; 1b7c0 <sfbpf_push_buffer_state+0x178>
   1b6d0:	ldr	r0, [pc, r0]
   1b6d4:	ldr	r1, [pc, #232]	; 1b7c4 <sfbpf_push_buffer_state+0x17c>
   1b6d8:	ldr	r1, [pc, r1]
   1b6dc:	ldr	r2, [pc, #228]	; 1b7c8 <sfbpf_push_buffer_state+0x180>
   1b6e0:	ldr	r2, [pc, r2]
   1b6e4:	ldr	r1, [r1, r2, lsl #2]
   1b6e8:	str	r0, [r1, #8]
   1b6ec:	ldr	r0, [pc, #216]	; 1b7cc <sfbpf_push_buffer_state+0x184>
   1b6f0:	ldr	r0, [pc, r0]
   1b6f4:	ldr	r1, [pc, #212]	; 1b7d0 <sfbpf_push_buffer_state+0x188>
   1b6f8:	ldr	r1, [pc, r1]
   1b6fc:	ldr	r2, [pc, #208]	; 1b7d4 <sfbpf_push_buffer_state+0x18c>
   1b700:	ldr	r2, [pc, r2]
   1b704:	add	r1, r1, r2, lsl #2
   1b708:	ldr	r1, [r1]
   1b70c:	str	r0, [r1, #16]
   1b710:	ldr	r0, [pc, #140]	; 1b7a4 <sfbpf_push_buffer_state+0x15c>
   1b714:	add	r0, pc, r0
   1b718:	ldr	r0, [r0]
   1b71c:	movw	r1, #0
   1b720:	cmp	r0, r1
   1b724:	beq	1b750 <sfbpf_push_buffer_state+0x108>
   1b728:	ldr	r0, [pc, #168]	; 1b7d8 <sfbpf_push_buffer_state+0x190>
   1b72c:	ldr	r0, [pc, r0]
   1b730:	ldr	r1, [pc, #164]	; 1b7dc <sfbpf_push_buffer_state+0x194>
   1b734:	ldr	r1, [pc, r1]
   1b738:	add	r0, r0, r1, lsl #2
   1b73c:	ldr	r0, [r0]
   1b740:	movw	r1, #0
   1b744:	cmp	r0, r1
   1b748:	bne	1b754 <sfbpf_push_buffer_state+0x10c>
   1b74c:	b	1b768 <sfbpf_push_buffer_state+0x120>
   1b750:	b	1b768 <sfbpf_push_buffer_state+0x120>
   1b754:	ldr	r0, [pc, #76]	; 1b7a8 <sfbpf_push_buffer_state+0x160>
   1b758:	add	r0, pc, r0
   1b75c:	ldr	r1, [r0]
   1b760:	add	r1, r1, #1
   1b764:	str	r1, [r0]
   1b768:	ldr	r0, [sp, #4]
   1b76c:	ldr	r1, [pc, #108]	; 1b7e0 <sfbpf_push_buffer_state+0x198>
   1b770:	ldr	r1, [pc, r1]
   1b774:	ldr	r2, [pc, #104]	; 1b7e4 <sfbpf_push_buffer_state+0x19c>
   1b778:	ldr	r2, [pc, r2]
   1b77c:	add	r1, r1, r2, lsl #2
   1b780:	str	r0, [r1]
   1b784:	bl	1a254 <sfbpf__load_buffer_state>
   1b788:	ldr	r0, [pc, #28]	; 1b7ac <sfbpf_push_buffer_state+0x164>
   1b78c:	add	r0, pc, r0
   1b790:	movw	r1, #1
   1b794:	str	r1, [r0]
   1b798:	mov	sp, fp
   1b79c:	pop	{fp, pc}
   1b7a0:	.word	0x0001f4b8
   1b7a4:	.word	0x0001f418
   1b7a8:	.word	0x0001f3d8
   1b7ac:	.word	0x0001f3bc
   1b7b0:	.word	0x0001f4a0
   1b7b4:	.word	0x0001f49c
   1b7b8:	.word	0x0001f480
   1b7bc:	.word	0x0001f470
   1b7c0:	.word	0x0001f464
   1b7c4:	.word	0x0001f454
   1b7c8:	.word	0x0001f450
   1b7cc:	.word	0x0001f454
   1b7d0:	.word	0x0001f434
   1b7d4:	.word	0x0001f430
   1b7d8:	.word	0x0001f400
   1b7dc:	.word	0x0001f3fc
   1b7e0:	.word	0x0001f3bc
   1b7e4:	.word	0x0001f3b8

0001b7e8 <sfbpf_pop_buffer_state>:
   1b7e8:	push	{fp, lr}
   1b7ec:	mov	fp, sp
   1b7f0:	sub	sp, sp, #8
   1b7f4:	ldr	r0, [pc, #316]	; 1b938 <sfbpf_pop_buffer_state+0x150>
   1b7f8:	add	r0, pc, r0
   1b7fc:	ldr	r0, [r0]
   1b800:	movw	r1, #0
   1b804:	cmp	r0, r1
   1b808:	beq	1b834 <sfbpf_pop_buffer_state+0x4c>
   1b80c:	ldr	r0, [pc, #316]	; 1b950 <sfbpf_pop_buffer_state+0x168>
   1b810:	ldr	r0, [pc, r0]
   1b814:	ldr	r1, [pc, #312]	; 1b954 <sfbpf_pop_buffer_state+0x16c>
   1b818:	ldr	r1, [pc, r1]
   1b81c:	add	r0, r0, r1, lsl #2
   1b820:	ldr	r0, [r0]
   1b824:	movw	r1, #0
   1b828:	cmp	r0, r1
   1b82c:	bne	1b83c <sfbpf_pop_buffer_state+0x54>
   1b830:	b	1b838 <sfbpf_pop_buffer_state+0x50>
   1b834:	b	1b838 <sfbpf_pop_buffer_state+0x50>
   1b838:	b	1b930 <sfbpf_pop_buffer_state+0x148>
   1b83c:	ldr	r0, [pc, #248]	; 1b93c <sfbpf_pop_buffer_state+0x154>
   1b840:	add	r0, pc, r0
   1b844:	ldr	r0, [r0]
   1b848:	movw	r1, #0
   1b84c:	cmp	r0, r1
   1b850:	beq	1b874 <sfbpf_pop_buffer_state+0x8c>
   1b854:	ldr	r0, [pc, #252]	; 1b958 <sfbpf_pop_buffer_state+0x170>
   1b858:	ldr	r0, [pc, r0]
   1b85c:	ldr	r1, [pc, #248]	; 1b95c <sfbpf_pop_buffer_state+0x174>
   1b860:	ldr	r1, [pc, r1]
   1b864:	add	r0, r0, r1, lsl #2
   1b868:	ldr	r0, [r0]
   1b86c:	str	r0, [sp, #4]
   1b870:	b	1b880 <sfbpf_pop_buffer_state+0x98>
   1b874:	movw	r0, #0
   1b878:	str	r0, [sp, #4]
   1b87c:	b	1b880 <sfbpf_pop_buffer_state+0x98>
   1b880:	ldr	r0, [sp, #4]
   1b884:	ldr	r1, [pc, #180]	; 1b940 <sfbpf_pop_buffer_state+0x158>
   1b888:	add	r1, pc, r1
   1b88c:	str	r1, [sp]
   1b890:	bl	1b46c <sfbpf__delete_buffer>
   1b894:	ldr	r0, [pc, #196]	; 1b960 <sfbpf_pop_buffer_state+0x178>
   1b898:	ldr	r0, [pc, r0]
   1b89c:	ldr	r1, [pc, #192]	; 1b964 <sfbpf_pop_buffer_state+0x17c>
   1b8a0:	ldr	r1, [pc, r1]
   1b8a4:	add	r0, r0, r1, lsl #2
   1b8a8:	movw	r1, #0
   1b8ac:	str	r1, [r0]
   1b8b0:	ldr	r0, [sp]
   1b8b4:	ldr	r1, [r0]
   1b8b8:	cmp	r1, #0
   1b8bc:	bls	1b8d8 <sfbpf_pop_buffer_state+0xf0>
   1b8c0:	ldr	r0, [pc, #124]	; 1b944 <sfbpf_pop_buffer_state+0x15c>
   1b8c4:	add	r0, pc, r0
   1b8c8:	ldr	r1, [r0]
   1b8cc:	mvn	r2, #0
   1b8d0:	add	r1, r1, r2
   1b8d4:	str	r1, [r0]
   1b8d8:	ldr	r0, [pc, #104]	; 1b948 <sfbpf_pop_buffer_state+0x160>
   1b8dc:	add	r0, pc, r0
   1b8e0:	ldr	r0, [r0]
   1b8e4:	movw	r1, #0
   1b8e8:	cmp	r0, r1
   1b8ec:	beq	1b918 <sfbpf_pop_buffer_state+0x130>
   1b8f0:	ldr	r0, [pc, #112]	; 1b968 <sfbpf_pop_buffer_state+0x180>
   1b8f4:	ldr	r0, [pc, r0]
   1b8f8:	ldr	r1, [pc, #108]	; 1b96c <sfbpf_pop_buffer_state+0x184>
   1b8fc:	ldr	r1, [pc, r1]
   1b900:	add	r0, r0, r1, lsl #2
   1b904:	ldr	r0, [r0]
   1b908:	movw	r1, #0
   1b90c:	cmp	r0, r1
   1b910:	bne	1b91c <sfbpf_pop_buffer_state+0x134>
   1b914:	b	1b930 <sfbpf_pop_buffer_state+0x148>
   1b918:	b	1b930 <sfbpf_pop_buffer_state+0x148>
   1b91c:	bl	1a254 <sfbpf__load_buffer_state>
   1b920:	ldr	lr, [pc, #36]	; 1b94c <sfbpf_pop_buffer_state+0x164>
   1b924:	add	lr, pc, lr
   1b928:	movw	r0, #1
   1b92c:	str	r0, [lr]
   1b930:	mov	sp, fp
   1b934:	pop	{fp, pc}
   1b938:	.word	0x0001f334
   1b93c:	.word	0x0001f2ec
   1b940:	.word	0x0001f2a8
   1b944:	.word	0x0001f26c
   1b948:	.word	0x0001f250
   1b94c:	.word	0x0001f224
   1b950:	.word	0x0001f31c
   1b954:	.word	0x0001f318
   1b958:	.word	0x0001f2d4
   1b95c:	.word	0x0001f2d0
   1b960:	.word	0x0001f294
   1b964:	.word	0x0001f290
   1b968:	.word	0x0001f238
   1b96c:	.word	0x0001f234

0001b970 <sfbpf__scan_buffer>:
   1b970:	push	{fp, lr}
   1b974:	mov	fp, sp
   1b978:	sub	sp, sp, #16
   1b97c:	str	r0, [sp, #8]
   1b980:	str	r1, [sp, #4]
   1b984:	ldr	r0, [sp, #4]
   1b988:	cmp	r0, #2
   1b98c:	bcc	1b9c8 <sfbpf__scan_buffer+0x58>
   1b990:	ldr	r0, [sp, #8]
   1b994:	ldr	r1, [sp, #4]
   1b998:	sub	r1, r1, #2
   1b99c:	add	r0, r0, r1
   1b9a0:	ldrb	r0, [r0]
   1b9a4:	cmp	r0, #0
   1b9a8:	bne	1b9c8 <sfbpf__scan_buffer+0x58>
   1b9ac:	ldr	r0, [sp, #8]
   1b9b0:	ldr	r1, [sp, #4]
   1b9b4:	sub	r1, r1, #1
   1b9b8:	add	r0, r0, r1
   1b9bc:	ldrb	r0, [r0]
   1b9c0:	cmp	r0, #0
   1b9c4:	beq	1b9d4 <sfbpf__scan_buffer+0x64>
   1b9c8:	movw	r0, #0
   1b9cc:	str	r0, [fp, #-4]
   1b9d0:	b	1ba78 <sfbpf__scan_buffer+0x108>
   1b9d4:	movw	r0, #48	; 0x30
   1b9d8:	bl	1b44c <sfbpf_alloc>
   1b9dc:	str	r0, [sp]
   1b9e0:	ldr	r0, [sp]
   1b9e4:	movw	lr, #0
   1b9e8:	cmp	r0, lr
   1b9ec:	bne	1b9fc <sfbpf__scan_buffer+0x8c>
   1b9f0:	ldr	r0, [pc, #140]	; 1ba84 <sfbpf__scan_buffer+0x114>
   1b9f4:	add	r0, pc, r0
   1b9f8:	bl	1b158 <yy_fatal_error>
   1b9fc:	ldr	r0, [sp, #4]
   1ba00:	sub	r0, r0, #2
   1ba04:	ldr	r1, [sp]
   1ba08:	str	r0, [r1, #12]
   1ba0c:	ldr	r0, [sp, #8]
   1ba10:	ldr	r1, [sp]
   1ba14:	str	r0, [r1, #4]
   1ba18:	ldr	r1, [sp]
   1ba1c:	str	r0, [r1, #8]
   1ba20:	ldr	r0, [sp]
   1ba24:	movw	r1, #0
   1ba28:	str	r1, [r0, #20]
   1ba2c:	ldr	r0, [sp]
   1ba30:	str	r1, [r0]
   1ba34:	ldr	r0, [sp]
   1ba38:	ldr	r0, [r0, #12]
   1ba3c:	ldr	r2, [sp]
   1ba40:	str	r0, [r2, #16]
   1ba44:	ldr	r0, [sp]
   1ba48:	str	r1, [r0, #24]
   1ba4c:	ldr	r0, [sp]
   1ba50:	movw	r2, #1
   1ba54:	str	r2, [r0, #28]
   1ba58:	ldr	r0, [sp]
   1ba5c:	str	r1, [r0, #40]	; 0x28
   1ba60:	ldr	r0, [sp]
   1ba64:	str	r1, [r0, #44]	; 0x2c
   1ba68:	ldr	r0, [sp]
   1ba6c:	bl	1b2c4 <sfbpf__switch_to_buffer>
   1ba70:	ldr	r0, [sp]
   1ba74:	str	r0, [fp, #-4]
   1ba78:	ldr	r0, [fp, #-4]
   1ba7c:	mov	sp, fp
   1ba80:	pop	{fp, pc}
   1ba84:	.word	0x0000d37d

0001ba88 <sfbpf__scan_string>:
   1ba88:	push	{fp, lr}
   1ba8c:	mov	fp, sp
   1ba90:	sub	sp, sp, #16
   1ba94:	str	r0, [fp, #-4]
   1ba98:	ldr	r0, [fp, #-4]
   1ba9c:	ldr	r1, [fp, #-4]
   1baa0:	str	r0, [sp, #8]
   1baa4:	mov	r0, r1
   1baa8:	bl	f64 <strlen@plt>
   1baac:	ldr	r1, [sp, #8]
   1bab0:	str	r0, [sp, #4]
   1bab4:	mov	r0, r1
   1bab8:	ldr	r1, [sp, #4]
   1babc:	bl	1bac8 <sfbpf__scan_bytes>
   1bac0:	mov	sp, fp
   1bac4:	pop	{fp, pc}

0001bac8 <sfbpf__scan_bytes>:
   1bac8:	push	{fp, lr}
   1bacc:	mov	fp, sp
   1bad0:	sub	sp, sp, #24
   1bad4:	str	r0, [fp, #-4]
   1bad8:	str	r1, [fp, #-8]
   1badc:	ldr	r0, [fp, #-8]
   1bae0:	add	r0, r0, #2
   1bae4:	str	r0, [sp, #4]
   1bae8:	ldr	r0, [sp, #4]
   1baec:	bl	1b44c <sfbpf_alloc>
   1baf0:	str	r0, [sp, #8]
   1baf4:	ldr	r0, [sp, #8]
   1baf8:	movw	r1, #0
   1bafc:	cmp	r0, r1
   1bb00:	bne	1bb10 <sfbpf__scan_bytes+0x48>
   1bb04:	ldr	r0, [pc, #184]	; 1bbc4 <sfbpf__scan_bytes+0xfc>
   1bb08:	add	r0, pc, r0
   1bb0c:	bl	1b158 <yy_fatal_error>
   1bb10:	movw	r0, #0
   1bb14:	str	r0, [sp]
   1bb18:	ldr	r0, [sp]
   1bb1c:	ldr	r1, [fp, #-8]
   1bb20:	cmp	r0, r1
   1bb24:	bge	1bb58 <sfbpf__scan_bytes+0x90>
   1bb28:	ldr	r0, [fp, #-4]
   1bb2c:	ldr	r1, [sp]
   1bb30:	add	r0, r0, r1
   1bb34:	ldrb	r0, [r0]
   1bb38:	ldr	r1, [sp, #8]
   1bb3c:	ldr	r2, [sp]
   1bb40:	add	r1, r1, r2
   1bb44:	strb	r0, [r1]
   1bb48:	ldr	r0, [sp]
   1bb4c:	add	r0, r0, #1
   1bb50:	str	r0, [sp]
   1bb54:	b	1bb18 <sfbpf__scan_bytes+0x50>
   1bb58:	ldr	r0, [sp, #8]
   1bb5c:	ldr	r1, [fp, #-8]
   1bb60:	add	r1, r1, #1
   1bb64:	add	r0, r0, r1
   1bb68:	movw	r1, #0
   1bb6c:	strb	r1, [r0]
   1bb70:	ldr	r0, [sp, #8]
   1bb74:	ldr	r2, [fp, #-8]
   1bb78:	add	r0, r0, r2
   1bb7c:	strb	r1, [r0]
   1bb80:	ldr	r0, [sp, #8]
   1bb84:	ldr	r1, [sp, #4]
   1bb88:	bl	1b970 <sfbpf__scan_buffer>
   1bb8c:	str	r0, [sp, #12]
   1bb90:	ldr	r0, [sp, #12]
   1bb94:	movw	r1, #0
   1bb98:	cmp	r0, r1
   1bb9c:	bne	1bbac <sfbpf__scan_bytes+0xe4>
   1bba0:	ldr	r0, [pc, #32]	; 1bbc8 <sfbpf__scan_bytes+0x100>
   1bba4:	add	r0, pc, r0
   1bba8:	bl	1b158 <yy_fatal_error>
   1bbac:	ldr	r0, [sp, #12]
   1bbb0:	movw	r1, #1
   1bbb4:	str	r1, [r0, #20]
   1bbb8:	ldr	r0, [sp, #12]
   1bbbc:	mov	sp, fp
   1bbc0:	pop	{fp, pc}
   1bbc4:	.word	0x0000d293
   1bbc8:	.word	0x0000d220

0001bbcc <sfbpf_get_debug>:
   1bbcc:	ldr	r0, [pc, #8]	; 1bbdc <sfbpf_get_debug+0x10>
   1bbd0:	add	r0, pc, r0
   1bbd4:	ldr	r0, [r0]
   1bbd8:	bx	lr
   1bbdc:	.word	0x0001ef50

0001bbe0 <sfbpf_set_debug>:
   1bbe0:	sub	sp, sp, #4
   1bbe4:	ldr	r1, [pc, #20]	; 1bc00 <sfbpf_set_debug+0x20>
   1bbe8:	add	r1, pc, r1
   1bbec:	str	r0, [sp]
   1bbf0:	ldr	r0, [sp]
   1bbf4:	str	r0, [r1]
   1bbf8:	add	sp, sp, #4
   1bbfc:	bx	lr
   1bc00:	.word	0x0001ef38

0001bc04 <sfbpf_lex_destroy>:
   1bc04:	push	{fp, lr}
   1bc08:	mov	fp, sp
   1bc0c:	sub	sp, sp, #16
   1bc10:	b	1bc14 <sfbpf_lex_destroy+0x10>
   1bc14:	ldr	r0, [pc, #244]	; 1bd10 <sfbpf_lex_destroy+0x10c>
   1bc18:	add	r0, pc, r0
   1bc1c:	ldr	r0, [r0]
   1bc20:	movw	r1, #0
   1bc24:	cmp	r0, r1
   1bc28:	beq	1bc4c <sfbpf_lex_destroy+0x48>
   1bc2c:	ldr	r0, [pc, #236]	; 1bd20 <sfbpf_lex_destroy+0x11c>
   1bc30:	ldr	r0, [pc, r0]
   1bc34:	ldr	r1, [pc, #232]	; 1bd24 <sfbpf_lex_destroy+0x120>
   1bc38:	ldr	r1, [pc, r1]
   1bc3c:	add	r0, r0, r1, lsl #2
   1bc40:	ldr	r0, [r0]
   1bc44:	str	r0, [fp, #-4]
   1bc48:	b	1bc58 <sfbpf_lex_destroy+0x54>
   1bc4c:	movw	r0, #0
   1bc50:	str	r0, [fp, #-4]
   1bc54:	b	1bc58 <sfbpf_lex_destroy+0x54>
   1bc58:	ldr	r0, [fp, #-4]
   1bc5c:	movw	r1, #0
   1bc60:	cmp	r0, r1
   1bc64:	beq	1bcd8 <sfbpf_lex_destroy+0xd4>
   1bc68:	ldr	r0, [pc, #172]	; 1bd1c <sfbpf_lex_destroy+0x118>
   1bc6c:	add	r0, pc, r0
   1bc70:	ldr	r0, [r0]
   1bc74:	movw	r1, #0
   1bc78:	cmp	r0, r1
   1bc7c:	beq	1bca0 <sfbpf_lex_destroy+0x9c>
   1bc80:	ldr	r0, [pc, #160]	; 1bd28 <sfbpf_lex_destroy+0x124>
   1bc84:	ldr	r0, [pc, r0]
   1bc88:	ldr	r1, [pc, #156]	; 1bd2c <sfbpf_lex_destroy+0x128>
   1bc8c:	ldr	r1, [pc, r1]
   1bc90:	add	r0, r0, r1, lsl #2
   1bc94:	ldr	r0, [r0]
   1bc98:	str	r0, [sp, #8]
   1bc9c:	b	1bcac <sfbpf_lex_destroy+0xa8>
   1bca0:	movw	r0, #0
   1bca4:	str	r0, [sp, #8]
   1bca8:	b	1bcac <sfbpf_lex_destroy+0xa8>
   1bcac:	ldr	r0, [sp, #8]
   1bcb0:	bl	1b46c <sfbpf__delete_buffer>
   1bcb4:	ldr	r0, [pc, #116]	; 1bd30 <sfbpf_lex_destroy+0x12c>
   1bcb8:	ldr	r0, [pc, r0]
   1bcbc:	ldr	lr, [pc, #112]	; 1bd34 <sfbpf_lex_destroy+0x130>
   1bcc0:	ldr	lr, [pc, lr]
   1bcc4:	add	r0, r0, lr, lsl #2
   1bcc8:	movw	lr, #0
   1bccc:	str	lr, [r0]
   1bcd0:	bl	1b7e8 <sfbpf_pop_buffer_state>
   1bcd4:	b	1bc14 <sfbpf_lex_destroy+0x10>
   1bcd8:	ldr	r0, [pc, #56]	; 1bd18 <sfbpf_lex_destroy+0x114>
   1bcdc:	add	r0, pc, r0
   1bce0:	ldr	r0, [r0]
   1bce4:	bl	1b548 <sfbpf_free>
   1bce8:	ldr	r0, [pc, #36]	; 1bd14 <sfbpf_lex_destroy+0x110>
   1bcec:	add	r0, pc, r0
   1bcf0:	movw	lr, #0
   1bcf4:	str	lr, [r0]
   1bcf8:	bl	1bd38 <yy_init_globals>
   1bcfc:	movw	lr, #0
   1bd00:	str	r0, [sp, #4]
   1bd04:	mov	r0, lr
   1bd08:	mov	sp, fp
   1bd0c:	pop	{fp, pc}
   1bd10:	.word	0x0001ef14
   1bd14:	.word	0x0001ee40
   1bd18:	.word	0x0001ee50
   1bd1c:	.word	0x0001eec0
   1bd20:	.word	0x0001eefc
   1bd24:	.word	0x0001eef8
   1bd28:	.word	0x0001eea8
   1bd2c:	.word	0x0001eea4
   1bd30:	.word	0x0001ee74
   1bd34:	.word	0x0001ee70

0001bd38 <yy_init_globals>:
   1bd38:	push	{r4, r5, r6, sl, fp, lr}
   1bd3c:	add	fp, sp, #16
   1bd40:	ldr	r0, [pc, #100]	; 1bdac <yy_init_globals+0x74>
   1bd44:	add	r0, pc, r0
   1bd48:	ldr	r1, [pc, #96]	; 1bdb0 <yy_init_globals+0x78>
   1bd4c:	add	r1, pc, r1
   1bd50:	ldr	r2, [pc, #92]	; 1bdb4 <yy_init_globals+0x7c>
   1bd54:	add	r2, pc, r2
   1bd58:	ldr	r3, [pc, #88]	; 1bdb8 <yy_init_globals+0x80>
   1bd5c:	add	r3, pc, r3
   1bd60:	ldr	ip, [pc, #84]	; 1bdbc <yy_init_globals+0x84>
   1bd64:	add	ip, pc, ip
   1bd68:	ldr	lr, [pc, #80]	; 1bdc0 <yy_init_globals+0x88>
   1bd6c:	add	lr, pc, lr
   1bd70:	ldr	r4, [pc, #76]	; 1bdc4 <yy_init_globals+0x8c>
   1bd74:	add	r4, pc, r4
   1bd78:	ldr	r5, [pc, #72]	; 1bdc8 <yy_init_globals+0x90>
   1bd7c:	add	r5, pc, r5
   1bd80:	movw	r6, #0
   1bd84:	str	r6, [r5]
   1bd88:	str	r6, [r4]
   1bd8c:	str	r6, [lr]
   1bd90:	str	r6, [ip]
   1bd94:	str	r6, [r3]
   1bd98:	str	r6, [r2]
   1bd9c:	str	r6, [r1]
   1bda0:	str	r6, [r0]
   1bda4:	mov	r0, r6
   1bda8:	pop	{r4, r5, r6, sl, fp, pc}
   1bdac:	.word	0x0001edd8
   1bdb0:	.word	0x0001edcc
   1bdb4:	.word	0x0001edd4
   1bdb8:	.word	0x0001edc8
   1bdbc:	.word	0x0001edd0
   1bdc0:	.word	0x0001ede4
   1bdc4:	.word	0x0001edbc
   1bdc8:	.word	0x0001edb0

0001bdcc <sfbpf_realloc>:
   1bdcc:	push	{fp, lr}
   1bdd0:	mov	fp, sp
   1bdd4:	sub	sp, sp, #8
   1bdd8:	str	r0, [sp, #4]
   1bddc:	str	r1, [sp]
   1bde0:	ldr	r0, [sp, #4]
   1bde4:	ldr	r1, [sp]
   1bde8:	bl	f04 <realloc@plt>
   1bdec:	mov	sp, fp
   1bdf0:	pop	{fp, pc}

0001bdf4 <sf_lex_init>:
   1bdf4:	push	{fp, lr}
   1bdf8:	mov	fp, sp
   1bdfc:	sub	sp, sp, #8
   1be00:	str	r0, [sp, #4]
   1be04:	ldr	r0, [sp, #4]
   1be08:	bl	1ba88 <sfbpf__scan_string>
   1be0c:	ldr	lr, [pc, #12]	; 1be20 <sf_lex_init+0x2c>
   1be10:	add	lr, pc, lr
   1be14:	str	r0, [lr]
   1be18:	mov	sp, fp
   1be1c:	pop	{fp, pc}
   1be20:	.word	0x0001ed3c

0001be24 <sf_lex_cleanup>:
   1be24:	push	{fp, lr}
   1be28:	mov	fp, sp
   1be2c:	ldr	r0, [pc, #52]	; 1be68 <sf_lex_cleanup+0x44>
   1be30:	add	r0, pc, r0
   1be34:	ldr	r0, [r0]
   1be38:	movw	r1, #0
   1be3c:	cmp	r0, r1
   1be40:	beq	1be54 <sf_lex_cleanup+0x30>
   1be44:	ldr	r0, [pc, #32]	; 1be6c <sf_lex_cleanup+0x48>
   1be48:	add	r0, pc, r0
   1be4c:	ldr	r0, [r0]
   1be50:	bl	1b46c <sfbpf__delete_buffer>
   1be54:	ldr	r0, [pc, #20]	; 1be70 <sf_lex_cleanup+0x4c>
   1be58:	add	r0, pc, r0
   1be5c:	movw	r1, #0
   1be60:	str	r1, [r0]
   1be64:	pop	{fp, pc}
   1be68:	.word	0x0001ed1c
   1be6c:	.word	0x0001ed04
   1be70:	.word	0x0001ecf4

0001be74 <xdtoi>:
   1be74:	push	{fp, lr}
   1be78:	mov	fp, sp
   1be7c:	sub	sp, sp, #8
   1be80:	str	r0, [sp]
   1be84:	bl	f4c <__ctype_b_loc@plt>
   1be88:	ldr	r0, [r0]
   1be8c:	ldr	lr, [sp]
   1be90:	add	r0, r0, lr, lsl #1
   1be94:	ldrh	r0, [r0]
   1be98:	and	r0, r0, #2048	; 0x800
   1be9c:	cmp	r0, #0
   1bea0:	beq	1beb4 <xdtoi+0x40>
   1bea4:	ldr	r0, [sp]
   1bea8:	sub	r0, r0, #48	; 0x30
   1beac:	str	r0, [sp, #4]
   1beb0:	b	1bef8 <xdtoi+0x84>
   1beb4:	bl	f4c <__ctype_b_loc@plt>
   1beb8:	ldr	r0, [r0]
   1bebc:	ldr	lr, [sp]
   1bec0:	add	r0, r0, lr, lsl #1
   1bec4:	ldrh	r0, [r0]
   1bec8:	and	r0, r0, #512	; 0x200
   1becc:	cmp	r0, #0
   1bed0:	beq	1bee8 <xdtoi+0x74>
   1bed4:	ldr	r0, [sp]
   1bed8:	sub	r0, r0, #97	; 0x61
   1bedc:	add	r0, r0, #10
   1bee0:	str	r0, [sp, #4]
   1bee4:	b	1bef8 <xdtoi+0x84>
   1bee8:	ldr	r0, [sp]
   1beec:	sub	r0, r0, #65	; 0x41
   1bef0:	add	r0, r0, #10
   1bef4:	str	r0, [sp, #4]
   1bef8:	ldr	r0, [sp, #4]
   1befc:	mov	sp, fp
   1bf00:	pop	{fp, pc}

Disassembly of section .fini:

0001bf04 <_fini>:
   1bf04:	push	{r3, lr}
   1bf08:	pop	{r3, pc}
