#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 22 17:05:08 2022
# Process ID: 14740
# Current directory: C:/Users/Alexi/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10368
# Log file: C:/Users/Alexi/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Alexi/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexi/OneDrive/S4/APP4/ip_repo_s4e/edit_myip_S4e_4reg_v1_0.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.xpr
open_bd_design {C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd}
update_compile_order -fileset sources_1
set_property location {6 2313 -5271} [get_bd_cells Calcul_Moyenne]
ipx::edit_ip_in_project -upgrade true -name myip_S4e_4reg_v1_0_project -directory C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.tmp/myip_S4e_4reg_v1_0_project c:/Users/Alexi/OneDrive/S4/APP4/ip_repo_s4e/myip_S4e_4reg_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexi/OneDrive/S4/APP4/ip_repo_s4e/myip_S4e_4reg_1.0
copy_bd_objs /  [get_bd_cells {Calcul_Moyenne/myip_S4e_4reg_0}]
move_bd_cells [get_bd_cells Calcul_Moyenne] [get_bd_cells myip_S4e_4reg_0]
copy_bd_objs /  [get_bd_cells {Calcul_Moyenne/myip_S4e_4reg_1}]
move_bd_cells [get_bd_cells Calcul_Moyenne] [get_bd_cells myip_S4e_4reg_1]
copy_bd_objs /  [get_bd_cells {Calcul_Moyenne/DSP}]
move_bd_cells [get_bd_cells Calcul_Moyenne] [get_bd_cells DSP]
copy_bd_objs /  [get_bd_cells {Calcul_Moyenne/DSP_1}]
move_bd_cells [get_bd_cells Calcul_Moyenne] [get_bd_cells DSP_1]
connect_bd_net [get_bd_pins Calcul_Moyenne/s00_axi_aclk] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/s00_axi_aclk]
connect_bd_net [get_bd_pins Calcul_Moyenne/s00_axi_aclk] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/s00_axi_aclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/Calcul_Moyenne/myip_S4e_4reg_1/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Calcul_Moyenne/myip_S4e_4reg_1/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/Calcul_Moyenne/myip_S4e_4reg_2/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Calcul_Moyenne/myip_S4e_4reg_2/S00_AXI]
endgroup
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/o_data] [get_bd_pins Calcul_Moyenne/DSP_1/Data]
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/o_data_available] [get_bd_pins Calcul_Moyenne/DSP_1/CE]
connect_bd_net [get_bd_pins Calcul_Moyenne/s00_axi_aclk] [get_bd_pins Calcul_Moyenne/DSP_1/CLK]
connect_bd_net [get_bd_pins Calcul_Moyenne/s00_axi_aclk] [get_bd_pins Calcul_Moyenne/DSP_2/CLK]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_2/CE] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/o_data_available]
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/o_data] [get_bd_pins Calcul_Moyenne/DSP_2/Data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_1/Somme] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/i_moyenne_data]
undo
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_1/Moyenne] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/i_moyenne_data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_1/Somme] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/i_somme_data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_2/Somme] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/i_somme_data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_2/Moyenne] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/i_moyenne_data]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
report_ip_status -name ip_status 
upgrade_ip -vlnv S4e:user:myip_S4e_4reg:1.0 [get_ips  main_design_myip_S4e_4reg_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_myip_S4e_4reg_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all main_design_myip_S4e_4reg_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_myip_S4e_4reg_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_myip_S4e_4reg_1_0] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_1cycle_A_1] }
catch { config_ip_cache -export [get_ips -all main_design_Somme_1] }
catch { config_ip_cache -export [get_ips -all main_design_c_shift_ram_0_2] }
catch { config_ip_cache -export [get_ips -all main_design_substract_0] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_3cycle_0] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_2cycle_0] }
catch { config_ip_cache -export [get_ips -all main_design_c_addsub_0_2] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_4CYCLES_1_0] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_1cycle_A_2] }
catch { config_ip_cache -export [get_ips -all main_design_Somme_2] }
catch { config_ip_cache -export [get_ips -all main_design_c_shift_ram_0_3] }
catch { config_ip_cache -export [get_ips -all main_design_substract_1] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_3cycle_1] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_2cycle_1] }
catch { config_ip_cache -export [get_ips -all main_design_c_addsub_0_3] }
catch { config_ip_cache -export [get_ips -all main_design_Delai_4CYCLES_1_1] }
catch { config_ip_cache -export [get_ips -all main_design_rst_clk_wiz_1_100M_1_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_myip_S4e_4reg_1_0_synth_1 main_design_myip_S4e_4reg_0_1_synth_1 main_design_rst_clk_wiz_1_100M_1_0_synth_1 main_design_xbar_0_synth_1 main_design_myip_S4e_4reg_0_0_synth_1
wait_on_run main_design_myip_S4e_4reg_1_0_synth_1
wait_on_run main_design_myip_S4e_4reg_0_1_synth_1
wait_on_run main_design_rst_clk_wiz_1_100M_1_0_synth_1
wait_on_run main_design_xbar_0_synth_1
wait_on_run main_design_myip_S4e_4reg_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd] -directory C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.ip_user_files -ipstatic_source_dir C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.cache/compile_simlib/modelsim} {questa=C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.cache/compile_simlib/questa} {riviera=C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.cache/compile_simlib/riviera} {activehdl=C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run main_design_myip_S4e_4reg_1_0_synth_1
reset_run main_design_myip_S4e_4reg_0_1_synth_1
reset_run main_design_myip_S4e_4reg_0_0_synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd}
ipx::edit_ip_in_project -upgrade true -name myip_S4e_4reg_v1_0_project -directory C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.tmp/myip_S4e_4reg_v1_0_project c:/Users/Alexi/OneDrive/S4/APP4/ip_repo_s4e/myip_S4e_4reg_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexi/OneDrive/S4/APP4/ip_repo_s4e/myip_S4e_4reg_1.0
upgrade_ip -vlnv S4e:user:myip_S4e_4reg:1.0 [get_ips  main_design_myip_S4e_4reg_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_myip_S4e_4reg_0_0] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_myip_S4e_4reg_1_0_synth_1 main_design_myip_S4e_4reg_0_1_synth_1 main_design_myip_S4e_4reg_0_0_synth_1
wait_on_run main_design_myip_S4e_4reg_1_0_synth_1
wait_on_run main_design_myip_S4e_4reg_0_1_synth_1
wait_on_run main_design_myip_S4e_4reg_0_0_synth_1
open_bd_design {C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd}
ipx::edit_ip_in_project -upgrade true -name myip_S4e_4reg_v1_0_project -directory C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/S4e_Depart.tmp/myip_S4e_4reg_v1_0_project c:/Users/Alexi/OneDrive/S4/APP4/ip_repo_s4e/myip_S4e_4reg_1.0/component.xml
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_nets Calcul_Moyenne/myip_S4e_4reg_1_o_data_available] [get_bd_nets Calcul_Moyenne/myip_S4e_4reg_1_o_data] [get_bd_nets Calcul_Moyenne/DSP_1_Moyenne] [get_bd_nets Calcul_Moyenne/DSP_1_Somme] [get_bd_intf_nets Calcul_Moyenne/Conn2] [get_bd_cells Calcul_Moyenne/myip_S4e_4reg_1]
delete_bd_objs [get_bd_intf_nets Calcul_Moyenne/Conn3] [get_bd_nets Calcul_Moyenne/DSP_2_Somme] [get_bd_nets Calcul_Moyenne/CE_2] [get_bd_nets Calcul_Moyenne/myip_S4e_4reg_2_o_data] [get_bd_nets Calcul_Moyenne/DSP_2_Moyenne] [get_bd_nets Calcul_Moyenne/s00_axi_aresetn1_1] [get_bd_cells Calcul_Moyenne/myip_S4e_4reg_2]
copy_bd_objs /  [get_bd_cells {Calcul_Moyenne/myip_S4e_4reg_0}]
move_bd_cells [get_bd_cells Calcul_Moyenne] [get_bd_cells myip_S4e_4reg_0]
copy_bd_objs /  [get_bd_cells {Calcul_Moyenne/myip_S4e_4reg_1}]
move_bd_cells [get_bd_cells Calcul_Moyenne] [get_bd_cells myip_S4e_4reg_1]
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/o_data_available] [get_bd_pins Calcul_Moyenne/DSP_1/CE]
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/o_data] [get_bd_pins Calcul_Moyenne/DSP_1/Data]
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/o_data_available] [get_bd_pins Calcul_Moyenne/DSP_2/CE]
connect_bd_net [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/o_data] [get_bd_pins Calcul_Moyenne/DSP_2/Data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_2/Somme] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/i_somme_data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_2/Moyenne] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/i_moyenne_data]
connect_bd_intf_net [get_bd_intf_pins Calcul_Moyenne/S00_AXI1] [get_bd_intf_pins Calcul_Moyenne/myip_S4e_4reg_2/S00_AXI]
delete_bd_objs [get_bd_intf_nets Calcul_Moyenne/S00_AXI1_1]
connect_bd_intf_net [get_bd_intf_pins Calcul_Moyenne/S00_AXI1] [get_bd_intf_pins Calcul_Moyenne/myip_S4e_4reg_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins Calcul_Moyenne/S00_AXI2] [get_bd_intf_pins Calcul_Moyenne/myip_S4e_4reg_2/S00_AXI]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_1/Somme] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/i_somme_data]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_1/Moyenne] [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/i_moyenne_data]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_1/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Calcul_Moyenne/myip_S4e_4reg_2/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M_1/ext_reset_in]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.xsa
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs Calcul_Moyenne/myip_S4e_4reg_1/S00_AXI/S00_AXI_reg] -force
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs Calcul_Moyenne/myip_S4e_4reg_2/S00_AXI/S00_AXI_reg] -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.xsa
delete_bd_objs [get_bd_nets Calcul_Moyenne/DSP_Q]
undo
delete_bd_objs [get_bd_nets Calcul_Moyenne/DSP_Q]
connect_bd_net [get_bd_pins Calcul_Moyenne/Q] [get_bd_pins Calcul_Moyenne/DSP_1/Q]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.xsa
delete_bd_objs [get_bd_nets Calcul_Moyenne/DSP_1_Q]
connect_bd_net [get_bd_pins Calcul_Moyenne/Q] [get_bd_pins Calcul_Moyenne/DSP_2/Q]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
archive_project C:/Users/Alexi/OneDrive/S4/APP4/S4e_Depart_V02.xpr.zip -temp_dir C:/Users/Alexi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14740-DESKTOP-0R668HT -force -include_local_ip_cache
