

================================================================
== Vitis HLS Report for 'mergeSort_Pipeline_VITIS_LOOP_22_3'
================================================================
* Date:           Fri Dec  9 10:27:48 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 5 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv1 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_ln22_1 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_ln22 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arr_0"   --->   Operation 9 'read' 'arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%icmp_ln22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln22"   --->   Operation 10 'read' 'icmp_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%h1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %h1"   --->   Operation 11 'read' 'h1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l1_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %l1_2"   --->   Operation 12 'read' 'l1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln22"   --->   Operation 13 'read' 'sext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l1_2_cast2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %l1_2_cast2"   --->   Operation 14 'read' 'l1_2_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln22_3_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln22_3"   --->   Operation 15 'read' 'sext_ln22_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k"   --->   Operation 16 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln22_cast = sext i32 %sext_ln22_read"   --->   Operation 17 'sext' 'sext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l1_2_cast2_cast = sext i32 %l1_2_cast2_read"   --->   Operation 18 'sext' 'l1_2_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln22_3_cast = sext i33 %sext_ln22_3_read"   --->   Operation 19 'sext' 'sext_ln22_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %k_read, i32 %phi_ln22"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln22_3_cast, i64 %phi_ln22_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %l1_2_cast2_cast, i64 %indvars_iv1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln22_cast, i64 %k_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %l1_2_read, i32 %i_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond8"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i32 %i_1" [mergesort.c:22]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%k_4 = load i64 %k_1"   --->   Operation 27 'load' 'k_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln22_1_load = load i64 %phi_ln22_1"   --->   Operation 28 'load' 'phi_ln22_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i64 %k_4"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_18 = trunc i64 %phi_ln22_1_load"   --->   Operation 30 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln22_1 = icmp_slt  i32 %h1_read, i32 %i" [mergesort.c:22]   --->   Operation 32 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%xor_ln22 = xor i1 %icmp_ln22_1, i1 1" [mergesort.c:22]   --->   Operation 33 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln22 = and i1 %xor_ln22, i1 %icmp_ln22_read" [mergesort.c:22]   --->   Operation 34 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %VITIS_LOOP_29_4.exitStub, void %while.body11" [mergesort.c:22]   --->   Operation 35 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv1_load = load i64 %indvars_iv1" [mergesort.c:22]   --->   Operation 36 'load' 'indvars_iv1_load' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln22_load = load i32 %phi_ln22" [mergesort.c:22]   --->   Operation 37 'load' 'phi_ln22_load' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [mergesort.c:23]   --->   Operation 38 'specloopname' 'specloopname_ln23' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %k_4, i64 1" [mergesort.c:24]   --->   Operation 39 'add' 'add_ln24' <Predicate = (and_ln22)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %k_4" [mergesort.c:24]   --->   Operation 40 'getelementptr' 'temp_addr' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%i_3 = add i32 %i, i32 1" [mergesort.c:24]   --->   Operation 41 'add' 'i_3' <Predicate = (and_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln24 = store i32 %arr_0_read, i5 %temp_addr" [mergesort.c:24]   --->   Operation 42 'store' 'store_ln24' <Predicate = (and_ln22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %indvars_iv1_load, i64 1" [mergesort.c:22]   --->   Operation 43 'add' 'add_ln22' <Predicate = (and_ln22)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln22_1 = add i64 %phi_ln22_1_load, i64 18446744073709551615" [mergesort.c:22]   --->   Operation 44 'add' 'add_ln22_1' <Predicate = (and_ln22)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln22_2 = add i32 %phi_ln22_load, i32 1" [mergesort.c:22]   --->   Operation 45 'add' 'add_ln22_2' <Predicate = (and_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln22_2, i32 %phi_ln22" [mergesort.c:22]   --->   Operation 46 'store' 'store_ln22' <Predicate = (and_ln22)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 %add_ln22_1, i64 %phi_ln22_1" [mergesort.c:22]   --->   Operation 47 'store' 'store_ln22' <Predicate = (and_ln22)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 %add_ln22, i64 %indvars_iv1" [mergesort.c:22]   --->   Operation 48 'store' 'store_ln22' <Predicate = (and_ln22)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln22 = store i64 %add_ln24, i64 %k_1" [mergesort.c:22]   --->   Operation 49 'store' 'store_ln22' <Predicate = (and_ln22)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %i_3, i32 %i_1" [mergesort.c:22]   --->   Operation 50 'store' 'store_ln22' <Predicate = (and_ln22)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln22 = br void %while.cond8" [mergesort.c:22]   --->   Operation 51 'br' 'br_ln22' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvars_iv1_load_1 = load i64 %indvars_iv1"   --->   Operation 52 'load' 'indvars_iv1_load_1' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%phi_ln22_load_1 = load i32 %phi_ln22"   --->   Operation 53 'load' 'phi_ln22_load_1' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %phi_ln22_out, i32 %phi_ln22_load_1"   --->   Operation 54 'write' 'write_ln0' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %phi_ln22_1_out, i32 %empty_18"   --->   Operation 55 'write' 'write_ln0' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %indvars_iv1_out, i64 %indvars_iv1_load_1"   --->   Operation 56 'write' 'write_ln0' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %k_1_out, i32 %empty"   --->   Operation 57 'write' 'write_ln0' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_1_out, i32 %i" [mergesort.c:22]   --->   Operation 58 'write' 'write_ln22' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln22_1_out, i1 %xor_ln22" [mergesort.c:22]   --->   Operation 59 'write' 'write_ln22' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (!and_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l1_2_cast2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_ln22_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ phi_ln22_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ indvars_iv1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ k_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ i_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ icmp_ln22_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca       ) [ 011]
k_1                (alloca       ) [ 011]
indvars_iv1        (alloca       ) [ 011]
phi_ln22_1         (alloca       ) [ 011]
phi_ln22           (alloca       ) [ 011]
arr_0_read         (read         ) [ 011]
icmp_ln22_read     (read         ) [ 011]
h1_read            (read         ) [ 011]
l1_2_read          (read         ) [ 000]
sext_ln22_read     (read         ) [ 000]
l1_2_cast2_read    (read         ) [ 000]
sext_ln22_3_read   (read         ) [ 000]
k_read             (read         ) [ 000]
sext_ln22_cast     (sext         ) [ 000]
l1_2_cast2_cast    (sext         ) [ 000]
sext_ln22_3_cast   (sext         ) [ 000]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
i                  (load         ) [ 000]
k_4                (load         ) [ 000]
phi_ln22_1_load    (load         ) [ 000]
empty              (trunc        ) [ 000]
empty_18           (trunc        ) [ 000]
specpipeline_ln0   (specpipeline ) [ 000]
icmp_ln22_1        (icmp         ) [ 000]
xor_ln22           (xor          ) [ 000]
and_ln22           (and          ) [ 011]
br_ln22            (br           ) [ 000]
indvars_iv1_load   (load         ) [ 000]
phi_ln22_load      (load         ) [ 000]
specloopname_ln23  (specloopname ) [ 000]
add_ln24           (add          ) [ 000]
temp_addr          (getelementptr) [ 000]
i_3                (add          ) [ 000]
store_ln24         (store        ) [ 000]
add_ln22           (add          ) [ 000]
add_ln22_1         (add          ) [ 000]
add_ln22_2         (add          ) [ 000]
store_ln22         (store        ) [ 000]
store_ln22         (store        ) [ 000]
store_ln22         (store        ) [ 000]
store_ln22         (store        ) [ 000]
store_ln22         (store        ) [ 000]
br_ln22            (br           ) [ 000]
indvars_iv1_load_1 (load         ) [ 000]
phi_ln22_load_1    (load         ) [ 000]
write_ln0          (write        ) [ 000]
write_ln0          (write        ) [ 000]
write_ln0          (write        ) [ 000]
write_ln0          (write        ) [ 000]
write_ln22         (write        ) [ 000]
write_ln22         (write        ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln22_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l1_2_cast2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_2_cast2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="l1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="icmp_ln22">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="temp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phi_ln22_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln22_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="phi_ln22_1_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln22_1_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="indvars_iv1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="k_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_1_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="i_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="icmp_ln22_1_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln22_1_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="k_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvars_iv1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="phi_ln22_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln22_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_ln22_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln22/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arr_0_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_0_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln22_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln22_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="h1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="l1_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l1_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln22_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="l1_2_cast2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l1_2_cast2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln22_3_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="33" slack="0"/>
<pin id="122" dir="0" index="1" bw="33" slack="0"/>
<pin id="123" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_3_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln22_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln22_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="temp_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln24_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln22_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="l1_2_cast2_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="l1_2_cast2_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln22_3_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="33" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3_cast/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="33" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="k_4_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="phi_ln22_1_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_1_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_18_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln22_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln22_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln22_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="1"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvars_iv1_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv1_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="phi_ln22_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln24_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln22_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln22_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln22_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln22_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln22_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln22_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln22_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln22_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="1"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="indvars_iv1_load_1_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv1_load_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="phi_ln22_load_1_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln22_load_1/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="k_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="indvars_iv1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="phi_ln22_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln22_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="phi_ln22_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln22 "/>
</bind>
</comp>

<comp id="368" class="1005" name="arr_0_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arr_0_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln22_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="h1_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="108" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="114" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="120" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="126" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="191" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="187" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="102" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="249"><net_src comp="224" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="228" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="224" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="262" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="232" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="265" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="286" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="280" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="268" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="274" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="334"><net_src comp="64" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="341"><net_src comp="68" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="348"><net_src comp="72" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="356"><net_src comp="76" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="363"><net_src comp="80" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="371"><net_src comp="84" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="376"><net_src comp="90" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="381"><net_src comp="96" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {2 }
	Port: phi_ln22_out | {2 }
	Port: phi_ln22_1_out | {2 }
	Port: indvars_iv1_out | {2 }
	Port: k_1_out | {2 }
	Port: i_1_out | {2 }
	Port: icmp_ln22_1_out | {2 }
 - Input state : 
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : k | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : sext_ln22_3 | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : l1_2_cast2 | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : sext_ln22 | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : l1_2 | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : h1 | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : icmp_ln22 | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_22_3 : arr_0 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		empty_18 : 1
		icmp_ln22_1 : 1
		xor_ln22 : 2
		and_ln22 : 2
		br_ln22 : 2
		add_ln24 : 1
		temp_addr : 1
		i_3 : 1
		store_ln24 : 2
		add_ln22 : 1
		add_ln22_1 : 1
		add_ln22_2 : 1
		store_ln22 : 2
		store_ln22 : 2
		store_ln22 : 2
		store_ln22 : 2
		store_ln22 : 2
		write_ln0 : 1
		write_ln0 : 2
		write_ln0 : 1
		write_ln0 : 2
		write_ln22 : 1
		write_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln24_fu_268       |    0    |    71   |
|          |          i_3_fu_274          |    0    |    39   |
|    add   |        add_ln22_fu_280       |    0    |    71   |
|          |       add_ln22_1_fu_286      |    0    |    71   |
|          |       add_ln22_2_fu_292      |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |      icmp_ln22_1_fu_245      |    0    |    18   |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln22_fu_250       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln22_fu_257       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |     arr_0_read_read_fu_84    |    0    |    0    |
|          |   icmp_ln22_read_read_fu_90  |    0    |    0    |
|          |      h1_read_read_fu_96      |    0    |    0    |
|   read   |     l1_2_read_read_fu_102    |    0    |    0    |
|          |  sext_ln22_read_read_fu_108  |    0    |    0    |
|          |  l1_2_cast2_read_read_fu_114 |    0    |    0    |
|          | sext_ln22_3_read_read_fu_120 |    0    |    0    |
|          |      k_read_read_fu_126      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_132    |    0    |    0    |
|          |    write_ln0_write_fu_139    |    0    |    0    |
|   write  |    write_ln0_write_fu_146    |    0    |    0    |
|          |    write_ln0_write_fu_153    |    0    |    0    |
|          |    write_ln22_write_fu_160   |    0    |    0    |
|          |    write_ln22_write_fu_167   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     sext_ln22_cast_fu_187    |    0    |    0    |
|   sext   |    l1_2_cast2_cast_fu_191    |    0    |    0    |
|          |    sext_ln22_3_cast_fu_195   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         empty_fu_235         |    0    |    0    |
|          |        empty_18_fu_240       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   313   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  arr_0_read_reg_368  |   32   |
|    h1_read_reg_378   |   32   |
|      i_1_reg_331     |   32   |
|icmp_ln22_read_reg_373|    1   |
|  indvars_iv1_reg_345 |   64   |
|      k_1_reg_338     |   64   |
|  phi_ln22_1_reg_353  |   64   |
|   phi_ln22_reg_360   |   32   |
+----------------------+--------+
|         Total        |   321  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   313  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   321  |    -   |
+-----------+--------+--------+
|   Total   |   321  |   313  |
+-----------+--------+--------+
