Item(by='monocasa', descendants=None, kids=None, score=None, time=1602748079, title=None, item_type='comment', url=None, parent=24785788, text='It&#x27;s for sure a hybrid given that they were microcoded on early ARM cores.  But a really, really useful half way point given that those early ARM cores lacked caches unlike prototypical RISC chips and these instructions would other wise be competing with the memory transfers themselves if they didn&#x27;t maximize density to a single aligned instruction.')