Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e8c6120328a84b90bb0a942493145817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q5_test_behav xil_defaultlib.Q5_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2572] too many parameters for module instance UUT [C:/Users/89277/Desktop/ve270_hw5/project_5/project_5.srcs/sim_1/new/Q5_test.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hw5
Compiling module xil_defaultlib.Q5_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q5_test_behav
