
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ionice_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401150 <.init>:
  401150:	stp	x29, x30, [sp, #-16]!
  401154:	mov	x29, sp
  401158:	bl	401c80 <ferror@plt+0x7e0>
  40115c:	ldp	x29, x30, [sp], #16
  401160:	ret

Disassembly of section .plt:

0000000000401170 <memcpy@plt-0x20>:
  401170:	stp	x16, x30, [sp, #-16]!
  401174:	adrp	x16, 414000 <ferror@plt+0x12b60>
  401178:	ldr	x17, [x16, #4088]
  40117c:	add	x16, x16, #0xff8
  401180:	br	x17
  401184:	nop
  401188:	nop
  40118c:	nop

0000000000401190 <memcpy@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401194:	ldr	x17, [x16]
  401198:	add	x16, x16, #0x0
  40119c:	br	x17

00000000004011a0 <_exit@plt>:
  4011a0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4011a4:	ldr	x17, [x16, #8]
  4011a8:	add	x16, x16, #0x8
  4011ac:	br	x17

00000000004011b0 <strtoul@plt>:
  4011b0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4011b4:	ldr	x17, [x16, #16]
  4011b8:	add	x16, x16, #0x10
  4011bc:	br	x17

00000000004011c0 <strlen@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4011c4:	ldr	x17, [x16, #24]
  4011c8:	add	x16, x16, #0x18
  4011cc:	br	x17

00000000004011d0 <fputs@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4011d4:	ldr	x17, [x16, #32]
  4011d8:	add	x16, x16, #0x20
  4011dc:	br	x17

00000000004011e0 <exit@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4011e4:	ldr	x17, [x16, #40]
  4011e8:	add	x16, x16, #0x28
  4011ec:	br	x17

00000000004011f0 <dup@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4011f4:	ldr	x17, [x16, #48]
  4011f8:	add	x16, x16, #0x30
  4011fc:	br	x17

0000000000401200 <strtod@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401204:	ldr	x17, [x16, #56]
  401208:	add	x16, x16, #0x38
  40120c:	br	x17

0000000000401210 <__cxa_atexit@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401214:	ldr	x17, [x16, #64]
  401218:	add	x16, x16, #0x40
  40121c:	br	x17

0000000000401220 <fputc@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401224:	ldr	x17, [x16, #72]
  401228:	add	x16, x16, #0x48
  40122c:	br	x17

0000000000401230 <snprintf@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401234:	ldr	x17, [x16, #80]
  401238:	add	x16, x16, #0x50
  40123c:	br	x17

0000000000401240 <localeconv@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401244:	ldr	x17, [x16, #88]
  401248:	add	x16, x16, #0x58
  40124c:	br	x17

0000000000401250 <fileno@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401254:	ldr	x17, [x16, #96]
  401258:	add	x16, x16, #0x60
  40125c:	br	x17

0000000000401260 <malloc@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401264:	ldr	x17, [x16, #104]
  401268:	add	x16, x16, #0x68
  40126c:	br	x17

0000000000401270 <__strtol_internal@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401274:	ldr	x17, [x16, #112]
  401278:	add	x16, x16, #0x70
  40127c:	br	x17

0000000000401280 <strncmp@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401284:	ldr	x17, [x16, #120]
  401288:	add	x16, x16, #0x78
  40128c:	br	x17

0000000000401290 <bindtextdomain@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401294:	ldr	x17, [x16, #128]
  401298:	add	x16, x16, #0x80
  40129c:	br	x17

00000000004012a0 <__libc_start_main@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4012a4:	ldr	x17, [x16, #136]
  4012a8:	add	x16, x16, #0x88
  4012ac:	br	x17

00000000004012b0 <fgetc@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4012b4:	ldr	x17, [x16, #144]
  4012b8:	add	x16, x16, #0x90
  4012bc:	br	x17

00000000004012c0 <__strtoul_internal@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4012c4:	ldr	x17, [x16, #152]
  4012c8:	add	x16, x16, #0x98
  4012cc:	br	x17

00000000004012d0 <strcasecmp@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4012d4:	ldr	x17, [x16, #160]
  4012d8:	add	x16, x16, #0xa0
  4012dc:	br	x17

00000000004012e0 <strdup@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4012e4:	ldr	x17, [x16, #168]
  4012e8:	add	x16, x16, #0xa8
  4012ec:	br	x17

00000000004012f0 <close@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4012f4:	ldr	x17, [x16, #176]
  4012f8:	add	x16, x16, #0xb0
  4012fc:	br	x17

0000000000401300 <__gmon_start__@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401304:	ldr	x17, [x16, #184]
  401308:	add	x16, x16, #0xb8
  40130c:	br	x17

0000000000401310 <abort@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401314:	ldr	x17, [x16, #192]
  401318:	add	x16, x16, #0xc0
  40131c:	br	x17

0000000000401320 <puts@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401324:	ldr	x17, [x16, #200]
  401328:	add	x16, x16, #0xc8
  40132c:	br	x17

0000000000401330 <textdomain@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401334:	ldr	x17, [x16, #208]
  401338:	add	x16, x16, #0xd0
  40133c:	br	x17

0000000000401340 <getopt_long@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401344:	ldr	x17, [x16, #216]
  401348:	add	x16, x16, #0xd8
  40134c:	br	x17

0000000000401350 <execvp@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401354:	ldr	x17, [x16, #224]
  401358:	add	x16, x16, #0xe0
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401364:	ldr	x17, [x16, #232]
  401368:	add	x16, x16, #0xe8
  40136c:	br	x17

0000000000401370 <warn@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401374:	ldr	x17, [x16, #240]
  401378:	add	x16, x16, #0xf0
  40137c:	br	x17

0000000000401380 <__ctype_b_loc@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401384:	ldr	x17, [x16, #248]
  401388:	add	x16, x16, #0xf8
  40138c:	br	x17

0000000000401390 <strtol@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401394:	ldr	x17, [x16, #256]
  401398:	add	x16, x16, #0x100
  40139c:	br	x17

00000000004013a0 <free@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4013a4:	ldr	x17, [x16, #264]
  4013a8:	add	x16, x16, #0x108
  4013ac:	br	x17

00000000004013b0 <vasprintf@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4013b4:	ldr	x17, [x16, #272]
  4013b8:	add	x16, x16, #0x110
  4013bc:	br	x17

00000000004013c0 <strndup@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4013c4:	ldr	x17, [x16, #280]
  4013c8:	add	x16, x16, #0x118
  4013cc:	br	x17

00000000004013d0 <strspn@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4013d4:	ldr	x17, [x16, #288]
  4013d8:	add	x16, x16, #0x120
  4013dc:	br	x17

00000000004013e0 <strchr@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4013e4:	ldr	x17, [x16, #296]
  4013e8:	add	x16, x16, #0x128
  4013ec:	br	x17

00000000004013f0 <fflush@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4013f4:	ldr	x17, [x16, #304]
  4013f8:	add	x16, x16, #0x130
  4013fc:	br	x17

0000000000401400 <warnx@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401404:	ldr	x17, [x16, #312]
  401408:	add	x16, x16, #0x138
  40140c:	br	x17

0000000000401410 <dcgettext@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401414:	ldr	x17, [x16, #320]
  401418:	add	x16, x16, #0x140
  40141c:	br	x17

0000000000401420 <errx@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401424:	ldr	x17, [x16, #328]
  401428:	add	x16, x16, #0x148
  40142c:	br	x17

0000000000401430 <strcspn@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401434:	ldr	x17, [x16, #336]
  401438:	add	x16, x16, #0x150
  40143c:	br	x17

0000000000401440 <printf@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401444:	ldr	x17, [x16, #344]
  401448:	add	x16, x16, #0x158
  40144c:	br	x17

0000000000401450 <__errno_location@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401454:	ldr	x17, [x16, #352]
  401458:	add	x16, x16, #0x160
  40145c:	br	x17

0000000000401460 <syscall@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401464:	ldr	x17, [x16, #360]
  401468:	add	x16, x16, #0x168
  40146c:	br	x17

0000000000401470 <fprintf@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401474:	ldr	x17, [x16, #368]
  401478:	add	x16, x16, #0x170
  40147c:	br	x17

0000000000401480 <err@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401484:	ldr	x17, [x16, #376]
  401488:	add	x16, x16, #0x178
  40148c:	br	x17

0000000000401490 <setlocale@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401494:	ldr	x17, [x16, #384]
  401498:	add	x16, x16, #0x180
  40149c:	br	x17

00000000004014a0 <ferror@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13b60>
  4014a4:	ldr	x17, [x16, #392]
  4014a8:	add	x16, x16, #0x188
  4014ac:	br	x17

Disassembly of section .text:

00000000004014b0 <.text>:
  4014b0:	stp	x29, x30, [sp, #-128]!
  4014b4:	mov	x29, sp
  4014b8:	stp	x19, x20, [sp, #16]
  4014bc:	mov	x20, x1
  4014c0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4014c4:	add	x1, x1, #0xc08
  4014c8:	stp	x21, x22, [sp, #32]
  4014cc:	mov	w21, w0
  4014d0:	mov	w0, #0x6                   	// #6
  4014d4:	stp	x23, x24, [sp, #48]
  4014d8:	adrp	x19, 403000 <ferror@plt+0x1b60>
  4014dc:	stp	x25, x26, [sp, #64]
  4014e0:	add	x19, x19, #0xb18
  4014e4:	adrp	x26, 404000 <ferror@plt+0x2b60>
  4014e8:	stp	x27, x28, [sp, #80]
  4014ec:	bl	401490 <setlocale@plt>
  4014f0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4014f4:	add	x1, x1, #0xb00
  4014f8:	mov	x0, x19
  4014fc:	bl	401290 <bindtextdomain@plt>
  401500:	add	x26, x26, #0x100
  401504:	mov	x0, x19
  401508:	adrp	x22, 403000 <ferror@plt+0x1b60>
  40150c:	bl	401330 <textdomain@plt>
  401510:	adrp	x28, 403000 <ferror@plt+0x1b60>
  401514:	adrp	x0, 401000 <memcpy@plt-0x190>
  401518:	add	x0, x0, #0xe60
  40151c:	bl	403a70 <ferror@plt+0x25d0>
  401520:	add	x24, x26, #0x20
  401524:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401528:	add	x0, x0, #0x1d4
  40152c:	add	x1, x28, #0xb28
  401530:	add	x22, x22, #0xfc0
  401534:	stp	x1, x0, [sp, #112]
  401538:	mov	w0, #0x2                   	// #2
  40153c:	mov	x19, #0x0                   	// #0
  401540:	mov	w25, #0x0                   	// #0
  401544:	mov	w23, #0x0                   	// #0
  401548:	mov	w27, #0x0                   	// #0
  40154c:	str	w0, [sp, #96]
  401550:	mov	w0, #0x4                   	// #4
  401554:	str	w0, [sp, #108]
  401558:	mov	x3, x24
  40155c:	mov	x2, x22
  401560:	mov	x1, x20
  401564:	mov	w0, w21
  401568:	mov	x4, #0x0                   	// #0
  40156c:	bl	401340 <getopt_long@plt>
  401570:	cmn	w0, #0x1
  401574:	b.eq	4015fc <ferror@plt+0x15c>  // b.none
  401578:	cmp	w0, #0x6e
  40157c:	b.eq	4018d4 <ferror@plt+0x434>  // b.none
  401580:	b.gt	401638 <ferror@plt+0x198>
  401584:	cmp	w0, #0x56
  401588:	b.eq	401904 <ferror@plt+0x464>  // b.none
  40158c:	b.le	401844 <ferror@plt+0x3a4>
  401590:	cmp	w0, #0x63
  401594:	b.ne	401680 <ferror@plt+0x1e0>  // b.any
  401598:	bl	401380 <__ctype_b_loc@plt>
  40159c:	adrp	x1, 415000 <ferror@plt+0x13b60>
  4015a0:	ldr	x0, [x0]
  4015a4:	ldr	x28, [x1, #432]
  4015a8:	ldrsb	x1, [x28]
  4015ac:	ldrh	w0, [x0, x1, lsl #1]
  4015b0:	tbz	w0, #11, 401934 <ferror@plt+0x494>
  4015b4:	mov	w2, #0x5                   	// #5
  4015b8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4015bc:	mov	x0, #0x0                   	// #0
  4015c0:	add	x1, x1, #0xb48
  4015c4:	orr	w27, w27, #0x2
  4015c8:	bl	401410 <dcgettext@plt>
  4015cc:	mov	x1, x0
  4015d0:	mov	x0, x28
  4015d4:	bl	402960 <ferror@plt+0x14c0>
  4015d8:	str	w0, [sp, #96]
  4015dc:	mov	x3, x24
  4015e0:	mov	x2, x22
  4015e4:	mov	x1, x20
  4015e8:	mov	w0, w21
  4015ec:	mov	x4, #0x0                   	// #0
  4015f0:	bl	401340 <getopt_long@plt>
  4015f4:	cmn	w0, #0x1
  4015f8:	b.ne	401578 <ferror@plt+0xd8>  // b.any
  4015fc:	ldr	w0, [sp, #96]
  401600:	cmp	w0, #0x2
  401604:	b.gt	401a38 <ferror@plt+0x598>
  401608:	cmp	w0, #0x0
  40160c:	b.gt	4019ac <ferror@plt+0x50c>
  401610:	b.ne	401984 <ferror@plt+0x4e4>  // b.any
  401614:	and	w0, w27, #0x1
  401618:	str	w0, [sp, #108]
  40161c:	tbz	w27, #0, 4019ac <ferror@plt+0x50c>
  401620:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401624:	ldr	w0, [x0, #468]
  401628:	str	w0, [sp, #108]
  40162c:	cbz	w0, 401bb8 <ferror@plt+0x718>
  401630:	str	wzr, [sp, #108]
  401634:	b	401a5c <ferror@plt+0x5bc>
  401638:	cmp	w0, #0x74
  40163c:	b.eq	4018c4 <ferror@plt+0x424>  // b.none
  401640:	cmp	w0, #0x75
  401644:	b.ne	401884 <ferror@plt+0x3e4>  // b.any
  401648:	cbnz	w25, 401c10 <ferror@plt+0x770>
  40164c:	mov	w2, #0x5                   	// #5
  401650:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401654:	mov	x0, #0x0                   	// #0
  401658:	add	x1, x1, #0xbc0
  40165c:	bl	401410 <dcgettext@plt>
  401660:	mov	x1, x0
  401664:	adrp	x2, 415000 <ferror@plt+0x13b60>
  401668:	mov	x19, x0
  40166c:	mov	w25, #0x3                   	// #3
  401670:	ldr	x0, [x2, #432]
  401674:	bl	402960 <ferror@plt+0x14c0>
  401678:	mov	w23, w0
  40167c:	b	401558 <ferror@plt+0xb8>
  401680:	cmp	w0, #0x68
  401684:	b.ne	401bf8 <ferror@plt+0x758>  // b.any
  401688:	adrp	x3, 415000 <ferror@plt+0x13b60>
  40168c:	mov	w2, #0x5                   	// #5
  401690:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401694:	mov	x0, #0x0                   	// #0
  401698:	ldr	x19, [x3, #448]
  40169c:	add	x1, x1, #0xc00
  4016a0:	bl	401410 <dcgettext@plt>
  4016a4:	mov	x1, x19
  4016a8:	bl	4011d0 <fputs@plt>
  4016ac:	mov	w2, #0x5                   	// #5
  4016b0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4016b4:	mov	x0, #0x0                   	// #0
  4016b8:	add	x1, x1, #0xc10
  4016bc:	bl	401410 <dcgettext@plt>
  4016c0:	mov	x1, x0
  4016c4:	adrp	x2, 415000 <ferror@plt+0x13b60>
  4016c8:	mov	x0, x19
  4016cc:	ldr	x2, [x2, #456]
  4016d0:	bl	401470 <fprintf@plt>
  4016d4:	mov	x1, x19
  4016d8:	mov	w0, #0xa                   	// #10
  4016dc:	bl	401220 <fputc@plt>
  4016e0:	mov	w2, #0x5                   	// #5
  4016e4:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4016e8:	mov	x0, #0x0                   	// #0
  4016ec:	add	x1, x1, #0xc80
  4016f0:	bl	401410 <dcgettext@plt>
  4016f4:	mov	x1, x19
  4016f8:	bl	4011d0 <fputs@plt>
  4016fc:	mov	w2, #0x5                   	// #5
  401700:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401704:	mov	x0, #0x0                   	// #0
  401708:	add	x1, x1, #0xcc8
  40170c:	bl	401410 <dcgettext@plt>
  401710:	mov	x1, x19
  401714:	bl	4011d0 <fputs@plt>
  401718:	mov	w2, #0x5                   	// #5
  40171c:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401720:	mov	x0, #0x0                   	// #0
  401724:	add	x1, x1, #0xcd8
  401728:	bl	401410 <dcgettext@plt>
  40172c:	mov	x1, x19
  401730:	bl	4011d0 <fputs@plt>
  401734:	mov	w2, #0x5                   	// #5
  401738:	adrp	x1, 403000 <ferror@plt+0x1b60>
  40173c:	mov	x0, #0x0                   	// #0
  401740:	add	x1, x1, #0xd60
  401744:	bl	401410 <dcgettext@plt>
  401748:	mov	x1, x19
  40174c:	bl	4011d0 <fputs@plt>
  401750:	mov	w2, #0x5                   	// #5
  401754:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401758:	mov	x0, #0x0                   	// #0
  40175c:	add	x1, x1, #0xdf8
  401760:	bl	401410 <dcgettext@plt>
  401764:	mov	x1, x19
  401768:	bl	4011d0 <fputs@plt>
  40176c:	mov	w2, #0x5                   	// #5
  401770:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401774:	mov	x0, #0x0                   	// #0
  401778:	add	x1, x1, #0xe38
  40177c:	bl	401410 <dcgettext@plt>
  401780:	mov	x1, x19
  401784:	bl	4011d0 <fputs@plt>
  401788:	mov	w2, #0x5                   	// #5
  40178c:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401790:	mov	x0, #0x0                   	// #0
  401794:	add	x1, x1, #0xe88
  401798:	bl	401410 <dcgettext@plt>
  40179c:	mov	x1, x19
  4017a0:	bl	4011d0 <fputs@plt>
  4017a4:	mov	w2, #0x5                   	// #5
  4017a8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4017ac:	mov	x0, #0x0                   	// #0
  4017b0:	add	x1, x1, #0xeb8
  4017b4:	bl	401410 <dcgettext@plt>
  4017b8:	mov	x1, x19
  4017bc:	bl	4011d0 <fputs@plt>
  4017c0:	mov	x1, x19
  4017c4:	mov	w0, #0xa                   	// #10
  4017c8:	bl	401220 <fputc@plt>
  4017cc:	mov	w2, #0x5                   	// #5
  4017d0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4017d4:	mov	x0, #0x0                   	// #0
  4017d8:	add	x1, x1, #0xf08
  4017dc:	bl	401410 <dcgettext@plt>
  4017e0:	mov	x19, x0
  4017e4:	mov	w2, #0x5                   	// #5
  4017e8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4017ec:	mov	x0, #0x0                   	// #0
  4017f0:	add	x1, x1, #0xf20
  4017f4:	bl	401410 <dcgettext@plt>
  4017f8:	mov	x4, x0
  4017fc:	adrp	x3, 403000 <ferror@plt+0x1b60>
  401800:	add	x3, x3, #0xf30
  401804:	mov	x2, x19
  401808:	adrp	x1, 403000 <ferror@plt+0x1b60>
  40180c:	adrp	x0, 403000 <ferror@plt+0x1b60>
  401810:	add	x1, x1, #0xf40
  401814:	add	x0, x0, #0xf50
  401818:	bl	401440 <printf@plt>
  40181c:	mov	w2, #0x5                   	// #5
  401820:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401824:	mov	x0, #0x0                   	// #0
  401828:	add	x1, x1, #0xf68
  40182c:	bl	401410 <dcgettext@plt>
  401830:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401834:	add	x1, x1, #0xf88
  401838:	bl	401440 <printf@plt>
  40183c:	mov	w0, #0x0                   	// #0
  401840:	bl	4011e0 <exit@plt>
  401844:	cmp	w0, #0x50
  401848:	b.ne	401bf8 <ferror@plt+0x758>  // b.any
  40184c:	cbnz	w25, 401c10 <ferror@plt+0x770>
  401850:	mov	w2, #0x5                   	// #5
  401854:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401858:	mov	x0, #0x0                   	// #0
  40185c:	add	x1, x1, #0xba8
  401860:	bl	401410 <dcgettext@plt>
  401864:	mov	x1, x0
  401868:	adrp	x2, 415000 <ferror@plt+0x13b60>
  40186c:	mov	x19, x0
  401870:	mov	w25, #0x2                   	// #2
  401874:	ldr	x0, [x2, #432]
  401878:	bl	402960 <ferror@plt+0x14c0>
  40187c:	mov	w23, w0
  401880:	b	401558 <ferror@plt+0xb8>
  401884:	cmp	w0, #0x70
  401888:	b.ne	401bf8 <ferror@plt+0x758>  // b.any
  40188c:	cbnz	w25, 401c10 <ferror@plt+0x770>
  401890:	mov	w2, #0x5                   	// #5
  401894:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401898:	mov	x0, #0x0                   	// #0
  40189c:	add	x1, x1, #0xb90
  4018a0:	bl	401410 <dcgettext@plt>
  4018a4:	mov	x1, x0
  4018a8:	adrp	x2, 415000 <ferror@plt+0x13b60>
  4018ac:	mov	x19, x0
  4018b0:	mov	w25, #0x1                   	// #1
  4018b4:	ldr	x0, [x2, #432]
  4018b8:	bl	402960 <ferror@plt+0x14c0>
  4018bc:	mov	w23, w0
  4018c0:	b	401558 <ferror@plt+0xb8>
  4018c4:	ldr	x1, [sp, #120]
  4018c8:	mov	w0, #0x1                   	// #1
  4018cc:	str	w0, [x1]
  4018d0:	b	401558 <ferror@plt+0xb8>
  4018d4:	adrp	x3, 415000 <ferror@plt+0x13b60>
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	ldr	x1, [sp, #112]
  4018e0:	mov	x0, #0x0                   	// #0
  4018e4:	ldr	x28, [x3, #432]
  4018e8:	orr	w27, w27, #0x1
  4018ec:	bl	401410 <dcgettext@plt>
  4018f0:	mov	x1, x0
  4018f4:	mov	x0, x28
  4018f8:	bl	402960 <ferror@plt+0x14c0>
  4018fc:	str	w0, [sp, #108]
  401900:	b	401558 <ferror@plt+0xb8>
  401904:	mov	w2, #0x5                   	// #5
  401908:	adrp	x1, 403000 <ferror@plt+0x1b60>
  40190c:	mov	x0, #0x0                   	// #0
  401910:	add	x1, x1, #0xbd8
  401914:	bl	401410 <dcgettext@plt>
  401918:	adrp	x1, 415000 <ferror@plt+0x13b60>
  40191c:	adrp	x2, 403000 <ferror@plt+0x1b60>
  401920:	add	x2, x2, #0xbe8
  401924:	ldr	x1, [x1, #456]
  401928:	bl	401440 <printf@plt>
  40192c:	mov	w0, #0x0                   	// #0
  401930:	bl	4011e0 <exit@plt>
  401934:	mov	x2, #0x0                   	// #0
  401938:	ldr	x1, [x26, x2, lsl #3]
  40193c:	mov	x0, x28
  401940:	str	x2, [sp, #96]
  401944:	bl	4012d0 <strcasecmp@plt>
  401948:	ldr	x2, [sp, #96]
  40194c:	cbz	w0, 401ae0 <ferror@plt+0x640>
  401950:	add	x2, x2, #0x1
  401954:	cmp	x2, #0x4
  401958:	b.ne	401938 <ferror@plt+0x498>  // b.any
  40195c:	mov	w2, #0x5                   	// #5
  401960:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401964:	mov	x0, #0x0                   	// #0
  401968:	add	x1, x1, #0x70
  40196c:	bl	401410 <dcgettext@plt>
  401970:	adrp	x1, 415000 <ferror@plt+0x13b60>
  401974:	ldr	x2, [x1, #432]
  401978:	mov	x1, x0
  40197c:	mov	w0, #0x1                   	// #1
  401980:	bl	401420 <errx@plt>
  401984:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401988:	ldr	w0, [x0, #468]
  40198c:	cbnz	w0, 4019ac <ferror@plt+0x50c>
  401990:	mov	w2, #0x5                   	// #5
  401994:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401998:	mov	x0, #0x0                   	// #0
  40199c:	add	x1, x1, #0x30
  4019a0:	bl	401410 <dcgettext@plt>
  4019a4:	ldr	w1, [sp, #96]
  4019a8:	bl	401400 <warnx@plt>
  4019ac:	orr	w0, w27, w23
  4019b0:	cbnz	w0, 401b08 <ferror@plt+0x668>
  4019b4:	adrp	x22, 415000 <ferror@plt+0x13b60>
  4019b8:	ldr	w0, [x22, #440]
  4019bc:	cmp	w0, w21
  4019c0:	b.eq	401af8 <ferror@plt+0x658>  // b.none
  4019c4:	cbnz	w25, 401b1c <ferror@plt+0x67c>
  4019c8:	ldrsw	x0, [x22, #440]
  4019cc:	ldr	x0, [x20, x0, lsl #3]
  4019d0:	cbz	x0, 401b68 <ferror@plt+0x6c8>
  4019d4:	ldr	w2, [sp, #108]
  4019d8:	mov	w3, #0x1                   	// #1
  4019dc:	ldr	w1, [sp, #96]
  4019e0:	mov	w0, #0x0                   	// #0
  4019e4:	bl	401e00 <ferror@plt+0x960>
  4019e8:	ldrsw	x0, [x22, #440]
  4019ec:	add	x1, x20, x0, lsl #3
  4019f0:	ldr	x0, [x20, x0, lsl #3]
  4019f4:	bl	401350 <execvp@plt>
  4019f8:	bl	401450 <__errno_location@plt>
  4019fc:	mov	x3, x0
  401a00:	mov	w2, #0x5                   	// #5
  401a04:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401a08:	mov	x0, #0x0                   	// #0
  401a0c:	add	x1, x1, #0x48
  401a10:	ldr	w3, [x3]
  401a14:	cmp	w3, #0x2
  401a18:	cset	w19, eq  // eq = none
  401a1c:	add	w19, w19, #0x7e
  401a20:	bl	401410 <dcgettext@plt>
  401a24:	mov	x1, x0
  401a28:	ldrsw	x2, [x22, #440]
  401a2c:	mov	w0, w19
  401a30:	ldr	x2, [x20, x2, lsl #3]
  401a34:	bl	401480 <err@plt>
  401a38:	ldr	w0, [sp, #96]
  401a3c:	cmp	w0, #0x3
  401a40:	b.ne	401984 <ferror@plt+0x4e4>  // b.any
  401a44:	tbz	w27, #0, 401aec <ferror@plt+0x64c>
  401a48:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401a4c:	ldr	w0, [x0, #468]
  401a50:	cbz	w0, 401bd4 <ferror@plt+0x734>
  401a54:	mov	w0, #0x7                   	// #7
  401a58:	str	w0, [sp, #108]
  401a5c:	cmp	w25, #0x0
  401a60:	cset	w0, ne  // ne = any
  401a64:	cmp	w27, #0x0
  401a68:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401a6c:	b.eq	401b60 <ferror@plt+0x6c0>  // b.none
  401a70:	ldr	w1, [sp, #96]
  401a74:	adrp	x22, 415000 <ferror@plt+0x13b60>
  401a78:	ldr	w2, [sp, #108]
  401a7c:	mov	w0, w23
  401a80:	mov	w3, w25
  401a84:	add	x21, x22, #0x1b8
  401a88:	bl	401e00 <ferror@plt+0x960>
  401a8c:	b	401ab4 <ferror@plt+0x614>
  401a90:	mov	x1, x19
  401a94:	bl	402960 <ferror@plt+0x14c0>
  401a98:	ldr	w1, [sp, #96]
  401a9c:	mov	w3, w25
  401aa0:	ldr	w2, [sp, #108]
  401aa4:	bl	401e00 <ferror@plt+0x960>
  401aa8:	ldr	w0, [x21]
  401aac:	add	w0, w0, #0x1
  401ab0:	str	w0, [x21]
  401ab4:	ldrsw	x0, [x21]
  401ab8:	ldr	x0, [x20, x0, lsl #3]
  401abc:	cbnz	x0, 401a90 <ferror@plt+0x5f0>
  401ac0:	mov	w0, #0x0                   	// #0
  401ac4:	ldp	x19, x20, [sp, #16]
  401ac8:	ldp	x21, x22, [sp, #32]
  401acc:	ldp	x23, x24, [sp, #48]
  401ad0:	ldp	x25, x26, [sp, #64]
  401ad4:	ldp	x27, x28, [sp, #80]
  401ad8:	ldp	x29, x30, [sp], #128
  401adc:	ret
  401ae0:	orr	w27, w27, #0x2
  401ae4:	str	w2, [sp, #96]
  401ae8:	b	4015dc <ferror@plt+0x13c>
  401aec:	mov	w0, #0x7                   	// #7
  401af0:	str	w0, [sp, #108]
  401af4:	b	4019ac <ferror@plt+0x50c>
  401af8:	mov	w1, #0x1                   	// #1
  401afc:	mov	w0, #0x0                   	// #0
  401b00:	bl	401d40 <ferror@plt+0x8a0>
  401b04:	b	401ac0 <ferror@plt+0x620>
  401b08:	cmp	w25, #0x0
  401b0c:	cset	w0, ne  // ne = any
  401b10:	cmp	w27, #0x0
  401b14:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  401b18:	b.eq	401a64 <ferror@plt+0x5c4>  // b.none
  401b1c:	mov	w0, w23
  401b20:	mov	w1, w25
  401b24:	adrp	x21, 415000 <ferror@plt+0x13b60>
  401b28:	bl	401d40 <ferror@plt+0x8a0>
  401b2c:	add	x21, x21, #0x1b8
  401b30:	b	401b50 <ferror@plt+0x6b0>
  401b34:	mov	x1, x19
  401b38:	bl	402960 <ferror@plt+0x14c0>
  401b3c:	mov	w1, w25
  401b40:	bl	401d40 <ferror@plt+0x8a0>
  401b44:	ldr	w0, [x21]
  401b48:	add	w0, w0, #0x1
  401b4c:	str	w0, [x21]
  401b50:	ldrsw	x0, [x21]
  401b54:	ldr	x0, [x20, x0, lsl #3]
  401b58:	cbnz	x0, 401b34 <ferror@plt+0x694>
  401b5c:	b	401ac0 <ferror@plt+0x620>
  401b60:	adrp	x22, 415000 <ferror@plt+0x13b60>
  401b64:	b	4019c8 <ferror@plt+0x528>
  401b68:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401b6c:	add	x1, x1, #0x60
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	bl	401410 <dcgettext@plt>
  401b7c:	bl	401400 <warnx@plt>
  401b80:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401b84:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401b88:	add	x1, x1, #0xf98
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	ldr	x19, [x0, #424]
  401b94:	mov	x0, #0x0                   	// #0
  401b98:	bl	401410 <dcgettext@plt>
  401b9c:	mov	x1, x0
  401ba0:	adrp	x2, 415000 <ferror@plt+0x13b60>
  401ba4:	mov	x0, x19
  401ba8:	ldr	x2, [x2, #456]
  401bac:	bl	401470 <fprintf@plt>
  401bb0:	mov	w0, #0x1                   	// #1
  401bb4:	bl	4011e0 <exit@plt>
  401bb8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401bbc:	add	x1, x1, #0xfd0
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	bl	401410 <dcgettext@plt>
  401bcc:	bl	401400 <warnx@plt>
  401bd0:	b	401a5c <ferror@plt+0x5bc>
  401bd4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401bd8:	add	x1, x1, #0x0
  401bdc:	mov	w3, #0x7                   	// #7
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	str	w3, [sp, #108]
  401bec:	bl	401410 <dcgettext@plt>
  401bf0:	bl	401400 <warnx@plt>
  401bf4:	b	401a5c <ferror@plt+0x5bc>
  401bf8:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401bfc:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	add	x1, x1, #0xf98
  401c08:	ldr	x19, [x0, #424]
  401c0c:	b	401b94 <ferror@plt+0x6f4>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0xb60
  401c20:	bl	401410 <dcgettext@plt>
  401c24:	mov	x1, x0
  401c28:	mov	w0, #0x1                   	// #1
  401c2c:	bl	401420 <errx@plt>
  401c30:	mov	x29, #0x0                   	// #0
  401c34:	mov	x30, #0x0                   	// #0
  401c38:	mov	x5, x0
  401c3c:	ldr	x1, [sp]
  401c40:	add	x2, sp, #0x8
  401c44:	mov	x6, sp
  401c48:	movz	x0, #0x0, lsl #48
  401c4c:	movk	x0, #0x0, lsl #32
  401c50:	movk	x0, #0x40, lsl #16
  401c54:	movk	x0, #0x14b0
  401c58:	movz	x3, #0x0, lsl #48
  401c5c:	movk	x3, #0x0, lsl #32
  401c60:	movk	x3, #0x40, lsl #16
  401c64:	movk	x3, #0x39e8
  401c68:	movz	x4, #0x0, lsl #48
  401c6c:	movk	x4, #0x0, lsl #32
  401c70:	movk	x4, #0x40, lsl #16
  401c74:	movk	x4, #0x3a68
  401c78:	bl	4012a0 <__libc_start_main@plt>
  401c7c:	bl	401310 <abort@plt>
  401c80:	adrp	x0, 414000 <ferror@plt+0x12b60>
  401c84:	ldr	x0, [x0, #4064]
  401c88:	cbz	x0, 401c90 <ferror@plt+0x7f0>
  401c8c:	b	401300 <__gmon_start__@plt>
  401c90:	ret
  401c94:	nop
  401c98:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401c9c:	add	x0, x0, #0x1a8
  401ca0:	adrp	x1, 415000 <ferror@plt+0x13b60>
  401ca4:	add	x1, x1, #0x1a8
  401ca8:	cmp	x1, x0
  401cac:	b.eq	401cc4 <ferror@plt+0x824>  // b.none
  401cb0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401cb4:	ldr	x1, [x1, #2712]
  401cb8:	cbz	x1, 401cc4 <ferror@plt+0x824>
  401cbc:	mov	x16, x1
  401cc0:	br	x16
  401cc4:	ret
  401cc8:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401ccc:	add	x0, x0, #0x1a8
  401cd0:	adrp	x1, 415000 <ferror@plt+0x13b60>
  401cd4:	add	x1, x1, #0x1a8
  401cd8:	sub	x1, x1, x0
  401cdc:	lsr	x2, x1, #63
  401ce0:	add	x1, x2, x1, asr #3
  401ce4:	cmp	xzr, x1, asr #1
  401ce8:	asr	x1, x1, #1
  401cec:	b.eq	401d04 <ferror@plt+0x864>  // b.none
  401cf0:	adrp	x2, 403000 <ferror@plt+0x1b60>
  401cf4:	ldr	x2, [x2, #2720]
  401cf8:	cbz	x2, 401d04 <ferror@plt+0x864>
  401cfc:	mov	x16, x2
  401d00:	br	x16
  401d04:	ret
  401d08:	stp	x29, x30, [sp, #-32]!
  401d0c:	mov	x29, sp
  401d10:	str	x19, [sp, #16]
  401d14:	adrp	x19, 415000 <ferror@plt+0x13b60>
  401d18:	ldrb	w0, [x19, #464]
  401d1c:	cbnz	w0, 401d2c <ferror@plt+0x88c>
  401d20:	bl	401c98 <ferror@plt+0x7f8>
  401d24:	mov	w0, #0x1                   	// #1
  401d28:	strb	w0, [x19, #464]
  401d2c:	ldr	x19, [sp, #16]
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	ret
  401d38:	b	401cc8 <ferror@plt+0x828>
  401d3c:	nop
  401d40:	stp	x29, x30, [sp, #-48]!
  401d44:	mov	w2, w0
  401d48:	mov	x0, #0x1f                  	// #31
  401d4c:	mov	x29, sp
  401d50:	stp	x19, x20, [sp, #16]
  401d54:	str	x21, [sp, #32]
  401d58:	bl	401460 <syscall@plt>
  401d5c:	cmn	w0, #0x1
  401d60:	b.eq	401ddc <ferror@plt+0x93c>  // b.none
  401d64:	mov	x19, x0
  401d68:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	add	x1, x1, #0xac0
  401d74:	asr	w21, w19, #13
  401d78:	mov	x0, #0x0                   	// #0
  401d7c:	bl	401410 <dcgettext@plt>
  401d80:	mov	x20, x0
  401d84:	cmp	w21, #0x3
  401d88:	b.hi	401db0 <ferror@plt+0x910>  // b.pmore
  401d8c:	adrp	x0, 404000 <ferror@plt+0x2b60>
  401d90:	add	x0, x0, #0x100
  401d94:	ldr	x20, [x0, w21, sxtw #3]
  401d98:	b.ne	401db0 <ferror@plt+0x910>  // b.any
  401d9c:	mov	x0, x20
  401da0:	ldp	x19, x20, [sp, #16]
  401da4:	ldr	x21, [sp, #32]
  401da8:	ldp	x29, x30, [sp], #48
  401dac:	b	401320 <puts@plt>
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401db8:	mov	x0, #0x0                   	// #0
  401dbc:	add	x1, x1, #0xac8
  401dc0:	bl	401410 <dcgettext@plt>
  401dc4:	and	x2, x19, #0x1fff
  401dc8:	mov	x1, x20
  401dcc:	ldp	x19, x20, [sp, #16]
  401dd0:	ldr	x21, [sp, #32]
  401dd4:	ldp	x29, x30, [sp], #48
  401dd8:	b	401440 <printf@plt>
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	add	x1, x1, #0xaa8
  401dec:	bl	401410 <dcgettext@plt>
  401df0:	mov	x1, x0
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	bl	401480 <err@plt>
  401dfc:	nop
  401e00:	mov	w5, w1
  401e04:	mov	w4, w2
  401e08:	stp	x29, x30, [sp, #-16]!
  401e0c:	mov	w1, w3
  401e10:	mov	w2, w0
  401e14:	mov	x29, sp
  401e18:	orr	w3, w4, w5, lsl #13
  401e1c:	mov	x0, #0x1e                  	// #30
  401e20:	bl	401460 <syscall@plt>
  401e24:	cmn	w0, #0x1
  401e28:	b.eq	401e34 <ferror@plt+0x994>  // b.none
  401e2c:	ldp	x29, x30, [sp], #16
  401e30:	ret
  401e34:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401e38:	ldr	w0, [x0, #468]
  401e3c:	cbnz	w0, 401e2c <ferror@plt+0x98c>
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401e48:	mov	x0, #0x0                   	// #0
  401e4c:	add	x1, x1, #0xad8
  401e50:	bl	401410 <dcgettext@plt>
  401e54:	mov	x1, x0
  401e58:	mov	w0, #0x1                   	// #1
  401e5c:	bl	401480 <err@plt>
  401e60:	stp	x29, x30, [sp, #-32]!
  401e64:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401e68:	mov	x29, sp
  401e6c:	stp	x19, x20, [sp, #16]
  401e70:	ldr	x20, [x0, #448]
  401e74:	bl	401450 <__errno_location@plt>
  401e78:	mov	x19, x0
  401e7c:	mov	x0, x20
  401e80:	str	wzr, [x19]
  401e84:	bl	4014a0 <ferror@plt>
  401e88:	cbz	w0, 401f28 <ferror@plt+0xa88>
  401e8c:	ldr	w0, [x19]
  401e90:	cmp	w0, #0x9
  401e94:	b.ne	401ed8 <ferror@plt+0xa38>  // b.any
  401e98:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401e9c:	ldr	x20, [x0, #424]
  401ea0:	str	wzr, [x19]
  401ea4:	mov	x0, x20
  401ea8:	bl	4014a0 <ferror@plt>
  401eac:	cbnz	w0, 401ec0 <ferror@plt+0xa20>
  401eb0:	mov	x0, x20
  401eb4:	bl	4013f0 <fflush@plt>
  401eb8:	cbz	w0, 401f08 <ferror@plt+0xa68>
  401ebc:	nop
  401ec0:	ldr	w0, [x19]
  401ec4:	cmp	w0, #0x9
  401ec8:	b.ne	401f00 <ferror@plt+0xa60>  // b.any
  401ecc:	ldp	x19, x20, [sp, #16]
  401ed0:	ldp	x29, x30, [sp], #32
  401ed4:	ret
  401ed8:	cmp	w0, #0x20
  401edc:	b.eq	401e98 <ferror@plt+0x9f8>  // b.none
  401ee0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	add	x1, x1, #0xaf0
  401eec:	cbz	w0, 401f54 <ferror@plt+0xab4>
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	bl	401410 <dcgettext@plt>
  401ef8:	bl	401370 <warn@plt>
  401efc:	nop
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	bl	4011a0 <_exit@plt>
  401f08:	mov	x0, x20
  401f0c:	bl	401250 <fileno@plt>
  401f10:	tbnz	w0, #31, 401ec0 <ferror@plt+0xa20>
  401f14:	bl	4011f0 <dup@plt>
  401f18:	tbnz	w0, #31, 401ec0 <ferror@plt+0xa20>
  401f1c:	bl	4012f0 <close@plt>
  401f20:	cbz	w0, 401ecc <ferror@plt+0xa2c>
  401f24:	b	401ec0 <ferror@plt+0xa20>
  401f28:	mov	x0, x20
  401f2c:	bl	4013f0 <fflush@plt>
  401f30:	cbnz	w0, 401e8c <ferror@plt+0x9ec>
  401f34:	mov	x0, x20
  401f38:	bl	401250 <fileno@plt>
  401f3c:	tbnz	w0, #31, 401e8c <ferror@plt+0x9ec>
  401f40:	bl	4011f0 <dup@plt>
  401f44:	tbnz	w0, #31, 401e8c <ferror@plt+0x9ec>
  401f48:	bl	4012f0 <close@plt>
  401f4c:	cbz	w0, 401e98 <ferror@plt+0x9f8>
  401f50:	b	401e8c <ferror@plt+0x9ec>
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	bl	401410 <dcgettext@plt>
  401f5c:	bl	401400 <warnx@plt>
  401f60:	b	401f00 <ferror@plt+0xa60>
  401f64:	nop
  401f68:	str	xzr, [x1]
  401f6c:	mov	x2, x0
  401f70:	cbz	x0, 401fe8 <ferror@plt+0xb48>
  401f74:	ldrsb	w3, [x0]
  401f78:	cmp	w3, #0x2f
  401f7c:	b.ne	401fd4 <ferror@plt+0xb34>  // b.any
  401f80:	ldrsb	w3, [x2, #1]
  401f84:	mov	x0, x2
  401f88:	add	x2, x2, #0x1
  401f8c:	cmp	w3, #0x2f
  401f90:	b.eq	401f80 <ferror@plt+0xae0>  // b.none
  401f94:	mov	x3, #0x1                   	// #1
  401f98:	str	x3, [x1]
  401f9c:	ldrsb	w3, [x0, #1]
  401fa0:	cmp	w3, #0x2f
  401fa4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  401fa8:	b.eq	401fd0 <ferror@plt+0xb30>  // b.none
  401fac:	sub	x2, x2, #0x1
  401fb0:	mov	x3, #0x2                   	// #2
  401fb4:	nop
  401fb8:	str	x3, [x1]
  401fbc:	ldrsb	w4, [x2, x3]
  401fc0:	add	x3, x3, #0x1
  401fc4:	cmp	w4, #0x2f
  401fc8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  401fcc:	b.ne	401fb8 <ferror@plt+0xb18>  // b.any
  401fd0:	ret
  401fd4:	mov	x0, #0x0                   	// #0
  401fd8:	cbz	w3, 401fd0 <ferror@plt+0xb30>
  401fdc:	mov	x0, x2
  401fe0:	add	x2, x2, #0x1
  401fe4:	b	401f94 <ferror@plt+0xaf4>
  401fe8:	mov	x0, #0x0                   	// #0
  401fec:	ret
  401ff0:	stp	x29, x30, [sp, #-48]!
  401ff4:	mov	x29, sp
  401ff8:	stp	x19, x20, [sp, #16]
  401ffc:	mov	x20, x0
  402000:	mov	w19, #0x0                   	// #0
  402004:	str	x21, [sp, #32]
  402008:	mov	x21, x1
  40200c:	ldrsb	w1, [x0]
  402010:	mov	x0, #0x0                   	// #0
  402014:	cbz	w1, 40203c <ferror@plt+0xb9c>
  402018:	cmp	w1, #0x5c
  40201c:	b.eq	40204c <ferror@plt+0xbac>  // b.none
  402020:	mov	x0, x21
  402024:	bl	4013e0 <strchr@plt>
  402028:	cbnz	x0, 402078 <ferror@plt+0xbd8>
  40202c:	add	w19, w19, #0x1
  402030:	sxtw	x0, w19
  402034:	ldrsb	w1, [x20, w19, sxtw]
  402038:	cbnz	w1, 402018 <ferror@plt+0xb78>
  40203c:	ldp	x19, x20, [sp, #16]
  402040:	ldr	x21, [sp, #32]
  402044:	ldp	x29, x30, [sp], #48
  402048:	ret
  40204c:	add	w0, w19, #0x1
  402050:	ldrsb	w0, [x20, w0, sxtw]
  402054:	cbz	w0, 402078 <ferror@plt+0xbd8>
  402058:	add	w19, w19, #0x2
  40205c:	sxtw	x0, w19
  402060:	ldrsb	w1, [x20, w19, sxtw]
  402064:	cbnz	w1, 402018 <ferror@plt+0xb78>
  402068:	ldp	x19, x20, [sp, #16]
  40206c:	ldr	x21, [sp, #32]
  402070:	ldp	x29, x30, [sp], #48
  402074:	ret
  402078:	sxtw	x0, w19
  40207c:	ldp	x19, x20, [sp, #16]
  402080:	ldr	x21, [sp, #32]
  402084:	ldp	x29, x30, [sp], #48
  402088:	ret
  40208c:	nop
  402090:	stp	x29, x30, [sp, #-80]!
  402094:	mov	x29, sp
  402098:	stp	x19, x20, [sp, #16]
  40209c:	mov	x19, x0
  4020a0:	stp	x21, x22, [sp, #32]
  4020a4:	mov	x22, x1
  4020a8:	mov	w21, w2
  4020ac:	str	x23, [sp, #48]
  4020b0:	adrp	x23, 415000 <ferror@plt+0x13b60>
  4020b4:	str	xzr, [sp, #72]
  4020b8:	bl	401450 <__errno_location@plt>
  4020bc:	str	wzr, [x0]
  4020c0:	cbz	x19, 4020d4 <ferror@plt+0xc34>
  4020c4:	mov	x20, x0
  4020c8:	ldrsb	w0, [x19]
  4020cc:	adrp	x23, 415000 <ferror@plt+0x13b60>
  4020d0:	cbnz	w0, 4020ec <ferror@plt+0xc4c>
  4020d4:	ldr	w0, [x23, #416]
  4020d8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4020dc:	mov	x3, x19
  4020e0:	mov	x2, x22
  4020e4:	add	x1, x1, #0x240
  4020e8:	bl	401420 <errx@plt>
  4020ec:	add	x1, sp, #0x48
  4020f0:	mov	w2, w21
  4020f4:	mov	x0, x19
  4020f8:	mov	w3, #0x0                   	// #0
  4020fc:	bl	4012c0 <__strtoul_internal@plt>
  402100:	ldr	w1, [x20]
  402104:	cbnz	w1, 402134 <ferror@plt+0xc94>
  402108:	ldr	x1, [sp, #72]
  40210c:	cmp	x1, x19
  402110:	b.eq	4020d4 <ferror@plt+0xc34>  // b.none
  402114:	cbz	x1, 402120 <ferror@plt+0xc80>
  402118:	ldrsb	w1, [x1]
  40211c:	cbnz	w1, 4020d4 <ferror@plt+0xc34>
  402120:	ldp	x19, x20, [sp, #16]
  402124:	ldp	x21, x22, [sp, #32]
  402128:	ldr	x23, [sp, #48]
  40212c:	ldp	x29, x30, [sp], #80
  402130:	ret
  402134:	ldr	w0, [x23, #416]
  402138:	cmp	w1, #0x22
  40213c:	b.ne	4020d4 <ferror@plt+0xc34>  // b.any
  402140:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402144:	mov	x3, x19
  402148:	mov	x2, x22
  40214c:	add	x1, x1, #0x240
  402150:	bl	401480 <err@plt>
  402154:	nop
  402158:	stp	x29, x30, [sp, #-32]!
  40215c:	mov	x29, sp
  402160:	stp	x19, x20, [sp, #16]
  402164:	mov	x19, x1
  402168:	mov	x20, x0
  40216c:	bl	401450 <__errno_location@plt>
  402170:	mov	x4, x0
  402174:	adrp	x0, 415000 <ferror@plt+0x13b60>
  402178:	mov	w5, #0x22                  	// #34
  40217c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402180:	mov	x3, x20
  402184:	ldr	w0, [x0, #416]
  402188:	mov	x2, x19
  40218c:	str	w5, [x4]
  402190:	add	x1, x1, #0x240
  402194:	bl	401480 <err@plt>
  402198:	stp	x29, x30, [sp, #-32]!
  40219c:	mov	x29, sp
  4021a0:	stp	x19, x20, [sp, #16]
  4021a4:	mov	x20, x1
  4021a8:	mov	x19, x0
  4021ac:	bl	402090 <ferror@plt+0xbf0>
  4021b0:	mov	x1, #0xffffffff            	// #4294967295
  4021b4:	cmp	x0, x1
  4021b8:	b.hi	4021c8 <ferror@plt+0xd28>  // b.pmore
  4021bc:	ldp	x19, x20, [sp, #16]
  4021c0:	ldp	x29, x30, [sp], #32
  4021c4:	ret
  4021c8:	mov	x1, x20
  4021cc:	mov	x0, x19
  4021d0:	bl	402158 <ferror@plt+0xcb8>
  4021d4:	nop
  4021d8:	adrp	x1, 415000 <ferror@plt+0x13b60>
  4021dc:	str	w0, [x1, #416]
  4021e0:	ret
  4021e4:	nop
  4021e8:	stp	x29, x30, [sp, #-128]!
  4021ec:	mov	x29, sp
  4021f0:	stp	x19, x20, [sp, #16]
  4021f4:	mov	x20, x0
  4021f8:	stp	x21, x22, [sp, #32]
  4021fc:	mov	x22, x1
  402200:	stp	x23, x24, [sp, #48]
  402204:	mov	x23, x2
  402208:	str	xzr, [x1]
  40220c:	bl	401450 <__errno_location@plt>
  402210:	mov	x21, x0
  402214:	cbz	x20, 4024a8 <ferror@plt+0x1008>
  402218:	ldrsb	w19, [x20]
  40221c:	cbz	w19, 4024a8 <ferror@plt+0x1008>
  402220:	bl	401380 <__ctype_b_loc@plt>
  402224:	mov	x24, x0
  402228:	mov	x2, x20
  40222c:	ldr	x0, [x0]
  402230:	b	402238 <ferror@plt+0xd98>
  402234:	ldrsb	w19, [x2, #1]!
  402238:	ubfiz	x1, x19, #1, #8
  40223c:	ldrh	w1, [x0, x1]
  402240:	tbnz	w1, #13, 402234 <ferror@plt+0xd94>
  402244:	cmp	w19, #0x2d
  402248:	b.eq	4024a8 <ferror@plt+0x1008>  // b.none
  40224c:	stp	x25, x26, [sp, #64]
  402250:	mov	x0, x20
  402254:	mov	w3, #0x0                   	// #0
  402258:	stp	x27, x28, [sp, #80]
  40225c:	add	x27, sp, #0x78
  402260:	mov	x1, x27
  402264:	str	wzr, [x21]
  402268:	mov	w2, #0x0                   	// #0
  40226c:	str	xzr, [sp, #120]
  402270:	bl	4012c0 <__strtoul_internal@plt>
  402274:	mov	x25, x0
  402278:	ldr	x28, [sp, #120]
  40227c:	ldr	w0, [x21]
  402280:	cmp	x28, x20
  402284:	b.eq	402498 <ferror@plt+0xff8>  // b.none
  402288:	cbnz	w0, 4024c8 <ferror@plt+0x1028>
  40228c:	cbz	x28, 40253c <ferror@plt+0x109c>
  402290:	ldrsb	w0, [x28]
  402294:	mov	w20, #0x0                   	// #0
  402298:	mov	x26, #0x0                   	// #0
  40229c:	cbz	w0, 40253c <ferror@plt+0x109c>
  4022a0:	ldrsb	w0, [x28, #1]
  4022a4:	cmp	w0, #0x69
  4022a8:	b.eq	402354 <ferror@plt+0xeb4>  // b.none
  4022ac:	and	w1, w0, #0xffffffdf
  4022b0:	cmp	w1, #0x42
  4022b4:	b.ne	40252c <ferror@plt+0x108c>  // b.any
  4022b8:	ldrsb	w0, [x28, #2]
  4022bc:	cbz	w0, 402574 <ferror@plt+0x10d4>
  4022c0:	bl	401240 <localeconv@plt>
  4022c4:	cbz	x0, 4024a0 <ferror@plt+0x1000>
  4022c8:	ldr	x1, [x0]
  4022cc:	cbz	x1, 4024a0 <ferror@plt+0x1000>
  4022d0:	mov	x0, x1
  4022d4:	str	x1, [sp, #104]
  4022d8:	bl	4011c0 <strlen@plt>
  4022dc:	mov	x19, x0
  4022e0:	cbnz	x26, 4024a0 <ferror@plt+0x1000>
  4022e4:	ldrsb	w0, [x28]
  4022e8:	cbz	w0, 4024a0 <ferror@plt+0x1000>
  4022ec:	ldr	x1, [sp, #104]
  4022f0:	mov	x2, x19
  4022f4:	mov	x0, x1
  4022f8:	mov	x1, x28
  4022fc:	bl	401280 <strncmp@plt>
  402300:	cbnz	w0, 4024a0 <ferror@plt+0x1000>
  402304:	ldrsb	w4, [x28, x19]
  402308:	add	x1, x28, x19
  40230c:	cmp	w4, #0x30
  402310:	b.ne	402550 <ferror@plt+0x10b0>  // b.any
  402314:	add	w0, w20, #0x1
  402318:	mov	x19, x1
  40231c:	nop
  402320:	sub	w3, w19, w1
  402324:	ldrsb	w4, [x19, #1]!
  402328:	add	w20, w3, w0
  40232c:	cmp	w4, #0x30
  402330:	b.eq	402320 <ferror@plt+0xe80>  // b.none
  402334:	ldr	x0, [x24]
  402338:	ldrh	w0, [x0, w4, sxtw #1]
  40233c:	tbnz	w0, #11, 4024dc <ferror@plt+0x103c>
  402340:	mov	x28, x19
  402344:	str	x19, [sp, #120]
  402348:	ldrsb	w0, [x28, #1]
  40234c:	cmp	w0, #0x69
  402350:	b.ne	4022ac <ferror@plt+0xe0c>  // b.any
  402354:	ldrsb	w0, [x28, #2]
  402358:	and	w0, w0, #0xffffffdf
  40235c:	cmp	w0, #0x42
  402360:	b.ne	4022c0 <ferror@plt+0xe20>  // b.any
  402364:	ldrsb	w0, [x28, #3]
  402368:	cbnz	w0, 4022c0 <ferror@plt+0xe20>
  40236c:	mov	x19, #0x400                 	// #1024
  402370:	ldrsb	w27, [x28]
  402374:	adrp	x24, 404000 <ferror@plt+0x2b60>
  402378:	add	x24, x24, #0x250
  40237c:	mov	x0, x24
  402380:	mov	w1, w27
  402384:	bl	4013e0 <strchr@plt>
  402388:	cbz	x0, 40257c <ferror@plt+0x10dc>
  40238c:	sub	x1, x0, x24
  402390:	add	w1, w1, #0x1
  402394:	cbz	w1, 402598 <ferror@plt+0x10f8>
  402398:	sxtw	x2, w19
  40239c:	umulh	x0, x25, x2
  4023a0:	cbnz	x0, 402568 <ferror@plt+0x10c8>
  4023a4:	sub	w0, w1, #0x2
  4023a8:	b	4023b8 <ferror@plt+0xf18>
  4023ac:	umulh	x3, x25, x2
  4023b0:	sub	w0, w0, #0x1
  4023b4:	cbnz	x3, 402568 <ferror@plt+0x10c8>
  4023b8:	mul	x25, x25, x2
  4023bc:	cmn	w0, #0x1
  4023c0:	b.ne	4023ac <ferror@plt+0xf0c>  // b.any
  4023c4:	mov	w0, #0x0                   	// #0
  4023c8:	cbz	x23, 4023d0 <ferror@plt+0xf30>
  4023cc:	str	w1, [x23]
  4023d0:	cmp	x26, #0x0
  4023d4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4023d8:	b.eq	402484 <ferror@plt+0xfe4>  // b.none
  4023dc:	sub	w1, w1, #0x2
  4023e0:	mov	x5, #0x1                   	// #1
  4023e4:	b	4023f4 <ferror@plt+0xf54>
  4023e8:	umulh	x2, x5, x19
  4023ec:	sub	w1, w1, #0x1
  4023f0:	cbnz	x2, 402400 <ferror@plt+0xf60>
  4023f4:	mul	x5, x5, x19
  4023f8:	cmn	w1, #0x1
  4023fc:	b.ne	4023e8 <ferror@plt+0xf48>  // b.any
  402400:	cmp	x26, #0xa
  402404:	mov	x1, #0xa                   	// #10
  402408:	b.ls	402420 <ferror@plt+0xf80>  // b.plast
  40240c:	nop
  402410:	add	x1, x1, x1, lsl #2
  402414:	cmp	x26, x1, lsl #1
  402418:	lsl	x1, x1, #1
  40241c:	b.hi	402410 <ferror@plt+0xf70>  // b.pmore
  402420:	cbz	w20, 40243c <ferror@plt+0xf9c>
  402424:	mov	w2, #0x0                   	// #0
  402428:	add	x1, x1, x1, lsl #2
  40242c:	add	w2, w2, #0x1
  402430:	cmp	w20, w2
  402434:	lsl	x1, x1, #1
  402438:	b.ne	402428 <ferror@plt+0xf88>  // b.any
  40243c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402440:	mov	x4, #0x1                   	// #1
  402444:	movk	x8, #0xcccd
  402448:	umulh	x6, x26, x8
  40244c:	add	x7, x4, x4, lsl #2
  402450:	mov	x3, x4
  402454:	cmp	x26, #0x9
  402458:	lsl	x4, x7, #1
  40245c:	lsr	x2, x6, #3
  402460:	add	x2, x2, x2, lsl #2
  402464:	sub	x2, x26, x2, lsl #1
  402468:	lsr	x26, x6, #3
  40246c:	cbz	x2, 402480 <ferror@plt+0xfe0>
  402470:	udiv	x3, x1, x3
  402474:	udiv	x2, x3, x2
  402478:	udiv	x2, x5, x2
  40247c:	add	x25, x25, x2
  402480:	b.hi	402448 <ferror@plt+0xfa8>  // b.pmore
  402484:	str	x25, [x22]
  402488:	tbnz	w0, #31, 402558 <ferror@plt+0x10b8>
  40248c:	ldp	x25, x26, [sp, #64]
  402490:	ldp	x27, x28, [sp, #80]
  402494:	b	4024b4 <ferror@plt+0x1014>
  402498:	cbnz	w0, 4024d4 <ferror@plt+0x1034>
  40249c:	nop
  4024a0:	ldp	x25, x26, [sp, #64]
  4024a4:	ldp	x27, x28, [sp, #80]
  4024a8:	mov	w1, #0x16                  	// #22
  4024ac:	mov	w0, #0xffffffea            	// #-22
  4024b0:	str	w1, [x21]
  4024b4:	ldp	x19, x20, [sp, #16]
  4024b8:	ldp	x21, x22, [sp, #32]
  4024bc:	ldp	x23, x24, [sp, #48]
  4024c0:	ldp	x29, x30, [sp], #128
  4024c4:	ret
  4024c8:	sub	x1, x25, #0x1
  4024cc:	cmn	x1, #0x3
  4024d0:	b.ls	40228c <ferror@plt+0xdec>  // b.plast
  4024d4:	neg	w0, w0
  4024d8:	b	402488 <ferror@plt+0xfe8>
  4024dc:	str	wzr, [x21]
  4024e0:	mov	x1, x27
  4024e4:	mov	x0, x19
  4024e8:	mov	w3, #0x0                   	// #0
  4024ec:	mov	w2, #0x0                   	// #0
  4024f0:	str	xzr, [sp, #120]
  4024f4:	bl	4012c0 <__strtoul_internal@plt>
  4024f8:	mov	x26, x0
  4024fc:	ldr	x28, [sp, #120]
  402500:	ldr	w0, [x21]
  402504:	cmp	x28, x19
  402508:	b.eq	402498 <ferror@plt+0xff8>  // b.none
  40250c:	cbz	w0, 402534 <ferror@plt+0x1094>
  402510:	sub	x1, x26, #0x1
  402514:	cmn	x1, #0x3
  402518:	b.hi	4024d4 <ferror@plt+0x1034>  // b.pmore
  40251c:	cbz	x28, 4024a0 <ferror@plt+0x1000>
  402520:	ldrsb	w0, [x28]
  402524:	cbnz	w0, 4022a0 <ferror@plt+0xe00>
  402528:	b	4024a0 <ferror@plt+0x1000>
  40252c:	cbnz	w0, 4022c0 <ferror@plt+0xe20>
  402530:	b	40236c <ferror@plt+0xecc>
  402534:	cbnz	x26, 40251c <ferror@plt+0x107c>
  402538:	b	4022a0 <ferror@plt+0xe00>
  40253c:	mov	w0, #0x0                   	// #0
  402540:	ldp	x27, x28, [sp, #80]
  402544:	str	x25, [x22]
  402548:	ldp	x25, x26, [sp, #64]
  40254c:	b	4024b4 <ferror@plt+0x1014>
  402550:	mov	x19, x1
  402554:	b	402334 <ferror@plt+0xe94>
  402558:	neg	w1, w0
  40255c:	ldp	x25, x26, [sp, #64]
  402560:	ldp	x27, x28, [sp, #80]
  402564:	b	4024b0 <ferror@plt+0x1010>
  402568:	mov	w0, #0xffffffde            	// #-34
  40256c:	cbnz	x23, 4023cc <ferror@plt+0xf2c>
  402570:	b	4023d0 <ferror@plt+0xf30>
  402574:	mov	x19, #0x3e8                 	// #1000
  402578:	b	402370 <ferror@plt+0xed0>
  40257c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402580:	add	x24, x1, #0x260
  402584:	mov	x0, x24
  402588:	mov	w1, w27
  40258c:	bl	4013e0 <strchr@plt>
  402590:	cbnz	x0, 40238c <ferror@plt+0xeec>
  402594:	b	4024a0 <ferror@plt+0x1000>
  402598:	mov	w0, #0x0                   	// #0
  40259c:	cbnz	x23, 4023cc <ferror@plt+0xf2c>
  4025a0:	ldp	x27, x28, [sp, #80]
  4025a4:	str	x25, [x22]
  4025a8:	ldp	x25, x26, [sp, #64]
  4025ac:	b	4024b4 <ferror@plt+0x1014>
  4025b0:	mov	x2, #0x0                   	// #0
  4025b4:	b	4021e8 <ferror@plt+0xd48>
  4025b8:	stp	x29, x30, [sp, #-48]!
  4025bc:	mov	x29, sp
  4025c0:	stp	x21, x22, [sp, #32]
  4025c4:	mov	x22, x1
  4025c8:	cbz	x0, 402628 <ferror@plt+0x1188>
  4025cc:	mov	x21, x0
  4025d0:	stp	x19, x20, [sp, #16]
  4025d4:	mov	x20, x0
  4025d8:	b	4025f4 <ferror@plt+0x1154>
  4025dc:	bl	401380 <__ctype_b_loc@plt>
  4025e0:	ubfiz	x19, x19, #1, #8
  4025e4:	ldr	x2, [x0]
  4025e8:	ldrh	w2, [x2, x19]
  4025ec:	tbz	w2, #11, 4025fc <ferror@plt+0x115c>
  4025f0:	add	x20, x20, #0x1
  4025f4:	ldrsb	w19, [x20]
  4025f8:	cbnz	w19, 4025dc <ferror@plt+0x113c>
  4025fc:	cbz	x22, 402604 <ferror@plt+0x1164>
  402600:	str	x20, [x22]
  402604:	cmp	x20, x21
  402608:	b.ls	402640 <ferror@plt+0x11a0>  // b.plast
  40260c:	ldrsb	w1, [x20]
  402610:	mov	w0, #0x1                   	// #1
  402614:	ldp	x19, x20, [sp, #16]
  402618:	cbnz	w1, 402630 <ferror@plt+0x1190>
  40261c:	ldp	x21, x22, [sp, #32]
  402620:	ldp	x29, x30, [sp], #48
  402624:	ret
  402628:	cbz	x1, 402630 <ferror@plt+0x1190>
  40262c:	str	xzr, [x1]
  402630:	mov	w0, #0x0                   	// #0
  402634:	ldp	x21, x22, [sp, #32]
  402638:	ldp	x29, x30, [sp], #48
  40263c:	ret
  402640:	mov	w0, #0x0                   	// #0
  402644:	ldp	x19, x20, [sp, #16]
  402648:	b	402634 <ferror@plt+0x1194>
  40264c:	nop
  402650:	stp	x29, x30, [sp, #-48]!
  402654:	mov	x29, sp
  402658:	stp	x21, x22, [sp, #32]
  40265c:	mov	x22, x1
  402660:	cbz	x0, 4026c0 <ferror@plt+0x1220>
  402664:	mov	x21, x0
  402668:	stp	x19, x20, [sp, #16]
  40266c:	mov	x20, x0
  402670:	b	40268c <ferror@plt+0x11ec>
  402674:	bl	401380 <__ctype_b_loc@plt>
  402678:	ubfiz	x19, x19, #1, #8
  40267c:	ldr	x2, [x0]
  402680:	ldrh	w2, [x2, x19]
  402684:	tbz	w2, #12, 402694 <ferror@plt+0x11f4>
  402688:	add	x20, x20, #0x1
  40268c:	ldrsb	w19, [x20]
  402690:	cbnz	w19, 402674 <ferror@plt+0x11d4>
  402694:	cbz	x22, 40269c <ferror@plt+0x11fc>
  402698:	str	x20, [x22]
  40269c:	cmp	x20, x21
  4026a0:	b.ls	4026d8 <ferror@plt+0x1238>  // b.plast
  4026a4:	ldrsb	w1, [x20]
  4026a8:	mov	w0, #0x1                   	// #1
  4026ac:	ldp	x19, x20, [sp, #16]
  4026b0:	cbnz	w1, 4026c8 <ferror@plt+0x1228>
  4026b4:	ldp	x21, x22, [sp, #32]
  4026b8:	ldp	x29, x30, [sp], #48
  4026bc:	ret
  4026c0:	cbz	x1, 4026c8 <ferror@plt+0x1228>
  4026c4:	str	xzr, [x1]
  4026c8:	mov	w0, #0x0                   	// #0
  4026cc:	ldp	x21, x22, [sp, #32]
  4026d0:	ldp	x29, x30, [sp], #48
  4026d4:	ret
  4026d8:	mov	w0, #0x0                   	// #0
  4026dc:	ldp	x19, x20, [sp, #16]
  4026e0:	b	4026cc <ferror@plt+0x122c>
  4026e4:	nop
  4026e8:	stp	x29, x30, [sp, #-128]!
  4026ec:	mov	x29, sp
  4026f0:	stp	x19, x20, [sp, #16]
  4026f4:	mov	x20, x0
  4026f8:	mov	w0, #0xffffffd0            	// #-48
  4026fc:	stp	x21, x22, [sp, #32]
  402700:	mov	x21, x1
  402704:	add	x22, sp, #0x80
  402708:	add	x1, sp, #0x50
  40270c:	stp	x22, x22, [sp, #48]
  402710:	str	x1, [sp, #64]
  402714:	stp	w0, wzr, [sp, #72]
  402718:	stp	x2, x3, [sp, #80]
  40271c:	stp	x4, x5, [sp, #96]
  402720:	stp	x6, x7, [sp, #112]
  402724:	b	402770 <ferror@plt+0x12d0>
  402728:	ldr	x1, [x2]
  40272c:	add	x0, x2, #0xf
  402730:	and	x0, x0, #0xfffffffffffffff8
  402734:	str	x0, [sp, #48]
  402738:	cbz	x1, 4027b0 <ferror@plt+0x1310>
  40273c:	ldr	x2, [sp, #48]
  402740:	add	x0, x2, #0xf
  402744:	and	x0, x0, #0xfffffffffffffff8
  402748:	str	x0, [sp, #48]
  40274c:	ldr	x19, [x2]
  402750:	cbz	x19, 4027b0 <ferror@plt+0x1310>
  402754:	mov	x0, x20
  402758:	bl	401360 <strcmp@plt>
  40275c:	cbz	w0, 4027cc <ferror@plt+0x132c>
  402760:	mov	x1, x19
  402764:	mov	x0, x20
  402768:	bl	401360 <strcmp@plt>
  40276c:	cbz	w0, 4027d0 <ferror@plt+0x1330>
  402770:	ldr	w3, [sp, #72]
  402774:	ldr	x2, [sp, #48]
  402778:	tbz	w3, #31, 402728 <ferror@plt+0x1288>
  40277c:	add	w0, w3, #0x8
  402780:	str	w0, [sp, #72]
  402784:	cmp	w0, #0x0
  402788:	b.gt	402728 <ferror@plt+0x1288>
  40278c:	ldr	x1, [x22, w3, sxtw]
  402790:	cbz	x1, 4027b0 <ferror@plt+0x1310>
  402794:	cbz	w0, 402740 <ferror@plt+0x12a0>
  402798:	add	w3, w3, #0x10
  40279c:	str	w3, [sp, #72]
  4027a0:	cmp	w3, #0x0
  4027a4:	b.gt	402740 <ferror@plt+0x12a0>
  4027a8:	add	x2, x22, w0, sxtw
  4027ac:	b	40274c <ferror@plt+0x12ac>
  4027b0:	adrp	x0, 415000 <ferror@plt+0x13b60>
  4027b4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4027b8:	mov	x3, x20
  4027bc:	mov	x2, x21
  4027c0:	ldr	w0, [x0, #416]
  4027c4:	add	x1, x1, #0x240
  4027c8:	bl	401420 <errx@plt>
  4027cc:	mov	w0, #0x1                   	// #1
  4027d0:	ldp	x19, x20, [sp, #16]
  4027d4:	ldp	x21, x22, [sp, #32]
  4027d8:	ldp	x29, x30, [sp], #128
  4027dc:	ret
  4027e0:	cbz	x1, 40280c <ferror@plt+0x136c>
  4027e4:	add	x3, x0, x1
  4027e8:	sxtb	w2, w2
  4027ec:	b	402800 <ferror@plt+0x1360>
  4027f0:	b.eq	402810 <ferror@plt+0x1370>  // b.none
  4027f4:	add	x0, x0, #0x1
  4027f8:	cmp	x3, x0
  4027fc:	b.eq	40280c <ferror@plt+0x136c>  // b.none
  402800:	ldrsb	w1, [x0]
  402804:	cmp	w2, w1
  402808:	cbnz	w1, 4027f0 <ferror@plt+0x1350>
  40280c:	mov	x0, #0x0                   	// #0
  402810:	ret
  402814:	nop
  402818:	stp	x29, x30, [sp, #-32]!
  40281c:	mov	w2, #0xa                   	// #10
  402820:	mov	x29, sp
  402824:	stp	x19, x20, [sp, #16]
  402828:	mov	x20, x1
  40282c:	mov	x19, x0
  402830:	bl	402198 <ferror@plt+0xcf8>
  402834:	mov	w1, #0xffff                	// #65535
  402838:	cmp	w0, w1
  40283c:	b.hi	40284c <ferror@plt+0x13ac>  // b.pmore
  402840:	ldp	x19, x20, [sp, #16]
  402844:	ldp	x29, x30, [sp], #32
  402848:	ret
  40284c:	mov	x1, x20
  402850:	mov	x0, x19
  402854:	bl	402158 <ferror@plt+0xcb8>
  402858:	stp	x29, x30, [sp, #-32]!
  40285c:	mov	w2, #0x10                  	// #16
  402860:	mov	x29, sp
  402864:	stp	x19, x20, [sp, #16]
  402868:	mov	x20, x1
  40286c:	mov	x19, x0
  402870:	bl	402198 <ferror@plt+0xcf8>
  402874:	mov	w1, #0xffff                	// #65535
  402878:	cmp	w0, w1
  40287c:	b.hi	40288c <ferror@plt+0x13ec>  // b.pmore
  402880:	ldp	x19, x20, [sp, #16]
  402884:	ldp	x29, x30, [sp], #32
  402888:	ret
  40288c:	mov	x1, x20
  402890:	mov	x0, x19
  402894:	bl	402158 <ferror@plt+0xcb8>
  402898:	mov	w2, #0xa                   	// #10
  40289c:	b	402198 <ferror@plt+0xcf8>
  4028a0:	mov	w2, #0x10                  	// #16
  4028a4:	b	402198 <ferror@plt+0xcf8>
  4028a8:	stp	x29, x30, [sp, #-64]!
  4028ac:	mov	x29, sp
  4028b0:	stp	x19, x20, [sp, #16]
  4028b4:	mov	x19, x0
  4028b8:	stp	x21, x22, [sp, #32]
  4028bc:	mov	x21, x1
  4028c0:	adrp	x22, 415000 <ferror@plt+0x13b60>
  4028c4:	str	xzr, [sp, #56]
  4028c8:	bl	401450 <__errno_location@plt>
  4028cc:	str	wzr, [x0]
  4028d0:	cbz	x19, 4028e4 <ferror@plt+0x1444>
  4028d4:	mov	x20, x0
  4028d8:	ldrsb	w0, [x19]
  4028dc:	adrp	x22, 415000 <ferror@plt+0x13b60>
  4028e0:	cbnz	w0, 4028fc <ferror@plt+0x145c>
  4028e4:	ldr	w0, [x22, #416]
  4028e8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4028ec:	mov	x3, x19
  4028f0:	mov	x2, x21
  4028f4:	add	x1, x1, #0x240
  4028f8:	bl	401420 <errx@plt>
  4028fc:	add	x1, sp, #0x38
  402900:	mov	x0, x19
  402904:	mov	w3, #0x0                   	// #0
  402908:	mov	w2, #0xa                   	// #10
  40290c:	bl	401270 <__strtol_internal@plt>
  402910:	ldr	w1, [x20]
  402914:	cbnz	w1, 402940 <ferror@plt+0x14a0>
  402918:	ldr	x1, [sp, #56]
  40291c:	cmp	x1, x19
  402920:	b.eq	4028e4 <ferror@plt+0x1444>  // b.none
  402924:	cbz	x1, 402930 <ferror@plt+0x1490>
  402928:	ldrsb	w1, [x1]
  40292c:	cbnz	w1, 4028e4 <ferror@plt+0x1444>
  402930:	ldp	x19, x20, [sp, #16]
  402934:	ldp	x21, x22, [sp, #32]
  402938:	ldp	x29, x30, [sp], #64
  40293c:	ret
  402940:	ldr	w0, [x22, #416]
  402944:	cmp	w1, #0x22
  402948:	b.ne	4028e4 <ferror@plt+0x1444>  // b.any
  40294c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402950:	mov	x3, x19
  402954:	mov	x2, x21
  402958:	add	x1, x1, #0x240
  40295c:	bl	401480 <err@plt>
  402960:	stp	x29, x30, [sp, #-32]!
  402964:	mov	x29, sp
  402968:	stp	x19, x20, [sp, #16]
  40296c:	mov	x19, x1
  402970:	mov	x20, x0
  402974:	bl	4028a8 <ferror@plt+0x1408>
  402978:	mov	x2, #0x80000000            	// #2147483648
  40297c:	add	x2, x0, x2
  402980:	mov	x1, #0xffffffff            	// #4294967295
  402984:	cmp	x2, x1
  402988:	b.hi	402998 <ferror@plt+0x14f8>  // b.pmore
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x29, x30, [sp], #32
  402994:	ret
  402998:	bl	401450 <__errno_location@plt>
  40299c:	mov	x4, x0
  4029a0:	adrp	x0, 415000 <ferror@plt+0x13b60>
  4029a4:	mov	w5, #0x22                  	// #34
  4029a8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4029ac:	mov	x3, x20
  4029b0:	ldr	w0, [x0, #416]
  4029b4:	mov	x2, x19
  4029b8:	str	w5, [x4]
  4029bc:	add	x1, x1, #0x240
  4029c0:	bl	401480 <err@plt>
  4029c4:	nop
  4029c8:	stp	x29, x30, [sp, #-32]!
  4029cc:	mov	x29, sp
  4029d0:	stp	x19, x20, [sp, #16]
  4029d4:	mov	x19, x1
  4029d8:	mov	x20, x0
  4029dc:	bl	402960 <ferror@plt+0x14c0>
  4029e0:	add	w2, w0, #0x8, lsl #12
  4029e4:	mov	w1, #0xffff                	// #65535
  4029e8:	cmp	w2, w1
  4029ec:	b.hi	4029fc <ferror@plt+0x155c>  // b.pmore
  4029f0:	ldp	x19, x20, [sp, #16]
  4029f4:	ldp	x29, x30, [sp], #32
  4029f8:	ret
  4029fc:	bl	401450 <__errno_location@plt>
  402a00:	mov	x4, x0
  402a04:	adrp	x0, 415000 <ferror@plt+0x13b60>
  402a08:	mov	w5, #0x22                  	// #34
  402a0c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402a10:	mov	x3, x20
  402a14:	ldr	w0, [x0, #416]
  402a18:	mov	x2, x19
  402a1c:	str	w5, [x4]
  402a20:	add	x1, x1, #0x240
  402a24:	bl	401480 <err@plt>
  402a28:	mov	w2, #0xa                   	// #10
  402a2c:	b	402090 <ferror@plt+0xbf0>
  402a30:	mov	w2, #0x10                  	// #16
  402a34:	b	402090 <ferror@plt+0xbf0>
  402a38:	stp	x29, x30, [sp, #-64]!
  402a3c:	mov	x29, sp
  402a40:	stp	x19, x20, [sp, #16]
  402a44:	mov	x19, x0
  402a48:	stp	x21, x22, [sp, #32]
  402a4c:	mov	x21, x1
  402a50:	adrp	x22, 415000 <ferror@plt+0x13b60>
  402a54:	str	xzr, [sp, #56]
  402a58:	bl	401450 <__errno_location@plt>
  402a5c:	str	wzr, [x0]
  402a60:	cbz	x19, 402a74 <ferror@plt+0x15d4>
  402a64:	mov	x20, x0
  402a68:	ldrsb	w0, [x19]
  402a6c:	adrp	x22, 415000 <ferror@plt+0x13b60>
  402a70:	cbnz	w0, 402a8c <ferror@plt+0x15ec>
  402a74:	ldr	w0, [x22, #416]
  402a78:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402a7c:	mov	x3, x19
  402a80:	mov	x2, x21
  402a84:	add	x1, x1, #0x240
  402a88:	bl	401420 <errx@plt>
  402a8c:	mov	x0, x19
  402a90:	add	x1, sp, #0x38
  402a94:	bl	401200 <strtod@plt>
  402a98:	ldr	w0, [x20]
  402a9c:	cbnz	w0, 402ac8 <ferror@plt+0x1628>
  402aa0:	ldr	x0, [sp, #56]
  402aa4:	cmp	x0, x19
  402aa8:	b.eq	402a74 <ferror@plt+0x15d4>  // b.none
  402aac:	cbz	x0, 402ab8 <ferror@plt+0x1618>
  402ab0:	ldrsb	w0, [x0]
  402ab4:	cbnz	w0, 402a74 <ferror@plt+0x15d4>
  402ab8:	ldp	x19, x20, [sp, #16]
  402abc:	ldp	x21, x22, [sp, #32]
  402ac0:	ldp	x29, x30, [sp], #64
  402ac4:	ret
  402ac8:	cmp	w0, #0x22
  402acc:	ldr	w0, [x22, #416]
  402ad0:	b.ne	402a74 <ferror@plt+0x15d4>  // b.any
  402ad4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402ad8:	mov	x3, x19
  402adc:	mov	x2, x21
  402ae0:	add	x1, x1, #0x240
  402ae4:	bl	401480 <err@plt>
  402ae8:	stp	x29, x30, [sp, #-64]!
  402aec:	mov	x29, sp
  402af0:	stp	x19, x20, [sp, #16]
  402af4:	mov	x19, x0
  402af8:	stp	x21, x22, [sp, #32]
  402afc:	mov	x21, x1
  402b00:	adrp	x22, 415000 <ferror@plt+0x13b60>
  402b04:	str	xzr, [sp, #56]
  402b08:	bl	401450 <__errno_location@plt>
  402b0c:	str	wzr, [x0]
  402b10:	cbz	x19, 402b24 <ferror@plt+0x1684>
  402b14:	mov	x20, x0
  402b18:	ldrsb	w0, [x19]
  402b1c:	adrp	x22, 415000 <ferror@plt+0x13b60>
  402b20:	cbnz	w0, 402b3c <ferror@plt+0x169c>
  402b24:	ldr	w0, [x22, #416]
  402b28:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402b2c:	mov	x3, x19
  402b30:	mov	x2, x21
  402b34:	add	x1, x1, #0x240
  402b38:	bl	401420 <errx@plt>
  402b3c:	add	x1, sp, #0x38
  402b40:	mov	x0, x19
  402b44:	mov	w2, #0xa                   	// #10
  402b48:	bl	401390 <strtol@plt>
  402b4c:	ldr	w1, [x20]
  402b50:	cbnz	w1, 402b7c <ferror@plt+0x16dc>
  402b54:	ldr	x1, [sp, #56]
  402b58:	cmp	x1, x19
  402b5c:	b.eq	402b24 <ferror@plt+0x1684>  // b.none
  402b60:	cbz	x1, 402b6c <ferror@plt+0x16cc>
  402b64:	ldrsb	w1, [x1]
  402b68:	cbnz	w1, 402b24 <ferror@plt+0x1684>
  402b6c:	ldp	x19, x20, [sp, #16]
  402b70:	ldp	x21, x22, [sp, #32]
  402b74:	ldp	x29, x30, [sp], #64
  402b78:	ret
  402b7c:	ldr	w0, [x22, #416]
  402b80:	cmp	w1, #0x22
  402b84:	b.ne	402b24 <ferror@plt+0x1684>  // b.any
  402b88:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402b8c:	mov	x3, x19
  402b90:	mov	x2, x21
  402b94:	add	x1, x1, #0x240
  402b98:	bl	401480 <err@plt>
  402b9c:	nop
  402ba0:	stp	x29, x30, [sp, #-64]!
  402ba4:	mov	x29, sp
  402ba8:	stp	x19, x20, [sp, #16]
  402bac:	mov	x19, x0
  402bb0:	stp	x21, x22, [sp, #32]
  402bb4:	mov	x21, x1
  402bb8:	adrp	x22, 415000 <ferror@plt+0x13b60>
  402bbc:	str	xzr, [sp, #56]
  402bc0:	bl	401450 <__errno_location@plt>
  402bc4:	str	wzr, [x0]
  402bc8:	cbz	x19, 402bdc <ferror@plt+0x173c>
  402bcc:	mov	x20, x0
  402bd0:	ldrsb	w0, [x19]
  402bd4:	adrp	x22, 415000 <ferror@plt+0x13b60>
  402bd8:	cbnz	w0, 402bf4 <ferror@plt+0x1754>
  402bdc:	ldr	w0, [x22, #416]
  402be0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402be4:	mov	x3, x19
  402be8:	mov	x2, x21
  402bec:	add	x1, x1, #0x240
  402bf0:	bl	401420 <errx@plt>
  402bf4:	add	x1, sp, #0x38
  402bf8:	mov	x0, x19
  402bfc:	mov	w2, #0xa                   	// #10
  402c00:	bl	4011b0 <strtoul@plt>
  402c04:	ldr	w1, [x20]
  402c08:	cbnz	w1, 402c34 <ferror@plt+0x1794>
  402c0c:	ldr	x1, [sp, #56]
  402c10:	cmp	x1, x19
  402c14:	b.eq	402bdc <ferror@plt+0x173c>  // b.none
  402c18:	cbz	x1, 402c24 <ferror@plt+0x1784>
  402c1c:	ldrsb	w1, [x1]
  402c20:	cbnz	w1, 402bdc <ferror@plt+0x173c>
  402c24:	ldp	x19, x20, [sp, #16]
  402c28:	ldp	x21, x22, [sp, #32]
  402c2c:	ldp	x29, x30, [sp], #64
  402c30:	ret
  402c34:	ldr	w0, [x22, #416]
  402c38:	cmp	w1, #0x22
  402c3c:	b.ne	402bdc <ferror@plt+0x173c>  // b.any
  402c40:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402c44:	mov	x3, x19
  402c48:	mov	x2, x21
  402c4c:	add	x1, x1, #0x240
  402c50:	bl	401480 <err@plt>
  402c54:	nop
  402c58:	stp	x29, x30, [sp, #-48]!
  402c5c:	mov	x29, sp
  402c60:	stp	x19, x20, [sp, #16]
  402c64:	mov	x19, x1
  402c68:	mov	x20, x0
  402c6c:	add	x1, sp, #0x28
  402c70:	bl	4025b0 <ferror@plt+0x1110>
  402c74:	cbz	w0, 402cac <ferror@plt+0x180c>
  402c78:	bl	401450 <__errno_location@plt>
  402c7c:	ldr	w1, [x0]
  402c80:	adrp	x2, 415000 <ferror@plt+0x13b60>
  402c84:	mov	x3, x20
  402c88:	ldr	w0, [x2, #416]
  402c8c:	mov	x2, x19
  402c90:	cbz	w1, 402ca0 <ferror@plt+0x1800>
  402c94:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402c98:	add	x1, x1, #0x240
  402c9c:	bl	401480 <err@plt>
  402ca0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402ca4:	add	x1, x1, #0x240
  402ca8:	bl	401420 <errx@plt>
  402cac:	ldp	x19, x20, [sp, #16]
  402cb0:	ldr	x0, [sp, #40]
  402cb4:	ldp	x29, x30, [sp], #48
  402cb8:	ret
  402cbc:	nop
  402cc0:	stp	x29, x30, [sp, #-32]!
  402cc4:	mov	x29, sp
  402cc8:	str	x19, [sp, #16]
  402ccc:	mov	x19, x1
  402cd0:	mov	x1, x2
  402cd4:	bl	402a38 <ferror@plt+0x1598>
  402cd8:	fcvtzs	d2, d0
  402cdc:	mov	x0, #0x848000000000        	// #145685290680320
  402ce0:	movk	x0, #0x412e, lsl #48
  402ce4:	fmov	d1, x0
  402ce8:	scvtf	d3, d2
  402cec:	fsub	d0, d0, d3
  402cf0:	fmul	d0, d0, d1
  402cf4:	fcvtzs	d0, d0
  402cf8:	stp	d2, d0, [x19]
  402cfc:	ldr	x19, [sp, #16]
  402d00:	ldp	x29, x30, [sp], #32
  402d04:	ret
  402d08:	mov	w2, w0
  402d0c:	mov	x0, x1
  402d10:	and	w1, w2, #0xf000
  402d14:	add	x14, x0, #0x1
  402d18:	cmp	w1, #0x4, lsl #12
  402d1c:	add	x13, x0, #0x2
  402d20:	add	x12, x0, #0x3
  402d24:	add	x11, x0, #0x4
  402d28:	add	x10, x0, #0x5
  402d2c:	add	x9, x0, #0x6
  402d30:	add	x8, x0, #0x7
  402d34:	add	x7, x0, #0x8
  402d38:	add	x6, x0, #0x9
  402d3c:	b.eq	402ea8 <ferror@plt+0x1a08>  // b.none
  402d40:	cmp	w1, #0xa, lsl #12
  402d44:	b.eq	402d9c <ferror@plt+0x18fc>  // b.none
  402d48:	cmp	w1, #0x2, lsl #12
  402d4c:	b.eq	402ec8 <ferror@plt+0x1a28>  // b.none
  402d50:	cmp	w1, #0x6, lsl #12
  402d54:	b.eq	402eb8 <ferror@plt+0x1a18>  // b.none
  402d58:	cmp	w1, #0xc, lsl #12
  402d5c:	b.eq	402ed8 <ferror@plt+0x1a38>  // b.none
  402d60:	cmp	w1, #0x1, lsl #12
  402d64:	b.eq	402ee8 <ferror@plt+0x1a48>  // b.none
  402d68:	cmp	w1, #0x8, lsl #12
  402d6c:	b.eq	402ef8 <ferror@plt+0x1a58>  // b.none
  402d70:	mov	x4, x6
  402d74:	mov	x6, x7
  402d78:	mov	x7, x8
  402d7c:	mov	x8, x9
  402d80:	mov	x9, x10
  402d84:	mov	x10, x11
  402d88:	mov	x11, x12
  402d8c:	mov	x12, x13
  402d90:	mov	x13, x14
  402d94:	mov	x14, x0
  402d98:	b	402da8 <ferror@plt+0x1908>
  402d9c:	mov	x4, x0
  402da0:	mov	w1, #0x6c                  	// #108
  402da4:	strb	w1, [x4], #10
  402da8:	tst	x2, #0x100
  402dac:	mov	w5, #0x2d                  	// #45
  402db0:	mov	w3, #0x72                  	// #114
  402db4:	csel	w3, w3, w5, ne  // ne = any
  402db8:	tst	x2, #0x80
  402dbc:	strb	w3, [x14]
  402dc0:	mov	w3, #0x77                  	// #119
  402dc4:	csel	w3, w3, w5, ne  // ne = any
  402dc8:	strb	w3, [x13]
  402dcc:	and	w1, w2, #0x40
  402dd0:	tbz	w2, #11, 402e70 <ferror@plt+0x19d0>
  402dd4:	cmp	w1, #0x0
  402dd8:	mov	w3, #0x53                  	// #83
  402ddc:	mov	w1, #0x73                  	// #115
  402de0:	csel	w1, w1, w3, ne  // ne = any
  402de4:	tst	x2, #0x20
  402de8:	strb	w1, [x12]
  402dec:	mov	w5, #0x2d                  	// #45
  402df0:	mov	w3, #0x72                  	// #114
  402df4:	csel	w3, w3, w5, ne  // ne = any
  402df8:	tst	x2, #0x10
  402dfc:	strb	w3, [x11]
  402e00:	mov	w3, #0x77                  	// #119
  402e04:	csel	w3, w3, w5, ne  // ne = any
  402e08:	strb	w3, [x10]
  402e0c:	and	w1, w2, #0x8
  402e10:	tbz	w2, #10, 402e98 <ferror@plt+0x19f8>
  402e14:	cmp	w1, #0x0
  402e18:	mov	w3, #0x53                  	// #83
  402e1c:	mov	w1, #0x73                  	// #115
  402e20:	csel	w1, w1, w3, ne  // ne = any
  402e24:	tst	x2, #0x4
  402e28:	strb	w1, [x9]
  402e2c:	mov	w5, #0x2d                  	// #45
  402e30:	mov	w3, #0x72                  	// #114
  402e34:	csel	w3, w3, w5, ne  // ne = any
  402e38:	tst	x2, #0x2
  402e3c:	strb	w3, [x8]
  402e40:	mov	w3, #0x77                  	// #119
  402e44:	csel	w3, w3, w5, ne  // ne = any
  402e48:	strb	w3, [x7]
  402e4c:	and	w1, w2, #0x1
  402e50:	tbz	w2, #9, 402e80 <ferror@plt+0x19e0>
  402e54:	cmp	w1, #0x0
  402e58:	mov	w2, #0x54                  	// #84
  402e5c:	mov	w1, #0x74                  	// #116
  402e60:	csel	w1, w1, w2, ne  // ne = any
  402e64:	strb	w1, [x6]
  402e68:	strb	wzr, [x4]
  402e6c:	ret
  402e70:	cmp	w1, #0x0
  402e74:	mov	w1, #0x78                  	// #120
  402e78:	csel	w1, w1, w5, ne  // ne = any
  402e7c:	b	402de4 <ferror@plt+0x1944>
  402e80:	cmp	w1, #0x0
  402e84:	mov	w1, #0x78                  	// #120
  402e88:	csel	w1, w1, w5, ne  // ne = any
  402e8c:	strb	w1, [x6]
  402e90:	strb	wzr, [x4]
  402e94:	ret
  402e98:	cmp	w1, #0x0
  402e9c:	mov	w1, #0x78                  	// #120
  402ea0:	csel	w1, w1, w5, ne  // ne = any
  402ea4:	b	402e24 <ferror@plt+0x1984>
  402ea8:	mov	x4, x0
  402eac:	mov	w1, #0x64                  	// #100
  402eb0:	strb	w1, [x4], #10
  402eb4:	b	402da8 <ferror@plt+0x1908>
  402eb8:	mov	x4, x0
  402ebc:	mov	w1, #0x62                  	// #98
  402ec0:	strb	w1, [x4], #10
  402ec4:	b	402da8 <ferror@plt+0x1908>
  402ec8:	mov	x4, x0
  402ecc:	mov	w1, #0x63                  	// #99
  402ed0:	strb	w1, [x4], #10
  402ed4:	b	402da8 <ferror@plt+0x1908>
  402ed8:	mov	x4, x0
  402edc:	mov	w1, #0x73                  	// #115
  402ee0:	strb	w1, [x4], #10
  402ee4:	b	402da8 <ferror@plt+0x1908>
  402ee8:	mov	x4, x0
  402eec:	mov	w1, #0x70                  	// #112
  402ef0:	strb	w1, [x4], #10
  402ef4:	b	402da8 <ferror@plt+0x1908>
  402ef8:	mov	x4, x0
  402efc:	mov	w1, #0x2d                  	// #45
  402f00:	strb	w1, [x4], #10
  402f04:	b	402da8 <ferror@plt+0x1908>
  402f08:	stp	x29, x30, [sp, #-96]!
  402f0c:	mov	x29, sp
  402f10:	stp	x19, x20, [sp, #16]
  402f14:	stp	x21, x22, [sp, #32]
  402f18:	add	x21, sp, #0x38
  402f1c:	mov	x4, x21
  402f20:	tbz	w0, #1, 402f30 <ferror@plt+0x1a90>
  402f24:	add	x4, x21, #0x1
  402f28:	mov	w2, #0x20                  	// #32
  402f2c:	strb	w2, [sp, #56]
  402f30:	mov	w2, #0xa                   	// #10
  402f34:	mov	x5, #0x1                   	// #1
  402f38:	lsl	x3, x5, x2
  402f3c:	cmp	x1, x3
  402f40:	b.cc	403054 <ferror@plt+0x1bb4>  // b.lo, b.ul, b.last
  402f44:	add	w2, w2, #0xa
  402f48:	cmp	w2, #0x46
  402f4c:	b.ne	402f38 <ferror@plt+0x1a98>  // b.any
  402f50:	mov	w19, #0x3c                  	// #60
  402f54:	mov	w8, #0xcccd                	// #52429
  402f58:	adrp	x6, 404000 <ferror@plt+0x2b60>
  402f5c:	movk	w8, #0xcccc, lsl #16
  402f60:	add	x6, x6, #0x278
  402f64:	mov	x5, #0xffffffffffffffff    	// #-1
  402f68:	and	w7, w0, #0x1
  402f6c:	umull	x8, w19, w8
  402f70:	lsl	x5, x5, x19
  402f74:	lsr	x19, x1, x19
  402f78:	bic	x5, x1, x5
  402f7c:	mov	w3, w19
  402f80:	lsr	x8, x8, #35
  402f84:	ldrsb	w1, [x6, w8, sxtw]
  402f88:	strb	w1, [x4]
  402f8c:	cmp	w1, #0x42
  402f90:	add	x1, x4, #0x1
  402f94:	csel	w7, w7, wzr, ne  // ne = any
  402f98:	cbz	w7, 402fa8 <ferror@plt+0x1b08>
  402f9c:	add	x1, x4, #0x3
  402fa0:	mov	w6, #0x4269                	// #17001
  402fa4:	sturh	w6, [x4, #1]
  402fa8:	strb	wzr, [x1]
  402fac:	cbz	x5, 403068 <ferror@plt+0x1bc8>
  402fb0:	sub	w2, w2, #0x14
  402fb4:	lsr	x2, x5, x2
  402fb8:	tbz	w0, #2, 40309c <ferror@plt+0x1bfc>
  402fbc:	add	x2, x2, #0x5
  402fc0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402fc4:	movk	x0, #0xcccd
  402fc8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  402fcc:	movk	x4, #0x1999, lsl #48
  402fd0:	umulh	x20, x2, x0
  402fd4:	lsr	x20, x20, #3
  402fd8:	mul	x1, x20, x0
  402fdc:	umulh	x0, x20, x0
  402fe0:	ror	x1, x1, #1
  402fe4:	lsr	x0, x0, #3
  402fe8:	cmp	x1, x4
  402fec:	csel	x20, x20, x0, hi  // hi = pmore
  402ff0:	cbz	x20, 403068 <ferror@plt+0x1bc8>
  402ff4:	bl	401240 <localeconv@plt>
  402ff8:	cbz	x0, 4030cc <ferror@plt+0x1c2c>
  402ffc:	ldr	x4, [x0]
  403000:	cbz	x4, 4030cc <ferror@plt+0x1c2c>
  403004:	ldrsb	w1, [x4]
  403008:	adrp	x0, 404000 <ferror@plt+0x2b60>
  40300c:	add	x0, x0, #0x270
  403010:	cmp	w1, #0x0
  403014:	csel	x4, x0, x4, eq  // eq = none
  403018:	mov	x6, x21
  40301c:	mov	x5, x20
  403020:	mov	w3, w19
  403024:	adrp	x2, 404000 <ferror@plt+0x2b60>
  403028:	add	x2, x2, #0x280
  40302c:	add	x22, sp, #0x40
  403030:	mov	x1, #0x20                  	// #32
  403034:	mov	x0, x22
  403038:	bl	401230 <snprintf@plt>
  40303c:	mov	x0, x22
  403040:	bl	4012e0 <strdup@plt>
  403044:	ldp	x19, x20, [sp, #16]
  403048:	ldp	x21, x22, [sp, #32]
  40304c:	ldp	x29, x30, [sp], #96
  403050:	ret
  403054:	subs	w19, w2, #0xa
  403058:	b.ne	402f54 <ferror@plt+0x1ab4>  // b.any
  40305c:	mov	w3, w1
  403060:	mov	w0, #0x42                  	// #66
  403064:	strh	w0, [x4]
  403068:	mov	x4, x21
  40306c:	adrp	x2, 404000 <ferror@plt+0x2b60>
  403070:	add	x2, x2, #0x290
  403074:	add	x22, sp, #0x40
  403078:	mov	x1, #0x20                  	// #32
  40307c:	mov	x0, x22
  403080:	bl	401230 <snprintf@plt>
  403084:	mov	x0, x22
  403088:	bl	4012e0 <strdup@plt>
  40308c:	ldp	x19, x20, [sp, #16]
  403090:	ldp	x21, x22, [sp, #32]
  403094:	ldp	x29, x30, [sp], #96
  403098:	ret
  40309c:	add	x2, x2, #0x32
  4030a0:	mov	x5, #0xf5c3                	// #62915
  4030a4:	movk	x5, #0x5c28, lsl #16
  4030a8:	lsr	x20, x2, #2
  4030ac:	movk	x5, #0xc28f, lsl #32
  4030b0:	movk	x5, #0x28f5, lsl #48
  4030b4:	umulh	x20, x20, x5
  4030b8:	lsr	x20, x20, #2
  4030bc:	cmp	x20, #0xa
  4030c0:	b.ne	402ff0 <ferror@plt+0x1b50>  // b.any
  4030c4:	add	w3, w19, #0x1
  4030c8:	b	403068 <ferror@plt+0x1bc8>
  4030cc:	adrp	x4, 404000 <ferror@plt+0x2b60>
  4030d0:	add	x4, x4, #0x270
  4030d4:	b	403018 <ferror@plt+0x1b78>
  4030d8:	cbz	x0, 4031d4 <ferror@plt+0x1d34>
  4030dc:	stp	x29, x30, [sp, #-64]!
  4030e0:	mov	x29, sp
  4030e4:	stp	x19, x20, [sp, #16]
  4030e8:	mov	x20, x0
  4030ec:	ldrsb	w4, [x0]
  4030f0:	cbz	w4, 4031c4 <ferror@plt+0x1d24>
  4030f4:	cmp	x1, #0x0
  4030f8:	stp	x21, x22, [sp, #32]
  4030fc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403100:	stp	x23, x24, [sp, #48]
  403104:	mov	x21, x2
  403108:	mov	x23, x1
  40310c:	mov	x22, x3
  403110:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403114:	b.eq	4031bc <ferror@plt+0x1d1c>  // b.none
  403118:	mov	x19, #0x0                   	// #0
  40311c:	nop
  403120:	cmp	w4, #0x2c
  403124:	ldrsb	w4, [x20, #1]
  403128:	b.eq	403154 <ferror@plt+0x1cb4>  // b.none
  40312c:	cbz	w4, 40315c <ferror@plt+0x1cbc>
  403130:	add	x20, x20, #0x1
  403134:	cmp	x21, x19
  403138:	b.hi	403120 <ferror@plt+0x1c80>  // b.pmore
  40313c:	mov	w0, #0xfffffffe            	// #-2
  403140:	ldp	x19, x20, [sp, #16]
  403144:	ldp	x21, x22, [sp, #32]
  403148:	ldp	x23, x24, [sp, #48]
  40314c:	ldp	x29, x30, [sp], #64
  403150:	ret
  403154:	mov	x24, x20
  403158:	cbnz	w4, 403160 <ferror@plt+0x1cc0>
  40315c:	add	x24, x20, #0x1
  403160:	cmp	x0, x24
  403164:	b.cs	4031bc <ferror@plt+0x1d1c>  // b.hs, b.nlast
  403168:	sub	x1, x24, x0
  40316c:	blr	x22
  403170:	cmn	w0, #0x1
  403174:	b.eq	4031bc <ferror@plt+0x1d1c>  // b.none
  403178:	str	w0, [x23, x19, lsl #2]
  40317c:	add	x19, x19, #0x1
  403180:	ldrsb	w0, [x24]
  403184:	cbz	w0, 4031a4 <ferror@plt+0x1d04>
  403188:	mov	x0, x20
  40318c:	ldrsb	w4, [x0, #1]!
  403190:	cbz	w4, 4031a4 <ferror@plt+0x1d04>
  403194:	cmp	x21, x19
  403198:	b.ls	40313c <ferror@plt+0x1c9c>  // b.plast
  40319c:	mov	x20, x0
  4031a0:	b	403120 <ferror@plt+0x1c80>
  4031a4:	mov	w0, w19
  4031a8:	ldp	x19, x20, [sp, #16]
  4031ac:	ldp	x21, x22, [sp, #32]
  4031b0:	ldp	x23, x24, [sp, #48]
  4031b4:	ldp	x29, x30, [sp], #64
  4031b8:	ret
  4031bc:	ldp	x21, x22, [sp, #32]
  4031c0:	ldp	x23, x24, [sp, #48]
  4031c4:	mov	w0, #0xffffffff            	// #-1
  4031c8:	ldp	x19, x20, [sp, #16]
  4031cc:	ldp	x29, x30, [sp], #64
  4031d0:	ret
  4031d4:	mov	w0, #0xffffffff            	// #-1
  4031d8:	ret
  4031dc:	nop
  4031e0:	cbz	x0, 40325c <ferror@plt+0x1dbc>
  4031e4:	stp	x29, x30, [sp, #-32]!
  4031e8:	mov	x29, sp
  4031ec:	str	x19, [sp, #16]
  4031f0:	mov	x19, x3
  4031f4:	mov	x3, x4
  4031f8:	cmp	x19, #0x0
  4031fc:	ldrsb	w4, [x0]
  403200:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403204:	b.eq	403254 <ferror@plt+0x1db4>  // b.none
  403208:	ldr	x5, [x19]
  40320c:	cmp	x5, x2
  403210:	b.hi	403254 <ferror@plt+0x1db4>  // b.pmore
  403214:	cmp	w4, #0x2b
  403218:	b.eq	403244 <ferror@plt+0x1da4>  // b.none
  40321c:	str	xzr, [x19]
  403220:	bl	4030d8 <ferror@plt+0x1c38>
  403224:	cmp	w0, #0x0
  403228:	b.le	403238 <ferror@plt+0x1d98>
  40322c:	ldr	x1, [x19]
  403230:	add	x1, x1, w0, sxtw
  403234:	str	x1, [x19]
  403238:	ldr	x19, [sp, #16]
  40323c:	ldp	x29, x30, [sp], #32
  403240:	ret
  403244:	add	x0, x0, #0x1
  403248:	add	x1, x1, x5, lsl #2
  40324c:	sub	x2, x2, x5
  403250:	b	403220 <ferror@plt+0x1d80>
  403254:	mov	w0, #0xffffffff            	// #-1
  403258:	b	403238 <ferror@plt+0x1d98>
  40325c:	mov	w0, #0xffffffff            	// #-1
  403260:	ret
  403264:	nop
  403268:	cmp	x2, #0x0
  40326c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403270:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403274:	b.eq	403350 <ferror@plt+0x1eb0>  // b.none
  403278:	stp	x29, x30, [sp, #-64]!
  40327c:	mov	x29, sp
  403280:	stp	x19, x20, [sp, #16]
  403284:	mov	x20, x2
  403288:	mov	x19, x0
  40328c:	stp	x21, x22, [sp, #32]
  403290:	mov	w21, #0x1                   	// #1
  403294:	str	x23, [sp, #48]
  403298:	mov	x23, x1
  40329c:	ldrsb	w3, [x0]
  4032a0:	cbz	w3, 403338 <ferror@plt+0x1e98>
  4032a4:	nop
  4032a8:	cmp	w3, #0x2c
  4032ac:	ldrsb	w3, [x19, #1]
  4032b0:	b.eq	4032c8 <ferror@plt+0x1e28>  // b.none
  4032b4:	cbz	w3, 403314 <ferror@plt+0x1e74>
  4032b8:	add	x19, x19, #0x1
  4032bc:	cmp	w3, #0x2c
  4032c0:	ldrsb	w3, [x19, #1]
  4032c4:	b.ne	4032b4 <ferror@plt+0x1e14>  // b.any
  4032c8:	mov	x22, x19
  4032cc:	cbz	w3, 403314 <ferror@plt+0x1e74>
  4032d0:	cmp	x0, x22
  4032d4:	b.cs	403320 <ferror@plt+0x1e80>  // b.hs, b.nlast
  4032d8:	sub	x1, x22, x0
  4032dc:	blr	x20
  4032e0:	tbnz	w0, #31, 403324 <ferror@plt+0x1e84>
  4032e4:	asr	w2, w0, #3
  4032e8:	and	w0, w0, #0x7
  4032ec:	lsl	w0, w21, w0
  4032f0:	ldrb	w1, [x23, w2, sxtw]
  4032f4:	orr	w0, w0, w1
  4032f8:	strb	w0, [x23, w2, sxtw]
  4032fc:	ldrsb	w0, [x22]
  403300:	cbz	w0, 403338 <ferror@plt+0x1e98>
  403304:	ldrsb	w3, [x19, #1]!
  403308:	cbz	w3, 403338 <ferror@plt+0x1e98>
  40330c:	mov	x0, x19
  403310:	b	4032a8 <ferror@plt+0x1e08>
  403314:	add	x22, x19, #0x1
  403318:	cmp	x0, x22
  40331c:	b.cc	4032d8 <ferror@plt+0x1e38>  // b.lo, b.ul, b.last
  403320:	mov	w0, #0xffffffff            	// #-1
  403324:	ldp	x19, x20, [sp, #16]
  403328:	ldp	x21, x22, [sp, #32]
  40332c:	ldr	x23, [sp, #48]
  403330:	ldp	x29, x30, [sp], #64
  403334:	ret
  403338:	mov	w0, #0x0                   	// #0
  40333c:	ldp	x19, x20, [sp, #16]
  403340:	ldp	x21, x22, [sp, #32]
  403344:	ldr	x23, [sp, #48]
  403348:	ldp	x29, x30, [sp], #64
  40334c:	ret
  403350:	mov	w0, #0xffffffea            	// #-22
  403354:	ret
  403358:	cmp	x2, #0x0
  40335c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403360:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403364:	b.eq	403424 <ferror@plt+0x1f84>  // b.none
  403368:	stp	x29, x30, [sp, #-48]!
  40336c:	mov	x29, sp
  403370:	stp	x19, x20, [sp, #16]
  403374:	mov	x19, x0
  403378:	stp	x21, x22, [sp, #32]
  40337c:	mov	x21, x2
  403380:	mov	x22, x1
  403384:	ldrsb	w3, [x0]
  403388:	cbz	w3, 403410 <ferror@plt+0x1f70>
  40338c:	nop
  403390:	cmp	w3, #0x2c
  403394:	ldrsb	w3, [x19, #1]
  403398:	b.eq	4033b0 <ferror@plt+0x1f10>  // b.none
  40339c:	cbz	w3, 4033f0 <ferror@plt+0x1f50>
  4033a0:	add	x19, x19, #0x1
  4033a4:	cmp	w3, #0x2c
  4033a8:	ldrsb	w3, [x19, #1]
  4033ac:	b.ne	40339c <ferror@plt+0x1efc>  // b.any
  4033b0:	mov	x20, x19
  4033b4:	cbz	w3, 4033f0 <ferror@plt+0x1f50>
  4033b8:	cmp	x0, x20
  4033bc:	b.cs	4033fc <ferror@plt+0x1f5c>  // b.hs, b.nlast
  4033c0:	sub	x1, x20, x0
  4033c4:	blr	x21
  4033c8:	tbnz	x0, #63, 403400 <ferror@plt+0x1f60>
  4033cc:	ldr	x2, [x22]
  4033d0:	orr	x0, x2, x0
  4033d4:	str	x0, [x22]
  4033d8:	ldrsb	w0, [x20]
  4033dc:	cbz	w0, 403410 <ferror@plt+0x1f70>
  4033e0:	ldrsb	w3, [x19, #1]!
  4033e4:	cbz	w3, 403410 <ferror@plt+0x1f70>
  4033e8:	mov	x0, x19
  4033ec:	b	403390 <ferror@plt+0x1ef0>
  4033f0:	add	x20, x19, #0x1
  4033f4:	cmp	x0, x20
  4033f8:	b.cc	4033c0 <ferror@plt+0x1f20>  // b.lo, b.ul, b.last
  4033fc:	mov	w0, #0xffffffff            	// #-1
  403400:	ldp	x19, x20, [sp, #16]
  403404:	ldp	x21, x22, [sp, #32]
  403408:	ldp	x29, x30, [sp], #48
  40340c:	ret
  403410:	mov	w0, #0x0                   	// #0
  403414:	ldp	x19, x20, [sp, #16]
  403418:	ldp	x21, x22, [sp, #32]
  40341c:	ldp	x29, x30, [sp], #48
  403420:	ret
  403424:	mov	w0, #0xffffffea            	// #-22
  403428:	ret
  40342c:	nop
  403430:	stp	x29, x30, [sp, #-80]!
  403434:	mov	x29, sp
  403438:	str	xzr, [sp, #72]
  40343c:	cbz	x0, 4034d0 <ferror@plt+0x2030>
  403440:	stp	x19, x20, [sp, #16]
  403444:	mov	x19, x0
  403448:	mov	x20, x2
  40344c:	stp	x21, x22, [sp, #32]
  403450:	mov	w21, w3
  403454:	stp	x23, x24, [sp, #48]
  403458:	mov	x23, x1
  40345c:	str	w3, [x1]
  403460:	str	w3, [x2]
  403464:	bl	401450 <__errno_location@plt>
  403468:	str	wzr, [x0]
  40346c:	mov	x22, x0
  403470:	ldrsb	w0, [x19]
  403474:	cmp	w0, #0x3a
  403478:	b.eq	4034dc <ferror@plt+0x203c>  // b.none
  40347c:	add	x24, sp, #0x48
  403480:	mov	x0, x19
  403484:	mov	x1, x24
  403488:	mov	w2, #0xa                   	// #10
  40348c:	bl	401390 <strtol@plt>
  403490:	str	w0, [x23]
  403494:	str	w0, [x20]
  403498:	ldr	w0, [x22]
  40349c:	cbnz	w0, 403514 <ferror@plt+0x2074>
  4034a0:	ldr	x2, [sp, #72]
  4034a4:	cmp	x2, #0x0
  4034a8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4034ac:	b.eq	403514 <ferror@plt+0x2074>  // b.none
  4034b0:	ldrsb	w3, [x2]
  4034b4:	cmp	w3, #0x3a
  4034b8:	b.eq	403528 <ferror@plt+0x2088>  // b.none
  4034bc:	cmp	w3, #0x2d
  4034c0:	b.eq	403544 <ferror@plt+0x20a4>  // b.none
  4034c4:	ldp	x19, x20, [sp, #16]
  4034c8:	ldp	x21, x22, [sp, #32]
  4034cc:	ldp	x23, x24, [sp, #48]
  4034d0:	mov	w0, #0x0                   	// #0
  4034d4:	ldp	x29, x30, [sp], #80
  4034d8:	ret
  4034dc:	add	x19, x19, #0x1
  4034e0:	add	x1, sp, #0x48
  4034e4:	mov	x0, x19
  4034e8:	mov	w2, #0xa                   	// #10
  4034ec:	bl	401390 <strtol@plt>
  4034f0:	str	w0, [x20]
  4034f4:	ldr	w0, [x22]
  4034f8:	cbnz	w0, 403514 <ferror@plt+0x2074>
  4034fc:	ldr	x0, [sp, #72]
  403500:	cbz	x0, 403514 <ferror@plt+0x2074>
  403504:	ldrsb	w1, [x0]
  403508:	cmp	w1, #0x0
  40350c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403510:	b.ne	4034c4 <ferror@plt+0x2024>  // b.any
  403514:	mov	w0, #0xffffffff            	// #-1
  403518:	ldp	x19, x20, [sp, #16]
  40351c:	ldp	x21, x22, [sp, #32]
  403520:	ldp	x23, x24, [sp, #48]
  403524:	b	4034d4 <ferror@plt+0x2034>
  403528:	ldrsb	w1, [x2, #1]
  40352c:	cbnz	w1, 403544 <ferror@plt+0x20a4>
  403530:	ldp	x23, x24, [sp, #48]
  403534:	str	w21, [x20]
  403538:	ldp	x19, x20, [sp, #16]
  40353c:	ldp	x21, x22, [sp, #32]
  403540:	b	4034d4 <ferror@plt+0x2034>
  403544:	str	wzr, [x22]
  403548:	add	x19, x2, #0x1
  40354c:	mov	x1, x24
  403550:	mov	x0, x19
  403554:	mov	w2, #0xa                   	// #10
  403558:	str	xzr, [sp, #72]
  40355c:	bl	401390 <strtol@plt>
  403560:	str	w0, [x20]
  403564:	ldr	w0, [x22]
  403568:	cbz	w0, 4034fc <ferror@plt+0x205c>
  40356c:	b	403514 <ferror@plt+0x2074>
  403570:	cmp	x1, #0x0
  403574:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403578:	b.eq	40364c <ferror@plt+0x21ac>  // b.none
  40357c:	stp	x29, x30, [sp, #-80]!
  403580:	mov	x29, sp
  403584:	stp	x19, x20, [sp, #16]
  403588:	mov	x19, x1
  40358c:	stp	x21, x22, [sp, #32]
  403590:	add	x22, sp, #0x48
  403594:	str	x23, [sp, #48]
  403598:	add	x23, sp, #0x40
  40359c:	b	4035c0 <ferror@plt+0x2120>
  4035a0:	cmp	x20, #0x0
  4035a4:	add	x19, x3, x4
  4035a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4035ac:	ccmp	x21, x4, #0x0, ne  // ne = any
  4035b0:	b.ne	403634 <ferror@plt+0x2194>  // b.any
  4035b4:	bl	401280 <strncmp@plt>
  4035b8:	cbnz	w0, 403634 <ferror@plt+0x2194>
  4035bc:	add	x0, x20, x21
  4035c0:	mov	x1, x23
  4035c4:	bl	401f68 <ferror@plt+0xac8>
  4035c8:	mov	x1, x22
  4035cc:	mov	x20, x0
  4035d0:	mov	x0, x19
  4035d4:	bl	401f68 <ferror@plt+0xac8>
  4035d8:	ldp	x21, x4, [sp, #64]
  4035dc:	mov	x3, x0
  4035e0:	mov	x1, x3
  4035e4:	mov	x0, x20
  4035e8:	mov	x2, x21
  4035ec:	adds	x5, x21, x4
  4035f0:	b.eq	40361c <ferror@plt+0x217c>  // b.none
  4035f4:	cmp	x5, #0x1
  4035f8:	b.ne	4035a0 <ferror@plt+0x2100>  // b.any
  4035fc:	cbz	x20, 40360c <ferror@plt+0x216c>
  403600:	ldrsb	w5, [x20]
  403604:	cmp	w5, #0x2f
  403608:	b.eq	40361c <ferror@plt+0x217c>  // b.none
  40360c:	cbz	x3, 403634 <ferror@plt+0x2194>
  403610:	ldrsb	w5, [x3]
  403614:	cmp	w5, #0x2f
  403618:	b.ne	4035a0 <ferror@plt+0x2100>  // b.any
  40361c:	mov	w0, #0x1                   	// #1
  403620:	ldp	x19, x20, [sp, #16]
  403624:	ldp	x21, x22, [sp, #32]
  403628:	ldr	x23, [sp, #48]
  40362c:	ldp	x29, x30, [sp], #80
  403630:	ret
  403634:	mov	w0, #0x0                   	// #0
  403638:	ldp	x19, x20, [sp, #16]
  40363c:	ldp	x21, x22, [sp, #32]
  403640:	ldr	x23, [sp, #48]
  403644:	ldp	x29, x30, [sp], #80
  403648:	ret
  40364c:	mov	w0, #0x0                   	// #0
  403650:	ret
  403654:	nop
  403658:	stp	x29, x30, [sp, #-64]!
  40365c:	mov	x29, sp
  403660:	stp	x19, x20, [sp, #16]
  403664:	mov	x19, x1
  403668:	orr	x1, x0, x1
  40366c:	cbz	x1, 4036ec <ferror@plt+0x224c>
  403670:	stp	x21, x22, [sp, #32]
  403674:	mov	x20, x0
  403678:	mov	x21, x2
  40367c:	cbz	x0, 403700 <ferror@plt+0x2260>
  403680:	cbz	x19, 403718 <ferror@plt+0x2278>
  403684:	stp	x23, x24, [sp, #48]
  403688:	bl	4011c0 <strlen@plt>
  40368c:	mov	x23, x0
  403690:	mvn	x0, x0
  403694:	mov	x22, #0x0                   	// #0
  403698:	cmp	x21, x0
  40369c:	b.hi	4036d4 <ferror@plt+0x2234>  // b.pmore
  4036a0:	add	x24, x21, x23
  4036a4:	add	x0, x24, #0x1
  4036a8:	bl	401260 <malloc@plt>
  4036ac:	mov	x22, x0
  4036b0:	cbz	x0, 4036d4 <ferror@plt+0x2234>
  4036b4:	mov	x1, x20
  4036b8:	mov	x2, x23
  4036bc:	bl	401190 <memcpy@plt>
  4036c0:	mov	x2, x21
  4036c4:	mov	x1, x19
  4036c8:	add	x0, x22, x23
  4036cc:	bl	401190 <memcpy@plt>
  4036d0:	strb	wzr, [x22, x24]
  4036d4:	mov	x0, x22
  4036d8:	ldp	x19, x20, [sp, #16]
  4036dc:	ldp	x21, x22, [sp, #32]
  4036e0:	ldp	x23, x24, [sp, #48]
  4036e4:	ldp	x29, x30, [sp], #64
  4036e8:	ret
  4036ec:	ldp	x19, x20, [sp, #16]
  4036f0:	adrp	x0, 403000 <ferror@plt+0x1b60>
  4036f4:	ldp	x29, x30, [sp], #64
  4036f8:	add	x0, x0, #0xc08
  4036fc:	b	4012e0 <strdup@plt>
  403700:	mov	x0, x19
  403704:	mov	x1, x2
  403708:	ldp	x19, x20, [sp, #16]
  40370c:	ldp	x21, x22, [sp, #32]
  403710:	ldp	x29, x30, [sp], #64
  403714:	b	4013c0 <strndup@plt>
  403718:	ldp	x19, x20, [sp, #16]
  40371c:	ldp	x21, x22, [sp, #32]
  403720:	ldp	x29, x30, [sp], #64
  403724:	b	4012e0 <strdup@plt>
  403728:	stp	x29, x30, [sp, #-32]!
  40372c:	mov	x2, #0x0                   	// #0
  403730:	mov	x29, sp
  403734:	stp	x19, x20, [sp, #16]
  403738:	mov	x20, x0
  40373c:	mov	x19, x1
  403740:	cbz	x1, 403750 <ferror@plt+0x22b0>
  403744:	mov	x0, x1
  403748:	bl	4011c0 <strlen@plt>
  40374c:	mov	x2, x0
  403750:	mov	x1, x19
  403754:	mov	x0, x20
  403758:	ldp	x19, x20, [sp, #16]
  40375c:	ldp	x29, x30, [sp], #32
  403760:	b	403658 <ferror@plt+0x21b8>
  403764:	nop
  403768:	stp	x29, x30, [sp, #-288]!
  40376c:	mov	w9, #0xffffffd0            	// #-48
  403770:	mov	w8, #0xffffff80            	// #-128
  403774:	mov	x29, sp
  403778:	add	x10, sp, #0xf0
  40377c:	add	x11, sp, #0x120
  403780:	stp	x11, x11, [sp, #80]
  403784:	str	x10, [sp, #96]
  403788:	stp	w9, w8, [sp, #104]
  40378c:	ldp	x10, x11, [sp, #80]
  403790:	str	x19, [sp, #16]
  403794:	ldp	x8, x9, [sp, #96]
  403798:	mov	x19, x0
  40379c:	add	x0, sp, #0x48
  4037a0:	stp	x10, x11, [sp, #32]
  4037a4:	stp	x8, x9, [sp, #48]
  4037a8:	str	q0, [sp, #112]
  4037ac:	str	q1, [sp, #128]
  4037b0:	str	q2, [sp, #144]
  4037b4:	str	q3, [sp, #160]
  4037b8:	str	q4, [sp, #176]
  4037bc:	str	q5, [sp, #192]
  4037c0:	str	q6, [sp, #208]
  4037c4:	str	q7, [sp, #224]
  4037c8:	stp	x2, x3, [sp, #240]
  4037cc:	add	x2, sp, #0x20
  4037d0:	stp	x4, x5, [sp, #256]
  4037d4:	stp	x6, x7, [sp, #272]
  4037d8:	bl	4013b0 <vasprintf@plt>
  4037dc:	tbnz	w0, #31, 40380c <ferror@plt+0x236c>
  4037e0:	ldr	x1, [sp, #72]
  4037e4:	sxtw	x2, w0
  4037e8:	mov	x0, x19
  4037ec:	bl	403658 <ferror@plt+0x21b8>
  4037f0:	mov	x19, x0
  4037f4:	ldr	x0, [sp, #72]
  4037f8:	bl	4013a0 <free@plt>
  4037fc:	mov	x0, x19
  403800:	ldr	x19, [sp, #16]
  403804:	ldp	x29, x30, [sp], #288
  403808:	ret
  40380c:	mov	x19, #0x0                   	// #0
  403810:	mov	x0, x19
  403814:	ldr	x19, [sp, #16]
  403818:	ldp	x29, x30, [sp], #288
  40381c:	ret
  403820:	stp	x29, x30, [sp, #-80]!
  403824:	mov	x29, sp
  403828:	stp	x21, x22, [sp, #32]
  40382c:	ldr	x21, [x0]
  403830:	stp	x19, x20, [sp, #16]
  403834:	mov	x19, x0
  403838:	ldrsb	w0, [x21]
  40383c:	cbz	w0, 403980 <ferror@plt+0x24e0>
  403840:	mov	x0, x21
  403844:	mov	x22, x2
  403848:	stp	x23, x24, [sp, #48]
  40384c:	mov	x24, x1
  403850:	mov	w23, w3
  403854:	mov	x1, x2
  403858:	bl	4013d0 <strspn@plt>
  40385c:	add	x20, x21, x0
  403860:	ldrsb	w21, [x21, x0]
  403864:	cbz	w21, 403944 <ferror@plt+0x24a4>
  403868:	cbz	w23, 4038ec <ferror@plt+0x244c>
  40386c:	adrp	x0, 404000 <ferror@plt+0x2b60>
  403870:	mov	w1, w21
  403874:	add	x0, x0, #0x298
  403878:	bl	4013e0 <strchr@plt>
  40387c:	cbz	x0, 40391c <ferror@plt+0x247c>
  403880:	add	x1, sp, #0x48
  403884:	add	x23, x20, #0x1
  403888:	mov	x0, x23
  40388c:	strb	w21, [sp, #72]
  403890:	strb	wzr, [sp, #73]
  403894:	bl	401ff0 <ferror@plt+0xb50>
  403898:	add	x1, x20, x0
  40389c:	str	x0, [x24]
  4038a0:	ldrsb	w1, [x1, #1]
  4038a4:	cmp	w1, #0x0
  4038a8:	ccmp	w21, w1, #0x0, ne  // ne = any
  4038ac:	b.ne	403944 <ferror@plt+0x24a4>  // b.any
  4038b0:	add	x0, x0, #0x2
  4038b4:	add	x21, x20, x0
  4038b8:	ldrsb	w1, [x20, x0]
  4038bc:	cbz	w1, 4038cc <ferror@plt+0x242c>
  4038c0:	mov	x0, x22
  4038c4:	bl	4013e0 <strchr@plt>
  4038c8:	cbz	x0, 403944 <ferror@plt+0x24a4>
  4038cc:	mov	x20, x23
  4038d0:	ldp	x23, x24, [sp, #48]
  4038d4:	str	x21, [x19]
  4038d8:	mov	x0, x20
  4038dc:	ldp	x19, x20, [sp, #16]
  4038e0:	ldp	x21, x22, [sp, #32]
  4038e4:	ldp	x29, x30, [sp], #80
  4038e8:	ret
  4038ec:	mov	x1, x22
  4038f0:	mov	x0, x20
  4038f4:	bl	401430 <strcspn@plt>
  4038f8:	str	x0, [x24]
  4038fc:	add	x0, x20, x0
  403900:	ldp	x23, x24, [sp, #48]
  403904:	str	x0, [x19]
  403908:	mov	x0, x20
  40390c:	ldp	x19, x20, [sp, #16]
  403910:	ldp	x21, x22, [sp, #32]
  403914:	ldp	x29, x30, [sp], #80
  403918:	ret
  40391c:	mov	x1, x22
  403920:	mov	x0, x20
  403924:	bl	401ff0 <ferror@plt+0xb50>
  403928:	str	x0, [x24]
  40392c:	add	x21, x20, x0
  403930:	ldrsb	w1, [x20, x0]
  403934:	cbz	w1, 403964 <ferror@plt+0x24c4>
  403938:	mov	x0, x22
  40393c:	bl	4013e0 <strchr@plt>
  403940:	cbnz	x0, 403964 <ferror@plt+0x24c4>
  403944:	ldp	x23, x24, [sp, #48]
  403948:	str	x20, [x19]
  40394c:	mov	x20, #0x0                   	// #0
  403950:	mov	x0, x20
  403954:	ldp	x19, x20, [sp, #16]
  403958:	ldp	x21, x22, [sp, #32]
  40395c:	ldp	x29, x30, [sp], #80
  403960:	ret
  403964:	ldp	x23, x24, [sp, #48]
  403968:	str	x21, [x19]
  40396c:	mov	x0, x20
  403970:	ldp	x19, x20, [sp, #16]
  403974:	ldp	x21, x22, [sp, #32]
  403978:	ldp	x29, x30, [sp], #80
  40397c:	ret
  403980:	mov	x20, #0x0                   	// #0
  403984:	mov	x0, x20
  403988:	ldp	x19, x20, [sp, #16]
  40398c:	ldp	x21, x22, [sp, #32]
  403990:	ldp	x29, x30, [sp], #80
  403994:	ret
  403998:	stp	x29, x30, [sp, #-32]!
  40399c:	mov	x29, sp
  4039a0:	str	x19, [sp, #16]
  4039a4:	mov	x19, x0
  4039a8:	b	4039b4 <ferror@plt+0x2514>
  4039ac:	cmp	w0, #0xa
  4039b0:	b.eq	4039d4 <ferror@plt+0x2534>  // b.none
  4039b4:	mov	x0, x19
  4039b8:	bl	4012b0 <fgetc@plt>
  4039bc:	cmn	w0, #0x1
  4039c0:	b.ne	4039ac <ferror@plt+0x250c>  // b.any
  4039c4:	mov	w0, #0x1                   	// #1
  4039c8:	ldr	x19, [sp, #16]
  4039cc:	ldp	x29, x30, [sp], #32
  4039d0:	ret
  4039d4:	mov	w0, #0x0                   	// #0
  4039d8:	ldr	x19, [sp, #16]
  4039dc:	ldp	x29, x30, [sp], #32
  4039e0:	ret
  4039e4:	nop
  4039e8:	stp	x29, x30, [sp, #-64]!
  4039ec:	mov	x29, sp
  4039f0:	stp	x19, x20, [sp, #16]
  4039f4:	adrp	x20, 414000 <ferror@plt+0x12b60>
  4039f8:	add	x20, x20, #0xdf0
  4039fc:	stp	x21, x22, [sp, #32]
  403a00:	adrp	x21, 414000 <ferror@plt+0x12b60>
  403a04:	add	x21, x21, #0xde8
  403a08:	sub	x20, x20, x21
  403a0c:	mov	w22, w0
  403a10:	stp	x23, x24, [sp, #48]
  403a14:	mov	x23, x1
  403a18:	mov	x24, x2
  403a1c:	bl	401150 <memcpy@plt-0x40>
  403a20:	cmp	xzr, x20, asr #3
  403a24:	b.eq	403a50 <ferror@plt+0x25b0>  // b.none
  403a28:	asr	x20, x20, #3
  403a2c:	mov	x19, #0x0                   	// #0
  403a30:	ldr	x3, [x21, x19, lsl #3]
  403a34:	mov	x2, x24
  403a38:	add	x19, x19, #0x1
  403a3c:	mov	x1, x23
  403a40:	mov	w0, w22
  403a44:	blr	x3
  403a48:	cmp	x20, x19
  403a4c:	b.ne	403a30 <ferror@plt+0x2590>  // b.any
  403a50:	ldp	x19, x20, [sp, #16]
  403a54:	ldp	x21, x22, [sp, #32]
  403a58:	ldp	x23, x24, [sp, #48]
  403a5c:	ldp	x29, x30, [sp], #64
  403a60:	ret
  403a64:	nop
  403a68:	ret
  403a6c:	nop
  403a70:	adrp	x2, 415000 <ferror@plt+0x13b60>
  403a74:	mov	x1, #0x0                   	// #0
  403a78:	ldr	x2, [x2, #408]
  403a7c:	b	401210 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403a80 <.fini>:
  403a80:	stp	x29, x30, [sp, #-16]!
  403a84:	mov	x29, sp
  403a88:	ldp	x29, x30, [sp], #16
  403a8c:	ret
