<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ShakeebZacky</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Real_Time_Video_Filter_RGB_to_RGBX_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>R_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>writeEnable_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>writeEnable_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>RGB_to_RGBX_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Real_Time_Video_Filter_RGB_to_RGBX_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>RGB_to_RGBX_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd42d36_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aae7a90_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148b9f5f_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46581b4e_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c75a2ca_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2becd07d_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9d769f_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4668e85f_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e88862_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3cccad_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57643c5e_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2311e247_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca96ba8_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443e345b_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a50cfe_ARCHIVE_LOCATION">c:/users/saz5/documents/rgb_to_rgbx/rgb_to_rgbx.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3814de3c_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d98acf8_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b5940b_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4036324b_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4030ca50_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b923de5_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b4dc07_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c8e0e2_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22764f99_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c349212_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c001bf0_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf92f00_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8b5858_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab3bd1f_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daaeff_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43dcc4da_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159dc10d_ARCHIVE_LOCATION">s:/Documents/ENSC452/Milestone1/RGB_to_RGBX/RGB_to_RGBX.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a52aa138"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="96cd8847"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b4918632"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
