[fu-model]
# fu_types and capabilities
# Number after colon specifies encoding
FU_TYPE FU_MUL:  BackMul64:2, Mul64:3, Mul64:4, Mul64: 5, Sqr64: 6, FxMul16x4: 7, FMulX32x2: 8, FMul64: 9, FxMulX16x4: 10, NegFMul32x2: 11, CplxMulCons: 12, Discard: 13, Keep: 14, Delay: 15, Nor: 16, And3: 17, And3: 18, MacRed16x2: 19, FxMul32x2: 20, FxRed32x2: 21

FU_TYPE FU_ADD: Index_match:3, ICmpNE:4, Acc16x4:5, FxSub16x4:6, ICmpNE:7, ICmpNE:8, ICmpNE:9, Add64:10,  RShf64:11, ICmp:12, Phi:13, Sub64:14, Mod16x4:15, Min16x4:16, SpuMul16x4:17, SpuAdd16x4:18, Hold:19, Mod16x4:20, RShf64:21, RedSMin16x4:22, Select:23, And:24, Or:25, Xor:26, LShf64:27, Acc64:28, ICmpEQ:29, Acc64:30, FAdd32x2:31, RShf16x4:32, Add16x4: 33, Add16x4: 34, Sub16x4: 35, FxExp16x4: 36, FAcc32x2: 37, Mul16x4: 38, Mul16x4: 39, FSub64: 40, FAdd64:41, Merge: 42, Index_match: 43, Acc64: 44, Acc64: 45, Div16x4: 46, DupHigh32: 47, ConcatLow32: 48, FxRedCom16x4: 49, ICmpG: 50, Add64: 51, Keep: 52, Delay: 53, MatchIndex2: 54, Concatenate16To32: 55, Concatenate32To64: 56, IndexMatch32x2:57, BackSub32x2:58, BackNormRed32x2: 59, FxExp64:60, Red16x4: 61

FU_TYPE FU_MUX:  Discard: 2, Keep: 3, Delay: 4

FU_TYPE FU_SPC: Keep: 2, Keep: 3, Not: 4, Not: 5, Not: 6, Keep: 7, Keep: 8, Keep: 9, Discard: 10, Keep: 11, Delay: 12, NegCplxDivCons: 13, HouseHolder: 14, Div64: 15, RLEDecoder16x4: 16, FxSig16x4: 17, FxTanh16x4: 18, Div16x4: 19

OUT_DIRECTIONS: NE:0 SE:1 SW:2 NW:3

[switch-model]
#OUT_DIRECTIONS: N:0 NE:1 E:2 SE:3 S:4 SW:5 W:6 NW:7
IN_DIRECTIONS: N:0 NE:1 E:2 S:3 W:4


[sub-model]
# DySER 8x8 Hetero Model File
topology: grid
width: 5
height: 6

io_layout: three_in_two_out
ins_per_switch: 3
outs_per_switch: 3

# Fully Specified Layout
SS_LAYOUT: FULL
FU_MUL FU_MUL FU_MUL FU_MUL FU_MUL
FU_MUL FU_ADD FU_ADD FU_ADD FU_ADD
FU_MUL FU_ADD FU_ADD FU_ADD FU_ADD
FU_MUL FU_ADD FU_ADD FU_ADD FU_ADD
FU_MUL FU_ADD FU_ADD FU_ADD FU_ADD
FU_MUL FU_SPC FU_SPC FU_SPC FU_SPC

#FU_ADD FU_MUL FU_ADD FU_MUL     FU_ADD FU_MUL FU_ADD FU_MUL
#FU_MUL FU_ADD FU_MUL FU_ADD     FU_MUL FU_ADD FU_MUL FU_ADD
#FU_ADD FU_MUL FU_ADD FU_MUL     FU_ADD FU_MUL FU_ADD FU_MUL
#FU_MUL FU_ADD FU_MUL FU_ADD     FU_MUL FU_ADD FU_MUL FU_ADD
#FU_ADD FU_MUL FU_ADD FU_MUL     FU_ADD FU_MUL FU_ADD FU_MUL
#FU_MUL FU_ADD FU_MUL FU_ADD     FU_MUL FU_ADD FU_MUL FU_ADD
#FU_ADD FU_MUL FU_ADD FU_MUL     FU_ADD FU_MUL FU_ADD FU_MUL
#FU_MUL FU_ADD FU_MUL FU_SIG     FU_MUL FU_ADD FU_MUL FU_SIG

[io-model]
#vector ports specify portno:vec_offset1 vec_offset2
VPORT_IN 0:  2:0, 5:1, 8:2, 11:3, 17:4, 20:5, 23:6, 26:7 #standard 8-wide port
VPORT_IN 1:  4:0, 7:1, 10:2, 16:3, 19:4, 22:5, 25:6, 31:7 #standard 8-wide port
VPORT_IN 2:  4:0, 10:1, 19:2, 25:3  #4-wide 
VPORT_IN 3:  7:0, 18:1, 22:2, 31:3  #4-wide
VPORT_IN 4:  3:0  #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 5:  6:0  #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 6:  12:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 7:  15:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 8:  18:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 9:  24:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 10: 27:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 10: 32:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_IN 11: 4:0, 7:1,  #2-wide 
VPORT_IN 12: 10:0, 16:1,  #2-wide
VPORT_IN 13: 19:0, 22:1,  #2-wide 
VPORT_IN 14: 25:0, 31:1,  #2-wide
VPORT_IN 15: 8:0, 20:1,  #2-wide
VPORT_IN 16:  2:0, 8:1, 17:2, 23:3  #4-wide
VPORT_IN 17:  5:0, 11:1, 20:2, 26:3  #4-wide
VPORT_IN 18:  3:0, 12:1, 18:2, 27:3  #4-wide
VPORT_IN 19: 3:0, 18:1,  #2-wide
# VPORT_IN 20: 6:0, 24:1,  #2-wide
# VPORT_IN 21: 12:0, 15:1,  #2-wide
# VPORT_IN 22: 27:0, 32:1,  #2-wide

  


VPORT_OUT 0:  1:0, 3:1, 5:2, 6:3, 9:4, 12:5, 15:6, 18:7 #8-wide output Port
VPORT_OUT 1:  2:0, 7:1, 10:2, 13:3 #4-wide output Port
VPORT_OUT 2:  0:0  #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 3:  2:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 4:  4:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 5:  6:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 6:  8:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 7:  10:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 8:  12:0 #1 2 3 4 5 6 7 #8-deep output Port
VPORT_OUT 8:  1:0, 3:1 
VPORT_OUT 9:  5:0, 7:1
VPORT_OUT 10: 9:0, 11:1
VPORT_OUT 11: 8:0, 11:1, 17:2, 19:3, 20:4, 22:5, 23:6, 26:7 #8-wide output Port


#PORT_IN 0: 17 18 19 #any of these
#PORT_IN 1: 20 21 22 #any of these
#PORT_OUT 0: 17 18 19 20 21 22 #any of these
#PORT_OUT 1: 25 26 27 #any of these


