$comment
	File created using the following command:
		vcd file Aula2Memoria.msim.vcd -direction
$end
$date
	Wed Aug 24 10:13:29 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula2memoria_vhd_vec_tst $end
$var wire 1 ! Dado [7] $end
$var wire 1 " Dado [6] $end
$var wire 1 # Dado [5] $end
$var wire 1 $ Dado [4] $end
$var wire 1 % Dado [3] $end
$var wire 1 & Dado [2] $end
$var wire 1 ' Dado [1] $end
$var wire 1 ( Dado [0] $end
$var wire 1 ) Endereco [3] $end
$var wire 1 * Endereco [2] $end
$var wire 1 + Endereco [1] $end
$var wire 1 , Endereco [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_Endereco [3] $end
$var wire 1 7 ww_Endereco [2] $end
$var wire 1 8 ww_Endereco [1] $end
$var wire 1 9 ww_Endereco [0] $end
$var wire 1 : ww_Dado [7] $end
$var wire 1 ; ww_Dado [6] $end
$var wire 1 < ww_Dado [5] $end
$var wire 1 = ww_Dado [4] $end
$var wire 1 > ww_Dado [3] $end
$var wire 1 ? ww_Dado [2] $end
$var wire 1 @ ww_Dado [1] $end
$var wire 1 A ww_Dado [0] $end
$var wire 1 B \Dado[0]~output_o\ $end
$var wire 1 C \Dado[1]~output_o\ $end
$var wire 1 D \Dado[2]~output_o\ $end
$var wire 1 E \Dado[3]~output_o\ $end
$var wire 1 F \Dado[4]~output_o\ $end
$var wire 1 G \Dado[5]~output_o\ $end
$var wire 1 H \Dado[6]~output_o\ $end
$var wire 1 I \Dado[7]~output_o\ $end
$var wire 1 J \Endereco[0]~input_o\ $end
$var wire 1 K \Endereco[1]~input_o\ $end
$var wire 1 L \Endereco[2]~input_o\ $end
$var wire 1 M \Endereco[3]~input_o\ $end
$var wire 1 N \memROM~0_combout\ $end
$var wire 1 O \memROM~1_combout\ $end
$var wire 1 P \memROM~2_combout\ $end
$var wire 1 Q \memROM~3_combout\ $end
$var wire 1 R \memROM~4_combout\ $end
$var wire 1 S \memROM~5_combout\ $end
$var wire 1 T \ALT_INV_memROM~0_combout\ $end
$var wire 1 U \ALT_INV_memROM~2_combout\ $end
$var wire 1 V \ALT_INV_memROM~1_combout\ $end
$var wire 1 W \ALT_INV_memROM~5_combout\ $end
$var wire 1 X \ALT_INV_Endereco[0]~input_o\ $end
$var wire 1 Y \ALT_INV_Endereco[1]~input_o\ $end
$var wire 1 Z \ALT_INV_Endereco[3]~input_o\ $end
$var wire 1 [ \ALT_INV_Endereco[2]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1.
x/
10
11
12
13
14
15
1B
1C
1D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
1U
1V
1W
1X
1Y
1Z
1[
0)
0*
0+
0,
06
07
08
09
0:
1;
0<
0=
0>
1?
1@
1A
0!
1"
0#
0$
0%
1&
1'
1(
$end
#40000
1,
19
1J
0X
1O
1R
0V
1F
0C
1=
0@
1$
0'
#80000
0,
1+
09
18
1K
0J
1X
0Y
1P
1Q
0R
0U
0F
1E
0D
0=
1>
0?
1%
0$
0&
#120000
1,
19
1J
0X
1N
0P
1U
0T
0B
1D
0A
1?
0(
1&
#160000
0,
0+
1*
09
08
17
1L
0K
0J
1X
1Y
0[
1P
0U
0D
0?
0&
#200000
1,
19
1J
0X
0N
0P
0Q
1U
1T
0E
1B
1D
0>
1A
1?
0%
1(
1&
#240000
0,
1+
09
18
1K
0J
1X
0Y
1N
0O
1P
1R
0U
1V
0T
1F
0B
1C
0D
1=
0A
1@
0?
1$
0(
1'
0&
#280000
1,
19
1J
0X
0N
1O
0P
1Q
0R
1U
0V
1T
0F
1E
1B
0C
1D
0=
1>
1A
0@
1?
1%
0$
1(
0'
1&
#320000
0,
0+
0*
1)
09
08
07
16
1M
0L
0K
0J
1X
1Y
1[
0Z
0Q
0E
0>
0%
#360000
1,
19
1J
0X
1N
1P
1S
0W
0U
0T
0B
0D
0H
0A
0?
0;
0(
0&
0"
#400000
0,
1+
09
18
1K
0J
1X
0Y
#440000
1,
19
1J
0X
#480000
0,
0+
1*
09
08
17
1L
0K
0J
1X
1Y
0[
#520000
1,
19
1J
0X
#560000
0,
1+
09
18
1K
0J
1X
0Y
#600000
1,
19
1J
0X
#640000
0,
0+
0*
0)
09
08
07
06
0M
0L
0K
0J
1X
1Y
1[
1Z
0N
0O
0P
0S
1W
1U
1V
1T
1B
1C
1D
1H
1A
1@
1?
1;
1(
1'
1&
1"
#680000
1,
19
1J
0X
1O
1R
0V
1F
0C
1=
0@
1$
0'
#720000
0,
1+
09
18
1K
0J
1X
0Y
1P
1Q
0R
0U
0F
1E
0D
0=
1>
0?
1%
0$
0&
#760000
1,
19
1J
0X
1N
0P
1U
0T
0B
1D
0A
1?
0(
1&
#800000
0,
0+
1*
09
08
17
1L
0K
0J
1X
1Y
0[
1P
0U
0D
0?
0&
#840000
1,
19
1J
0X
0N
0P
0Q
1U
1T
0E
1B
1D
0>
1A
1?
0%
1(
1&
#880000
0,
1+
09
18
1K
0J
1X
0Y
1N
0O
1P
1R
0U
1V
0T
1F
0B
1C
0D
1=
0A
1@
0?
1$
0(
1'
0&
#920000
1,
19
1J
0X
0N
1O
0P
1Q
0R
1U
0V
1T
0F
1E
1B
0C
1D
0=
1>
1A
0@
1?
1%
0$
1(
0'
1&
#960000
0,
0+
0*
1)
09
08
07
16
1M
0L
0K
0J
1X
1Y
1[
0Z
0Q
0E
0>
0%
#1000000
