
kernel.o:	file format elf64-littleriscv

Disassembly of section .text:

0000000000000000 <.text>:
       0: 01 00        	nop

0000000000000002 <core>:
       2: 39 71        	addi	sp, sp, -64
       4: 22 fc        	sd	s0, 56(sp)
       6: 26 f8        	sd	s1, 48(sp)
       8: 4a f4        	sd	s2, 40(sp)
       a: 4e f0        	sd	s3, 32(sp)
       c: 52 ec        	sd	s4, 24(sp)
       e: 56 e8        	sd	s5, 16(sp)
      10: 5a e4        	sd	s6, 8(sp)
      12: f3 27 20 c0  	rdinstret	a5
      16: 37 08 00 00  	lui	a6, 0
      1a: 8d 48        	li	a7, 3
      1c: 23 30 f8 00  	sd	a5, 0(a6)
      20: 63 40 17 01  	blt	a4, a7, 0x20 <core+0x1e>
      24: 9b 07 f7 ff  	addiw	a5, a4, -1
      28: 9b 84 f6 ff  	addiw	s1, a3, -1
      2c: 82 17        	slli	a5, a5, 32
      2e: 93 d2 07 02  	srli	t0, a5, 32
      32: 82 14        	slli	s1, s1, 32
      34: 13 d3 04 02  	srli	t1, s1, 32
      38: 85 43        	li	t2, 1
      3a: 73 2e 20 c2  	csrr	t3, vlenb
      3e: 13 5b 2e 00  	srli	s6, t3, 2
      42: d7 77 90 0d  	vsetvli	a5, zero, e64, m2, ta, ma
      46: 57 a4 08 52  	vid.v	v8
      4a: 57 b5 8f 02  	vadd.vi	v10, v8, -1
      4e: 93 17 1e 00  	slli	a5, t3, 1
      52: 3e 9e        	add	t3, t3, a5
      54: 57 70 00 0d  	vsetvli	zero, zero, e32, m1, ta, ma
      58: 57 36 00 5e  	vmv.v.i	v12, 0
      5c: b1 4e        	li	t4, 12
      5e: 09 4f        	li	t5, 2
      60: 01 a0        	j	0x60 <core+0x5e>

0000000000000062 <.LBB0_2>:
      62: 85 03        	addi	t2, t2, 1
      64: 63 80 53 00  	beq	t2, t0, 0x64 <.LBB0_2+0x2>

0000000000000068 <.LBB0_3>:
      68: 63 c0 16 01  	blt	a3, a7, 0x68 <.LBB0_3>
      6c: b3 8f e3 02  	mul	t6, t2, a4
      70: b3 07 60 41  	neg	a5, s6
      74: b3 7a fb 00  	and	s5, s6, a5
      78: 05 49        	li	s2, 1

000000000000007a <.LBB0_5>:
      7a: 81 44        	li	s1, 0
      7c: fd 59        	li	s3, -1
      7e: 32 8a        	mv	s4, a2

0000000000000080 <.LBB0_6>:
      80: 81 47        	li	a5, 0
      82: 33 04 39 41  	sub	s0, s2, s3
      86: 85 09        	addi	s3, s3, 1
      88: 57 70 00 09  	vsetvli	zero, zero, e32, m1, tu, ma
      8c: 57 38 c0 9e  	vmv1r.v	v16, v12
      90: 57 e8 04 42  	vmv.s.x	v16, s1
      94: d2 84        	mv	s1, s4
      96: 57 b7 a0 9e  	vmv2r.v	v14, v10

000000000000009a <.LBB0_7>:
      9a: 57 70 90 0d  	vsetvli	zero, zero, e64, m2, ta, ma
      9e: 57 c9 87 82  	vsaddu.vx	v18, v8, a5
      a2: 57 30 21 73  	vmsleu.vi	v0, v18, 2
      a6: d7 36 00 9f  	vmv1r.v	v13, v16
      aa: 87 e8 d4 09  	vlse32.v	v17, (s1), t4, v0.t
      ae: 57 c9 e3 0e  	vrsub.vx	v18, v14, t2
      b2: 57 4a 04 5e  	vmv.v.x	v20, s0
      b6: 57 6a 27 b7  	vmacc.vx	v20, a4, v18
      ba: 57 39 41 97  	vsll.vi	v18, v20, 2
      be: 57 70 00 0d  	vsetvli	zero, zero, e32, m1, ta, ma
      c2: 07 78 25 05  	vluxei64.v	v16, (a0), v18, v0.t
      c6: 57 a8 d8 a6  	vmadd.vv	v16, v17, v13
      ca: da 97        	add	a5, a5, s6
      cc: 57 70 90 0d  	vsetvli	zero, zero, e64, m2, ta, ma
      d0: 57 47 eb 02  	vadd.vx	v14, v14, s6
      d4: f2 94        	add	s1, s1, t3
      d6: 63 90 fa 00  	bne	s5, a5, 0xd6 <.LBB0_7+0x3c>
      da: 57 70 00 0d  	vsetvli	zero, zero, e32, m1, ta, ma
      de: d7 06 d8 5c  	vmerge.vvm	v13, v13, v16, v0
      e2: 57 67 00 42  	vmv.s.x	v14, zero
      e6: d7 26 d7 02  	vredsum.vs	v13, v13, v14
      ea: d7 24 d0 42  	vmv.x.s	s1, v13
      ee: 11 0a        	addi	s4, s4, 4
      f0: 63 90 e9 01  	bne	s3, t5, 0xf0 <.LBB0_7+0x56>
      f4: b3 07 f9 01  	add	a5, s2, t6
      f8: 8a 07        	slli	a5, a5, 2
      fa: ae 97        	add	a5, a5, a1
      fc: 05 09        	addi	s2, s2, 1
      fe: 84 c3        	sw	s1, 0(a5)
     100: 63 10 69 00  	bne	s2, t1, 0x100 <.LBB0_7+0x66>
     104: 01 a0        	j	0x104 <.LBB0_7+0x6a>

0000000000000106 <.LBB0_10>:
     106: 73 26 20 c0  	rdinstret	a2
     10a: 83 35 08 00  	ld	a1, 0(a6)
     10e: b7 06 00 00  	lui	a3, 0
     112: 37 05 00 00  	lui	a0, 0
     116: 13 05 05 00  	mv	a0, a0
     11a: 23 b0 c6 00  	sd	a2, 0(a3)
     11e: 62 74        	ld	s0, 56(sp)
     120: c2 74        	ld	s1, 48(sp)
     122: 22 79        	ld	s2, 40(sp)
     124: 82 79        	ld	s3, 32(sp)
     126: 62 6a        	ld	s4, 24(sp)
     128: c2 6a        	ld	s5, 16(sp)
     12a: 22 6b        	ld	s6, 8(sp)
     12c: 21 61        	addi	sp, sp, 64
     12e: 17 03 00 00  	auipc	t1, 0
     132: 67 00 03 00  	jr	t1
