# RTL Design using Verilog with SKY130 Technology  
[![sky130RTLWorkshopLOGO](https://user-images.githubusercontent.com/68154219/165596584-9e7f0e31-4797-4b04-960a-a5a5e63f0ef3.PNG)](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/?awt_a=5L_6&awt_l=MhARG&awt_m=3Zzzz39ugcA8._6)

## Brief Description of the Workshop
Workshop intends to teach the verilog coding guidelines that results in predictable logic in Silicon. it is important to note that every verilog code is not synthesizable and even if it is , it may result in different logic depending on the coding styles used. The course details all these aspects of the Verilog HDL with theory and backed with lot of practical examples. Workshop introduces to the digital logic design using Verilog HDL . Validating the functionality of the design using Functional Simulation. Writing Test Benches to validate the functionality of the RTL design. Logic synthesis of the Functional RTL Code. Gate Level Simulation of the Synthesized Netlist.

# *Index*
***
* [Day 1: Introduction to Verilog RTL Design and Synthesis](#Day-1:-Introduction-to-Verilog-RTL-Design-and-Synthesis)
  * [Introduction to open-source simulator iverilog](#Introduction-to-open-source-simulator-iverilog)
    * [Introduction to iverilog Design Testbench](#Introduction-to-iverilog-Design-Testbench)
  * [Labs using iverilog and gtkwave](#Labs-using-iverilog-and-gtkwave)
    * [Introduction to Lab](#Introduction-to-Lab)
    * [Introduction iverilog gtkwave Part 1](#Introduction-iverilog-gtkwave-Part-1)
    * [Introduction iverilog gtkwave Part2](#Introduction-iverilog-gtkwave-Part-2)
  * [Introduction to Yosys and Logic Synthesis](#Introduction-to-Yosys-and-Logic-Synthesis)
    * [Introduction to yosys](#Introduction-to-yosys)
    * [Introduction to Logic Synthesis Part 1](#Introduction-to-Logic-Synthesis-Part-1)
    * [Introduction to Logic Synthesis Part 2](#Introduction-to-Logic-Synthesis-Part-2)
  * [Labs using Yosys and Sky130 PDKs](#Labs-using-Yosys-and-Sky130-PDKs)
    * [Yosys 1 good mux Part 1](#Yosys-1-good-mux-Part-1)
    * [Yosys 1 good mux Part 2](#Yosys-1-good-mux-Part-2)
    * [Yosys 1 good mux Part 3](#Yosys-1-good-mux-Part-3)
