
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.80

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency cam_memory[7][6]$_DFFE_PN0P_/CLK ^
  -0.51 target latency match_addr[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[14][2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.11    0.43    1.11    1.32 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.43    0.01    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.86    0.60    0.34    1.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.61    0.04    1.72 ^ cam_memory[14][2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.34 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.17    0.51 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.52 ^ cam_memory[14][2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.52   clock reconvergence pessimism
                          0.32    0.84   library removal time
                                  0.84   data required time
-----------------------------------------------------------------------------
                                  0.84   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: write_data[7] (input port clocked by core_clock)
Endpoint: cam_memory[6][7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v write_data[7] (in)
                                         write_data[7] (net)
                  0.00    0.00    0.20 v input21/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.17    0.10    0.14    0.34 v input21/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net22 (net)
                  0.13    0.03    0.37 v _791_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _791_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _104_ (net)
                  0.07    0.00    0.58 v cam_memory[6][7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.34 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.18    0.52 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.52 ^ cam_memory[6][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.52   clock reconvergence pessimism
                          0.05    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.11    0.43    1.11    1.32 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.43    0.01    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.86    0.60    0.34    1.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.21    1.88 ^ valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02   10.34 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.09    0.07    0.17   10.51 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.51 ^ valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.19   10.32   library recovery time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.34 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.17    0.51 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.52 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.12    0.46    0.98 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[12][4] (net)
                  0.12    0.00    0.98 ^ _498_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.25    1.23 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _185_ (net)
                  0.07    0.00    1.23 v _499_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.14    0.27    1.51 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _186_ (net)
                  0.14    0.00    1.51 v _500_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.16    0.32    1.82 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _187_ (net)
                  0.16    0.00    1.83 v _512_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.03    0.35    0.26    2.09 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _199_ (net)
                  0.35    0.00    2.09 ^ _561_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.19    0.14    2.23 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _248_ (net)
                  0.19    0.00    2.23 v _653_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.37    0.27    2.49 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _340_ (net)
                  0.37    0.00    2.49 ^ _866_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.17    0.07    2.57 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _130_ (net)
                  0.17    0.00    2.57 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.01   10.34 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.18   10.51 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.51 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.14   10.37   library setup time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  7.80   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.11    0.43    1.11    1.32 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.43    0.01    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.86    0.60    0.34    1.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.21    1.88 ^ valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02   10.34 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.09    0.07    0.17   10.51 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.51 ^ valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.19   10.32   library recovery time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.34 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.10    0.07    0.17    0.51 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.52 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.12    0.46    0.98 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[12][4] (net)
                  0.12    0.00    0.98 ^ _498_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.25    1.23 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _185_ (net)
                  0.07    0.00    1.23 v _499_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.14    0.27    1.51 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _186_ (net)
                  0.14    0.00    1.51 v _500_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.16    0.32    1.82 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _187_ (net)
                  0.16    0.00    1.83 v _512_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.03    0.35    0.26    2.09 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _199_ (net)
                  0.35    0.00    2.09 ^ _561_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.19    0.14    2.23 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _248_ (net)
                  0.19    0.00    2.23 v _653_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.37    0.27    2.49 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _340_ (net)
                  0.37    0.00    2.49 ^ _866_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.17    0.07    2.57 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _130_ (net)
                  0.17    0.00    2.57 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.07    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.35    0.29   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.01   10.34 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.18   10.51 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.51 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.51   clock reconvergence pessimism
                         -0.14   10.37   library setup time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  7.80   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.954529047012329

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6980

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.26633420586586

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9050

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.51 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.52 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.98 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.23 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.27    1.51 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.32    1.82 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.26    2.09 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.14    2.23 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.27    2.49 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.07    2.57 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    2.57 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.57   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.32   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.51 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.51 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.51   clock reconvergence pessimism
  -0.14   10.37   library setup time
          10.37   data required time
---------------------------------------------------------
          10.37   data required time
          -2.57   data arrival time
---------------------------------------------------------
           7.80   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_bits[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ valid_bits[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.90 v valid_bits[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    1.07 v _896_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    1.07 v valid_bits[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.51 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ valid_bits[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.51   clock reconvergence pessimism
   0.05    0.56   library hold time
           0.56   data required time
---------------------------------------------------------
           0.56   data required time
          -1.07   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5142

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5190

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.5685

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.8023

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
303.768737

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.47e-02   2.76e-03   9.08e-08   2.75e-02  37.1%
Combinational          1.42e-02   4.83e-03   1.28e-07   1.90e-02  25.7%
Clock                  1.99e-02   7.68e-03   3.11e-06   2.75e-02  37.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.88e-02   1.53e-02   3.33e-06   7.40e-02 100.0%
                          79.4%      20.6%       0.0%
