Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Dec  4 00:07:05 2019
| Host             : DESKTOP-7EQCPG5 running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.310        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.211        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.017 |        5 |       --- |             --- |
| Slice Logic             |     0.020 |    13424 |       --- |             --- |
|   LUT as Logic          |     0.015 |     3287 |     63400 |            5.18 |
|   CARRY4                |     0.003 |      808 |     15850 |            5.10 |
|   Register              |     0.002 |     7334 |    126800 |            5.78 |
|   LUT as Shift Register |    <0.001 |       15 |     19000 |            0.08 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |    <0.001 |       10 |     63400 |            0.02 |
|   Others                |     0.000 |     1824 |       --- |             --- |
| Signals                 |     0.015 |     8795 |       --- |             --- |
| Block RAM               |     0.017 |     36.5 |       135 |           27.04 |
| MMCM                    |     0.122 |        1 |         6 |           16.67 |
| DSPs                    |     0.001 |        4 |       240 |            1.67 |
| I/O                     |     0.019 |       85 |       210 |           40.48 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     0.310 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.085 |       0.069 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clkdivider/clk_out1_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0 | clkdivider/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | clk_100mhz                    |            10.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_level              |     0.211 |
|   centroid_green       |     0.019 |
|     xcenter            |     0.009 |
|       U0               |     0.009 |
|     ycenter            |     0.009 |
|       U0               |     0.009 |
|   centroid_red         |     0.017 |
|     xcenter            |     0.008 |
|       U0               |     0.008 |
|     ycenter            |     0.008 |
|       U0               |     0.008 |
|   clkdivider           |     0.122 |
|   fifo                 |     0.002 |
|     U0                 |     0.002 |
|       inst_fifo_gen    |     0.002 |
|   jojos_bram           |     0.015 |
|     U0                 |     0.015 |
|       inst_blk_mem_gen |     0.015 |
|   rgb2hsv_green        |     0.007 |
|     hue_div2           |     0.006 |
|       U0               |     0.006 |
|   rgb2hsv_red          |     0.008 |
|     hue_div2           |     0.006 |
|       U0               |     0.006 |
+------------------------+-----------+


