,,,,Handler defined,,,,,,
Bus address,Length (bytes),State object path,Handler function path,u8 read,u8 write,u16 read,u16 write,u32 read,u32 write,Additional arguments
0x0000_0000,0x0020_0000,memory.main_memory,memory::main_memory,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
0x0020_0000,0x0020_0000,memory.main_memory,memory::main_memory,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
0x0040_0000,0x0020_0000,memory.main_memory,memory::main_memory,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
0x0060_0000,0x0020_0000,memory.main_memory,memory::main_memory,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
0x1F00_0000,0x0000_0100,memory.pio,memory::pio,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1000,0x0000_0004,memory.expansion_1_base_address,memory::expansion_1_base_address,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1004,0x0000_0004,memory.expansion_2_base_address,memory::expansion_2_base_address,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1008,0x0000_0004,memory.expansion_1_delay,memory::expansion_1_delay,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_100C,0x0000_0004,memory.expansion_3_delay,memory::expansion_3_delay,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1010,0x0000_0004,memory.bios_rom_control,memory::bios_rom_control,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1014,0x0000_0004,memory.spu_delay,memory::spu_delay,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1018,0x0000_0004,memory.cdrom_delay,memory::cdrom_delay,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_101C,0x0000_0004,memory.expansion_2_delay,memory::expansion_2_delay,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1020,0x0000_0004,memory.common_delay_control,memory::common_delay_control,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1040,0x0000_0004,padmc.padmc1040,padmc::padmc1040,TRUE,TRUE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1044,0x0000_0004,padmc.stat,padmc::stat,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1048,0x0000_0002,padmc.mode,padmc::mode,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_104A,0x0000_0002,padmc.ctrl,padmc::ctrl,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_104E,0x0000_0002,padmc.baud_reload,padmc::baud_reload,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1060,0x0000_0004,memory.ram_size_control,memory::ram_size_control,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1070,0x0000_0004,intc.stat,intc::stat,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1074,0x0000_0004,intc.mask,intc::mask,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1080,0x0000_0004,dmac.mdecin_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_1084,0x0000_0004,dmac.mdecin_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_1088,0x0000_0004,dmac.mdecin_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_1090,0x0000_0004,dmac.mdecout_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_1094,0x0000_0004,dmac.mdecout_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_1098,0x0000_0004,dmac.mdecout_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_10A0,0x0000_0004,dmac.gpu_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_10A4,0x0000_0004,dmac.gpu_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_10A8,0x0000_0004,dmac.gpu_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_10B0,0x0000_0004,dmac.cdrom_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_10B4,0x0000_0004,dmac.cdrom_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_10B8,0x0000_0004,dmac.cdrom_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_10C0,0x0000_0004,dmac.spu_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_10C4,0x0000_0004,dmac.spu_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_10C8,0x0000_0004,dmac.spu_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_10D0,0x0000_0004,dmac.pio_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_10D4,0x0000_0004,dmac.pio_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_10D8,0x0000_0004,dmac.pio_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_10E0,0x0000_0004,dmac.otc_madr,dmac::madr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1080) / 0x10) as usize
0x1F80_10E4,0x0000_0004,dmac.otc_bcr,dmac::bcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1084) / 0x10) as usize
0x1F80_10E8,0x0000_0004,dmac.otc_chcr,dmac::chcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,((address - 0x1F80_1088) / 0x10) as usize
0x1F80_10F0,0x0000_0004,dmac.dpcr,dmac::dpcr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_10F4,0x0000_0004,dmac.dicr,dmac::dicr,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1100,0x0000_0004,timers.timer0_count,timers::count,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1100) / 0x10) as usize
0x1F80_1104,0x0000_0004,timers.timer0_mode,timers::mode,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1104) / 0x10) as usize
0x1F80_1108,0x0000_0004,timers.timer0_target,timers::target,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1108) / 0x10) as usize
0x1F80_1110,0x0000_0004,timers.timer1_count,timers::count,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1100) / 0x10) as usize
0x1F80_1114,0x0000_0004,timers.timer1_mode,timers::mode,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1104) / 0x10) as usize
0x1F80_1118,0x0000_0004,timers.timer1_target,timers::target,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1108) / 0x10) as usize
0x1F80_1120,0x0000_0004,timers.timer2_count,timers::count,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1100) / 0x10) as usize
0x1F80_1124,0x0000_0004,timers.timer2_mode,timers::mode,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1104) / 0x10) as usize
0x1F80_1128,0x0000_0004,timers.timer2_target,timers::target,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,((address - 0x1F80_1108) / 0x10) as usize
0x1F80_1800,0x0000_0001,cdrom.status,cdrom::status,TRUE,TRUE,FALSE,FALSE,FALSE,FALSE,
0x1F80_1801,0x0000_0001,cdrom.cdrom1801,cdrom::cdrom1801,TRUE,TRUE,FALSE,FALSE,FALSE,FALSE,
0x1F80_1802,0x0000_0001,cdrom.cdrom1802,cdrom::cdrom1802,TRUE,TRUE,FALSE,FALSE,FALSE,FALSE,
0x1F80_1803,0x0000_0001,cdrom.cdrom1803,cdrom::cdrom1803,TRUE,TRUE,FALSE,FALSE,FALSE,FALSE,
0x1F80_1810,0x0000_0004,gpu.gpu1810,gpu::gpu1810,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1814,0x0000_0004,gpu.gpu1814,gpu::gpu1814,FALSE,FALSE,FALSE,FALSE,TRUE,TRUE,
0x1F80_1C00,0x0000_0002,spu.voice0_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C02,0x0000_0002,spu.voice0_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C04,0x0000_0002,spu.voice0_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C06,0x0000_0002,spu.voice0_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C08,0x0000_0004,spu.voice0_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C0C,0x0000_0002,spu.voice0_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C0E,0x0000_0002,spu.voice0_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C10,0x0000_0002,spu.voice1_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C12,0x0000_0002,spu.voice1_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C14,0x0000_0002,spu.voice1_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C16,0x0000_0002,spu.voice1_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C18,0x0000_0004,spu.voice1_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C1C,0x0000_0002,spu.voice1_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C1E,0x0000_0002,spu.voice1_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C20,0x0000_0002,spu.voice2_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C22,0x0000_0002,spu.voice2_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C24,0x0000_0002,spu.voice2_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C26,0x0000_0002,spu.voice2_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C28,0x0000_0004,spu.voice2_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C2C,0x0000_0002,spu.voice2_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C2E,0x0000_0002,spu.voice2_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C30,0x0000_0002,spu.voice3_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C32,0x0000_0002,spu.voice3_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C34,0x0000_0002,spu.voice3_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C36,0x0000_0002,spu.voice3_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C38,0x0000_0004,spu.voice3_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C3C,0x0000_0002,spu.voice3_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C3E,0x0000_0002,spu.voice3_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C40,0x0000_0002,spu.voice4_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C42,0x0000_0002,spu.voice4_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C44,0x0000_0002,spu.voice4_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C46,0x0000_0002,spu.voice4_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C48,0x0000_0004,spu.voice4_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C4C,0x0000_0002,spu.voice4_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C4E,0x0000_0002,spu.voice4_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C50,0x0000_0002,spu.voice5_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C52,0x0000_0002,spu.voice5_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C54,0x0000_0002,spu.voice5_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C56,0x0000_0002,spu.voice5_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C58,0x0000_0004,spu.voice5_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C5C,0x0000_0002,spu.voice5_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C5E,0x0000_0002,spu.voice5_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C60,0x0000_0002,spu.voice6_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C62,0x0000_0002,spu.voice6_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C64,0x0000_0002,spu.voice6_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C66,0x0000_0002,spu.voice6_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C68,0x0000_0004,spu.voice6_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C6C,0x0000_0002,spu.voice6_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C6E,0x0000_0002,spu.voice6_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C70,0x0000_0002,spu.voice7_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C72,0x0000_0002,spu.voice7_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C74,0x0000_0002,spu.voice7_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C76,0x0000_0002,spu.voice7_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C78,0x0000_0004,spu.voice7_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C7C,0x0000_0002,spu.voice7_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C7E,0x0000_0002,spu.voice7_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C80,0x0000_0002,spu.voice8_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C82,0x0000_0002,spu.voice8_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C84,0x0000_0002,spu.voice8_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C86,0x0000_0002,spu.voice8_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C88,0x0000_0004,spu.voice8_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C8C,0x0000_0002,spu.voice8_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C8E,0x0000_0002,spu.voice8_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1C90,0x0000_0002,spu.voice9_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1C92,0x0000_0002,spu.voice9_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1C94,0x0000_0002,spu.voice9_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1C96,0x0000_0002,spu.voice9_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1C98,0x0000_0004,spu.voice9_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1C9C,0x0000_0002,spu.voice9_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1C9E,0x0000_0002,spu.voice9_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1CA0,0x0000_0002,spu.voice10_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1CA2,0x0000_0002,spu.voice10_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1CA4,0x0000_0002,spu.voice10_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1CA6,0x0000_0002,spu.voice10_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1CA8,0x0000_0004,spu.voice10_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1CAC,0x0000_0002,spu.voice10_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1CAE,0x0000_0002,spu.voice10_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1CB0,0x0000_0002,spu.voice11_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1CB2,0x0000_0002,spu.voice11_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1CB4,0x0000_0002,spu.voice11_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1CB6,0x0000_0002,spu.voice11_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1CB8,0x0000_0004,spu.voice11_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1CBC,0x0000_0002,spu.voice11_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1CBE,0x0000_0002,spu.voice11_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1CC0,0x0000_0002,spu.voice12_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1CC2,0x0000_0002,spu.voice12_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1CC4,0x0000_0002,spu.voice12_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1CC6,0x0000_0002,spu.voice12_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1CC8,0x0000_0004,spu.voice12_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1CCC,0x0000_0002,spu.voice12_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1CCE,0x0000_0002,spu.voice12_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1CD0,0x0000_0002,spu.voice13_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1CD2,0x0000_0002,spu.voice13_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1CD4,0x0000_0002,spu.voice13_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1CD6,0x0000_0002,spu.voice13_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1CD8,0x0000_0004,spu.voice13_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1CDC,0x0000_0002,spu.voice13_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1CDE,0x0000_0002,spu.voice13_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1CE0,0x0000_0002,spu.voice14_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1CE2,0x0000_0002,spu.voice14_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1CE4,0x0000_0002,spu.voice14_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1CE6,0x0000_0002,spu.voice14_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1CE8,0x0000_0004,spu.voice14_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1CEC,0x0000_0002,spu.voice14_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1CEE,0x0000_0002,spu.voice14_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1CF0,0x0000_0002,spu.voice15_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1CF2,0x0000_0002,spu.voice15_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1CF4,0x0000_0002,spu.voice15_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1CF6,0x0000_0002,spu.voice15_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1CF8,0x0000_0004,spu.voice15_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1CFC,0x0000_0002,spu.voice15_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1CFE,0x0000_0002,spu.voice15_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D00,0x0000_0002,spu.voice16_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D02,0x0000_0002,spu.voice16_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D04,0x0000_0002,spu.voice16_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D06,0x0000_0002,spu.voice16_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D08,0x0000_0004,spu.voice16_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D0C,0x0000_0002,spu.voice16_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D0E,0x0000_0002,spu.voice16_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D10,0x0000_0002,spu.voice17_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D12,0x0000_0002,spu.voice17_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D14,0x0000_0002,spu.voice17_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D16,0x0000_0002,spu.voice17_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D18,0x0000_0004,spu.voice17_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D1C,0x0000_0002,spu.voice17_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D1E,0x0000_0002,spu.voice17_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D20,0x0000_0002,spu.voice18_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D22,0x0000_0002,spu.voice18_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D24,0x0000_0002,spu.voice18_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D26,0x0000_0002,spu.voice18_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D28,0x0000_0004,spu.voice18_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D2C,0x0000_0002,spu.voice18_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D2E,0x0000_0002,spu.voice18_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D30,0x0000_0002,spu.voice19_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D32,0x0000_0002,spu.voice19_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D34,0x0000_0002,spu.voice19_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D36,0x0000_0002,spu.voice19_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D38,0x0000_0004,spu.voice19_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D3C,0x0000_0002,spu.voice19_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D3E,0x0000_0002,spu.voice19_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D40,0x0000_0002,spu.voice20_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D42,0x0000_0002,spu.voice20_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D44,0x0000_0002,spu.voice20_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D46,0x0000_0002,spu.voice20_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D48,0x0000_0004,spu.voice20_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D4C,0x0000_0002,spu.voice20_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D4E,0x0000_0002,spu.voice20_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D50,0x0000_0002,spu.voice21_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D52,0x0000_0002,spu.voice21_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D54,0x0000_0002,spu.voice21_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D56,0x0000_0002,spu.voice21_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D58,0x0000_0004,spu.voice21_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D5C,0x0000_0002,spu.voice21_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D5E,0x0000_0002,spu.voice21_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D60,0x0000_0002,spu.voice22_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D62,0x0000_0002,spu.voice22_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D64,0x0000_0002,spu.voice22_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D66,0x0000_0002,spu.voice22_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D68,0x0000_0004,spu.voice22_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D6C,0x0000_0002,spu.voice22_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D6E,0x0000_0002,spu.voice22_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D70,0x0000_0002,spu.voice23_voll,spu::voice_voll,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C00) / 0x10) as usize
0x1F80_1D72,0x0000_0002,spu.voice23_volr,spu::voice_volr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C02) / 0x10) as usize
0x1F80_1D74,0x0000_0002,spu.voice23_srate,spu::voice_srate,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C04) / 0x10) as usize
0x1F80_1D76,0x0000_0002,spu.voice23_saddr,spu::voice_saddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C06) / 0x10) as usize
0x1F80_1D78,0x0000_0004,spu.voice23_adsr,spu::voice_adsr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C08) / 0x10) as usize
0x1F80_1D7C,0x0000_0002,spu.voice23_cvol,spu::voice_cvol,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0C) / 0x10) as usize
0x1F80_1D7E,0x0000_0002,spu.voice23_raddr,spu::voice_raddr,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,((address - 0x1F80_1C0E) / 0x10) as usize
0x1F80_1D80,0x0000_0002,spu.main_volume_left,spu::main_volume_left,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1D82,0x0000_0002,spu.main_volume_right,spu::main_volume_right,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1D84,0x0000_0004,spu.reverb_volume,spu::reverb_volume,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1D88,0x0000_0004,spu.voice_key_on,spu::voice_key_on,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1D8C,0x0000_0004,spu.voice_key_off,spu::voice_key_off,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1D90,0x0000_0004,spu.voice_channel_fm,spu::voice_channel_fm,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1D94,0x0000_0004,spu.voice_channel_noise,spu::voice_channel_noise,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1D98,0x0000_0004,spu.voice_channel_reverb,spu::voice_channel_reverb,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1D9C,0x0000_0004,spu.voice_channel_status,spu::voice_channel_status,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DA0,0x0000_0002,spu.unknown_0,spu::unknown_0,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DA2,0x0000_0002,spu.reverb_start_address,spu::reverb_start_address,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DA4,0x0000_0002,spu.irq_address,spu::irq_address,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DA6,0x0000_0002,spu.data_transfer_address,spu::data_transfer_address,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DA8,0x0000_0002,spu.data_fifo,spu::data_fifo,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DAA,0x0000_0002,spu.control,spu::control,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DAC,0x0000_0002,spu.data_transfer_control,spu::data_transfer_control,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DAE,0x0000_0002,spu.stat,spu::stat,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DB0,0x0000_0004,spu.cd_volume,spu::cd_volume,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DB4,0x0000_0004,spu.extern_volume,spu::extern_volume,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DB8,0x0000_0002,spu.current_volume_left,spu::current_volume_left,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DBA,0x0000_0002,spu.current_volume_right,spu::current_volume_right,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DBC,0x0000_0004,spu.unknown_1,spu::unknown_1,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DC0,0x0000_0002,spu.dapf1,spu::dapf1,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DC2,0x0000_0002,spu.dapf2,spu::dapf2,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DC4,0x0000_0002,spu.viir,spu::viir,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DC6,0x0000_0002,spu.vcomb1,spu::vcomb1,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DC8,0x0000_0002,spu.vcomb2,spu::vcomb2,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DCA,0x0000_0002,spu.vcomb3,spu::vcomb3,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DCC,0x0000_0002,spu.vcomb4,spu::vcomb4,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DCE,0x0000_0002,spu.vwall,spu::vwall,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DD0,0x0000_0002,spu.vapf1,spu::vapf1,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DD2,0x0000_0002,spu.vapf2,spu::vapf2,FALSE,FALSE,TRUE,TRUE,FALSE,FALSE,
0x1F80_1DD4,0x0000_0004,spu.msame,spu::msame,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DD8,0x0000_0004,spu.mcomb1,spu::mcomb1,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DDC,0x0000_0004,spu.mcomb2,spu::mcomb2,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DE0,0x0000_0004,spu.dsame,spu::dsame,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DE4,0x0000_0004,spu.mdiff,spu::mdiff,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DE8,0x0000_0004,spu.mcomb3,spu::mcomb3,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DEC,0x0000_0004,spu.mcomb4,spu::mcomb4,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DF0,0x0000_0004,spu.ddiff,spu::ddiff,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DF4,0x0000_0004,spu.mapf1,spu::mapf1,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DF8,0x0000_0004,spu.mapf2,spu::mapf2,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_1DFC,0x0000_0004,spu.vin,spu::vin,FALSE,FALSE,TRUE,TRUE,TRUE,TRUE,
0x1F80_2041,0x0000_0001,memory.post_display,memory::post_display,TRUE,TRUE,FALSE,FALSE,FALSE,FALSE,
0x1FC0_0000,0x0008_0000,memory.bios,memory::bios,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
0xFFFE_0000,0x0002_0000,memory.cache_control,memory::cache_control,TRUE,TRUE,TRUE,TRUE,TRUE,TRUE,
