# Magic Tower
=================


This is a course design of "Digital Logic Design" in Zhejiang University.

![Demo](demo.png)

Write in Verilog, Vivado, for FPGA

