build_dir: 21-gl-sim
build_id: '21'
commands:
- ./run.sh
edges_i:
  adk:
  - f: adk
    step: 3-skywater-130nm
  design.args:
  - f: design.args.gls
    step: 4-testbench
  design.sdf:
  - f: design.sdf
    step: 19-synopsys-pt-timing-signoff
  design.vcs.v:
  - f: design.vcs.pg.v
    step: 16-cadence-innovus-signoff
  test_vectors.txt:
  - f: test_vectors.txt
    step: 4-testbench
  testbench.sv:
  - f: testbench.sv
    step: 4-testbench
edges_o:
  design.vpd:
  - f: run.vcd
    step: 24-gen-saif-gl
inputs:
- adk
- design.vcs.v
- testbench.sv
- design.sdf
- design.args
- test_vectors.txt
name: gl-sim
outputs:
- design.vpd
parameters:
  clock_period: 20.0
  testbench_name: ExampleTb
  waveform: true
source: /home/users/krzanich/EE272B/design/synopsys-vcs-sim
