5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd enum1.1.vcd -o enum1.1.cdd -v enum1.1.v
3 0 $root $root NA 0 0 1
3 0 main main enum1.1.v 1 22 1
2 1 8 70007 0 1 0 0 0 A
2 2 8 10003 0 1 400 0 0 foo
2 3 8 10007 1 37 100a 1 2
2 4 9 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 5 9 10002 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 10 70007 0 1 0 0 0 B
2 7 10 10003 0 1 400 0 0 foo
2 8 10 10007 1 37 a 6 7
1 BAR 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 A 5 a000d 1 0 1 0 2 1 1
1 B 5 a0014 1 0 1 0 2 1 4
1 C 5 a0017 1 0 1 0 2 1 5
1 foo 5 83001b 1 0 1 0 2 1 120a
4 8 0 0
4 5 8 0
4 3 5 5
