Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 18 02:15:42 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                2           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.197        0.000                      0                 7011        0.033        0.000                      0                 7011        3.000        0.000                       0                  2684  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        1.197        0.000                      0                 4335        0.033        0.000                      0                 4335        9.500        0.000                       0                  2681  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk              8.095        0.000                      0                 2676        0.696        0.000                      0                 2676  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 5.179ns (27.812%)  route 13.443ns (72.188%))
  Logic Levels:           23  (CARRY4=2 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 r  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.223    18.040    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    18.164 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.379    18.543    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.123 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.123    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.436 f  CPU_Core_inst/CU/resultReg_reg[6]_i_10/O[3]
                         net (fo=1, routed)           0.596    20.032    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_4
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.306    20.338 f  CPU_Core_inst/CU/resultReg[7]_i_4/O
                         net (fo=1, routed)           0.757    21.095    CPU_Core_inst/CU/resultReg[7]_i_4_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124    21.219 f  CPU_Core_inst/CU/resultReg[7]_i_2/O
                         net (fo=1, routed)           0.300    21.520    CPU_Core_inst/CU/resultReg[7]_i_2_n_0
    SLICE_X45Y11         LUT5 (Prop_lut5_I3_O)        0.124    21.644 f  CPU_Core_inst/CU/resultReg[7]_i_1/O
                         net (fo=4, routed)           0.962    22.605    CPU_Core_inst/CU/debugFromCPU_Core[150]
    SLICE_X45Y13         LUT4 (Prop_lut4_I1_O)        0.124    22.729 r  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.579    23.308    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    23.432 r  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.426    23.858    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.982 r  CPU_Core_inst/CU/flagsReg[3]_i_3/O
                         net (fo=1, routed)           0.417    24.400    CPU_Core_inst/CU/flagsReg[3]_i_3_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.524 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.189    24.713    CPU_Core_inst/ALU_inst/debugFromCPU_Core[34]
    SLICE_X45Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X45Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X45Y16         FDCE (Setup_fdce_C_D)       -0.067    25.910    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.910    
                         arrival time                         -24.713    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[840]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.432ns  (logic 5.179ns (28.097%)  route 13.253ns (71.903%))
  Logic Levels:           23  (CARRY4=2 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 r  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.223    18.040    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    18.164 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.379    18.543    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.123 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.123    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.436 f  CPU_Core_inst/CU/resultReg_reg[6]_i_10/O[3]
                         net (fo=1, routed)           0.596    20.032    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_4
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.306    20.338 f  CPU_Core_inst/CU/resultReg[7]_i_4/O
                         net (fo=1, routed)           0.757    21.095    CPU_Core_inst/CU/resultReg[7]_i_4_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124    21.219 f  CPU_Core_inst/CU/resultReg[7]_i_2/O
                         net (fo=1, routed)           0.300    21.520    CPU_Core_inst/CU/resultReg[7]_i_2_n_0
    SLICE_X45Y11         LUT5 (Prop_lut5_I3_O)        0.124    21.644 f  CPU_Core_inst/CU/resultReg[7]_i_1/O
                         net (fo=4, routed)           0.962    22.605    CPU_Core_inst/CU/debugFromCPU_Core[150]
    SLICE_X45Y13         LUT4 (Prop_lut4_I1_O)        0.124    22.729 r  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.579    23.308    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124    23.432 r  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.426    23.858    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X44Y14         LUT5 (Prop_lut5_I1_O)        0.124    23.982 r  CPU_Core_inst/CU/flagsReg[3]_i_3/O
                         net (fo=1, routed)           0.417    24.400    CPU_Core_inst/CU/flagsReg[3]_i_3_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.524 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    24.524    memoryMapping_inst/debugFromCPU_Core[777]
    SLICE_X44Y16         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[840]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X44Y16         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[840]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X44Y16         FDCE (Setup_fdce_C_D)        0.029    26.006    memoryMapping_inst/debugSignalsReg_reg[840]
  -------------------------------------------------------------------
                         required time                         26.006    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.775ns  (logic 6.121ns (34.436%)  route 11.654ns (65.564%))
  Logic Levels:           25  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 25.741 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.581    18.399    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X31Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.979 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.979    CPU_Core_inst/CU/flagsReg_reg[0]_i_187_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.093 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.093    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.207 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.207    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.321 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    19.321    CPU_Core_inst/CU/flagsReg_reg[0]_i_135_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.435 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.435    CPU_Core_inst/CU/flagsReg_reg[0]_i_134_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.549 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.549    CPU_Core_inst/CU/flagsReg_reg[0]_i_91_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.788 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_58/O[2]
                         net (fo=2, routed)           0.724    20.512    CPU_Core_inst/CU/ALU_inst/CarryFlag1[27]
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.302    20.814 r  CPU_Core_inst/CU/flagsReg[0]_i_56/O
                         net (fo=1, routed)           0.000    20.814    CPU_Core_inst/CU/flagsReg[0]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.364 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.364    CPU_Core_inst/CU/flagsReg_reg[0]_i_27_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.635 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.792    22.427    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X35Y20         LUT5 (Prop_lut5_I3_O)        0.373    22.800 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.440    23.240    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.364 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.503    23.866    CPU_Core_inst/ALU_inst/debugFromCPU_Core[32]
    SLICE_X41Y20         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.436    25.741    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X41Y20         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.326    26.067    
                         clock uncertainty           -0.082    25.986    
    SLICE_X41Y20         FDCE (Setup_fdce_C_D)       -0.067    25.919    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -23.866    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[837]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.810ns  (logic 6.121ns (34.369%)  route 11.689ns (65.631%))
  Logic Levels:           25  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 25.741 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.581    18.399    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X31Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.979 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.979    CPU_Core_inst/CU/flagsReg_reg[0]_i_187_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.093 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.093    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.207 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.207    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.321 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    19.321    CPU_Core_inst/CU/flagsReg_reg[0]_i_135_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.435 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.435    CPU_Core_inst/CU/flagsReg_reg[0]_i_134_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.549 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.549    CPU_Core_inst/CU/flagsReg_reg[0]_i_91_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.788 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_58/O[2]
                         net (fo=2, routed)           0.724    20.512    CPU_Core_inst/CU/ALU_inst/CarryFlag1[27]
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.302    20.814 r  CPU_Core_inst/CU/flagsReg[0]_i_56/O
                         net (fo=1, routed)           0.000    20.814    CPU_Core_inst/CU/flagsReg[0]_i_56_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.364 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.364    CPU_Core_inst/CU/flagsReg_reg[0]_i_27_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.635 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.792    22.427    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X35Y20         LUT5 (Prop_lut5_I3_O)        0.373    22.800 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.440    23.240    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.364 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.537    23.901    memoryMapping_inst/debugFromCPU_Core[775]
    SLICE_X42Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[837]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.436    25.741    memoryMapping_inst/internalClk_BUFG
    SLICE_X42Y20         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[837]/C
                         clock pessimism              0.326    26.067    
                         clock uncertainty           -0.082    25.986    
    SLICE_X42Y20         FDCE (Setup_fdce_C_D)       -0.016    25.970    memoryMapping_inst/debugSignalsReg_reg[837]
  -------------------------------------------------------------------
                         required time                         25.970    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.880ns  (logic 4.860ns (28.792%)  route 12.020ns (71.208%))
  Logic Levels:           21  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.818    18.636    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X38Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.760 r  CPU_Core_inst/CU/resultReg[2]_i_20/O
                         net (fo=1, routed)           0.000    18.760    CPU_Core_inst/CU/resultReg[2]_i_20_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.273 r  CPU_Core_inst/CU/resultReg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.273    CPU_Core_inst/CU/resultReg_reg[2]_i_11_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.390 r  CPU_Core_inst/CU/resultReg_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.390    CPU_Core_inst/CU/resultReg_reg[6]_i_11_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.507 r  CPU_Core_inst/CU/resultReg_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.507    CPU_Core_inst/CU/resultReg_reg[10]_i_11_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.830 r  CPU_Core_inst/CU/resultReg_reg[14]_i_11/O[1]
                         net (fo=1, routed)           0.557    20.387    CPU_Core_inst/CU/resultReg_reg[14]_i_11_n_6
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.306    20.693 r  CPU_Core_inst/CU/resultReg[13]_i_5/O
                         net (fo=1, routed)           0.480    21.173    CPU_Core_inst/CU/resultReg[13]_i_5_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.124    21.297 r  CPU_Core_inst/CU/resultReg[13]_i_3/O
                         net (fo=1, routed)           0.433    21.730    CPU_Core_inst/CU/resultReg[13]_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.124    21.854 r  CPU_Core_inst/CU/resultReg[13]_i_1/O
                         net (fo=4, routed)           1.117    22.971    CPU_Core_inst/ALU_inst/debugFromCPU_Core[13]
    SLICE_X44Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X44Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
                         clock pessimism              0.312    26.060    
                         clock uncertainty           -0.082    25.979    
    SLICE_X44Y14         FDCE (Setup_fdce_C_D)       -0.105    25.874    CPU_Core_inst/ALU_inst/resultReg_reg[13]
  -------------------------------------------------------------------
                         required time                         25.874    
                         arrival time                         -22.971    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[800]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 5.205ns (30.822%)  route 11.682ns (69.178%))
  Logic Levels:           24  (CARRY4=7 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 25.741 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.673    18.491    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124    18.615 r  CPU_Core_inst/CU/resultReg[2]_i_8/O
                         net (fo=1, routed)           0.000    18.615    CPU_Core_inst/CU/resultReg[2]_i_8_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.147 r  CPU_Core_inst/CU/resultReg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.147    CPU_Core_inst/CU/resultReg_reg[2]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.261 r  CPU_Core_inst/CU/resultReg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    CPU_Core_inst/CU/resultReg_reg[6]_i_2_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.375 r  CPU_Core_inst/CU/resultReg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.375    CPU_Core_inst/CU/resultReg_reg[10]_i_2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  CPU_Core_inst/CU/resultReg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.489    CPU_Core_inst/CU/resultReg_reg[14]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  CPU_Core_inst/CU/resultReg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.603    CPU_Core_inst/CU/resultReg_reg[18]_i_2_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  CPU_Core_inst/CU/resultReg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.717    CPU_Core_inst/CU/resultReg_reg[22]_i_2_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.030 r  CPU_Core_inst/CU/resultReg_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.628    20.658    CPU_Core_inst/CU/resultReg_reg[26]_i_2_n_4
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.306    20.964 r  CPU_Core_inst/CU/resultReg[27]_i_6/O
                         net (fo=1, routed)           0.494    21.458    CPU_Core_inst/CU/resultReg[27]_i_6_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.582 r  CPU_Core_inst/CU/resultReg[27]_i_3/O
                         net (fo=1, routed)           0.610    22.192    CPU_Core_inst/CU/resultReg[27]_i_3_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I4_O)        0.124    22.316 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=3, routed)           0.663    22.979    memoryMapping_inst/debugFromCPU_Core[738]
    SLICE_X40Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[800]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.436    25.741    memoryMapping_inst/internalClk_BUFG
    SLICE_X40Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[800]/C
                         clock pessimism              0.326    26.067    
                         clock uncertainty           -0.082    25.986    
    SLICE_X40Y19         FDCE (Setup_fdce_C_D)       -0.067    25.919    memoryMapping_inst/debugSignalsReg_reg[800]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -22.979    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.823ns  (logic 5.157ns (30.654%)  route 11.666ns (69.346%))
  Logic Levels:           23  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 r  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.223    18.040    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    18.164 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.379    18.543    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.123 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.123    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.237 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.237    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.351 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.351    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.465 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.465    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.579 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.579    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.913 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/O[1]
                         net (fo=1, routed)           0.592    20.505    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_6
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.303    20.808 r  CPU_Core_inst/CU/resultReg[21]_i_4/O
                         net (fo=1, routed)           0.450    21.258    CPU_Core_inst/CU/resultReg[21]_i_4_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.382 r  CPU_Core_inst/CU/resultReg[21]_i_2/O
                         net (fo=1, routed)           0.771    22.154    CPU_Core_inst/CU/resultReg[21]_i_2_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I3_O)        0.124    22.278 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=3, routed)           0.637    22.914    CPU_Core_inst/ALU_inst/debugFromCPU_Core[21]
    SLICE_X45Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.438    25.743    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X45Y18         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.312    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X45Y18         FDCE (Setup_fdce_C_D)       -0.067    25.907    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         25.907    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.796ns  (logic 5.367ns (31.954%)  route 11.429ns (68.046%))
  Logic Levels:           25  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 25.741 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 r  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.223    18.040    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    18.164 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.379    18.543    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.123 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.123    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.237 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.237    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.351 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.351    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.465 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.465    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.579 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.579    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.693 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.693    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.807    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.120 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[3]
                         net (fo=2, routed)           0.885    21.005    CPU_Core_inst/CU/ALU_inst/p_0_in0_in
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.306    21.311 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.263    21.574    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.698 r  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=1, routed)           0.580    22.277    CPU_Core_inst/CU/resultReg[31]_i_2_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I3_O)        0.124    22.401 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=3, routed)           0.486    22.887    CPU_Core_inst/ALU_inst/debugFromCPU_Core[31]
    SLICE_X43Y19         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.436    25.741    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X43Y19         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.328    26.069    
                         clock uncertainty           -0.082    25.988    
    SLICE_X43Y19         FDCE (Setup_fdce_C_D)       -0.061    25.927    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.927    
                         arrival time                         -22.887    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.758ns  (logic 5.205ns (31.060%)  route 11.553ns (68.940%))
  Logic Levels:           24  (CARRY4=7 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 25.741 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.812     7.421    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.545 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.995     8.540    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.664 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5/O
                         net (fo=1, routed)           0.000     8.664    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[67]_i_5_n_0
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     8.905 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[67]_i_3/O
                         net (fo=1, routed)           0.865     9.770    CPU_Core_inst/CU/debugSignalsReg_reg[67]
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.298    10.068 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_2/O
                         net (fo=1, routed)           0.517    10.586    CPU_Core_inst/CU/debugSignalsReg[67]_i_2_n_0
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.710 r  CPU_Core_inst/CU/debugSignalsReg[67]_i_1/O
                         net (fo=16, routed)          1.278    11.987    CPU_Core_inst/CU/debugFromCPU_Core[14]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.139 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=28, routed)          0.715    12.855    CPU_Core_inst/CU/ALU_inst/ROTATE_LEFT1[2]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.352    13.207 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_16/O
                         net (fo=10, routed)          0.835    14.042    CPU_Core_inst/CU/debugSignalsReg[836]_i_16_n_0
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.351    14.393 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_6/O
                         net (fo=12, routed)          0.593    14.987    CPU_Core_inst/CU/debugSignalsReg[836]_i_6_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.319 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_14/O
                         net (fo=1, routed)           0.403    15.722    CPU_Core_inst/CU/debugSignalsReg[806]_i_14_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    15.846 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.532    16.377    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_11/O
                         net (fo=1, routed)           0.577    17.078    CPU_Core_inst/CU/debugSignalsReg[805]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124    17.202 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_4/O
                         net (fo=3, routed)           0.492    17.694    CPU_Core_inst/CU/debugSignalsReg[805]_i_4_n_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I2_O)        0.124    17.818 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.673    18.491    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124    18.615 r  CPU_Core_inst/CU/resultReg[2]_i_8/O
                         net (fo=1, routed)           0.000    18.615    CPU_Core_inst/CU/resultReg[2]_i_8_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.147 r  CPU_Core_inst/CU/resultReg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.147    CPU_Core_inst/CU/resultReg_reg[2]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.261 r  CPU_Core_inst/CU/resultReg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.261    CPU_Core_inst/CU/resultReg_reg[6]_i_2_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.375 r  CPU_Core_inst/CU/resultReg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.375    CPU_Core_inst/CU/resultReg_reg[10]_i_2_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.489 r  CPU_Core_inst/CU/resultReg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.489    CPU_Core_inst/CU/resultReg_reg[14]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.603 r  CPU_Core_inst/CU/resultReg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.603    CPU_Core_inst/CU/resultReg_reg[18]_i_2_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.717 r  CPU_Core_inst/CU/resultReg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.717    CPU_Core_inst/CU/resultReg_reg[22]_i_2_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.030 r  CPU_Core_inst/CU/resultReg_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.628    20.658    CPU_Core_inst/CU/resultReg_reg[26]_i_2_n_4
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.306    20.964 r  CPU_Core_inst/CU/resultReg[27]_i_6/O
                         net (fo=1, routed)           0.494    21.458    CPU_Core_inst/CU/resultReg[27]_i_6_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.582 r  CPU_Core_inst/CU/resultReg[27]_i_3/O
                         net (fo=1, routed)           0.610    22.192    CPU_Core_inst/CU/resultReg[27]_i_3_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I4_O)        0.124    22.316 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=3, routed)           0.533    22.849    CPU_Core_inst/ALU_inst/debugFromCPU_Core[27]
    SLICE_X43Y19         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.436    25.741    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X43Y19         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.328    26.069    
                         clock uncertainty           -0.082    25.988    
    SLICE_X43Y19         FDCE (Setup_fdce_C_D)       -0.081    25.907    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         25.907    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.660ns  (logic 5.221ns (31.338%)  route 11.439ns (68.662%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 25.739 - 20.000 ) 
    Source Clock Delay      (SCD):    6.091ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.554     6.091    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y19         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     6.609 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=31, routed)          0.744     7.353    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X43Y18         LUT4 (Prop_lut4_I1_O)        0.124     7.477 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_6/O
                         net (fo=21, routed)          0.961     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_10/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_10_n_0
    SLICE_X32Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     8.807 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_7/O
                         net (fo=1, routed)           0.659     9.466    CPU_Core_inst/CU/debugSignalsReg_reg[71]
    SLICE_X35Y20         LUT4 (Prop_lut4_I2_O)        0.324     9.790 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.733    10.522    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.326    10.848 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=37, routed)          1.092    11.940    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X37Y9          LUT2 (Prop_lut2_I1_O)        0.152    12.092 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_21/O
                         net (fo=26, routed)          1.136    13.228    CPU_Core_inst/CU/debugSignalsReg[836]_i_21_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I1_O)        0.354    13.582 r  CPU_Core_inst/CU/debugSignalsReg[822]_i_13/O
                         net (fo=4, routed)           0.882    14.465    CPU_Core_inst/CU/debugSignalsReg[822]_i_13_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.350    14.815 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_12/O
                         net (fo=1, routed)           0.452    15.267    CPU_Core_inst/CU/debugSignalsReg[818]_i_12_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I5_O)        0.328    15.595 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_11/O
                         net (fo=2, routed)           0.475    16.070    CPU_Core_inst/CU/debugSignalsReg[818]_i_11_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.117    16.187 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_9/O
                         net (fo=1, routed)           0.573    16.761    CPU_Core_inst/CU/debugSignalsReg[818]_i_9_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.348    17.109 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_5/O
                         net (fo=2, routed)           0.664    17.772    CPU_Core_inst/CU/debugSignalsReg[818]_i_5_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.896 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=18, routed)          0.539    18.435    CPU_Core_inst/CU/debugFromCPU_Core[188]
    SLICE_X35Y14         LUT2 (Prop_lut2_I0_O)        0.124    18.559 r  CPU_Core_inst/CU/resultReg[15]_i_15/O
                         net (fo=1, routed)           0.000    18.559    CPU_Core_inst/CU/resultReg[15]_i_15_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  CPU_Core_inst/CU/resultReg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.109    CPU_Core_inst/CU/resultReg_reg[15]_i_7_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.223    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.337 r  CPU_Core_inst/CU/resultReg_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.337    CPU_Core_inst/CU/resultReg_reg[23]_i_7_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.671 r  CPU_Core_inst/CU/resultReg_reg[27]_i_7/O[1]
                         net (fo=1, routed)           0.793    20.464    CPU_Core_inst/CU/ALU_inst/data10[25]
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.303    20.767 r  CPU_Core_inst/CU/resultReg[25]_i_4/O
                         net (fo=1, routed)           0.448    21.215    CPU_Core_inst/CU/resultReg[25]_i_4_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.339 r  CPU_Core_inst/CU/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.779    22.118    CPU_Core_inst/CU/resultReg[25]_i_2_n_0
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.124    22.242 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=3, routed)           0.509    22.752    CPU_Core_inst/ALU_inst/debugFromCPU_Core[25]
    SLICE_X39Y20         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.434    25.739    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X39Y20         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.312    26.051    
                         clock uncertainty           -0.082    25.970    
    SLICE_X39Y20         FDCE (Setup_fdce_C_D)       -0.067    25.903    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.903    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[15][24]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[733]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.973%)  route 0.221ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.556     1.784    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y31         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][24]/Q
                         net (fo=4, routed)           0.221     2.146    memoryMapping_inst/debugFromCPU_Core[671]
    SLICE_X35Y29         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[733]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.820     2.325    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y29         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[733]/C
                         clock pessimism             -0.282     2.043    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.070     2.113    memoryMapping_inst/debugSignalsReg_reg[733]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[3][26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[351]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.416%)  route 0.269ns (65.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.553     1.781    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X37Y27         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     1.922 r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][26]/Q
                         net (fo=4, routed)           0.269     2.191    memoryMapping_inst/debugFromCPU_Core[289]
    SLICE_X32Y25         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.816     2.321    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y25         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[351]/C
                         clock pessimism             -0.282     2.039    
    SLICE_X32Y25         FDCE (Hold_fdce_C_D)         0.075     2.114    memoryMapping_inst/debugSignalsReg_reg[351]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[511]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.086%)  route 0.285ns (66.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.551     1.779    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y26         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.920 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][26]/Q
                         net (fo=4, routed)           0.285     2.205    memoryMapping_inst/debugFromCPU_Core[449]
    SLICE_X29Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.818     2.323    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[511]/C
                         clock pessimism             -0.282     2.041    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.078     2.119    memoryMapping_inst/debugSignalsReg_reg[511]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[492]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.108%)  route 0.266ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.554     1.782    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y29         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.164     1.946 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][7]/Q
                         net (fo=4, routed)           0.266     2.212    memoryMapping_inst/debugFromCPU_Core[430]
    SLICE_X34Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.821     2.326    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[492]/C
                         clock pessimism             -0.282     2.044    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.063     2.107    memoryMapping_inst/debugSignalsReg_reg[492]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[550]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.552%)  route 0.306ns (68.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.553     1.781    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X39Y21         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.922 r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/Q
                         net (fo=5, routed)           0.306     2.228    memoryMapping_inst/debugFromCPU_Core[488]
    SLICE_X30Y23         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.817     2.322    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y23         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[550]/C
                         clock pessimism             -0.282     2.040    
    SLICE_X30Y23         FDCE (Hold_fdce_C_D)         0.076     2.116    memoryMapping_inst/debugSignalsReg_reg[550]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[491]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.630%)  route 0.291ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.551     1.779    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y26         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.920 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][6]/Q
                         net (fo=4, routed)           0.291     2.211    memoryMapping_inst/debugFromCPU_Core[429]
    SLICE_X34Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.821     2.326    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[491]/C
                         clock pessimism             -0.282     2.044    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.052     2.096    memoryMapping_inst/debugSignalsReg_reg[491]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[264]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.602%)  route 0.305ns (68.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.550     1.778    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X37Y24         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.919 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][3]/Q
                         net (fo=5, routed)           0.305     2.224    memoryMapping_inst/debugFromCPU_Core[202]
    SLICE_X35Y25         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.815     2.320    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y25         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[264]/C
                         clock pessimism             -0.282     2.038    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.070     2.108    memoryMapping_inst/debugSignalsReg_reg[264]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[519]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.976%)  route 0.314ns (69.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.554     1.782    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][2]/Q
                         net (fo=5, routed)           0.314     2.237    memoryMapping_inst/debugFromCPU_Core[457]
    SLICE_X29Y23         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.818     2.323    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y23         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[519]/C
                         clock pessimism             -0.282     2.041    
    SLICE_X29Y23         FDCE (Hold_fdce_C_D)         0.075     2.116    memoryMapping_inst/debugSignalsReg_reg[519]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[0][25]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.101%)  route 0.327ns (69.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.551     1.779    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y23         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     1.920 r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][25]/Q
                         net (fo=4, routed)           0.327     2.248    memoryMapping_inst/debugFromCPU_Core[192]
    SLICE_X33Y25         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.816     2.321    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y25         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[254]/C
                         clock pessimism             -0.282     2.039    
    SLICE_X33Y25         FDCE (Hold_fdce_C_D)         0.072     2.111    memoryMapping_inst/debugSignalsReg_reg[254]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[13][3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[648]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.823%)  route 0.281ns (63.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.553     1.781    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y22         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     1.945 r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][3]/Q
                         net (fo=5, routed)           0.281     2.227    memoryMapping_inst/debugFromCPU_Core[586]
    SLICE_X35Y24         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[648]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.815     2.320    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y24         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[648]/C
                         clock pessimism             -0.282     2.038    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.047     2.085    memoryMapping_inst/debugSignalsReg_reg[648]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X41Y20     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y21     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y14     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y13     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y13     CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X41Y15     CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y20     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y20     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y21     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y21     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y14     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y14     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y13     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y13     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y20     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y20     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y21     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y21     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y14     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y14     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y13     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y13     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        8.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[3][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 0.637ns (5.667%)  route 10.604ns (94.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    17.345    memoryMapping_inst/reset
    SLICE_X65Y8          FDCE                                         f  memoryMapping_inst/IVT_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518    25.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y8          FDCE                                         r  memoryMapping_inst/IVT_reg[3][24]/C
                         clock pessimism              0.312    26.135    
                         clock uncertainty           -0.082    26.054    
    SLICE_X65Y8          FDCE (Recov_fdce_C_CLR)     -0.613    25.441    memoryMapping_inst/IVT_reg[3][24]
  -------------------------------------------------------------------
                         required time                         25.441    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[0][30]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 0.637ns (5.667%)  route 10.604ns (94.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    17.345    memoryMapping_inst/reset
    SLICE_X64Y8          FDPE                                         f  memoryMapping_inst/IVT_reg[0][30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518    25.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y8          FDPE                                         r  memoryMapping_inst/IVT_reg[0][30]/C
                         clock pessimism              0.312    26.135    
                         clock uncertainty           -0.082    26.054    
    SLICE_X64Y8          FDPE (Recov_fdpe_C_PRE)     -0.569    25.485    memoryMapping_inst/IVT_reg[0][30]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[0][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 0.637ns (5.667%)  route 10.604ns (94.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    17.345    memoryMapping_inst/reset
    SLICE_X64Y8          FDCE                                         f  memoryMapping_inst/IVT_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518    25.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y8          FDCE                                         r  memoryMapping_inst/IVT_reg[0][24]/C
                         clock pessimism              0.312    26.135    
                         clock uncertainty           -0.082    26.054    
    SLICE_X64Y8          FDCE (Recov_fdce_C_CLR)     -0.527    25.527    memoryMapping_inst/IVT_reg[0][24]
  -------------------------------------------------------------------
                         required time                         25.527    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[0][29]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 0.637ns (5.667%)  route 10.604ns (94.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    17.345    memoryMapping_inst/reset
    SLICE_X64Y8          FDCE                                         f  memoryMapping_inst/IVT_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518    25.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y8          FDCE                                         r  memoryMapping_inst/IVT_reg[0][29]/C
                         clock pessimism              0.312    26.135    
                         clock uncertainty           -0.082    26.054    
    SLICE_X64Y8          FDCE (Recov_fdce_C_CLR)     -0.527    25.527    memoryMapping_inst/IVT_reg[0][29]
  -------------------------------------------------------------------
                         required time                         25.527    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[2][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 0.637ns (5.739%)  route 10.463ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 25.822 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    17.204    memoryMapping_inst/reset
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/IVT_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517    25.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/IVT_reg[2][24]/C
                         clock pessimism              0.312    26.134    
                         clock uncertainty           -0.082    26.053    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.613    25.440    memoryMapping_inst/IVT_reg[2][24]
  -------------------------------------------------------------------
                         required time                         25.440    
                         arrival time                         -17.204    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[5][13]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 0.637ns (5.739%)  route 10.463ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 25.822 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    17.204    memoryMapping_inst/reset
    SLICE_X64Y9          FDPE                                         f  memoryMapping_inst/IVT_reg[5][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517    25.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y9          FDPE                                         r  memoryMapping_inst/IVT_reg[5][13]/C
                         clock pessimism              0.312    26.134    
                         clock uncertainty           -0.082    26.053    
    SLICE_X64Y9          FDPE (Recov_fdpe_C_PRE)     -0.569    25.484    memoryMapping_inst/IVT_reg[5][13]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -17.204    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[2][29]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 0.637ns (5.739%)  route 10.463ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 25.822 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    17.204    memoryMapping_inst/reset
    SLICE_X65Y9          FDPE                                         f  memoryMapping_inst/IVT_reg[2][29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517    25.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y9          FDPE                                         r  memoryMapping_inst/IVT_reg[2][29]/C
                         clock pessimism              0.312    26.134    
                         clock uncertainty           -0.082    26.053    
    SLICE_X65Y9          FDPE (Recov_fdpe_C_PRE)     -0.567    25.486    memoryMapping_inst/IVT_reg[2][29]
  -------------------------------------------------------------------
                         required time                         25.486    
                         arrival time                         -17.204    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[2][30]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 0.637ns (5.739%)  route 10.463ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 25.822 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    17.204    memoryMapping_inst/reset
    SLICE_X65Y9          FDPE                                         f  memoryMapping_inst/IVT_reg[2][30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517    25.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y9          FDPE                                         r  memoryMapping_inst/IVT_reg[2][30]/C
                         clock pessimism              0.312    26.134    
                         clock uncertainty           -0.082    26.053    
    SLICE_X65Y9          FDPE (Recov_fdpe_C_PRE)     -0.567    25.486    memoryMapping_inst/IVT_reg[2][30]
  -------------------------------------------------------------------
                         required time                         25.486    
                         arrival time                         -17.204    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[5][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 0.637ns (5.739%)  route 10.463ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 25.822 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    17.204    memoryMapping_inst/reset
    SLICE_X64Y9          FDCE                                         f  memoryMapping_inst/IVT_reg[5][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517    25.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y9          FDCE                                         r  memoryMapping_inst/IVT_reg[5][24]/C
                         clock pessimism              0.312    26.134    
                         clock uncertainty           -0.082    26.053    
    SLICE_X64Y9          FDCE (Recov_fdce_C_CLR)     -0.527    25.526    memoryMapping_inst/IVT_reg[5][24]
  -------------------------------------------------------------------
                         required time                         25.526    
                         arrival time                         -17.204    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 0.637ns (5.831%)  route 10.288ns (94.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 25.754 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.518     6.622 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.712     7.335    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.119     7.454 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.575    17.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/reset
    SLICE_X51Y38         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.449    25.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y38         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[24]/C
                         clock pessimism              0.312    26.066    
                         clock uncertainty           -0.082    25.985    
    SLICE_X51Y38         FDCE (Recov_fdce_C_CLR)     -0.613    25.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.372    
                         arrival time                         -17.029    
  -------------------------------------------------------------------
                         slack                                  8.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[6]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.307%)  route 0.438ns (67.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.168     2.438    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[6]/C
                         clock pessimism             -0.532     1.809    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/instructionReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[8]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.307%)  route 0.438ns (67.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.168     2.438    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/C
                         clock pessimism             -0.532     1.809    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/instructionReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[7]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.467%)  route 0.435ns (67.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.164     2.435    CPU_Core_inst/CU/AR[0]
    SLICE_X49Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[7]/C
                         clock pessimism             -0.511     1.829    
    SLICE_X49Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.737    CPU_Core_inst/CU/instructionReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.249%)  route 0.439ns (67.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.169     2.439    CPU_Core_inst/CU/AR[0]
    SLICE_X48Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[2]/C
                         clock pessimism             -0.511     1.829    
    SLICE_X48Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.737    CPU_Core_inst/CU/instructionReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[5]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.249%)  route 0.439ns (67.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.169     2.439    CPU_Core_inst/CU/AR[0]
    SLICE_X48Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[5]/C
                         clock pessimism             -0.511     1.829    
    SLICE_X48Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.737    CPU_Core_inst/CU/instructionReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.428%)  route 0.501ns (70.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.231     2.501    CPU_Core_inst/CU/AR[0]
    SLICE_X51Y10         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X51Y10         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[3]/C
                         clock pessimism             -0.532     1.808    
    SLICE_X51Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.716    CPU_Core_inst/CU/instructionReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.704%)  route 0.545ns (72.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.275     2.546    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y10         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.832     2.337    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y10         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[0]/C
                         clock pessimism             -0.511     1.826    
    SLICE_X46Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.759    CPU_Core_inst/CU/instructionReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[4]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.704%)  route 0.545ns (72.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.275     2.546    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y10         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.832     2.337    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y10         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[4]/C
                         clock pessimism             -0.511     1.826    
    SLICE_X46Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.759    CPU_Core_inst/CU/instructionReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[25]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.315%)  route 0.556ns (72.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.286     2.556    CPU_Core_inst/CU/AR[0]
    SLICE_X47Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X47Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.735    CPU_Core_inst/CU/instructionReg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[26]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.315%)  route 0.556ns (72.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.270     2.225    CPU_Core_inst/CU/D[0]
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.270 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.286     2.556    CPU_Core_inst/CU/AR[0]
    SLICE_X47Y9          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X47Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X47Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.735    CPU_Core_inst/CU/instructionReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.821    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.558ns  (logic 40.740ns (32.191%)  route 85.818ns (67.809%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=10 LUT5=11 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I0_O)        0.299   120.641 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_35/O
                         net (fo=4, routed)           0.757   121.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_35_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124   121.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           1.440   122.962    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.124   123.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12/O
                         net (fo=1, routed)           1.282   124.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124   124.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.275   125.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[2]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.124   125.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   125.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.217   126.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   126.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X48Y39         MUXF8 (Prop_muxf8_I1_O)      0.094   126.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.785   128.987    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727   132.714 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   132.714    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.523ns  (logic 41.417ns (32.735%)  route 85.106ns (67.265%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=11 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I3_O)        0.323   120.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.599   121.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.354   121.618 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           1.189   122.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.358   123.165 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.708   123.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.328   124.200 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.537   125.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124   125.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   125.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217   126.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   126.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X49Y38         MUXF8 (Prop_muxf8_I1_O)      0.094   126.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.795   128.968    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712   132.680 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   132.680    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.337ns  (logic 41.426ns (32.790%)  route 84.911ns (67.210%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=11 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I3_O)        0.323   120.665 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.599   121.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.354   121.618 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           1.189   122.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.358   123.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.708   123.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.328   124.200 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.357   125.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.124   125.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   125.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X48Y38         MUXF7 (Prop_muxf7_I1_O)      0.217   125.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X48Y38         MUXF8 (Prop_muxf8_I1_O)      0.094   125.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.780   128.772    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721   132.494 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   132.494    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.194ns  (logic 41.428ns (32.829%)  route 84.765ns (67.171%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=11 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I3_O)        0.323   120.665 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.599   121.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.354   121.618 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           1.189   122.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.358   123.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.708   123.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.328   124.200 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.988   125.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X51Y39         LUT5 (Prop_lut5_I1_O)        0.124   125.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   125.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X51Y39         MUXF7 (Prop_muxf7_I1_O)      0.217   125.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y39         MUXF8 (Prop_muxf8_I1_O)      0.094   125.624 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.003   128.627    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723   132.350 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   132.350    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.111ns  (logic 41.395ns (32.825%)  route 84.715ns (67.175%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=11 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I3_O)        0.323   120.665 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.599   121.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.354   121.618 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           1.189   122.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.358   123.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.708   123.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.328   124.200 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.143   125.344    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X52Y39         LUT5 (Prop_lut5_I1_O)        0.124   125.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   125.468    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X52Y39         MUXF7 (Prop_muxf7_I1_O)      0.214   125.682 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X52Y39         MUXF8 (Prop_muxf8_I1_O)      0.088   125.770 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.798   128.568    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.699   132.267 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   132.267    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.046ns  (logic 40.710ns (32.298%)  route 85.336ns (67.702%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=10 LUT5=11 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I0_O)        0.299   120.641 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_35/O
                         net (fo=4, routed)           0.757   121.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_35_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124   121.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           1.440   122.962    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.124   123.086 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12/O
                         net (fo=1, routed)           1.282   124.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124   124.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.985   125.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[2]
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124   125.601 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   125.601    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X52Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   125.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.815    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X52Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   125.903 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.593   128.496    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706   132.202 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   132.202    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.804ns  (logic 41.433ns (32.934%)  route 84.372ns (67.066%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=8 LUT3=16 LUT4=11 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.619     6.156    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y23         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     6.575 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[9]/Q
                         net (fo=7, routed)           1.866     8.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[9]
    SLICE_X57Y33         LUT1 (Prop_lut1_I0_O)        0.297     8.739 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494/O
                         net (fo=1, routed)           0.000     8.739    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_494_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         4.104    14.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.306    14.468 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_46/O
                         net (fo=54, routed)          3.442    17.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_1
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124    18.034 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496/O
                         net (fo=1, routed)           0.000    18.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1496_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1151_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    18.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    18.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.888    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.002    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.116 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.116    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.450 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/O[1]
                         net (fo=2, routed)           1.128    20.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_6
    SLICE_X64Y28         LUT5 (Prop_lut5_I4_O)        0.303    20.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424/O
                         net (fo=2, routed)           1.173    22.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_424_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.178 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428/O
                         net (fo=1, routed)           0.000    22.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_428_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/CO[3]
                         net (fo=1, routed)           0.000    22.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.881 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334/O[1]
                         net (fo=3, routed)           0.774    23.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_334_n_6
    SLICE_X63Y38         LUT3 (Prop_lut3_I2_O)        0.306    23.962 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333/O
                         net (fo=2, routed)           1.600    25.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_333_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.154    25.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115/O
                         net (fo=2, routed)           1.077    26.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1115_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.327    27.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119/O
                         net (fo=1, routed)           0.000    27.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1119_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    27.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/CO[3]
                         net (fo=1, routed)           0.000    27.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/O[2]
                         net (fo=6, routed)           1.300    29.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_5
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.302    29.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788/O
                         net (fo=1, routed)           0.000    29.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_788_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.234 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    30.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           0.999    31.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X61Y39         LUT4 (Prop_lut4_I2_O)        0.306    31.862 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.683 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.430    33.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.373    33.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          0.857    34.343    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X60Y42         LUT3 (Prop_lut3_I1_O)        0.124    34.467 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.884    35.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.152    35.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.070    36.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    37.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    37.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    37.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/O[0]
                         net (fo=1, routed)           0.382    38.087    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[9]
    SLICE_X59Y41         LUT5 (Prop_lut5_I1_O)        0.295    38.382 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815/O
                         net (fo=43, routed)          2.815    41.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_815_n_0
    SLICE_X54Y43         LUT1 (Prop_lut1_I0_O)        0.124    41.321 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185/O
                         net (fo=1, routed)           0.000    41.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1185_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    41.834    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/O[1]
                         net (fo=1, routed)           0.952    43.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[14]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.334    43.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824/O
                         net (fo=41, routed)          2.260    45.702    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_824_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.352    46.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431/O
                         net (fo=4, routed)           1.419    47.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_431_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.328    47.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166/O
                         net (fo=1, routed)           0.000    47.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1166_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    48.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    48.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.580 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    48.580    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[0]
                         net (fo=2, routed)           1.322    50.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_7
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.329    50.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439/O
                         net (fo=2, routed)           0.951    51.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_439_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    52.114 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    52.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[1]
                         net (fo=3, routed)           0.462    52.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_6
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.303    53.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335/O
                         net (fo=2, routed)           1.766    54.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_335_n_0
    SLICE_X62Y51         LUT5 (Prop_lut5_I3_O)        0.149    55.127 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089/O
                         net (fo=2, routed)           1.453    56.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1089_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.332    56.913 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093/O
                         net (fo=1, routed)           0.000    56.913    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1093_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    57.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/O[3]
                         net (fo=5, routed)           1.360    58.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_4
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.306    59.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778/O
                         net (fo=1, routed)           0.000    59.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1778_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.734 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    59.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[1]
                         net (fo=3, routed)           1.128    61.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_6
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.303    61.499 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466/O
                         net (fo=1, routed)           0.619    62.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1466_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    62.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.522    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    62.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.756 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    62.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.873    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.127 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.626    63.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.367    64.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.299    65.419    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.124    65.543 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.953    67.497    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X49Y55         LUT1 (Prop_lut1_I0_O)        0.124    67.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.640    68.261    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.955 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.955    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    69.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    69.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    69.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.320    70.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.150    70.995 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.884    73.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I3_O)        0.326    74.205 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879/O
                         net (fo=36, routed)          3.137    77.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_879_n_0
    SLICE_X53Y60         LUT3 (Prop_lut3_I1_O)        0.124    77.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398/O
                         net (fo=8, routed)           1.476    78.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_398_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124    79.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686/O
                         net (fo=1, routed)           0.000    79.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1686_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    79.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    79.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    80.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    80.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/O[0]
                         net (fo=2, routed)           1.706    81.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_7
    SLICE_X46Y64         LUT3 (Prop_lut3_I2_O)        0.328    82.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781/O
                         net (fo=2, routed)           0.957    83.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_781_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.331    83.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785/O
                         net (fo=1, routed)           0.000    83.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_785_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.532    85.918    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.302    86.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           0.980    87.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.150    87.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.679    88.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.332    88.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    88.361    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    88.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/CO[3]
                         net (fo=1, routed)           0.000    89.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.250 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/O[2]
                         net (fo=5, routed)           1.288    90.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_5
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.301    90.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    90.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.371 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    91.371    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.705 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.813    92.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.303    92.821 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.821    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    93.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.608 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           1.018    94.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.367    94.993 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.990    96.983    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124    97.107 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.637    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124    98.869 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.538    99.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    99.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    99.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   100.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   100.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.671 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.367   102.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X55Y69         LUT2 (Prop_lut2_I0_O)        0.152   102.190 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.010   104.200    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.326   104.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          1.803   106.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124   106.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.897   107.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   107.857 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   107.857    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   108.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   108.199    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   108.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.122   109.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X58Y63         LUT3 (Prop_lut3_I0_O)        0.330   110.004 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.730   110.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I3_O)        0.326   111.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   111.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   111.308 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/O[3]
                         net (fo=3, routed)           1.195   112.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_4
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.306   112.809 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236/O
                         net (fo=2, routed)           0.882   113.691    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_236_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124   113.815 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120/O
                         net (fo=2, routed)           0.726   114.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_120_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.124   114.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124/O
                         net (fo=1, routed)           0.000   114.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_124_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   115.066 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68/CO[3]
                         net (fo=1, routed)           0.000   115.066    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_68_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   115.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.782   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.303   116.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   116.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   116.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           1.538   118.252    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.306   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   118.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   118.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.959    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.160   120.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X56Y59         LUT4 (Prop_lut4_I3_O)        0.323   120.665 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.599   121.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.354   121.618 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           1.189   122.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.358   123.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.708   123.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.328   124.200 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.810   125.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X51Y40         LUT5 (Prop_lut5_I1_O)        0.124   125.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   125.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I1_O)      0.217   125.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I1_O)      0.094   125.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.787   128.233    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728   131.960 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   131.960    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.810ns  (logic 6.911ns (29.025%)  route 16.899ns (70.975%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.569     6.106    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X53Y10         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDCE (Prop_fdce_C_Q)         0.456     6.562 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=14, routed)          0.683     7.245    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X53Y11         LUT1 (Prop_lut1_I0_O)        0.124     7.369 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.369    memoryMapping_inst/serialInterface_inst/tx2_carry_i_5_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.616 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[0]
                         net (fo=2, routed)           0.855     8.472    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X51Y11         LUT2 (Prop_lut2_I0_O)        0.299     8.771 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.771    memoryMapping_inst/serialInterface_inst/tx1_carry_i_4_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.195 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[1]
                         net (fo=248, routed)         5.377    14.572    memoryMapping_inst/serialInterface_inst/tx1_carry_n_6
    SLICE_X59Y38         LUT6 (Prop_lut6_I2_O)        0.303    14.875 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_338/O
                         net (fo=1, routed)           0.000    14.875    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_338_n_0
    SLICE_X59Y38         MUXF7 (Prop_muxf7_I1_O)      0.245    15.120 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_185/O
                         net (fo=1, routed)           0.000    15.120    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_185_n_0
    SLICE_X59Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    15.224 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_76/O
                         net (fo=1, routed)           1.624    16.848    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_76_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I2_O)        0.316    17.164 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_34/O
                         net (fo=1, routed)           0.000    17.164    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_34_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    17.381 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.000    17.381    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    17.475 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.876    18.351    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.316    18.667 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.846    19.513    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I1_O)        0.124    19.637 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.648    20.286    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.410 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.989    26.398    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    29.916 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    29.916    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 3.959ns (62.306%)  route 2.395ns (37.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.563     6.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y33         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDPE (Prop_fdpe_C_Q)         0.456     6.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           2.395     8.951    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.454 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.454    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.979ns (63.272%)  route 2.310ns (36.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.563     6.100    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y33         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDPE (Prop_fdpe_C_Q)         0.456     6.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           2.310     8.866    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.389 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.389    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.341ns (67.999%)  route 0.631ns (32.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.561     1.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y33         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.631     2.561    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.762 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.762    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.345ns (67.015%)  route 0.662ns (32.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.561     1.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y33         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.662     2.592    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.796 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.796    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.352ns (67.379%)  route 0.655ns (32.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.561     1.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y33         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.655     2.585    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.796 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.796    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.365ns (67.717%)  route 0.651ns (32.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.561     1.789    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X51Y33         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.651     2.581    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.805 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.805    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.542ns (60.138%)  route 1.022ns (39.862%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.562     1.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X53Y35         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.128     1.918 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.222     2.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X52Y40         MUXF8 (Prop_muxf8_S_O)       0.134     2.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.800     3.074    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.354 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.354    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.560ns (57.818%)  route 1.138ns (42.182%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.562     1.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X53Y35         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.250     2.181    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X48Y39         MUXF7 (Prop_muxf7_S_O)       0.093     2.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y39         MUXF8 (Prop_muxf8_I0_O)      0.023     2.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.888     3.185    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.488 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.488    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.564ns (57.700%)  route 1.147ns (42.300%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.562     1.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X53Y35         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.128     1.918 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.277     2.195    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X51Y40         MUXF8 (Prop_muxf8_S_O)       0.133     2.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.870     3.198    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.501 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.501    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.536ns (55.641%)  route 1.224ns (44.359%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.562     1.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X53Y35         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.128     1.918 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.337     2.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X52Y39         MUXF8 (Prop_muxf8_S_O)       0.134     2.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.887     3.276    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.550 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.550    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.556ns (55.185%)  route 1.264ns (44.815%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.562     1.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X53Y35         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.300     2.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X51Y39         MUXF7 (Prop_muxf7_S_O)       0.093     2.324 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.324    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_2_n_0
    SLICE_X51Y39         MUXF8 (Prop_muxf8_I0_O)      0.023     2.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.964     3.311    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.610 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.610    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.554ns (54.897%)  route 1.277ns (45.103%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.562     1.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X53Y35         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.390     2.321    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X48Y38         MUXF7 (Prop_muxf7_S_O)       0.093     2.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y38         MUXF8 (Prop_muxf8_I0_O)      0.023     2.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.887     3.324    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.621 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.621    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          5233 Endpoints
Min Delay          5233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[0][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.203ns  (logic 1.593ns (11.218%)  route 12.610ns (88.782%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    14.203    memoryMapping_inst/reset
    SLICE_X64Y8          FDCE                                         f  memoryMapping_inst/IVT_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518     5.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y8          FDCE                                         r  memoryMapping_inst/IVT_reg[0][24]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[0][29]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.203ns  (logic 1.593ns (11.218%)  route 12.610ns (88.782%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    14.203    memoryMapping_inst/reset
    SLICE_X64Y8          FDCE                                         f  memoryMapping_inst/IVT_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518     5.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y8          FDCE                                         r  memoryMapping_inst/IVT_reg[0][29]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[0][30]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.203ns  (logic 1.593ns (11.218%)  route 12.610ns (88.782%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    14.203    memoryMapping_inst/reset
    SLICE_X64Y8          FDPE                                         f  memoryMapping_inst/IVT_reg[0][30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518     5.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y8          FDPE                                         r  memoryMapping_inst/IVT_reg[0][30]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[3][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.203ns  (logic 1.593ns (11.218%)  route 12.610ns (88.782%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.892    14.203    memoryMapping_inst/reset
    SLICE_X65Y8          FDCE                                         f  memoryMapping_inst/IVT_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.518     5.823    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y8          FDCE                                         r  memoryMapping_inst/IVT_reg[3][24]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[2][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.593ns (11.330%)  route 12.469ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    14.062    memoryMapping_inst/reset
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/IVT_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517     5.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/IVT_reg[2][24]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[2][29]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.593ns (11.330%)  route 12.469ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    14.062    memoryMapping_inst/reset
    SLICE_X65Y9          FDPE                                         f  memoryMapping_inst/IVT_reg[2][29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517     5.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y9          FDPE                                         r  memoryMapping_inst/IVT_reg[2][29]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[2][30]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.593ns (11.330%)  route 12.469ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    14.062    memoryMapping_inst/reset
    SLICE_X65Y9          FDPE                                         f  memoryMapping_inst/IVT_reg[2][30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517     5.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y9          FDPE                                         r  memoryMapping_inst/IVT_reg[2][30]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][13]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.593ns (11.330%)  route 12.469ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    14.062    memoryMapping_inst/reset
    SLICE_X64Y9          FDPE                                         f  memoryMapping_inst/IVT_reg[5][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517     5.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y9          FDPE                                         r  memoryMapping_inst/IVT_reg[5][13]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.593ns (11.330%)  route 12.469ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.751    14.062    memoryMapping_inst/reset
    SLICE_X64Y9          FDCE                                         f  memoryMapping_inst/IVT_reg[5][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517     5.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y9          FDCE                                         r  memoryMapping_inst/IVT_reg[5][24]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][13]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.912ns  (logic 1.593ns (11.453%)  route 12.318ns (88.547%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.160    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X49Y9          LUT2 (Prop_lut2_I1_O)        0.152     4.312 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2009, routed)        9.600    13.912    memoryMapping_inst/reset
    SLICE_X64Y10         FDCE                                         f  memoryMapping_inst/IVT_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        1.517     5.822    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y10         FDCE                                         r  memoryMapping_inst/IVT_reg[1][13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[277]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.045ns (5.391%)  route 0.790ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.666     0.666    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.711 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=1030, routed)        0.124     0.835    memoryMapping_inst/enable
    SLICE_X62Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[277]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.853     2.358    memoryMapping_inst/internalClk_BUFG
    SLICE_X62Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[277]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[469]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.045ns (5.391%)  route 0.790ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.666     0.666    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.711 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=1030, routed)        0.124     0.835    memoryMapping_inst/enable
    SLICE_X62Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[469]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.853     2.358    memoryMapping_inst/internalClk_BUFG
    SLICE_X62Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[469]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[629]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.045ns (5.391%)  route 0.790ns (94.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.666     0.666    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.711 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=1030, routed)        0.124     0.835    memoryMapping_inst/enable
    SLICE_X62Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[629]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.853     2.358    memoryMapping_inst/internalClk_BUFG
    SLICE_X62Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[629]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[309]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.045ns (5.281%)  route 0.807ns (94.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.666     0.666    ClockGenerator/locked
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.711 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=1030, routed)        0.141     0.852    memoryMapping_inst/enable
    SLICE_X64Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[309]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.853     2.358    memoryMapping_inst/internalClk_BUFG
    SLICE_X64Y27         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[309]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.266ns (27.128%)  route 0.715ns (72.872%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.715     0.936    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.045     0.981 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[16]_i_1/O
                         net (fo=1, routed)           0.000     0.981    memoryMapping_inst/serialInterface_inst/countTransmitCycles[16]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[16]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.264ns (26.845%)  route 0.719ns (73.155%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.719     0.940    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.043     0.983 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[15]_i_1/O
                         net (fo=1, routed)           0.000     0.983    memoryMapping_inst/serialInterface_inst/countTransmitCycles[15]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[15]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.266ns (26.994%)  route 0.719ns (73.006%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.719     0.940    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.045     0.985 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[14]_i_1/O
                         net (fo=1, routed)           0.000     0.985    memoryMapping_inst/serialInterface_inst/countTransmitCycles[14]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[14]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.272ns (27.572%)  route 0.715ns (72.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.715     0.936    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.051     0.987 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[17]_i_1/O
                         net (fo=1, routed)           0.000     0.987    memoryMapping_inst/serialInterface_inst/countTransmitCycles[17]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[17]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.265ns (25.616%)  route 0.770ns (74.384%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.770     0.991    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.044     1.035 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[19]_i_1/O
                         net (fo=1, routed)           0.000     1.035    memoryMapping_inst/serialInterface_inst/countTransmitCycles[19]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[19]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.266ns (25.688%)  route 0.770ns (74.312%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.770     0.991    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.036 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[18]_i_1/O
                         net (fo=1, routed)           0.000     1.036    memoryMapping_inst/serialInterface_inst/countTransmitCycles[18]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2679, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y17         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[18]/C





