

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_s'
================================================================
* Date:           Sat Apr 12 12:19:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.996 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   84|   84|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110  |forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       66|       66|   0.660 us|   0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136                 |forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1                 |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156                  |forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1                  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     366|    613|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     43|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     376|    656|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136                 |forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1                 |        0|   0|  105|  157|    0|
    |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156                  |forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1                  |        0|   0|  101|  161|    0|
    |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110  |forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3  |        0|   3|  160|  295|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                       |                                                                 |        0|   3|  366|  613|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  43|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  43|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                          | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                |  7|   0|    7|          0|
    |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136_ap_start_reg                 |  1|   0|    1|          0|
    |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156_ap_start_reg                  |  1|   0|    1|          0|
    |grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                    | 10|   0|   10|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_return_0         |  out|   25|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_return_1         |  out|   25|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_return_2         |  out|   25|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|ap_return_3         |  out|   25|  ap_ctrl_hs|  forwardPropagation<8, 4>|  return value|
|input_0_address0    |  out|    3|   ap_memory|                   input_0|         array|
|input_0_ce0         |  out|    1|   ap_memory|                   input_0|         array|
|input_0_q0          |   in|   24|   ap_memory|                   input_0|         array|
|weights_0_address0  |  out|    2|   ap_memory|                 weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|                 weights_0|         array|
|weights_0_q0        |   in|   25|   ap_memory|                 weights_0|         array|
|weights_1_address0  |  out|    2|   ap_memory|                 weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|                 weights_1|         array|
|weights_1_q0        |   in|   25|   ap_memory|                 weights_1|         array|
|weights_2_address0  |  out|    2|   ap_memory|                 weights_2|         array|
|weights_2_ce0       |  out|    1|   ap_memory|                 weights_2|         array|
|weights_2_q0        |   in|   25|   ap_memory|                 weights_2|         array|
|weights_3_address0  |  out|    2|   ap_memory|                 weights_3|         array|
|weights_3_ce0       |  out|    1|   ap_memory|                 weights_3|         array|
|weights_3_q0        |   in|   25|   ap_memory|                 weights_3|         array|
|weights_4_address0  |  out|    2|   ap_memory|                 weights_4|         array|
|weights_4_ce0       |  out|    1|   ap_memory|                 weights_4|         array|
|weights_4_q0        |   in|   25|   ap_memory|                 weights_4|         array|
|weights_5_address0  |  out|    2|   ap_memory|                 weights_5|         array|
|weights_5_ce0       |  out|    1|   ap_memory|                 weights_5|         array|
|weights_5_q0        |   in|   25|   ap_memory|                 weights_5|         array|
|weights_6_address0  |  out|    2|   ap_memory|                 weights_6|         array|
|weights_6_ce0       |  out|    1|   ap_memory|                 weights_6|         array|
|weights_6_q0        |   in|   25|   ap_memory|                 weights_6|         array|
|weights_7_address0  |  out|    2|   ap_memory|                 weights_7|         array|
|weights_7_ce0       |  out|    1|   ap_memory|                 weights_7|         array|
|weights_7_q0        |   in|   25|   ap_memory|                 weights_7|         array|
|p_read4             |   in|   25|     ap_none|                   p_read4|        scalar|
|p_read11            |   in|   25|     ap_none|                  p_read11|        scalar|
|p_read12            |   in|   25|     ap_none|                  p_read12|        scalar|
|p_read13            |   in|   25|     ap_none|                  p_read13|        scalar|
+--------------------+-----+-----+------------+--------------------------+--------------+

