TimeQuest Timing Analyzer report for parte4
Mon Apr 26 14:22:26 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; parte4                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 234.91 MHz ; 234.91 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.257 ; -68.581         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.385 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -44.120                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.257 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.174      ;
; -3.257 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.174      ;
; -3.220 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.137      ;
; -3.220 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.137      ;
; -3.220 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.137      ;
; -3.220 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.137      ;
; -3.219 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.136      ;
; -3.207 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.691      ;
; -3.207 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.691      ;
; -3.206 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.122      ;
; -3.206 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.122      ;
; -3.170 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.654      ;
; -3.170 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.654      ;
; -3.170 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.654      ;
; -3.170 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.654      ;
; -3.169 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.085      ;
; -3.169 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.085      ;
; -3.169 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.085      ;
; -3.169 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.085      ;
; -3.169 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.653      ;
; -3.168 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.084      ;
; -3.139 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.056      ;
; -3.139 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.056      ;
; -3.102 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.019      ;
; -3.102 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.019      ;
; -3.102 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.019      ;
; -3.102 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.019      ;
; -3.101 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.018      ;
; -3.068 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.985      ;
; -3.068 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.985      ;
; -3.038 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.955      ;
; -3.038 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.955      ;
; -3.031 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.948      ;
; -3.031 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.948      ;
; -3.031 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.948      ;
; -3.031 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.948      ;
; -3.030 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.947      ;
; -3.019 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.935      ;
; -3.019 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.935      ;
; -3.001 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.918      ;
; -3.001 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.918      ;
; -3.001 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.918      ;
; -3.001 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.918      ;
; -3.000 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.917      ;
; -2.982 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.898      ;
; -2.982 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.898      ;
; -2.982 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.898      ;
; -2.982 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.898      ;
; -2.981 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.897      ;
; -2.959 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.875      ;
; -2.949 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.867      ;
; -2.949 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.867      ;
; -2.941 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.859      ;
; -2.941 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.859      ;
; -2.923 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.840      ;
; -2.923 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.840      ;
; -2.913 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.831      ;
; -2.913 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.831      ;
; -2.911 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.829      ;
; -2.911 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.829      ;
; -2.911 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.829      ;
; -2.910 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.828      ;
; -2.909 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.827      ;
; -2.903 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.821      ;
; -2.903 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.821      ;
; -2.903 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.821      ;
; -2.902 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.820      ;
; -2.902 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.820      ;
; -2.902 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.820      ;
; -2.901 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.819      ;
; -2.896 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.812      ;
; -2.887 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.803      ;
; -2.886 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.803      ;
; -2.886 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.803      ;
; -2.886 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.803      ;
; -2.886 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.803      ;
; -2.885 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.802      ;
; -2.879 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.795      ;
; -2.879 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.795      ;
; -2.875 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.793      ;
; -2.875 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.793      ;
; -2.875 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.793      ;
; -2.874 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.792      ;
; -2.873 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.791      ;
; -2.864 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.863 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.781      ;
; -2.862 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.780      ;
; -2.850 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.768      ;
; -2.842 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.758      ;
; -2.842 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.758      ;
; -2.842 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.758      ;
; -2.842 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.758      ;
; -2.841 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.757      ;
; -2.838 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 4.172      ;
; -2.826 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.742      ;
; -2.823 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.739      ;
; -2.808 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.724      ;
; -2.806 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.724      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; FreqDivider:divisor|clkOut        ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.641 ; FreqDivider:divisor|s_counter[23] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.925      ;
; 0.655 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; FreqDivider:divisor|s_counter[17] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.661 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.682 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.858 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.557      ;
; 0.885 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.584      ;
; 0.914 ; FreqDivider:divisor|s_counter[17] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.613      ;
; 0.957 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.656      ;
; 0.974 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.984 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.988 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.993 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 1.013 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.711      ;
; 1.013 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.712      ;
; 1.029 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.727      ;
; 1.040 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.739      ;
; 1.094 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.793      ;
; 1.094 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.099 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.365      ;
; 1.100 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.110 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.376      ;
; 1.110 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.376      ;
; 1.111 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.112 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.378      ;
; 1.115 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.116 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.399      ;
; 1.116 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.117 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.383      ;
; 1.121 ; FreqDivider:divisor|s_counter[22] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.404      ;
; 1.140 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.838      ;
; 1.155 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.853      ;
; 1.162 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.862      ;
; 1.173 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.872      ;
; 1.174 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.873      ;
; 1.220 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.486      ;
; 1.221 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.487      ;
; 1.222 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.225 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.491      ;
; 1.226 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.236 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.502      ;
; 1.236 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.502      ;
; 1.237 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.502      ;
; 1.238 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.504      ;
; 1.241 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.241 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.262 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.962      ;
; 1.263 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.963      ;
; 1.266 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.964      ;
; 1.283 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.981      ;
; 1.294 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.992      ;
; 1.309 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 2.006      ;
; 1.347 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.613      ;
; 1.347 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.613      ;
; 1.349 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.614      ;
; 1.352 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.618      ;
; 1.352 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.618      ;
; 1.362 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.628      ;
; 1.363 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.628      ;
; 1.364 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.630      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 256.61 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.897 ; -58.969        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.338 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -44.120                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.897 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.823      ;
; -2.897 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.823      ;
; -2.867 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.793      ;
; -2.867 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.793      ;
; -2.867 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.793      ;
; -2.867 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.793      ;
; -2.866 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.792      ;
; -2.855 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.779      ;
; -2.855 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.779      ;
; -2.853 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.383      ;
; -2.853 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.383      ;
; -2.825 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.749      ;
; -2.825 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.749      ;
; -2.825 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.749      ;
; -2.825 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.749      ;
; -2.824 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.748      ;
; -2.823 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.353      ;
; -2.823 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.353      ;
; -2.823 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.353      ;
; -2.823 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.353      ;
; -2.822 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 3.352      ;
; -2.794 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.720      ;
; -2.794 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.720      ;
; -2.764 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.690      ;
; -2.764 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.690      ;
; -2.764 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.690      ;
; -2.764 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.690      ;
; -2.763 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.689      ;
; -2.737 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.663      ;
; -2.737 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.663      ;
; -2.707 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.633      ;
; -2.707 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.633      ;
; -2.707 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.633      ;
; -2.707 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.633      ;
; -2.706 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.632      ;
; -2.704 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.630      ;
; -2.704 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.630      ;
; -2.695 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.619      ;
; -2.695 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.619      ;
; -2.674 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.600      ;
; -2.674 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.600      ;
; -2.674 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.600      ;
; -2.674 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.600      ;
; -2.673 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.599      ;
; -2.665 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.589      ;
; -2.665 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.589      ;
; -2.665 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.589      ;
; -2.665 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.589      ;
; -2.664 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.588      ;
; -2.610 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.537      ;
; -2.610 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.537      ;
; -2.602 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.528      ;
; -2.602 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.528      ;
; -2.580 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.507      ;
; -2.580 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.507      ;
; -2.580 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.507      ;
; -2.580 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.507      ;
; -2.579 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.506      ;
; -2.575 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.502      ;
; -2.575 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.502      ;
; -2.575 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.499      ;
; -2.572 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.498      ;
; -2.572 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.498      ;
; -2.572 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.498      ;
; -2.572 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.498      ;
; -2.571 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.497      ;
; -2.567 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.491      ;
; -2.567 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.491      ;
; -2.545 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.472      ;
; -2.545 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.472      ;
; -2.545 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.472      ;
; -2.545 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.472      ;
; -2.544 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.471      ;
; -2.537 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.461      ;
; -2.537 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.461      ;
; -2.537 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.461      ;
; -2.537 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.461      ;
; -2.536 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.460      ;
; -2.527 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.451      ;
; -2.527 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.451      ;
; -2.521 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.448      ;
; -2.521 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.448      ;
; -2.517 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.825      ;
; -2.517 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.444      ;
; -2.517 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.444      ;
; -2.499 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.427      ;
; -2.497 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.421      ;
; -2.497 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.421      ;
; -2.497 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.421      ;
; -2.497 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.421      ;
; -2.496 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.420      ;
; -2.496 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.420      ;
; -2.495 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.419      ;
; -2.491 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.418      ;
; -2.491 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.418      ;
; -2.491 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.418      ;
; -2.491 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.418      ;
; -2.490 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.417      ;
; -2.489 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.415      ;
; -2.489 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.415      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; FreqDivider:divisor|clkOut        ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.587 ; FreqDivider:divisor|s_counter[23] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.846      ;
; 0.599 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:divisor|s_counter[17] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.623 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.751 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.392      ;
; 0.773 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.414      ;
; 0.811 ; FreqDivider:divisor|s_counter[17] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.451      ;
; 0.840 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.481      ;
; 0.885 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.526      ;
; 0.887 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.898 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.141      ;
; 0.899 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.144      ;
; 0.903 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.920 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.560      ;
; 0.925 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.562      ;
; 0.938 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.575      ;
; 0.984 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.987 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.629      ;
; 0.989 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.995 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.997 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.998 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.008 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.010 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.253      ;
; 1.011 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.254      ;
; 1.023 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.281      ;
; 1.024 ; FreqDivider:divisor|s_counter[22] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.282      ;
; 1.039 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.676      ;
; 1.048 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.685      ;
; 1.065 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.705      ;
; 1.066 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.706      ;
; 1.081 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.722      ;
; 1.094 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.097 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.105 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.348      ;
; 1.107 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.350      ;
; 1.107 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.350      ;
; 1.109 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.351      ;
; 1.110 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.118 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.135 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.776      ;
; 1.136 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.777      ;
; 1.148 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.785      ;
; 1.153 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.791      ;
; 1.161 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.798      ;
; 1.190 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.829      ;
; 1.207 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.450      ;
; 1.208 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.451      ;
; 1.210 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.451      ;
; 1.217 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.460      ;
; 1.218 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.461      ;
; 1.219 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.462      ;
; 1.220 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.461      ;
; 1.220 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.463      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.044 ; -17.768        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.174 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -37.163                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.044 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.989      ;
; -1.044 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.989      ;
; -1.025 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.970      ;
; -1.025 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.970      ;
; -1.025 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.970      ;
; -1.024 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.969      ;
; -1.023 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.968      ;
; -1.015 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.958      ;
; -1.015 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.958      ;
; -1.014 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.959      ;
; -1.014 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.959      ;
; -1.000 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.740      ;
; -1.000 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.740      ;
; -0.996 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.939      ;
; -0.996 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.939      ;
; -0.996 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.939      ;
; -0.995 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.940      ;
; -0.995 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.940      ;
; -0.995 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.940      ;
; -0.995 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.938      ;
; -0.994 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.939      ;
; -0.994 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.937      ;
; -0.993 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.938      ;
; -0.981 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.721      ;
; -0.981 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.721      ;
; -0.981 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.721      ;
; -0.980 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.720      ;
; -0.979 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.719      ;
; -0.963 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.909      ;
; -0.963 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.909      ;
; -0.958 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.904      ;
; -0.958 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.904      ;
; -0.957 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.902      ;
; -0.957 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.902      ;
; -0.953 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.896      ;
; -0.944 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.890      ;
; -0.944 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.890      ;
; -0.944 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.890      ;
; -0.944 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.890      ;
; -0.944 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.890      ;
; -0.943 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.889      ;
; -0.943 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.889      ;
; -0.943 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.889      ;
; -0.942 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.887      ;
; -0.942 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.887      ;
; -0.942 ; FreqDivider:divisor|s_counter[12] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.888      ;
; -0.939 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.885      ;
; -0.939 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.885      ;
; -0.939 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.885      ;
; -0.938 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.883      ;
; -0.938 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.883      ;
; -0.938 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.883      ;
; -0.938 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.884      ;
; -0.938 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.881      ;
; -0.937 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.882      ;
; -0.937 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.883      ;
; -0.936 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.881      ;
; -0.933 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.876      ;
; -0.925 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.868      ;
; -0.925 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.868      ;
; -0.925 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.871      ;
; -0.925 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.871      ;
; -0.925 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.871      ;
; -0.924 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.870      ;
; -0.924 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.870      ;
; -0.924 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.870      ;
; -0.924 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.870      ;
; -0.923 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.868      ;
; -0.923 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.868      ;
; -0.923 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.868      ;
; -0.923 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.922 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.867      ;
; -0.922 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.868      ;
; -0.921 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.866      ;
; -0.918 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.861      ;
; -0.918 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.861      ;
; -0.906 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.849      ;
; -0.906 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.849      ;
; -0.906 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.849      ;
; -0.905 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.848      ;
; -0.904 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.847      ;
; -0.899 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.842      ;
; -0.899 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.842      ;
; -0.899 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.842      ;
; -0.898 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.841      ;
; -0.897 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.840      ;
; -0.893 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.836      ;
; -0.886 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.829      ;
; -0.885 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.830      ;
; -0.885 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.830      ;
; -0.885 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.831      ;
; -0.885 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.831      ;
; -0.884 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.827      ;
; -0.882 ; FreqDivider:divisor|s_counter[11] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.878 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.821      ;
; -0.871 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.814      ;
; -0.866 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.811      ;
; -0.866 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.811      ;
; -0.866 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.811      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; FreqDivider:divisor|clkOut        ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.293 ; FreqDivider:divisor|s_counter[23] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.298 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:divisor|s_counter[30] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:divisor|s_counter[17] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.310 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.393 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.722      ;
; 0.405 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.734      ;
; 0.441 ; FreqDivider:divisor|s_counter[17] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.769      ;
; 0.446 ; FreqDivider:divisor|s_counter[19] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.775      ;
; 0.448 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; FreqDivider:divisor|s_counter[29] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.456 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.785      ;
; 0.457 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.459 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.462 ; FreqDivider:divisor|s_counter[8]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; FreqDivider:divisor|s_counter[28] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.469 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.798      ;
; 0.472 ; FreqDivider:divisor|s_counter[18] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.801      ;
; 0.505 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.834      ;
; 0.506 ; FreqDivider:divisor|s_counter[6]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.640      ;
; 0.507 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.835      ;
; 0.510 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; FreqDivider:divisor|s_counter[7]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.516 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.844      ;
; 0.516 ; FreqDivider:divisor|s_counter[22] ; FreqDivider:divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.648      ;
; 0.517 ; FreqDivider:divisor|s_counter[27] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.523 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.523 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.523 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.853      ;
; 0.525 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.528 ; FreqDivider:divisor|s_counter[26] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.535 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.864      ;
; 0.541 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.869      ;
; 0.542 ; FreqDivider:divisor|s_counter[14] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.870      ;
; 0.576 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.702      ;
; 0.577 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.905      ;
; 0.577 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; FreqDivider:divisor|s_counter[5]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.583 ; FreqDivider:divisor|s_counter[25] ; FreqDivider:divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.708      ;
; 0.589 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.918      ;
; 0.589 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.715      ;
; 0.589 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.715      ;
; 0.589 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.715      ;
; 0.591 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.920      ;
; 0.592 ; FreqDivider:divisor|s_counter[10] ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.716      ;
; 0.592 ; FreqDivider:divisor|s_counter[4]  ; FreqDivider:divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; FreqDivider:divisor|s_counter[2]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.596 ; FreqDivider:divisor|s_counter[15] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.925      ;
; 0.601 ; FreqDivider:divisor|s_counter[0]  ; FreqDivider:divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.930      ;
; 0.605 ; FreqDivider:divisor|s_counter[24] ; FreqDivider:divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.738      ;
; 0.622 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.952      ;
; 0.625 ; FreqDivider:divisor|s_counter[21] ; FreqDivider:divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.955      ;
; 0.634 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.964      ;
; 0.637 ; FreqDivider:divisor|s_counter[20] ; FreqDivider:divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.967      ;
; 0.643 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; FreqDivider:divisor|s_counter[3]  ; FreqDivider:divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.646 ; FreqDivider:divisor|s_counter[9]  ; FreqDivider:divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.770      ;
; 0.646 ; FreqDivider:divisor|s_counter[1]  ; FreqDivider:divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.772      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.257  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.257  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -68.581 ; 0.0   ; 0.0      ; 0.0     ; -44.12              ;
;  CLOCK_50        ; -68.581 ; 0.000 ; N/A      ; N/A     ; -44.120             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 931      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 931      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 26 14:22:24 2021
Info: Command: quartus_sta parte4 -c parte4
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'parte4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.257             -68.581 CLOCK_50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.897             -58.969 CLOCK_50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.044             -17.768 CLOCK_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.163 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Mon Apr 26 14:22:26 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


