# RTL-and-SV-verification-practice

This repository records my solutions to digital design and verification problems from **multiple online platforms**, including:
- Nowcoder (ÁâõÂÆ¢)
- ChipDev
- HDLBits
- LeetSV
- Other HDL/RTL problem sources

Each problem includes:
- **Verilog RTL solution** (synthesizable)
- **SystemVerilog testbench** (for local simulation & verification)
- Notes on design, edge cases, and debugging

The goal is to build a comprehensive, long-term learning record for RTL design and verification.

---

## üìÅ Repository Structure
- nowcoder: focused on advanced problems (VL25 - VL58)
- ChipDev: All the problems
