<!doctype html> <html> <head><style>
             table { border-collapse: collapse; }
             th, td {
               word-wrap: break-word;
               max-width: 100%;
               font-family: "Trebuchet MS", Arial, Helvetica, sans-serif;
               border-bottom: 1px solid #ddd;
               padding: 5px;
               text-align: left;
             }
            tr:hover {background: #f4f4f4;}
            tr:hover .highlighted {background: repeating-linear-gradient(
                    45deg,
                    #ffff99,
                    #ffff99 10px,
                    #f4f4f4 10px,
                    #f4f4f4 20px
                  );}
           .highlighted { background-color: #ffff99; }
          </style></head><body><h2>List of VIA chipsets</h2><br> <b>Section Title</b>: Slot A and Socket A <br><b>Table Section Text</b>: <i> None </i> <br> <table>
<tr> <th colspan=1 rowspan=1 > Chipset </th><th colspan=1 rowspan=1 > Part numbers </th><th colspan=1 rowspan=1 > South bridge </th><th colspan=1 rowspan=1 > Release date </th><th colspan=1 rowspan=1 > Processors </th><th colspan=1 rowspan=1 > FSB </th><th colspan=1 rowspan=1 > SMP </th><th colspan=1 rowspan=1 > Memory types </th><th colspan=1 rowspan=1 > Memory bus </th><th colspan=1 rowspan=1 > Max. memory </th><th colspan=1 rowspan=1 > Parity/ECC </th><th colspan=1 rowspan=1 > V-Link </th><th colspan=1 rowspan=1 > AGP </th></tr>
<tr> <td colspan=1 rowspan=1 > KX133 </td><td colspan=1 rowspan=1 > VT8371 </td><td colspan=1 rowspan=1 > VT82C686A </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > Athlon (Slot A) </td><td colspan=1 rowspan=1 > 100 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > SDR SDRAM, VCSDRAM </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > 2.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > 4× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT133 </td><td colspan=1 rowspan=1 > VT8363 </td><td colspan=1 rowspan=1 > VT82C686A/B </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > Athlon, Duron (Socket A) </td><td colspan=1 rowspan=1 > 100 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > SDR SDRAM, VCSDRAM </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > 1.5 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > 4× </td></tr>
<tr> <td colspan=1 rowspan=1 > KLE133 </td><td colspan=1 rowspan=1 > VT8361 </td><td colspan=1 rowspan=1 > VT82C686B </td><td colspan=1 rowspan=1 > 2001 </td><td colspan=1 rowspan=1 > Athlon, Duron (Socket A) </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > SDR SDRAM, VCSDRAM </td><td colspan=1 rowspan=1 > 66–133 MHz </td><td colspan=1 rowspan=1 > 1.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > 4× (integrated Trident graphics) </td></tr>
<tr> <td colspan=1 rowspan=1 > KT133A </td><td colspan=1 rowspan=1 > VT8363A </td><td colspan=1 rowspan=1 > VT82C686B </td><td colspan=1 rowspan=1 > 2001 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron (Socket A) </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > SDR SDRAM, VCSDRAM </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > 1.5 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > 4× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT266 </td><td colspan=1 rowspan=1 > VT8366 </td><td colspan=1 rowspan=1 > VT8231, VT8233 </td><td colspan=1 rowspan=1 > Jan 2001 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron (Socket A) </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > SDR SDRAM, DDR SDRAM </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > 4.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 266 MB/s </td><td colspan=1 rowspan=1 > 4× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT266A </td><td colspan=1 rowspan=1 > VT8366A </td><td colspan=1 rowspan=1 > VT8231, VT8233 </td><td colspan=1 rowspan=1 > Sept 2001 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron (Socket A) </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > SDR SDRAM, DDR SDRAM </td><td colspan=1 rowspan=1 > 100–133 MHz </td><td colspan=1 rowspan=1 > 4.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 266 MB/s </td><td colspan=1 rowspan=1 > 4× </td></tr>
<tr> <td class="highlighted"  colspan=1 rowspan=1 > KT333 </td><td colspan=1 rowspan=1 > VT8367 </td><td colspan=1 rowspan=1 > VT8233 </td><td colspan=1 rowspan=1 > Feb 2002 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron, Sempron (Socket A) </td><td class="highlighted"  colspan=1 rowspan=1 > 100–133 / 166 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > DDR SDRAM </td><td colspan=1 rowspan=1 > 100–166 MHz </td><td colspan=1 rowspan=1 > 4.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 266 MB/s </td><td colspan=1 rowspan=1 > 4× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT400 </td><td colspan=1 rowspan=1 > VT8368 </td><td colspan=1 rowspan=1 > VT8235, VT8237 </td><td colspan=1 rowspan=1 > Aug 2002 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron, Sempron (Socket A) </td><td colspan=1 rowspan=1 > 100–166 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > DDR SDRAM </td><td colspan=1 rowspan=1 > 100–166 MHz </td><td colspan=1 rowspan=1 > 4.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 533 MB/s </td><td colspan=1 rowspan=1 > 8× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT400A </td><td colspan=1 rowspan=1 > VT8377A </td><td colspan=1 rowspan=1 > VT8237, VT8251 </td><td colspan=1 rowspan=1 > Mar 2003 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron, Sempron (Socket A) </td><td colspan=1 rowspan=1 > 100–166 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > DDR SDRAM </td><td colspan=1 rowspan=1 > 100–200 MHz </td><td colspan=1 rowspan=1 > 4.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 533 MB/s </td><td colspan=1 rowspan=1 > 8× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT600 </td><td colspan=1 rowspan=1 > VT8377 </td><td colspan=1 rowspan=1 > VT8237, VT8251 </td><td colspan=1 rowspan=1 > May 2003 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron, Sempron (Socket A) </td><td colspan=1 rowspan=1 > 100–200 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > DDR SDRAM </td><td colspan=1 rowspan=1 > 100–200 MHz </td><td colspan=1 rowspan=1 > 8.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 533 MB/s </td><td colspan=1 rowspan=1 > 8× </td></tr>
<tr> <td colspan=1 rowspan=1 > KT880 </td><td colspan=1 rowspan=1 > VT8379 </td><td colspan=1 rowspan=1 > VT8237, VT8251 </td><td colspan=1 rowspan=1 > Feb 2004 </td><td colspan=1 rowspan=1 > Athlon, Athlon XP, Duron, Sempron (Socket A) </td><td colspan=1 rowspan=1 > 100–200 MHz </td><td colspan=1 rowspan=1 > No </td><td colspan=1 rowspan=1 > DDR SDRAM </td><td colspan=1 rowspan=1 > Dual 100–200 MHz </td><td colspan=1 rowspan=1 > 8.0 GB </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 533 MB/s </td><td colspan=1 rowspan=1 > 8× </td></tr>
</table> <br> <h3>Sentence(s)</h3>1. VIA chipset KT333 supports 166 MHz FSB. <br> <br><br><b>Categories:</b><br><b>Numerical:</b> Uses math skills for writing the sentence. Uses math operations (addition, subtraction, average, etc.), counting numbers, frequency of items, etc.<br> <b>Commonsense:</b> Uses commonsene knowledge about situations humans encounter in everyday life – physical objects, word meanings, social or physical domains, peoples' intentions, etc.<br> <b>Temporal:</b> When concepts related to time and temporal aspects are required for writing the sentence. Duration, ordering, typical time of events, time differences between events.<br> <b>Table:</b> Writing the sentence requires knowledge from the table except: the highlighted cells, row and column headers, table titles, section titles, section texts.<br> <b>Out of Table:</b> Writing the sentence requires external knowledge that is not present in the table nor common sense. Knowledge about some specific domain comes under this category. </body></html>
