\hypertarget{struct_e_w_m___mem_map}{}\section{E\+W\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_e_w_m___mem_map}\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_e_w_m___mem_map_a033a88d44ad1daa23ce3deb13bc94811}{C\+T\+RL}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_e_w_m___mem_map_aa9c25d4775f785d6911e096a226f4e40}{S\+E\+RV}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_e_w_m___mem_map_ada0221f7554297f23a0257f54f28f5fc}{C\+M\+PL}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_e_w_m___mem_map_a88293412bcc664b463f1fef25312c4ab}{C\+M\+PH}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+WM -\/ Peripheral register structure 

Definition at line 4407 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!C\+M\+PH@{C\+M\+PH}}
\index{C\+M\+PH@{C\+M\+PH}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+M\+PH}{CMPH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} E\+W\+M\+\_\+\+Mem\+Map\+::\+C\+M\+PH}\hypertarget{struct_e_w_m___mem_map_a88293412bcc664b463f1fef25312c4ab}{}\label{struct_e_w_m___mem_map_a88293412bcc664b463f1fef25312c4ab}
Compare High Register, offset\+: 0x3 

Definition at line 4411 of file M\+K20\+D7.\+h.

\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!C\+M\+PL@{C\+M\+PL}}
\index{C\+M\+PL@{C\+M\+PL}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+M\+PL}{CMPL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} E\+W\+M\+\_\+\+Mem\+Map\+::\+C\+M\+PL}\hypertarget{struct_e_w_m___mem_map_ada0221f7554297f23a0257f54f28f5fc}{}\label{struct_e_w_m___mem_map_ada0221f7554297f23a0257f54f28f5fc}
Compare Low Register, offset\+: 0x2 

Definition at line 4410 of file M\+K20\+D7.\+h.

\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+T\+RL}{CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} E\+W\+M\+\_\+\+Mem\+Map\+::\+C\+T\+RL}\hypertarget{struct_e_w_m___mem_map_a033a88d44ad1daa23ce3deb13bc94811}{}\label{struct_e_w_m___mem_map_a033a88d44ad1daa23ce3deb13bc94811}
Control Register, offset\+: 0x0 

Definition at line 4408 of file M\+K20\+D7.\+h.

\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!S\+E\+RV@{S\+E\+RV}}
\index{S\+E\+RV@{S\+E\+RV}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+E\+RV}{SERV}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} E\+W\+M\+\_\+\+Mem\+Map\+::\+S\+E\+RV}\hypertarget{struct_e_w_m___mem_map_aa9c25d4775f785d6911e096a226f4e40}{}\label{struct_e_w_m___mem_map_aa9c25d4775f785d6911e096a226f4e40}
Service Register, offset\+: 0x1 

Definition at line 4409 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
