// Seed: 1017267360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  always @(negedge 1) if (id_1) id_4 <= 1'b0;
  logic id_5;
  initial begin
    id_4 <= (1);
  end
  assign id_5 = id_5;
  always @(posedge 1 or posedge 1) id_5 = 1;
  assign id_5 = id_3;
  assign id_5 = id_5;
endmodule
