
fw-002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0c0  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000284  0800d244  0800d244  0001d244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4c8  0800d4c8  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800d4c8  0800d4c8  0001d4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4d0  0800d4d0  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4d0  0800d4d0  0001d4d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4d4  0800d4d4  0001d4d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800d4d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000367c  20000210  0800d6e8  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000388c  0800d6e8  0002388c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023d0b  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006a27  00000000  00000000  00043f87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020c8  00000000  00000000  0004a9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001924  00000000  00000000  0004ca78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027a82  00000000  00000000  0004e39c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002f187  00000000  00000000  00075e1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd766  00000000  00000000  000a4fa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008904  00000000  00000000  0017270c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0017b010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000210 	.word	0x20000210
 80001a0:	00000000 	.word	0x00000000
 80001a4:	0800d22c 	.word	0x0800d22c

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000214 	.word	0x20000214
 80001c0:	0800d22c 	.word	0x0800d22c

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b972 	b.w	80004c0 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9e08      	ldr	r6, [sp, #32]
 80001fa:	460d      	mov	r5, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	468e      	mov	lr, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14c      	bne.n	800029e <__udivmoddi4+0xaa>
 8000204:	428a      	cmp	r2, r1
 8000206:	4694      	mov	ip, r2
 8000208:	d967      	bls.n	80002da <__udivmoddi4+0xe6>
 800020a:	fab2 f382 	clz	r3, r2
 800020e:	b153      	cbz	r3, 8000226 <__udivmoddi4+0x32>
 8000210:	fa02 fc03 	lsl.w	ip, r2, r3
 8000214:	f1c3 0220 	rsb	r2, r3, #32
 8000218:	fa01 fe03 	lsl.w	lr, r1, r3
 800021c:	fa20 f202 	lsr.w	r2, r0, r2
 8000220:	ea42 0e0e 	orr.w	lr, r2, lr
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fbbe f1f7 	udiv	r1, lr, r7
 800022e:	fa1f f58c 	uxth.w	r5, ip
 8000232:	fb07 ee11 	mls	lr, r7, r1, lr
 8000236:	fb01 f005 	mul.w	r0, r1, r5
 800023a:	0c22      	lsrs	r2, r4, #16
 800023c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x66>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 3eff 	add.w	lr, r1, #4294967295
 800024c:	f080 8119 	bcs.w	8000482 <__udivmoddi4+0x28e>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8116 	bls.w	8000482 <__udivmoddi4+0x28e>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000260:	fb07 2210 	mls	r2, r7, r0, r2
 8000264:	fb00 f505 	mul.w	r5, r0, r5
 8000268:	b2a4      	uxth	r4, r4
 800026a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x94>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8104 	bcs.w	8000486 <__udivmoddi4+0x292>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8101 	bls.w	8000486 <__udivmoddi4+0x292>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	2100      	movs	r1, #0
 800028e:	1b64      	subs	r4, r4, r5
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa6>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xc0>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ea 	beq.w	800047c <__udivmoddi4+0x288>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d148      	bne.n	800034e <__udivmoddi4+0x15a>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xd2>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2c2>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4696      	mov	lr, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa6>
 80002d4:	e9c6 4e00 	strd	r4, lr, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa6>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xea>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 808e 	bne.w	8000404 <__udivmoddi4+0x210>
 80002e8:	1a88      	subs	r0, r1, r2
 80002ea:	2101      	movs	r1, #1
 80002ec:	0c17      	lsrs	r7, r2, #16
 80002ee:	fa1f fe82 	uxth.w	lr, r2
 80002f2:	fbb0 f5f7 	udiv	r5, r0, r7
 80002f6:	fb07 0015 	mls	r0, r7, r5, r0
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000300:	fb0e f005 	mul.w	r0, lr, r5
 8000304:	4290      	cmp	r0, r2
 8000306:	d908      	bls.n	800031a <__udivmoddi4+0x126>
 8000308:	eb1c 0202 	adds.w	r2, ip, r2
 800030c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x124>
 8000312:	4290      	cmp	r0, r2
 8000314:	f200 80cc 	bhi.w	80004b0 <__udivmoddi4+0x2bc>
 8000318:	4645      	mov	r5, r8
 800031a:	1a12      	subs	r2, r2, r0
 800031c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000320:	fb07 2210 	mls	r2, r7, r0, r2
 8000324:	fb0e fe00 	mul.w	lr, lr, r0
 8000328:	b2a4      	uxth	r4, r4
 800032a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032e:	45a6      	cmp	lr, r4
 8000330:	d908      	bls.n	8000344 <__udivmoddi4+0x150>
 8000332:	eb1c 0404 	adds.w	r4, ip, r4
 8000336:	f100 32ff 	add.w	r2, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14e>
 800033c:	45a6      	cmp	lr, r4
 800033e:	f200 80b4 	bhi.w	80004aa <__udivmoddi4+0x2b6>
 8000342:	4610      	mov	r0, r2
 8000344:	eba4 040e 	sub.w	r4, r4, lr
 8000348:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034c:	e7a0      	b.n	8000290 <__udivmoddi4+0x9c>
 800034e:	f1c1 0720 	rsb	r7, r1, #32
 8000352:	408b      	lsls	r3, r1
 8000354:	fa22 fc07 	lsr.w	ip, r2, r7
 8000358:	ea4c 0c03 	orr.w	ip, ip, r3
 800035c:	fa25 fa07 	lsr.w	sl, r5, r7
 8000360:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000364:	fbba f8f9 	udiv	r8, sl, r9
 8000368:	408d      	lsls	r5, r1
 800036a:	fa20 f307 	lsr.w	r3, r0, r7
 800036e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	432b      	orrs	r3, r5
 8000378:	fa00 f501 	lsl.w	r5, r0, r1
 800037c:	fb08 f00e 	mul.w	r0, r8, lr
 8000380:	0c1c      	lsrs	r4, r3, #16
 8000382:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000386:	42a0      	cmp	r0, r4
 8000388:	fa02 f201 	lsl.w	r2, r2, r1
 800038c:	d90b      	bls.n	80003a6 <__udivmoddi4+0x1b2>
 800038e:	eb1c 0404 	adds.w	r4, ip, r4
 8000392:	f108 3aff 	add.w	sl, r8, #4294967295
 8000396:	f080 8086 	bcs.w	80004a6 <__udivmoddi4+0x2b2>
 800039a:	42a0      	cmp	r0, r4
 800039c:	f240 8083 	bls.w	80004a6 <__udivmoddi4+0x2b2>
 80003a0:	f1a8 0802 	sub.w	r8, r8, #2
 80003a4:	4464      	add	r4, ip
 80003a6:	1a24      	subs	r4, r4, r0
 80003a8:	b298      	uxth	r0, r3
 80003aa:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ae:	fb09 4413 	mls	r4, r9, r3, r4
 80003b2:	fb03 fe0e 	mul.w	lr, r3, lr
 80003b6:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ba:	45a6      	cmp	lr, r4
 80003bc:	d908      	bls.n	80003d0 <__udivmoddi4+0x1dc>
 80003be:	eb1c 0404 	adds.w	r4, ip, r4
 80003c2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c6:	d26a      	bcs.n	800049e <__udivmoddi4+0x2aa>
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	d968      	bls.n	800049e <__udivmoddi4+0x2aa>
 80003cc:	3b02      	subs	r3, #2
 80003ce:	4464      	add	r4, ip
 80003d0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003d4:	fba0 9302 	umull	r9, r3, r0, r2
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	429c      	cmp	r4, r3
 80003de:	46c8      	mov	r8, r9
 80003e0:	469e      	mov	lr, r3
 80003e2:	d354      	bcc.n	800048e <__udivmoddi4+0x29a>
 80003e4:	d051      	beq.n	800048a <__udivmoddi4+0x296>
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d067      	beq.n	80004ba <__udivmoddi4+0x2c6>
 80003ea:	ebb5 0308 	subs.w	r3, r5, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	40cb      	lsrs	r3, r1
 80003f4:	fa04 f707 	lsl.w	r7, r4, r7
 80003f8:	431f      	orrs	r7, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	2100      	movs	r1, #0
 8000402:	e74a      	b.n	800029a <__udivmoddi4+0xa6>
 8000404:	fa02 fc03 	lsl.w	ip, r2, r3
 8000408:	f1c3 0020 	rsb	r0, r3, #32
 800040c:	40c1      	lsrs	r1, r0
 800040e:	409d      	lsls	r5, r3
 8000410:	fa24 f000 	lsr.w	r0, r4, r0
 8000414:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000418:	4328      	orrs	r0, r5
 800041a:	fbb1 f5f7 	udiv	r5, r1, r7
 800041e:	fb07 1115 	mls	r1, r7, r5, r1
 8000422:	fa1f fe8c 	uxth.w	lr, ip
 8000426:	0c02      	lsrs	r2, r0, #16
 8000428:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800042c:	fb05 f10e 	mul.w	r1, r5, lr
 8000430:	4291      	cmp	r1, r2
 8000432:	fa04 f403 	lsl.w	r4, r4, r3
 8000436:	d908      	bls.n	800044a <__udivmoddi4+0x256>
 8000438:	eb1c 0202 	adds.w	r2, ip, r2
 800043c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000440:	d22f      	bcs.n	80004a2 <__udivmoddi4+0x2ae>
 8000442:	4291      	cmp	r1, r2
 8000444:	d92d      	bls.n	80004a2 <__udivmoddi4+0x2ae>
 8000446:	3d02      	subs	r5, #2
 8000448:	4462      	add	r2, ip
 800044a:	1a52      	subs	r2, r2, r1
 800044c:	fbb2 f1f7 	udiv	r1, r2, r7
 8000450:	fb07 2211 	mls	r2, r7, r1, r2
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800045a:	fb01 f20e 	mul.w	r2, r1, lr
 800045e:	4282      	cmp	r2, r0
 8000460:	d908      	bls.n	8000474 <__udivmoddi4+0x280>
 8000462:	eb1c 0000 	adds.w	r0, ip, r0
 8000466:	f101 38ff 	add.w	r8, r1, #4294967295
 800046a:	d216      	bcs.n	800049a <__udivmoddi4+0x2a6>
 800046c:	4282      	cmp	r2, r0
 800046e:	d914      	bls.n	800049a <__udivmoddi4+0x2a6>
 8000470:	3902      	subs	r1, #2
 8000472:	4460      	add	r0, ip
 8000474:	1a80      	subs	r0, r0, r2
 8000476:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800047a:	e73a      	b.n	80002f2 <__udivmoddi4+0xfe>
 800047c:	4631      	mov	r1, r6
 800047e:	4630      	mov	r0, r6
 8000480:	e70b      	b.n	800029a <__udivmoddi4+0xa6>
 8000482:	4671      	mov	r1, lr
 8000484:	e6e9      	b.n	800025a <__udivmoddi4+0x66>
 8000486:	4610      	mov	r0, r2
 8000488:	e6fe      	b.n	8000288 <__udivmoddi4+0x94>
 800048a:	454d      	cmp	r5, r9
 800048c:	d2ab      	bcs.n	80003e6 <__udivmoddi4+0x1f2>
 800048e:	ebb9 0802 	subs.w	r8, r9, r2
 8000492:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000496:	3801      	subs	r0, #1
 8000498:	e7a5      	b.n	80003e6 <__udivmoddi4+0x1f2>
 800049a:	4641      	mov	r1, r8
 800049c:	e7ea      	b.n	8000474 <__udivmoddi4+0x280>
 800049e:	4603      	mov	r3, r0
 80004a0:	e796      	b.n	80003d0 <__udivmoddi4+0x1dc>
 80004a2:	4645      	mov	r5, r8
 80004a4:	e7d1      	b.n	800044a <__udivmoddi4+0x256>
 80004a6:	46d0      	mov	r8, sl
 80004a8:	e77d      	b.n	80003a6 <__udivmoddi4+0x1b2>
 80004aa:	4464      	add	r4, ip
 80004ac:	3802      	subs	r0, #2
 80004ae:	e749      	b.n	8000344 <__udivmoddi4+0x150>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e731      	b.n	800031a <__udivmoddi4+0x126>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xdc>
 80004ba:	4631      	mov	r1, r6
 80004bc:	e6ed      	b.n	800029a <__udivmoddi4+0xa6>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80004c8:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <MX_CRC_Init+0x20>)
 80004ca:	4a07      	ldr	r2, [pc, #28]	; (80004e8 <MX_CRC_Init+0x24>)
 80004cc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80004ce:	4805      	ldr	r0, [pc, #20]	; (80004e4 <MX_CRC_Init+0x20>)
 80004d0:	f001 fc37 	bl	8001d42 <HAL_CRC_Init>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80004da:	f000 fbb1 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	2000022c 	.word	0x2000022c
 80004e8:	40023000 	.word	0x40023000

080004ec <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b085      	sub	sp, #20
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a0a      	ldr	r2, [pc, #40]	; (8000524 <HAL_CRC_MspInit+0x38>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d10d      	bne.n	800051a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80004fe:	2300      	movs	r3, #0
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	4b09      	ldr	r3, [pc, #36]	; (8000528 <HAL_CRC_MspInit+0x3c>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	4a08      	ldr	r2, [pc, #32]	; (8000528 <HAL_CRC_MspInit+0x3c>)
 8000508:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800050c:	6313      	str	r3, [r2, #48]	; 0x30
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <HAL_CRC_MspInit+0x3c>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800051a:	bf00      	nop
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr
 8000524:	40023000 	.word	0x40023000
 8000528:	40023800 	.word	0x40023800

0800052c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000532:	2300      	movs	r3, #0
 8000534:	607b      	str	r3, [r7, #4]
 8000536:	4b33      	ldr	r3, [pc, #204]	; (8000604 <MX_DMA_Init+0xd8>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	4a32      	ldr	r2, [pc, #200]	; (8000604 <MX_DMA_Init+0xd8>)
 800053c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000540:	6313      	str	r3, [r2, #48]	; 0x30
 8000542:	4b30      	ldr	r3, [pc, #192]	; (8000604 <MX_DMA_Init+0xd8>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800054e:	2300      	movs	r3, #0
 8000550:	603b      	str	r3, [r7, #0]
 8000552:	4b2c      	ldr	r3, [pc, #176]	; (8000604 <MX_DMA_Init+0xd8>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000556:	4a2b      	ldr	r2, [pc, #172]	; (8000604 <MX_DMA_Init+0xd8>)
 8000558:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800055c:	6313      	str	r3, [r2, #48]	; 0x30
 800055e:	4b29      	ldr	r3, [pc, #164]	; (8000604 <MX_DMA_Init+0xd8>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000566:	603b      	str	r3, [r7, #0]
 8000568:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 800056a:	4b27      	ldr	r3, [pc, #156]	; (8000608 <MX_DMA_Init+0xdc>)
 800056c:	4a27      	ldr	r2, [pc, #156]	; (800060c <MX_DMA_Init+0xe0>)
 800056e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8000570:	4b25      	ldr	r3, [pc, #148]	; (8000608 <MX_DMA_Init+0xdc>)
 8000572:	2200      	movs	r2, #0
 8000574:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000576:	4b24      	ldr	r3, [pc, #144]	; (8000608 <MX_DMA_Init+0xdc>)
 8000578:	2280      	movs	r2, #128	; 0x80
 800057a:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 800057c:	4b22      	ldr	r3, [pc, #136]	; (8000608 <MX_DMA_Init+0xdc>)
 800057e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000582:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000584:	4b20      	ldr	r3, [pc, #128]	; (8000608 <MX_DMA_Init+0xdc>)
 8000586:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800058a:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800058c:	4b1e      	ldr	r3, [pc, #120]	; (8000608 <MX_DMA_Init+0xdc>)
 800058e:	2200      	movs	r2, #0
 8000590:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000592:	4b1d      	ldr	r3, [pc, #116]	; (8000608 <MX_DMA_Init+0xdc>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8000598:	4b1b      	ldr	r3, [pc, #108]	; (8000608 <MX_DMA_Init+0xdc>)
 800059a:	2200      	movs	r2, #0
 800059c:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 800059e:	4b1a      	ldr	r3, [pc, #104]	; (8000608 <MX_DMA_Init+0xdc>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80005a4:	4b18      	ldr	r3, [pc, #96]	; (8000608 <MX_DMA_Init+0xdc>)
 80005a6:	2204      	movs	r2, #4
 80005a8:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80005aa:	4b17      	ldr	r3, [pc, #92]	; (8000608 <MX_DMA_Init+0xdc>)
 80005ac:	2203      	movs	r2, #3
 80005ae:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 80005b0:	4b15      	ldr	r3, [pc, #84]	; (8000608 <MX_DMA_Init+0xdc>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80005b6:	4b14      	ldr	r3, [pc, #80]	; (8000608 <MX_DMA_Init+0xdc>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 80005bc:	4812      	ldr	r0, [pc, #72]	; (8000608 <MX_DMA_Init+0xdc>)
 80005be:	f001 fbdd 	bl	8001d7c <HAL_DMA_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_DMA_Init+0xa0>
  {
    Error_Handler();
 80005c8:	f000 fb3a 	bl	8000c40 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2101      	movs	r1, #1
 80005d0:	200f      	movs	r0, #15
 80005d2:	f001 fb80 	bl	8001cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80005d6:	200f      	movs	r0, #15
 80005d8:	f001 fb99 	bl	8001d0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2100      	movs	r1, #0
 80005e0:	2038      	movs	r0, #56	; 0x38
 80005e2:	f001 fb78 	bl	8001cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80005e6:	2038      	movs	r0, #56	; 0x38
 80005e8:	f001 fb91 	bl	8001d0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2101      	movs	r1, #1
 80005f0:	203b      	movs	r0, #59	; 0x3b
 80005f2:	f001 fb70 	bl	8001cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80005f6:	203b      	movs	r0, #59	; 0x3b
 80005f8:	f001 fb89 	bl	8001d0e <HAL_NVIC_EnableIRQ>

}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40023800 	.word	0x40023800
 8000608:	20000234 	.word	0x20000234
 800060c:	40026410 	.word	0x40026410

08000610 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	; 0x28
 8000614:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	613b      	str	r3, [r7, #16]
 800062a:	4b50      	ldr	r3, [pc, #320]	; (800076c <MX_GPIO_Init+0x15c>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062e:	4a4f      	ldr	r2, [pc, #316]	; (800076c <MX_GPIO_Init+0x15c>)
 8000630:	f043 0304 	orr.w	r3, r3, #4
 8000634:	6313      	str	r3, [r2, #48]	; 0x30
 8000636:	4b4d      	ldr	r3, [pc, #308]	; (800076c <MX_GPIO_Init+0x15c>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	f003 0304 	and.w	r3, r3, #4
 800063e:	613b      	str	r3, [r7, #16]
 8000640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
 8000646:	4b49      	ldr	r3, [pc, #292]	; (800076c <MX_GPIO_Init+0x15c>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a48      	ldr	r2, [pc, #288]	; (800076c <MX_GPIO_Init+0x15c>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b46      	ldr	r3, [pc, #280]	; (800076c <MX_GPIO_Init+0x15c>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	4b42      	ldr	r3, [pc, #264]	; (800076c <MX_GPIO_Init+0x15c>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a41      	ldr	r2, [pc, #260]	; (800076c <MX_GPIO_Init+0x15c>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b3f      	ldr	r3, [pc, #252]	; (800076c <MX_GPIO_Init+0x15c>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	607b      	str	r3, [r7, #4]
 800067e:	4b3b      	ldr	r3, [pc, #236]	; (800076c <MX_GPIO_Init+0x15c>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a3a      	ldr	r2, [pc, #232]	; (800076c <MX_GPIO_Init+0x15c>)
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b38      	ldr	r3, [pc, #224]	; (800076c <MX_GPIO_Init+0x15c>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0302 	and.w	r3, r3, #2
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	4b34      	ldr	r3, [pc, #208]	; (800076c <MX_GPIO_Init+0x15c>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a33      	ldr	r2, [pc, #204]	; (800076c <MX_GPIO_Init+0x15c>)
 80006a0:	f043 0308 	orr.w	r3, r3, #8
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	4b31      	ldr	r3, [pc, #196]	; (800076c <MX_GPIO_Init+0x15c>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	f003 0308 	and.w	r3, r3, #8
 80006ae:	603b      	str	r3, [r7, #0]
 80006b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|Out2_Pin|Out3_Pin|Out4_Pin
 80006b2:	2200      	movs	r2, #0
 80006b4:	f242 0127 	movw	r1, #8231	; 0x2027
 80006b8:	482d      	ldr	r0, [pc, #180]	; (8000770 <MX_GPIO_Init+0x160>)
 80006ba:	f002 fa6e 	bl	8002b9a <HAL_GPIO_WritePin>
                          |Out7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Out1_Pin|Out6_Pin|Out5_Pin, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	f248 4110 	movw	r1, #33808	; 0x8410
 80006c4:	482b      	ldr	r0, [pc, #172]	; (8000774 <MX_GPIO_Init+0x164>)
 80006c6:	f002 fa68 	bl	8002b9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80006ca:	2201      	movs	r2, #1
 80006cc:	2110      	movs	r1, #16
 80006ce:	4828      	ldr	r0, [pc, #160]	; (8000770 <MX_GPIO_Init+0x160>)
 80006d0:	f002 fa63 	bl	8002b9a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|Out2_Pin|Out3_Pin|Out4_Pin
 80006d4:	f242 0337 	movw	r3, #8247	; 0x2037
 80006d8:	617b      	str	r3, [r7, #20]
                          |LED2_Pin|Out7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006da:	2301      	movs	r3, #1
 80006dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	2300      	movs	r3, #0
 80006e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4820      	ldr	r0, [pc, #128]	; (8000770 <MX_GPIO_Init+0x160>)
 80006ee:	f001 ffa1 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Out1_Pin|Out6_Pin|Out5_Pin;
 80006f2:	f248 4310 	movw	r3, #33808	; 0x8410
 80006f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000700:	2300      	movs	r3, #0
 8000702:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	481a      	ldr	r0, [pc, #104]	; (8000774 <MX_GPIO_Init+0x164>)
 800070c:	f001 ff92 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = In6_Pin|In4_Pin|In3_Pin|In5_Pin;
 8000710:	f24d 0304 	movw	r3, #53252	; 0xd004
 8000714:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000716:	2300      	movs	r3, #0
 8000718:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	4814      	ldr	r0, [pc, #80]	; (8000778 <MX_GPIO_Init+0x168>)
 8000726:	f001 ff85 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = In1_Pin|In2_Pin;
 800072a:	23c0      	movs	r3, #192	; 0xc0
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000736:	f107 0314 	add.w	r3, r7, #20
 800073a:	4619      	mov	r1, r3
 800073c:	480c      	ldr	r0, [pc, #48]	; (8000770 <MX_GPIO_Init+0x160>)
 800073e:	f001 ff79 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000742:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000748:	2302      	movs	r3, #2
 800074a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2300      	movs	r3, #0
 8000752:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000754:	2300      	movs	r3, #0
 8000756:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4805      	ldr	r0, [pc, #20]	; (8000774 <MX_GPIO_Init+0x164>)
 8000760:	f001 ff68 	bl	8002634 <HAL_GPIO_Init>

}
 8000764:	bf00      	nop
 8000766:	3728      	adds	r7, #40	; 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	40020800 	.word	0x40020800
 8000774:	40020000 	.word	0x40020000
 8000778:	40020400 	.word	0x40020400

0800077c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <MX_I2C2_Init+0x50>)
 8000782:	4a13      	ldr	r2, [pc, #76]	; (80007d0 <MX_I2C2_Init+0x54>)
 8000784:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000786:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_I2C2_Init+0x50>)
 8000788:	4a12      	ldr	r2, [pc, #72]	; (80007d4 <MX_I2C2_Init+0x58>)
 800078a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_I2C2_Init+0x50>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_I2C2_Init+0x50>)
 8000794:	2200      	movs	r2, #0
 8000796:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_I2C2_Init+0x50>)
 800079a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800079e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a0:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <MX_I2C2_Init+0x50>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_I2C2_Init+0x50>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ac:	4b07      	ldr	r3, [pc, #28]	; (80007cc <MX_I2C2_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_I2C2_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007b8:	4804      	ldr	r0, [pc, #16]	; (80007cc <MX_I2C2_Init+0x50>)
 80007ba:	f002 fa07 	bl	8002bcc <HAL_I2C_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80007c4:	f000 fa3c 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000294 	.word	0x20000294
 80007d0:	40005800 	.word	0x40005800
 80007d4:	000186a0 	.word	0x000186a0

080007d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	; 0x28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a19      	ldr	r2, [pc, #100]	; (800085c <HAL_I2C_MspInit+0x84>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d12c      	bne.n	8000854 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	4b18      	ldr	r3, [pc, #96]	; (8000860 <HAL_I2C_MspInit+0x88>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a17      	ldr	r2, [pc, #92]	; (8000860 <HAL_I2C_MspInit+0x88>)
 8000804:	f043 0302 	orr.w	r3, r3, #2
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b15      	ldr	r3, [pc, #84]	; (8000860 <HAL_I2C_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0302 	and.w	r3, r3, #2
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000816:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800081a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800081c:	2312      	movs	r3, #18
 800081e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000820:	2301      	movs	r3, #1
 8000822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000824:	2303      	movs	r3, #3
 8000826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000828:	2304      	movs	r3, #4
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	4619      	mov	r1, r3
 8000832:	480c      	ldr	r0, [pc, #48]	; (8000864 <HAL_I2C_MspInit+0x8c>)
 8000834:	f001 fefe 	bl	8002634 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	4b08      	ldr	r3, [pc, #32]	; (8000860 <HAL_I2C_MspInit+0x88>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000840:	4a07      	ldr	r2, [pc, #28]	; (8000860 <HAL_I2C_MspInit+0x88>)
 8000842:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000846:	6413      	str	r3, [r2, #64]	; 0x40
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <HAL_I2C_MspInit+0x88>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000854:	bf00      	nop
 8000856:	3728      	adds	r7, #40	; 0x28
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40005800 	.word	0x40005800
 8000860:	40023800 	.word	0x40023800
 8000864:	40020400 	.word	0x40020400

08000868 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800086e:	f001 f8db 	bl	8001a28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000872:	f000 f865 	bl	8000940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000876:	f7ff fecb 	bl	8000610 <MX_GPIO_Init>
  MX_DMA_Init();
 800087a:	f7ff fe57 	bl	800052c <MX_DMA_Init>
  MX_SPI1_Init();
 800087e:	f000 fb23 	bl	8000ec8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000882:	f000 fb57 	bl	8000f34 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000886:	f009 fce9 	bl	800a25c <MX_FATFS_Init>
  MX_TIM4_Init();
 800088a:	f000 fe8b 	bl	80015a4 <MX_TIM4_Init>
  MX_I2C2_Init();
 800088e:	f7ff ff75 	bl	800077c <MX_I2C2_Init>
  MX_RTC_Init();
 8000892:	f000 fa11 	bl	8000cb8 <MX_RTC_Init>
  MX_SPI3_Init();
 8000896:	f000 fb83 	bl	8000fa0 <MX_SPI3_Init>
  MX_UART4_Init();
 800089a:	f000 ffc3 	bl	8001824 <MX_UART4_Init>
  MX_USB_DEVICE_Init();
 800089e:	f00b fea5 	bl	800c5ec <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80008a2:	f000 fe0f 	bl	80014c4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80008a6:	f000 ffe7 	bl	8001878 <MX_USART2_UART_Init>
  MX_RNG_Init();
 80008aa:	f000 f9d1 	bl	8000c50 <MX_RNG_Init>
  MX_SDIO_SD_Init();
 80008ae:	f000 fa71 	bl	8000d94 <MX_SDIO_SD_Init>
  MX_CRC_Init();
 80008b2:	f7ff fe07 	bl	80004c4 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  	MM_Init();
 80008b6:	f00b fd6d 	bl	800c394 <MM_Init>
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80008ba:	2201      	movs	r2, #1
 80008bc:	4919      	ldr	r1, [pc, #100]	; (8000924 <main+0xbc>)
 80008be:	481a      	ldr	r0, [pc, #104]	; (8000928 <main+0xc0>)
 80008c0:	f006 ff55 	bl	800776e <HAL_UART_Receive_IT>

#ifdef LORA
	HAL_SPI_DeInit(&hspi3);
 80008c4:	4819      	ldr	r0, [pc, #100]	; (800092c <main+0xc4>)
 80008c6:	f005 fe55 	bl	8006574 <HAL_SPI_DeInit>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80008d8:	2338      	movs	r3, #56	; 0x38
 80008da:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	4619      	mov	r1, r3
 80008e8:	4811      	ldr	r0, [pc, #68]	; (8000930 <main+0xc8>)
 80008ea:	f001 fea3 	bl	8002634 <HAL_GPIO_Init>
	#define LORA_SET HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
	#define LORA_WORK HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
	LORA_WORK
 80008ee:	2200      	movs	r2, #0
 80008f0:	2108      	movs	r1, #8
 80008f2:	480f      	ldr	r0, [pc, #60]	; (8000930 <main+0xc8>)
 80008f4:	f002 f951 	bl	8002b9a <HAL_GPIO_WritePin>
#endif
  	init_OK = 1;
 80008f8:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <main+0xcc>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

//	  Debug_LED1 = 	RED;
	  Debug_LED1 = BLACK;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <main+0xd0>)
 8000900:	2200      	movs	r2, #0
 8000902:	701a      	strb	r2, [r3, #0]
	  Debug_LED2 = BLACK;
 8000904:	4b0d      	ldr	r3, [pc, #52]	; (800093c <main+0xd4>)
 8000906:	2200      	movs	r2, #0
 8000908:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(500);
 800090a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800090e:	f001 f8e7 	bl	8001ae0 <HAL_Delay>
//	  Debug_LED1 = BLACK;

	  Debug_LED1 = GREEN;
 8000912:	4b09      	ldr	r3, [pc, #36]	; (8000938 <main+0xd0>)
 8000914:	2203      	movs	r2, #3
 8000916:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(500);
 8000918:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800091c:	f001 f8e0 	bl	8001ae0 <HAL_Delay>
	  Debug_LED1 = BLACK;
 8000920:	e7ed      	b.n	80008fe <main+0x96>
 8000922:	bf00      	nop
 8000924:	200002e8 	.word	0x200002e8
 8000928:	20000660 	.word	0x20000660
 800092c:	20000470 	.word	0x20000470
 8000930:	40020400 	.word	0x40020400
 8000934:	2000070b 	.word	0x2000070b
 8000938:	20000709 	.word	0x20000709
 800093c:	2000070a 	.word	0x2000070a

08000940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b096      	sub	sp, #88	; 0x58
 8000944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000946:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800094a:	2230      	movs	r2, #48	; 0x30
 800094c:	2100      	movs	r1, #0
 800094e:	4618      	mov	r0, r3
 8000950:	f00c fbe0 	bl	800d114 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000964:	463b      	mov	r3, r7
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000972:	2309      	movs	r3, #9
 8000974:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000976:	2301      	movs	r3, #1
 8000978:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800097a:	2301      	movs	r3, #1
 800097c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097e:	2302      	movs	r3, #2
 8000980:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000982:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000986:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000988:	2319      	movs	r3, #25
 800098a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 192;
 800098c:	23c0      	movs	r3, #192	; 0xc0
 800098e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000990:	2302      	movs	r3, #2
 8000992:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000994:	2304      	movs	r3, #4
 8000996:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000998:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800099c:	4618      	mov	r0, r3
 800099e:	f003 fbaf 	bl	8004100 <HAL_RCC_OscConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80009a8:	f000 f94a 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ac:	230f      	movs	r3, #15
 80009ae:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b0:	2302      	movs	r3, #2
 80009b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009bc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80009be:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	2103      	movs	r1, #3
 80009ca:	4618      	mov	r0, r3
 80009cc:	f003 fde6 	bl	800459c <HAL_RCC_ClockConfig>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80009d6:	f000 f933 	bl	8000c40 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009da:	2304      	movs	r3, #4
 80009dc:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009e2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009e4:	463b      	mov	r3, r7
 80009e6:	4618      	mov	r0, r3
 80009e8:	f004 f840 	bl	8004a6c <HAL_RCCEx_PeriphCLKConfig>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80009f2:	f000 f925 	bl	8000c40 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80009fc:	2000      	movs	r0, #0
 80009fe:	f003 feb9 	bl	8004774 <HAL_RCC_MCOConfig>
}
 8000a02:	bf00      	nop
 8000a04:	3758      	adds	r7, #88	; 0x58
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	static uint8_t reseive_msg[16] = {0};
	static uint8_t current_byte = 0;
	reseive_msg[current_byte] = rx_byte;
 8000a14:	4b2b      	ldr	r3, [pc, #172]	; (8000ac4 <HAL_UART_RxCpltCallback+0xb8>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	461a      	mov	r2, r3
 8000a1a:	4b2b      	ldr	r3, [pc, #172]	; (8000ac8 <HAL_UART_RxCpltCallback+0xbc>)
 8000a1c:	7819      	ldrb	r1, [r3, #0]
 8000a1e:	4b2b      	ldr	r3, [pc, #172]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a20:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000a22:	2201      	movs	r2, #1
 8000a24:	4928      	ldr	r1, [pc, #160]	; (8000ac8 <HAL_UART_RxCpltCallback+0xbc>)
 8000a26:	482a      	ldr	r0, [pc, #168]	; (8000ad0 <HAL_UART_RxCpltCallback+0xc4>)
 8000a28:	f006 fea1 	bl	800776e <HAL_UART_Receive_IT>


	if (current_byte < 7){
 8000a2c:	4b25      	ldr	r3, [pc, #148]	; (8000ac4 <HAL_UART_RxCpltCallback+0xb8>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b06      	cmp	r3, #6
 8000a32:	d80f      	bhi.n	8000a54 <HAL_UART_RxCpltCallback+0x48>
		current_byte = (reseive_msg[0] == ModbusReg[0]) ? current_byte + 1 : 0;
 8000a34:	4b25      	ldr	r3, [pc, #148]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	4b26      	ldr	r3, [pc, #152]	; (8000ad4 <HAL_UART_RxCpltCallback+0xc8>)
 8000a3c:	881b      	ldrh	r3, [r3, #0]
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d104      	bne.n	8000a4c <HAL_UART_RxCpltCallback+0x40>
 8000a42:	4b20      	ldr	r3, [pc, #128]	; (8000ac4 <HAL_UART_RxCpltCallback+0xb8>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	3301      	adds	r3, #1
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	e000      	b.n	8000a4e <HAL_UART_RxCpltCallback+0x42>
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	4a1d      	ldr	r2, [pc, #116]	; (8000ac4 <HAL_UART_RxCpltCallback+0xb8>)
 8000a50:	7013      	strb	r3, [r2, #0]
//		}
//	}



}
 8000a52:	e033      	b.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
		current_byte = 0;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <HAL_UART_RxCpltCallback+0xb8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
		uint16_t tmp = MRTU_CRC(reseive_msg, 6);
 8000a5a:	2106      	movs	r1, #6
 8000a5c:	481b      	ldr	r0, [pc, #108]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a5e:	f000 f865 	bl	8000b2c <MRTU_CRC>
 8000a62:	4603      	mov	r3, r0
 8000a64:	81fb      	strh	r3, [r7, #14]
		uint8_t CRC1 = (uint8_t)tmp;
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	737b      	strb	r3, [r7, #13]
		uint8_t CRC2 = (uint8_t)(tmp >> 8);
 8000a6a:	89fb      	ldrh	r3, [r7, #14]
 8000a6c:	0a1b      	lsrs	r3, r3, #8
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	733b      	strb	r3, [r7, #12]
		if (	   (reseive_msg[2] == 0) && (reseive_msg[3] < 32) \
 8000a72:	4b16      	ldr	r3, [pc, #88]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a74:	789b      	ldrb	r3, [r3, #2]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d120      	bne.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
 8000a7a:	4b14      	ldr	r3, [pc, #80]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a7c:	78db      	ldrb	r3, [r3, #3]
 8000a7e:	2b1f      	cmp	r3, #31
 8000a80:	d81c      	bhi.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
				&& (reseive_msg[4] == 0) && (reseive_msg[5] == 1) \
 8000a82:	4b12      	ldr	r3, [pc, #72]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a84:	791b      	ldrb	r3, [r3, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d118      	bne.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
 8000a8a:	4b10      	ldr	r3, [pc, #64]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a8c:	795b      	ldrb	r3, [r3, #5]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d114      	bne.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
				&& (reseive_msg[6] == CRC1) && (reseive_msg[7] == CRC2)){	// 
 8000a92:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a94:	799b      	ldrb	r3, [r3, #6]
 8000a96:	7b7a      	ldrb	r2, [r7, #13]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d10f      	bne.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000a9e:	79db      	ldrb	r3, [r3, #7]
 8000aa0:	7b3a      	ldrb	r2, [r7, #12]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d10a      	bne.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
			if (reseive_msg[1] == 3){										//
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000aa8:	785b      	ldrb	r3, [r3, #1]
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d106      	bne.n	8000abc <HAL_UART_RxCpltCallback+0xb0>
				MRTU_Read(reseive_msg[3], 3);
 8000aae:	4b07      	ldr	r3, [pc, #28]	; (8000acc <HAL_UART_RxCpltCallback+0xc0>)
 8000ab0:	78db      	ldrb	r3, [r3, #3]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	2103      	movs	r1, #3
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 f86c 	bl	8000b94 <MRTU_Read>
}
 8000abc:	bf00      	nop
 8000abe:	3710      	adds	r7, #16
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	200002e9 	.word	0x200002e9
 8000ac8:	200002e8 	.word	0x200002e8
 8000acc:	200002ec 	.word	0x200002ec
 8000ad0:	20000660 	.word	0x20000660
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <Main_IncTic>:



void Main_IncTic(void){
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <Buttons_Handler>:

void Buttons_Handler (uint8_t Butt, Button_events_TypeDef Event){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	460a      	mov	r2, r1
 8000aee:	71fb      	strb	r3, [r7, #7]
 8000af0:	4613      	mov	r3, r2
 8000af2:	71bb      	strb	r3, [r7, #6]


	if ((Butt == 0) && (Event == SHORT_CLC)) {

	}
	if ((Butt == 0) && (Event == DOUBLE_CLC)) {
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d10f      	bne.n	8000b1a <Buttons_Handler+0x36>
 8000afa:	79bb      	ldrb	r3, [r7, #6]
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d10c      	bne.n	8000b1a <Buttons_Handler+0x36>
		uint8_t send_data[10] = {0x00, 0x64, 0x0f, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa};
 8000b00:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <Buttons_Handler+0x40>)
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b08:	c303      	stmia	r3!, {r0, r1}
 8000b0a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2,send_data, 10, 100);
 8000b0c:	f107 010c 	add.w	r1, r7, #12
 8000b10:	2364      	movs	r3, #100	; 0x64
 8000b12:	220a      	movs	r2, #10
 8000b14:	4804      	ldr	r0, [pc, #16]	; (8000b28 <Buttons_Handler+0x44>)
 8000b16:	f006 fd98 	bl	800764a <HAL_UART_Transmit>
	}
	if ((Butt == 0) && (Event == LONG_CLC)) {

	}

}
 8000b1a:	bf00      	nop
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	0800d244 	.word	0x0800d244
 8000b28:	20000660 	.word	0x20000660

08000b2c <MRTU_CRC>:
uint16_t MRTU_CRC(uint8_t *data, uint8_t len){
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	460b      	mov	r3, r1
 8000b36:	70fb      	strb	r3, [r7, #3]
    uint8_t uchCRCHi = 0xFF;
 8000b38:	23ff      	movs	r3, #255	; 0xff
 8000b3a:	73fb      	strb	r3, [r7, #15]
    uint8_t uchCRCLo = 0xFF;
 8000b3c:	23ff      	movs	r3, #255	; 0xff
 8000b3e:	73bb      	strb	r3, [r7, #14]
    uint16_t uIndex ;
    while(len--){
 8000b40:	e011      	b.n	8000b66 <MRTU_CRC+0x3a>
        uIndex = uchCRCHi ^ *data++ ;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	1c5a      	adds	r2, r3, #1
 8000b46:	607a      	str	r2, [r7, #4]
 8000b48:	781a      	ldrb	r2, [r3, #0]
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
 8000b4c:	4053      	eors	r3, r2
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	81bb      	strh	r3, [r7, #12]
        uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex] ;
 8000b52:	89bb      	ldrh	r3, [r7, #12]
 8000b54:	4a0d      	ldr	r2, [pc, #52]	; (8000b8c <MRTU_CRC+0x60>)
 8000b56:	5cd2      	ldrb	r2, [r2, r3]
 8000b58:	7bbb      	ldrb	r3, [r7, #14]
 8000b5a:	4053      	eors	r3, r2
 8000b5c:	73fb      	strb	r3, [r7, #15]
        uchCRCLo = auchCRCLo[uIndex] ;
 8000b5e:	89bb      	ldrh	r3, [r7, #12]
 8000b60:	4a0b      	ldr	r2, [pc, #44]	; (8000b90 <MRTU_CRC+0x64>)
 8000b62:	5cd3      	ldrb	r3, [r2, r3]
 8000b64:	73bb      	strb	r3, [r7, #14]
    while(len--){
 8000b66:	78fb      	ldrb	r3, [r7, #3]
 8000b68:	1e5a      	subs	r2, r3, #1
 8000b6a:	70fa      	strb	r2, [r7, #3]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d1e8      	bne.n	8000b42 <MRTU_CRC+0x16>
    }
    return (((uint16_t)(uchCRCLo) << 8) | (uint16_t)(uchCRCHi));
 8000b70:	7bbb      	ldrb	r3, [r7, #14]
 8000b72:	021b      	lsls	r3, r3, #8
 8000b74:	b21a      	sxth	r2, r3
 8000b76:	7bfb      	ldrb	r3, [r7, #15]
 8000b78:	b21b      	sxth	r3, r3
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	b21b      	sxth	r3, r3
 8000b7e:	b29b      	uxth	r3, r3
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3714      	adds	r7, #20
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	0800d294 	.word	0x0800d294
 8000b90:	0800d394 	.word	0x0800d394

08000b94 <MRTU_Read>:
void MRTU_Read(uint16_t reg, uint8_t func){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	460a      	mov	r2, r1
 8000b9e:	80fb      	strh	r3, [r7, #6]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	717b      	strb	r3, [r7, #5]
	static uint8_t transmit_msg[16] = {0};

	transmit_msg[0] = (uint8_t)(ModbusReg[7] >> 8);		//
 8000ba4:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <MRTU_Read+0x9c>)
 8000ba6:	89db      	ldrh	r3, [r3, #14]
 8000ba8:	0a1b      	lsrs	r3, r3, #8
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4b21      	ldr	r3, [pc, #132]	; (8000c34 <MRTU_Read+0xa0>)
 8000bb0:	701a      	strb	r2, [r3, #0]
	transmit_msg[1] = (uint8_t)ModbusReg[7];			// LorA 
 8000bb2:	4b1f      	ldr	r3, [pc, #124]	; (8000c30 <MRTU_Read+0x9c>)
 8000bb4:	89db      	ldrh	r3, [r3, #14]
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <MRTU_Read+0xa0>)
 8000bba:	705a      	strb	r2, [r3, #1]
	transmit_msg[2] = (uint8_t)ModbusReg[8];			// LoRa
 8000bbc:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <MRTU_Read+0x9c>)
 8000bbe:	8a1b      	ldrh	r3, [r3, #16]
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <MRTU_Read+0xa0>)
 8000bc4:	709a      	strb	r2, [r3, #2]
	transmit_msg[3] = (uint8_t)ModbusReg[0];			//MRTU 
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <MRTU_Read+0x9c>)
 8000bc8:	881b      	ldrh	r3, [r3, #0]
 8000bca:	b2da      	uxtb	r2, r3
 8000bcc:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <MRTU_Read+0xa0>)
 8000bce:	70da      	strb	r2, [r3, #3]
	transmit_msg[4] = func;								// 
 8000bd0:	4a18      	ldr	r2, [pc, #96]	; (8000c34 <MRTU_Read+0xa0>)
 8000bd2:	797b      	ldrb	r3, [r7, #5]
 8000bd4:	7113      	strb	r3, [r2, #4]
	transmit_msg[5] = 2;								// 
 8000bd6:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <MRTU_Read+0xa0>)
 8000bd8:	2202      	movs	r2, #2
 8000bda:	715a      	strb	r2, [r3, #5]
	transmit_msg[6] = (uint8_t)(ModbusReg[reg] >> 8);	//     
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	4a14      	ldr	r2, [pc, #80]	; (8000c30 <MRTU_Read+0x9c>)
 8000be0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <MRTU_Read+0xa0>)
 8000bec:	719a      	strb	r2, [r3, #6]
	transmit_msg[7] = (uint8_t)ModbusReg[reg];			//
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	4a0f      	ldr	r2, [pc, #60]	; (8000c30 <MRTU_Read+0x9c>)
 8000bf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <MRTU_Read+0xa0>)
 8000bfa:	71da      	strb	r2, [r3, #7]
	uint16_t tmp = MRTU_CRC(&transmit_msg[3], 5);
 8000bfc:	2105      	movs	r1, #5
 8000bfe:	480e      	ldr	r0, [pc, #56]	; (8000c38 <MRTU_Read+0xa4>)
 8000c00:	f7ff ff94 	bl	8000b2c <MRTU_CRC>
 8000c04:	4603      	mov	r3, r0
 8000c06:	81fb      	strh	r3, [r7, #14]
	transmit_msg[8] = (uint8_t)tmp;						//CRC
 8000c08:	89fb      	ldrh	r3, [r7, #14]
 8000c0a:	b2da      	uxtb	r2, r3
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <MRTU_Read+0xa0>)
 8000c0e:	721a      	strb	r2, [r3, #8]
	transmit_msg[9] = (uint8_t)(tmp >> 8);				//
 8000c10:	89fb      	ldrh	r3, [r7, #14]
 8000c12:	0a1b      	lsrs	r3, r3, #8
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <MRTU_Read+0xa0>)
 8000c1a:	725a      	strb	r2, [r3, #9]

	HAL_UART_Transmit(&huart2, transmit_msg, 10, 50);
 8000c1c:	2332      	movs	r3, #50	; 0x32
 8000c1e:	220a      	movs	r2, #10
 8000c20:	4904      	ldr	r1, [pc, #16]	; (8000c34 <MRTU_Read+0xa0>)
 8000c22:	4806      	ldr	r0, [pc, #24]	; (8000c3c <MRTU_Read+0xa8>)
 8000c24:	f006 fd11 	bl	800764a <HAL_UART_Transmit>


}
 8000c28:	bf00      	nop
 8000c2a:	3710      	adds	r7, #16
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000000 	.word	0x20000000
 8000c34:	200002fc 	.word	0x200002fc
 8000c38:	200002ff 	.word	0x200002ff
 8000c3c:	20000660 	.word	0x20000660

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	Debug_LED2 = RED;
 8000c44:	4b01      	ldr	r3, [pc, #4]	; (8000c4c <Error_Handler+0xc>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
//  __disable_irq();
  while (1)
 8000c4a:	e7fe      	b.n	8000c4a <Error_Handler+0xa>
 8000c4c:	2000070a 	.word	0x2000070a

08000c50 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <MX_RNG_Init+0x20>)
 8000c56:	4a07      	ldr	r2, [pc, #28]	; (8000c74 <MX_RNG_Init+0x24>)
 8000c58:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000c5a:	4805      	ldr	r0, [pc, #20]	; (8000c70 <MX_RNG_Init+0x20>)
 8000c5c:	f003 fffc 	bl	8004c58 <HAL_RNG_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000c66:	f7ff ffeb 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	2000030c 	.word	0x2000030c
 8000c74:	50060800 	.word	0x50060800

08000c78 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0a      	ldr	r2, [pc, #40]	; (8000cb0 <HAL_RNG_MspInit+0x38>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d10d      	bne.n	8000ca6 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <HAL_RNG_MspInit+0x3c>)
 8000c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c92:	4a08      	ldr	r2, [pc, #32]	; (8000cb4 <HAL_RNG_MspInit+0x3c>)
 8000c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c98:	6353      	str	r3, [r2, #52]	; 0x34
 8000c9a:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_RNG_MspInit+0x3c>)
 8000c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000ca6:	bf00      	nop
 8000ca8:	3714      	adds	r7, #20
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	50060800 	.word	0x50060800
 8000cb4:	40023800 	.word	0x40023800

08000cb8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
  RTC_DateTypeDef sDate = {0};
 8000cc8:	2300      	movs	r3, #0
 8000cca:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ccc:	4b24      	ldr	r3, [pc, #144]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000cce:	4a25      	ldr	r2, [pc, #148]	; (8000d64 <MX_RTC_Init+0xac>)
 8000cd0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000cd2:	4b23      	ldr	r3, [pc, #140]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000cd8:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000cda:	227f      	movs	r2, #127	; 0x7f
 8000cdc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000cde:	4b20      	ldr	r3, [pc, #128]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000ce0:	22ff      	movs	r2, #255	; 0xff
 8000ce2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ce4:	4b1e      	ldr	r3, [pc, #120]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000cea:	4b1d      	ldr	r3, [pc, #116]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000cf0:	4b1b      	ldr	r3, [pc, #108]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000cf6:	481a      	ldr	r0, [pc, #104]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000cf8:	f003 ffd8 	bl	8004cac <HAL_RTC_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_RTC_Init+0x4e>
  {
    Error_Handler();
 8000d02:	f7ff ff9d 	bl	8000c40 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d12:	2300      	movs	r3, #0
 8000d14:	60bb      	str	r3, [r7, #8]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d16:	2300      	movs	r3, #0
 8000d18:	60fb      	str	r3, [r7, #12]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4619      	mov	r1, r3
 8000d20:	480f      	ldr	r0, [pc, #60]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000d22:	f004 f84d 	bl	8004dc0 <HAL_RTC_SetTime>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_RTC_Init+0x78>
  {
    Error_Handler();
 8000d2c:	f7ff ff88 	bl	8000c40 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000d30:	2301      	movs	r3, #1
 8000d32:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000d34:	2301      	movs	r3, #1
 8000d36:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000d40:	463b      	mov	r3, r7
 8000d42:	2200      	movs	r2, #0
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	; (8000d60 <MX_RTC_Init+0xa8>)
 8000d48:	f004 f8f0 	bl	8004f2c <HAL_RTC_SetDate>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_RTC_Init+0x9e>
  {
    Error_Handler();
 8000d52:	f7ff ff75 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	2000031c 	.word	0x2000031c
 8000d64:	40002800 	.word	0x40002800

08000d68 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a05      	ldr	r2, [pc, #20]	; (8000d8c <HAL_RTC_MspInit+0x24>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d102      	bne.n	8000d80 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d7a:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <HAL_RTC_MspInit+0x28>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40002800 	.word	0x40002800
 8000d90:	42470e3c 	.word	0x42470e3c

08000d94 <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000d98:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000d9a:	4a0d      	ldr	r2, [pc, #52]	; (8000dd0 <MX_SDIO_SD_Init+0x3c>)
 8000d9c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000da4:	4b09      	ldr	r3, [pc, #36]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000daa:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000db2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000db6:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 48;
 8000dbe:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <MX_SDIO_SD_Init+0x38>)
 8000dc0:	2230      	movs	r2, #48	; 0x30
 8000dc2:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	2000033c 	.word	0x2000033c
 8000dd0:	40012c00 	.word	0x40012c00

08000dd4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	; 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a31      	ldr	r2, [pc, #196]	; (8000eb8 <HAL_SD_MspInit+0xe4>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d15b      	bne.n	8000eae <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	4b30      	ldr	r3, [pc, #192]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfe:	4a2f      	ldr	r2, [pc, #188]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e04:	6453      	str	r3, [r2, #68]	; 0x44
 8000e06:	4b2d      	ldr	r3, [pc, #180]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b29      	ldr	r3, [pc, #164]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1a:	4a28      	ldr	r2, [pc, #160]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e1c:	f043 0304 	orr.w	r3, r3, #4
 8000e20:	6313      	str	r3, [r2, #48]	; 0x30
 8000e22:	4b26      	ldr	r3, [pc, #152]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e26:	f003 0304 	and.w	r3, r3, #4
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	4b22      	ldr	r3, [pc, #136]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	4a21      	ldr	r2, [pc, #132]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e38:	f043 0308 	orr.w	r3, r3, #8
 8000e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3e:	4b1f      	ldr	r3, [pc, #124]	; (8000ebc <HAL_SD_MspInit+0xe8>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	f003 0308 	and.w	r3, r3, #8
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000e4a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e54:	2301      	movs	r3, #1
 8000e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e5c:	230c      	movs	r3, #12
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	4619      	mov	r1, r3
 8000e66:	4816      	ldr	r0, [pc, #88]	; (8000ec0 <HAL_SD_MspInit+0xec>)
 8000e68:	f001 fbe4 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e7e:	230c      	movs	r3, #12
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	4619      	mov	r1, r3
 8000e88:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <HAL_SD_MspInit+0xec>)
 8000e8a:	f001 fbd3 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e8e:	2304      	movs	r3, #4
 8000e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e96:	2301      	movs	r3, #1
 8000e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e9e:	230c      	movs	r3, #12
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <HAL_SD_MspInit+0xf0>)
 8000eaa:	f001 fbc3 	bl	8002634 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8000eae:	bf00      	nop
 8000eb0:	3728      	adds	r7, #40	; 0x28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40012c00 	.word	0x40012c00
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40020800 	.word	0x40020800
 8000ec4:	40020c00 	.word	0x40020c00

08000ec8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ecc:	4b17      	ldr	r3, [pc, #92]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000ece:	4a18      	ldr	r2, [pc, #96]	; (8000f30 <MX_SPI1_Init+0x68>)
 8000ed0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ed2:	4b16      	ldr	r3, [pc, #88]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000ed4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ed8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eda:	4b14      	ldr	r3, [pc, #80]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ee0:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ee6:	4b11      	ldr	r3, [pc, #68]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eec:	4b0f      	ldr	r3, [pc, #60]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000ef4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ef8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000efa:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000efc:	2220      	movs	r2, #32
 8000efe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f00:	4b0a      	ldr	r3, [pc, #40]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f0c:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000f14:	220a      	movs	r2, #10
 8000f16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f18:	4804      	ldr	r0, [pc, #16]	; (8000f2c <MX_SPI1_Init+0x64>)
 8000f1a:	f005 faa2 	bl	8006462 <HAL_SPI_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f24:	f7ff fe8c 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	200003c0 	.word	0x200003c0
 8000f30:	40013000 	.word	0x40013000

08000f34 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000f38:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f3a:	4a18      	ldr	r2, [pc, #96]	; (8000f9c <MX_SPI2_Init+0x68>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f3e:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f44:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f46:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f4c:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f58:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f64:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f68:	2220      	movs	r2, #32
 8000f6a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f6c:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f78:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f7e:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f80:	220a      	movs	r2, #10
 8000f82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f84:	4804      	ldr	r0, [pc, #16]	; (8000f98 <MX_SPI2_Init+0x64>)
 8000f86:	f005 fa6c 	bl	8006462 <HAL_SPI_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000f90:	f7ff fe56 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000418 	.word	0x20000418
 8000f9c:	40003800 	.word	0x40003800

08000fa0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000fa4:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fa6:	4a18      	ldr	r2, [pc, #96]	; (8001008 <MX_SPI3_Init+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000faa:	4b16      	ldr	r3, [pc, #88]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fb0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fd0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fd4:	2218      	movs	r2, #24
 8000fd6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fde:	4b09      	ldr	r3, [pc, #36]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <MX_SPI3_Init+0x64>)
 8000fec:	220a      	movs	r2, #10
 8000fee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ff0:	4804      	ldr	r0, [pc, #16]	; (8001004 <MX_SPI3_Init+0x64>)
 8000ff2:	f005 fa36 	bl	8006462 <HAL_SPI_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000ffc:	f7ff fe20 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000470 	.word	0x20000470
 8001008:	40003c00 	.word	0x40003c00

0800100c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08e      	sub	sp, #56	; 0x38
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a89      	ldr	r2, [pc, #548]	; (8001250 <HAL_SPI_MspInit+0x244>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d15b      	bne.n	80010e6 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	623b      	str	r3, [r7, #32]
 8001032:	4b88      	ldr	r3, [pc, #544]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001036:	4a87      	ldr	r2, [pc, #540]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001038:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800103c:	6453      	str	r3, [r2, #68]	; 0x44
 800103e:	4b85      	ldr	r3, [pc, #532]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001046:	623b      	str	r3, [r7, #32]
 8001048:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
 800104e:	4b81      	ldr	r3, [pc, #516]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a80      	ldr	r2, [pc, #512]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b7e      	ldr	r3, [pc, #504]	; (8001254 <HAL_SPI_MspInit+0x248>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	61fb      	str	r3, [r7, #28]
 8001064:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001066:	23a0      	movs	r3, #160	; 0xa0
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001072:	2303      	movs	r3, #3
 8001074:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001076:	2305      	movs	r3, #5
 8001078:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800107e:	4619      	mov	r1, r3
 8001080:	4875      	ldr	r0, [pc, #468]	; (8001258 <HAL_SPI_MspInit+0x24c>)
 8001082:	f001 fad7 	bl	8002634 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001086:	4b75      	ldr	r3, [pc, #468]	; (800125c <HAL_SPI_MspInit+0x250>)
 8001088:	4a75      	ldr	r2, [pc, #468]	; (8001260 <HAL_SPI_MspInit+0x254>)
 800108a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800108c:	4b73      	ldr	r3, [pc, #460]	; (800125c <HAL_SPI_MspInit+0x250>)
 800108e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001092:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001094:	4b71      	ldr	r3, [pc, #452]	; (800125c <HAL_SPI_MspInit+0x250>)
 8001096:	2240      	movs	r2, #64	; 0x40
 8001098:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800109a:	4b70      	ldr	r3, [pc, #448]	; (800125c <HAL_SPI_MspInit+0x250>)
 800109c:	2200      	movs	r2, #0
 800109e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010a0:	4b6e      	ldr	r3, [pc, #440]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010a6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010a8:	4b6c      	ldr	r3, [pc, #432]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010ae:	4b6b      	ldr	r3, [pc, #428]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80010b4:	4b69      	ldr	r3, [pc, #420]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80010ba:	4b68      	ldr	r3, [pc, #416]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80010c0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010c2:	4b66      	ldr	r3, [pc, #408]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80010c8:	4864      	ldr	r0, [pc, #400]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010ca:	f000 fe57 	bl	8001d7c <HAL_DMA_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80010d4:	f7ff fdb4 	bl	8000c40 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a60      	ldr	r2, [pc, #384]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010dc:	649a      	str	r2, [r3, #72]	; 0x48
 80010de:	4a5f      	ldr	r2, [pc, #380]	; (800125c <HAL_SPI_MspInit+0x250>)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80010e4:	e0af      	b.n	8001246 <HAL_SPI_MspInit+0x23a>
  else if(spiHandle->Instance==SPI2)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a5e      	ldr	r2, [pc, #376]	; (8001264 <HAL_SPI_MspInit+0x258>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d179      	bne.n	80011e4 <HAL_SPI_MspInit+0x1d8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	61bb      	str	r3, [r7, #24]
 80010f4:	4b57      	ldr	r3, [pc, #348]	; (8001254 <HAL_SPI_MspInit+0x248>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	4a56      	ldr	r2, [pc, #344]	; (8001254 <HAL_SPI_MspInit+0x248>)
 80010fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001100:	4b54      	ldr	r3, [pc, #336]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001104:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001108:	61bb      	str	r3, [r7, #24]
 800110a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	4b50      	ldr	r3, [pc, #320]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001114:	4a4f      	ldr	r2, [pc, #316]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001116:	f043 0304 	orr.w	r3, r3, #4
 800111a:	6313      	str	r3, [r2, #48]	; 0x30
 800111c:	4b4d      	ldr	r3, [pc, #308]	; (8001254 <HAL_SPI_MspInit+0x248>)
 800111e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001120:	f003 0304 	and.w	r3, r3, #4
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	4b49      	ldr	r3, [pc, #292]	; (8001254 <HAL_SPI_MspInit+0x248>)
 800112e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001130:	4a48      	ldr	r2, [pc, #288]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001132:	f043 0302 	orr.w	r3, r3, #2
 8001136:	6313      	str	r3, [r2, #48]	; 0x30
 8001138:	4b46      	ldr	r3, [pc, #280]	; (8001254 <HAL_SPI_MspInit+0x248>)
 800113a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001144:	2308      	movs	r3, #8
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001148:	2302      	movs	r3, #2
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001150:	2303      	movs	r3, #3
 8001152:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001154:	2305      	movs	r3, #5
 8001156:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001158:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800115c:	4619      	mov	r1, r3
 800115e:	4842      	ldr	r0, [pc, #264]	; (8001268 <HAL_SPI_MspInit+0x25c>)
 8001160:	f001 fa68 	bl	8002634 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001164:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116a:	2302      	movs	r3, #2
 800116c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001176:	2305      	movs	r3, #5
 8001178:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117e:	4619      	mov	r1, r3
 8001180:	483a      	ldr	r0, [pc, #232]	; (800126c <HAL_SPI_MspInit+0x260>)
 8001182:	f001 fa57 	bl	8002634 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001186:	4b3a      	ldr	r3, [pc, #232]	; (8001270 <HAL_SPI_MspInit+0x264>)
 8001188:	4a3a      	ldr	r2, [pc, #232]	; (8001274 <HAL_SPI_MspInit+0x268>)
 800118a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800118c:	4b38      	ldr	r3, [pc, #224]	; (8001270 <HAL_SPI_MspInit+0x264>)
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001192:	4b37      	ldr	r3, [pc, #220]	; (8001270 <HAL_SPI_MspInit+0x264>)
 8001194:	2240      	movs	r2, #64	; 0x40
 8001196:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001198:	4b35      	ldr	r3, [pc, #212]	; (8001270 <HAL_SPI_MspInit+0x264>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800119e:	4b34      	ldr	r3, [pc, #208]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011a4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011a6:	4b32      	ldr	r3, [pc, #200]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ac:	4b30      	ldr	r3, [pc, #192]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80011b2:	4b2f      	ldr	r3, [pc, #188]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80011b8:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011ba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80011be:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011c0:	4b2b      	ldr	r3, [pc, #172]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80011c6:	482a      	ldr	r0, [pc, #168]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011c8:	f000 fdd8 	bl	8001d7c <HAL_DMA_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_SPI_MspInit+0x1ca>
      Error_Handler();
 80011d2:	f7ff fd35 	bl	8000c40 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a25      	ldr	r2, [pc, #148]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011da:	649a      	str	r2, [r3, #72]	; 0x48
 80011dc:	4a24      	ldr	r2, [pc, #144]	; (8001270 <HAL_SPI_MspInit+0x264>)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80011e2:	e030      	b.n	8001246 <HAL_SPI_MspInit+0x23a>
  else if(spiHandle->Instance==SPI3)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a23      	ldr	r2, [pc, #140]	; (8001278 <HAL_SPI_MspInit+0x26c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d12b      	bne.n	8001246 <HAL_SPI_MspInit+0x23a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	4b18      	ldr	r3, [pc, #96]	; (8001254 <HAL_SPI_MspInit+0x248>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	4a17      	ldr	r2, [pc, #92]	; (8001254 <HAL_SPI_MspInit+0x248>)
 80011f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011fc:	6413      	str	r3, [r2, #64]	; 0x40
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001202:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a10      	ldr	r2, [pc, #64]	; (8001254 <HAL_SPI_MspInit+0x248>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <HAL_SPI_MspInit+0x248>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001226:	2338      	movs	r3, #56	; 0x38
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001236:	2306      	movs	r3, #6
 8001238:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123e:	4619      	mov	r1, r3
 8001240:	480a      	ldr	r0, [pc, #40]	; (800126c <HAL_SPI_MspInit+0x260>)
 8001242:	f001 f9f7 	bl	8002634 <HAL_GPIO_Init>
}
 8001246:	bf00      	nop
 8001248:	3738      	adds	r7, #56	; 0x38
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40013000 	.word	0x40013000
 8001254:	40023800 	.word	0x40023800
 8001258:	40020000 	.word	0x40020000
 800125c:	200004c8 	.word	0x200004c8
 8001260:	40026458 	.word	0x40026458
 8001264:	40003800 	.word	0x40003800
 8001268:	40020800 	.word	0x40020800
 800126c:	40020400 	.word	0x40020400
 8001270:	20000528 	.word	0x20000528
 8001274:	40026070 	.word	0x40026070
 8001278:	40003c00 	.word	0x40003c00

0800127c <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a1f      	ldr	r2, [pc, #124]	; (8001308 <HAL_SPI_MspDeInit+0x8c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d10f      	bne.n	80012ae <HAL_SPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800128e:	4b1f      	ldr	r3, [pc, #124]	; (800130c <HAL_SPI_MspDeInit+0x90>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001292:	4a1e      	ldr	r2, [pc, #120]	; (800130c <HAL_SPI_MspDeInit+0x90>)
 8001294:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001298:	6453      	str	r3, [r2, #68]	; 0x44

    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 800129a:	21a0      	movs	r1, #160	; 0xa0
 800129c:	481c      	ldr	r0, [pc, #112]	; (8001310 <HAL_SPI_MspDeInit+0x94>)
 800129e:	f001 fb67 	bl	8002970 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(spiHandle->hdmatx);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fe16 	bl	8001ed8 <HAL_DMA_DeInit>

  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }
}
 80012ac:	e028      	b.n	8001300 <HAL_SPI_MspDeInit+0x84>
  else if(spiHandle->Instance==SPI2)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a18      	ldr	r2, [pc, #96]	; (8001314 <HAL_SPI_MspDeInit+0x98>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d114      	bne.n	80012e2 <HAL_SPI_MspDeInit+0x66>
    __HAL_RCC_SPI2_CLK_DISABLE();
 80012b8:	4b14      	ldr	r3, [pc, #80]	; (800130c <HAL_SPI_MspDeInit+0x90>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012bc:	4a13      	ldr	r2, [pc, #76]	; (800130c <HAL_SPI_MspDeInit+0x90>)
 80012be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80012c2:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3);
 80012c4:	2108      	movs	r1, #8
 80012c6:	4814      	ldr	r0, [pc, #80]	; (8001318 <HAL_SPI_MspDeInit+0x9c>)
 80012c8:	f001 fb52 	bl	8002970 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13);
 80012cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d0:	4812      	ldr	r0, [pc, #72]	; (800131c <HAL_SPI_MspDeInit+0xa0>)
 80012d2:	f001 fb4d 	bl	8002970 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(spiHandle->hdmatx);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 fdfc 	bl	8001ed8 <HAL_DMA_DeInit>
}
 80012e0:	e00e      	b.n	8001300 <HAL_SPI_MspDeInit+0x84>
  else if(spiHandle->Instance==SPI3)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <HAL_SPI_MspDeInit+0xa4>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d109      	bne.n	8001300 <HAL_SPI_MspDeInit+0x84>
    __HAL_RCC_SPI3_CLK_DISABLE();
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <HAL_SPI_MspDeInit+0x90>)
 80012ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f0:	4a06      	ldr	r2, [pc, #24]	; (800130c <HAL_SPI_MspDeInit+0x90>)
 80012f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80012f6:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 80012f8:	2138      	movs	r1, #56	; 0x38
 80012fa:	4808      	ldr	r0, [pc, #32]	; (800131c <HAL_SPI_MspDeInit+0xa0>)
 80012fc:	f001 fb38 	bl	8002970 <HAL_GPIO_DeInit>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40013000 	.word	0x40013000
 800130c:	40023800 	.word	0x40023800
 8001310:	40020000 	.word	0x40020000
 8001314:	40003800 	.word	0x40003800
 8001318:	40020800 	.word	0x40020800
 800131c:	40020400 	.word	0x40020400
 8001320:	40003c00 	.word	0x40003c00

08001324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <HAL_MspInit+0x48>)
 8001330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_MspInit+0x48>)
 8001334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001338:	6453      	str	r3, [r2, #68]	; 0x44
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_MspInit+0x48>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <HAL_MspInit+0x48>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134e:	4a07      	ldr	r2, [pc, #28]	; (800136c <HAL_MspInit+0x48>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001354:	6413      	str	r3, [r2, #64]	; 0x40
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <HAL_MspInit+0x48>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr
 800136c:	40023800 	.word	0x40023800

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001374:	e7fe      	b.n	8001374 <NMI_Handler+0x4>

08001376 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137a:	e7fe      	b.n	800137a <HardFault_Handler+0x4>

0800137c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001380:	e7fe      	b.n	8001380 <MemManage_Handler+0x4>

08001382 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001386:	e7fe      	b.n	8001386 <BusFault_Handler+0x4>

08001388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800138c:	e7fe      	b.n	800138c <UsageFault_Handler+0x4>

0800138e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr

0800139a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr

080013a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr

080013b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013b6:	f00a fff9 	bl	800c3ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80013c4:	4802      	ldr	r0, [pc, #8]	; (80013d0 <DMA1_Stream4_IRQHandler+0x10>)
 80013c6:	f000 fecf 	bl	8002168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000528 	.word	0x20000528

080013d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013d8:	4802      	ldr	r0, [pc, #8]	; (80013e4 <TIM3_IRQHandler+0x10>)
 80013da:	f005 fbfb 	bl	8006bd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000058c 	.word	0x2000058c

080013e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <TIM4_IRQHandler+0x10>)
 80013ee:	f005 fbf1 	bl	8006bd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200005d4 	.word	0x200005d4

080013fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001400:	4802      	ldr	r0, [pc, #8]	; (800140c <USART2_IRQHandler+0x10>)
 8001402:	f006 f9e5 	bl	80077d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000660 	.word	0x20000660

08001410 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8001414:	4802      	ldr	r0, [pc, #8]	; (8001420 <DMA2_Stream0_IRQHandler+0x10>)
 8001416:	f000 fea7 	bl	8002168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000234 	.word	0x20000234

08001424 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001428:	4802      	ldr	r0, [pc, #8]	; (8001434 <DMA2_Stream3_IRQHandler+0x10>)
 800142a:	f000 fe9d 	bl	8002168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200004c8 	.word	0x200004c8

08001438 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800143c:	4802      	ldr	r0, [pc, #8]	; (8001448 <OTG_FS_IRQHandler+0x10>)
 800143e:	f001 fe48 	bl	80030d2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20003344 	.word	0x20003344

0800144c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001454:	4a14      	ldr	r2, [pc, #80]	; (80014a8 <_sbrk+0x5c>)
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <_sbrk+0x60>)
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <_sbrk+0x64>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <_sbrk+0x64>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <_sbrk+0x68>)
 800146c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <_sbrk+0x64>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	429a      	cmp	r2, r3
 800147a:	d207      	bcs.n	800148c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800147c:	f00b fe62 	bl	800d144 <__errno>
 8001480:	4603      	mov	r3, r0
 8001482:	220c      	movs	r2, #12
 8001484:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	e009      	b.n	80014a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <_sbrk+0x64>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001492:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <_sbrk+0x64>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	4a05      	ldr	r2, [pc, #20]	; (80014b0 <_sbrk+0x64>)
 800149c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800149e:	68fb      	ldr	r3, [r7, #12]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3718      	adds	r7, #24
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20020000 	.word	0x20020000
 80014ac:	00000400 	.word	0x00000400
 80014b0:	20000588 	.word	0x20000588
 80014b4:	20003890 	.word	0x20003890

080014b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	; 0x28
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ca:	f107 0320 	add.w	r3, r7, #32
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
 80014e0:	611a      	str	r2, [r3, #16]
 80014e2:	615a      	str	r2, [r3, #20]
 80014e4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <MX_TIM3_Init+0xd8>)
 80014e8:	4a2d      	ldr	r2, [pc, #180]	; (80015a0 <MX_TIM3_Init+0xdc>)
 80014ea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48;
 80014ec:	4b2b      	ldr	r3, [pc, #172]	; (800159c <MX_TIM3_Init+0xd8>)
 80014ee:	2230      	movs	r2, #48	; 0x30
 80014f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f2:	4b2a      	ldr	r3, [pc, #168]	; (800159c <MX_TIM3_Init+0xd8>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80014f8:	4b28      	ldr	r3, [pc, #160]	; (800159c <MX_TIM3_Init+0xd8>)
 80014fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001500:	4b26      	ldr	r3, [pc, #152]	; (800159c <MX_TIM3_Init+0xd8>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <MX_TIM3_Init+0xd8>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800150c:	4823      	ldr	r0, [pc, #140]	; (800159c <MX_TIM3_Init+0xd8>)
 800150e:	f005 fa49 	bl	80069a4 <HAL_TIM_PWM_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001518:	f7ff fb92 	bl	8000c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800151c:	2300      	movs	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001520:	2300      	movs	r3, #0
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001524:	f107 0320 	add.w	r3, r7, #32
 8001528:	4619      	mov	r1, r3
 800152a:	481c      	ldr	r0, [pc, #112]	; (800159c <MX_TIM3_Init+0xd8>)
 800152c:	f005 ffb4 	bl	8007498 <HAL_TIMEx_MasterConfigSynchronization>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001536:	f7ff fb83 	bl	8000c40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800153a:	2360      	movs	r3, #96	; 0x60
 800153c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2200      	movs	r2, #0
 800154e:	4619      	mov	r1, r3
 8001550:	4812      	ldr	r0, [pc, #72]	; (800159c <MX_TIM3_Init+0xd8>)
 8001552:	f005 fc47 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800155c:	f7ff fb70 	bl	8000c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	2208      	movs	r2, #8
 8001564:	4619      	mov	r1, r3
 8001566:	480d      	ldr	r0, [pc, #52]	; (800159c <MX_TIM3_Init+0xd8>)
 8001568:	f005 fc3c 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001572:	f7ff fb65 	bl	8000c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	220c      	movs	r2, #12
 800157a:	4619      	mov	r1, r3
 800157c:	4807      	ldr	r0, [pc, #28]	; (800159c <MX_TIM3_Init+0xd8>)
 800157e:	f005 fc31 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001588:	f7ff fb5a 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800158c:	4803      	ldr	r0, [pc, #12]	; (800159c <MX_TIM3_Init+0xd8>)
 800158e:	f000 f8c9 	bl	8001724 <HAL_TIM_MspPostInit>

}
 8001592:	bf00      	nop
 8001594:	3728      	adds	r7, #40	; 0x28
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	2000058c 	.word	0x2000058c
 80015a0:	40000400 	.word	0x40000400

080015a4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	; 0x28
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015aa:	f107 0320 	add.w	r3, r7, #32
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
 80015c0:	611a      	str	r2, [r3, #16]
 80015c2:	615a      	str	r2, [r3, #20]
 80015c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015c6:	4b32      	ldr	r3, [pc, #200]	; (8001690 <MX_TIM4_Init+0xec>)
 80015c8:	4a32      	ldr	r2, [pc, #200]	; (8001694 <MX_TIM4_Init+0xf0>)
 80015ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48;
 80015cc:	4b30      	ldr	r3, [pc, #192]	; (8001690 <MX_TIM4_Init+0xec>)
 80015ce:	2230      	movs	r2, #48	; 0x30
 80015d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b2f      	ldr	r3, [pc, #188]	; (8001690 <MX_TIM4_Init+0xec>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80015d8:	4b2d      	ldr	r3, [pc, #180]	; (8001690 <MX_TIM4_Init+0xec>)
 80015da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e0:	4b2b      	ldr	r3, [pc, #172]	; (8001690 <MX_TIM4_Init+0xec>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e6:	4b2a      	ldr	r3, [pc, #168]	; (8001690 <MX_TIM4_Init+0xec>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015ec:	4828      	ldr	r0, [pc, #160]	; (8001690 <MX_TIM4_Init+0xec>)
 80015ee:	f005 f9d9 	bl	80069a4 <HAL_TIM_PWM_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80015f8:	f7ff fb22 	bl	8000c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001604:	f107 0320 	add.w	r3, r7, #32
 8001608:	4619      	mov	r1, r3
 800160a:	4821      	ldr	r0, [pc, #132]	; (8001690 <MX_TIM4_Init+0xec>)
 800160c:	f005 ff44 	bl	8007498 <HAL_TIMEx_MasterConfigSynchronization>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001616:	f7ff fb13 	bl	8000c40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161a:	2360      	movs	r3, #96	; 0x60
 800161c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	2200      	movs	r2, #0
 800162e:	4619      	mov	r1, r3
 8001630:	4817      	ldr	r0, [pc, #92]	; (8001690 <MX_TIM4_Init+0xec>)
 8001632:	f005 fbd7 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800163c:	f7ff fb00 	bl	8000c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	2204      	movs	r2, #4
 8001644:	4619      	mov	r1, r3
 8001646:	4812      	ldr	r0, [pc, #72]	; (8001690 <MX_TIM4_Init+0xec>)
 8001648:	f005 fbcc 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001652:	f7ff faf5 	bl	8000c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	2208      	movs	r2, #8
 800165a:	4619      	mov	r1, r3
 800165c:	480c      	ldr	r0, [pc, #48]	; (8001690 <MX_TIM4_Init+0xec>)
 800165e:	f005 fbc1 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8001668:	f7ff faea 	bl	8000c40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	220c      	movs	r2, #12
 8001670:	4619      	mov	r1, r3
 8001672:	4807      	ldr	r0, [pc, #28]	; (8001690 <MX_TIM4_Init+0xec>)
 8001674:	f005 fbb6 	bl	8006de4 <HAL_TIM_PWM_ConfigChannel>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 800167e:	f7ff fadf 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001682:	4803      	ldr	r0, [pc, #12]	; (8001690 <MX_TIM4_Init+0xec>)
 8001684:	f000 f84e 	bl	8001724 <HAL_TIM_MspPostInit>

}
 8001688:	bf00      	nop
 800168a:	3728      	adds	r7, #40	; 0x28
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200005d4 	.word	0x200005d4
 8001694:	40000800 	.word	0x40000800

08001698 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a1c      	ldr	r2, [pc, #112]	; (8001718 <HAL_TIM_PWM_MspInit+0x80>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d116      	bne.n	80016d8 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	4b1b      	ldr	r3, [pc, #108]	; (800171c <HAL_TIM_PWM_MspInit+0x84>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	4a1a      	ldr	r2, [pc, #104]	; (800171c <HAL_TIM_PWM_MspInit+0x84>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ba:	4b18      	ldr	r3, [pc, #96]	; (800171c <HAL_TIM_PWM_MspInit+0x84>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	201d      	movs	r0, #29
 80016cc:	f000 fb03 	bl	8001cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016d0:	201d      	movs	r0, #29
 80016d2:	f000 fb1c 	bl	8001d0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80016d6:	e01a      	b.n	800170e <HAL_TIM_PWM_MspInit+0x76>
  else if(tim_pwmHandle->Instance==TIM4)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a10      	ldr	r2, [pc, #64]	; (8001720 <HAL_TIM_PWM_MspInit+0x88>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d115      	bne.n	800170e <HAL_TIM_PWM_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	4b0d      	ldr	r3, [pc, #52]	; (800171c <HAL_TIM_PWM_MspInit+0x84>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	4a0c      	ldr	r2, [pc, #48]	; (800171c <HAL_TIM_PWM_MspInit+0x84>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	6413      	str	r3, [r2, #64]	; 0x40
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <HAL_TIM_PWM_MspInit+0x84>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	201e      	movs	r0, #30
 8001704:	f000 fae7 	bl	8001cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001708:	201e      	movs	r0, #30
 800170a:	f000 fb00 	bl	8001d0e <HAL_NVIC_EnableIRQ>
}
 800170e:	bf00      	nop
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40000400 	.word	0x40000400
 800171c:	40023800 	.word	0x40023800
 8001720:	40000800 	.word	0x40000800

08001724 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	; 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a33      	ldr	r2, [pc, #204]	; (8001810 <HAL_TIM_MspPostInit+0xec>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d13c      	bne.n	80017c0 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	4b32      	ldr	r3, [pc, #200]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a31      	ldr	r2, [pc, #196]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b2f      	ldr	r3, [pc, #188]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a2a      	ldr	r2, [pc, #168]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b28      	ldr	r3, [pc, #160]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Pout7_Pin;
 800177e:	2340      	movs	r3, #64	; 0x40
 8001780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	2302      	movs	r3, #2
 8001784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800178e:	2302      	movs	r3, #2
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Pout7_GPIO_Port, &GPIO_InitStruct);
 8001792:	f107 0314 	add.w	r3, r7, #20
 8001796:	4619      	mov	r1, r3
 8001798:	481f      	ldr	r0, [pc, #124]	; (8001818 <HAL_TIM_MspPostInit+0xf4>)
 800179a:	f000 ff4b 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pout5_Pin|Pout6_Pin;
 800179e:	2303      	movs	r3, #3
 80017a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017aa:	2300      	movs	r3, #0
 80017ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017ae:	2302      	movs	r3, #2
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	4818      	ldr	r0, [pc, #96]	; (800181c <HAL_TIM_MspPostInit+0xf8>)
 80017ba:	f000 ff3b 	bl	8002634 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017be:	e023      	b.n	8001808 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM4)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a16      	ldr	r2, [pc, #88]	; (8001820 <HAL_TIM_MspPostInit+0xfc>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d11e      	bne.n	8001808 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a10      	ldr	r2, [pc, #64]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 80017d4:	f043 0302 	orr.w	r3, r3, #2
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Pout1_Pin|Pout2_Pin|Pout3_Pin|Pout4_Pin;
 80017e6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80017ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ec:	2302      	movs	r3, #2
 80017ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80017f8:	2302      	movs	r3, #2
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	4619      	mov	r1, r3
 8001802:	4806      	ldr	r0, [pc, #24]	; (800181c <HAL_TIM_MspPostInit+0xf8>)
 8001804:	f000 ff16 	bl	8002634 <HAL_GPIO_Init>
}
 8001808:	bf00      	nop
 800180a:	3728      	adds	r7, #40	; 0x28
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40000400 	.word	0x40000400
 8001814:	40023800 	.word	0x40023800
 8001818:	40020000 	.word	0x40020000
 800181c:	40020400 	.word	0x40020400
 8001820:	40000800 	.word	0x40000800

08001824 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001828:	4b11      	ldr	r3, [pc, #68]	; (8001870 <MX_UART4_Init+0x4c>)
 800182a:	4a12      	ldr	r2, [pc, #72]	; (8001874 <MX_UART4_Init+0x50>)
 800182c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <MX_UART4_Init+0x4c>)
 8001830:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001834:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001836:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <MX_UART4_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_UART4_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <MX_UART4_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001848:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_UART4_Init+0x4c>)
 800184a:	220c      	movs	r2, #12
 800184c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184e:	4b08      	ldr	r3, [pc, #32]	; (8001870 <MX_UART4_Init+0x4c>)
 8001850:	2200      	movs	r2, #0
 8001852:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <MX_UART4_Init+0x4c>)
 8001856:	2200      	movs	r2, #0
 8001858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800185a:	4805      	ldr	r0, [pc, #20]	; (8001870 <MX_UART4_Init+0x4c>)
 800185c:	f005 fea8 	bl	80075b0 <HAL_UART_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001866:	f7ff f9eb 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	2000061c 	.word	0x2000061c
 8001874:	40004c00 	.word	0x40004c00

08001878 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 800187e:	4a12      	ldr	r2, [pc, #72]	; (80018c8 <MX_USART2_UART_Init+0x50>)
 8001880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 8001884:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800189c:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 800189e:	220c      	movs	r2, #12
 80018a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a2:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <MX_USART2_UART_Init+0x4c>)
 80018b0:	f005 fe7e 	bl	80075b0 <HAL_UART_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018ba:	f7ff f9c1 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000660 	.word	0x20000660
 80018c8:	40004400 	.word	0x40004400

080018cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08c      	sub	sp, #48	; 0x30
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 031c 	add.w	r3, r7, #28
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a36      	ldr	r2, [pc, #216]	; (80019c4 <HAL_UART_MspInit+0xf8>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d12c      	bne.n	8001948 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
 80018f2:	4b35      	ldr	r3, [pc, #212]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	4a34      	ldr	r2, [pc, #208]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 80018f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018fc:	6413      	str	r3, [r2, #64]	; 0x40
 80018fe:	4b32      	ldr	r3, [pc, #200]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001906:	61bb      	str	r3, [r7, #24]
 8001908:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	4b2e      	ldr	r3, [pc, #184]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a2d      	ldr	r2, [pc, #180]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	617b      	str	r3, [r7, #20]
 8001924:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = Tx_Pin|Rx_Pin;
 8001926:	2303      	movs	r3, #3
 8001928:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192a:	2302      	movs	r3, #2
 800192c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192e:	2301      	movs	r3, #1
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001932:	2303      	movs	r3, #3
 8001934:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001936:	2308      	movs	r3, #8
 8001938:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	4619      	mov	r1, r3
 8001940:	4822      	ldr	r0, [pc, #136]	; (80019cc <HAL_UART_MspInit+0x100>)
 8001942:	f000 fe77 	bl	8002634 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001946:	e038      	b.n	80019ba <HAL_UART_MspInit+0xee>
  else if(uartHandle->Instance==USART2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a20      	ldr	r2, [pc, #128]	; (80019d0 <HAL_UART_MspInit+0x104>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d133      	bne.n	80019ba <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4b1c      	ldr	r3, [pc, #112]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	4a1b      	ldr	r2, [pc, #108]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 800195c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001960:	6413      	str	r3, [r2, #64]	; 0x40
 8001962:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a14      	ldr	r2, [pc, #80]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <HAL_UART_MspInit+0xfc>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800198a:	230c      	movs	r3, #12
 800198c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800199a:	2307      	movs	r3, #7
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 031c 	add.w	r3, r7, #28
 80019a2:	4619      	mov	r1, r3
 80019a4:	4809      	ldr	r0, [pc, #36]	; (80019cc <HAL_UART_MspInit+0x100>)
 80019a6:	f000 fe45 	bl	8002634 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2100      	movs	r1, #0
 80019ae:	2026      	movs	r0, #38	; 0x26
 80019b0:	f000 f991 	bl	8001cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019b4:	2026      	movs	r0, #38	; 0x26
 80019b6:	f000 f9aa 	bl	8001d0e <HAL_NVIC_EnableIRQ>
}
 80019ba:	bf00      	nop
 80019bc:	3730      	adds	r7, #48	; 0x30
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40004c00 	.word	0x40004c00
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000
 80019d0:	40004400 	.word	0x40004400

080019d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80019d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019d8:	480d      	ldr	r0, [pc, #52]	; (8001a10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019da:	490e      	ldr	r1, [pc, #56]	; (8001a14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019dc:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019e0:	e002      	b.n	80019e8 <LoopCopyDataInit>

080019e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019e6:	3304      	adds	r3, #4

080019e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019ec:	d3f9      	bcc.n	80019e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ee:	4a0b      	ldr	r2, [pc, #44]	; (8001a1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019f0:	4c0b      	ldr	r4, [pc, #44]	; (8001a20 <LoopFillZerobss+0x26>)
  movs r3, #0
 80019f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019f4:	e001      	b.n	80019fa <LoopFillZerobss>

080019f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019f8:	3204      	adds	r2, #4

080019fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019fc:	d3fb      	bcc.n	80019f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019fe:	f7ff fd5b 	bl	80014b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a02:	f00b fba5 	bl	800d150 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a06:	f7fe ff2f 	bl	8000868 <main>
  bx  lr    
 8001a0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a14:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8001a18:	0800d4d8 	.word	0x0800d4d8
  ldr r2, =_sbss
 8001a1c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001a20:	2000388c 	.word	0x2000388c

08001a24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a24:	e7fe      	b.n	8001a24 <ADC_IRQHandler>
	...

08001a28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <HAL_Init+0x40>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a0d      	ldr	r2, [pc, #52]	; (8001a68 <HAL_Init+0x40>)
 8001a32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <HAL_Init+0x40>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <HAL_Init+0x40>)
 8001a3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <HAL_Init+0x40>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a07      	ldr	r2, [pc, #28]	; (8001a68 <HAL_Init+0x40>)
 8001a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a50:	2003      	movs	r0, #3
 8001a52:	f000 f935 	bl	8001cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a56:	2004      	movs	r0, #4
 8001a58:	f000 f808 	bl	8001a6c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001a5c:	f7ff fc62 	bl	8001324 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023c00 	.word	0x40023c00

08001a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a74:	4b12      	ldr	r3, [pc, #72]	; (8001ac0 <HAL_InitTick+0x54>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_InitTick+0x58>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f94d 	bl	8001d2a <HAL_SYSTICK_Config>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e00e      	b.n	8001ab8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b0f      	cmp	r3, #15
 8001a9e:	d80a      	bhi.n	8001ab6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa8:	f000 f915 	bl	8001cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aac:	4a06      	ldr	r2, [pc, #24]	; (8001ac8 <HAL_InitTick+0x5c>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e000      	b.n	8001ab8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000040 	.word	0x20000040
 8001ac4:	20000048 	.word	0x20000048
 8001ac8:	20000044 	.word	0x20000044

08001acc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad0:	4b02      	ldr	r3, [pc, #8]	; (8001adc <HAL_GetTick+0x10>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	200006a4 	.word	0x200006a4

08001ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ae8:	f7ff fff0 	bl	8001acc <HAL_GetTick>
 8001aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af8:	d005      	beq.n	8001b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <HAL_Delay+0x44>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4413      	add	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b06:	bf00      	nop
 8001b08:	f7ff ffe0 	bl	8001acc <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d8f7      	bhi.n	8001b08 <HAL_Delay+0x28>
  {
  }
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000048 	.word	0x20000048

08001b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b38:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	; (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <__NVIC_GetPriorityGrouping+0x18>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	f003 0307 	and.w	r3, r3, #7
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db0b      	blt.n	8001bb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	f003 021f 	and.w	r2, r3, #31
 8001ba4:	4906      	ldr	r1, [pc, #24]	; (8001bc0 <__NVIC_EnableIRQ+0x34>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	095b      	lsrs	r3, r3, #5
 8001bac:	2001      	movs	r0, #1
 8001bae:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	e000e100 	.word	0xe000e100

08001bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	6039      	str	r1, [r7, #0]
 8001bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	db0a      	blt.n	8001bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	490c      	ldr	r1, [pc, #48]	; (8001c10 <__NVIC_SetPriority+0x4c>)
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	0112      	lsls	r2, r2, #4
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	440b      	add	r3, r1
 8001be8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bec:	e00a      	b.n	8001c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	4908      	ldr	r1, [pc, #32]	; (8001c14 <__NVIC_SetPriority+0x50>)
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	3b04      	subs	r3, #4
 8001bfc:	0112      	lsls	r2, r2, #4
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	440b      	add	r3, r1
 8001c02:	761a      	strb	r2, [r3, #24]
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000e100 	.word	0xe000e100
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b089      	sub	sp, #36	; 0x24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f1c3 0307 	rsb	r3, r3, #7
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	bf28      	it	cs
 8001c36:	2304      	movcs	r3, #4
 8001c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	2b06      	cmp	r3, #6
 8001c40:	d902      	bls.n	8001c48 <NVIC_EncodePriority+0x30>
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3b03      	subs	r3, #3
 8001c46:	e000      	b.n	8001c4a <NVIC_EncodePriority+0x32>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43da      	mvns	r2, r3
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	401a      	ands	r2, r3
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c60:	f04f 31ff 	mov.w	r1, #4294967295
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6a:	43d9      	mvns	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	4313      	orrs	r3, r2
         );
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3724      	adds	r7, #36	; 0x24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr

08001c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c8c:	d301      	bcc.n	8001c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e00f      	b.n	8001cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c92:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <SysTick_Config+0x40>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c9a:	210f      	movs	r1, #15
 8001c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca0:	f7ff ff90 	bl	8001bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <SysTick_Config+0x40>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001caa:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <SysTick_Config+0x40>)
 8001cac:	2207      	movs	r2, #7
 8001cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	e000e010 	.word	0xe000e010

08001cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff ff2d 	bl	8001b28 <__NVIC_SetPriorityGrouping>
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	4603      	mov	r3, r0
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ce8:	f7ff ff42 	bl	8001b70 <__NVIC_GetPriorityGrouping>
 8001cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68b9      	ldr	r1, [r7, #8]
 8001cf2:	6978      	ldr	r0, [r7, #20]
 8001cf4:	f7ff ff90 	bl	8001c18 <NVIC_EncodePriority>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff5f 	bl	8001bc4 <__NVIC_SetPriority>
}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	4603      	mov	r3, r0
 8001d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff35 	bl	8001b8c <__NVIC_EnableIRQ>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff ffa2 	bl	8001c7c <SysTick_Config>
 8001d38:	4603      	mov	r3, r0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d101      	bne.n	8001d54 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e00e      	b.n	8001d72 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	795b      	ldrb	r3, [r3, #5]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d105      	bne.n	8001d6a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7fe fbc1 	bl	80004ec <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
	...

08001d7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	f7ff fea0 	bl	8001acc <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e099      	b.n	8001ecc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 0201 	bic.w	r2, r2, #1
 8001db6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001db8:	e00f      	b.n	8001dda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dba:	f7ff fe87 	bl	8001acc <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b05      	cmp	r3, #5
 8001dc6:	d908      	bls.n	8001dda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2220      	movs	r2, #32
 8001dcc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e078      	b.n	8001ecc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1e8      	bne.n	8001dba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	4b38      	ldr	r3, [pc, #224]	; (8001ed4 <HAL_DMA_Init+0x158>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d107      	bne.n	8001e44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	697a      	ldr	r2, [r7, #20]
 8001e4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	f023 0307 	bic.w	r3, r3, #7
 8001e5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d117      	bne.n	8001e9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d00e      	beq.n	8001e9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fb5d 	bl	8002540 <DMA_CheckFifoParam>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d008      	beq.n	8001e9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2240      	movs	r2, #64	; 0x40
 8001e90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2201      	movs	r2, #1
 8001e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e016      	b.n	8001ecc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	697a      	ldr	r2, [r7, #20]
 8001ea4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 fb16 	bl	80024d8 <DMA_CalcBaseAndBitshift>
 8001eac:	4603      	mov	r3, r0
 8001eae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb4:	223f      	movs	r2, #63	; 0x3f
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	f010803f 	.word	0xf010803f

08001ed8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e050      	b.n	8001f8c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d101      	bne.n	8001efa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	e048      	b.n	8001f8c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0201 	bic.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2200      	movs	r2, #0
 8001f18:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2200      	movs	r2, #0
 8001f28:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2221      	movs	r2, #33	; 0x21
 8001f38:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 facc 	bl	80024d8 <DMA_CalcBaseAndBitshift>
 8001f40:	4603      	mov	r3, r0
 8001f42:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6c:	223f      	movs	r2, #63	; 0x3f
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
 8001fa0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001faa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d101      	bne.n	8001fba <HAL_DMA_Start_IT+0x26>
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	e040      	b.n	800203c <HAL_DMA_Start_IT+0xa8>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d12f      	bne.n	800202e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	68b9      	ldr	r1, [r7, #8]
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f000 fa4a 	bl	800247c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fec:	223f      	movs	r2, #63	; 0x3f
 8001fee:	409a      	lsls	r2, r3
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0216 	orr.w	r2, r2, #22
 8002002:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002008:	2b00      	cmp	r3, #0
 800200a:	d007      	beq.n	800201c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 0208 	orr.w	r2, r2, #8
 800201a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f042 0201 	orr.w	r2, r2, #1
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	e005      	b.n	800203a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002036:	2302      	movs	r3, #2
 8002038:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800203a:	7dfb      	ldrb	r3, [r7, #23]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002050:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002052:	f7ff fd3b 	bl	8001acc <HAL_GetTick>
 8002056:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d008      	beq.n	8002076 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2280      	movs	r2, #128	; 0x80
 8002068:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e052      	b.n	800211c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0216 	bic.w	r2, r2, #22
 8002084:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002094:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	2b00      	cmp	r3, #0
 800209c:	d103      	bne.n	80020a6 <HAL_DMA_Abort+0x62>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d007      	beq.n	80020b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0208 	bic.w	r2, r2, #8
 80020b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0201 	bic.w	r2, r2, #1
 80020c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020c6:	e013      	b.n	80020f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020c8:	f7ff fd00 	bl	8001acc <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b05      	cmp	r3, #5
 80020d4:	d90c      	bls.n	80020f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2220      	movs	r2, #32
 80020da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2203      	movs	r2, #3
 80020e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e015      	b.n	800211c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1e4      	bne.n	80020c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002102:	223f      	movs	r2, #63	; 0x3f
 8002104:	409a      	lsls	r2, r3
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d004      	beq.n	8002142 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2280      	movs	r2, #128	; 0x80
 800213c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e00c      	b.n	800215c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2205      	movs	r2, #5
 8002146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0201 	bic.w	r2, r2, #1
 8002158:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr
	...

08002168 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002174:	4b8e      	ldr	r3, [pc, #568]	; (80023b0 <HAL_DMA_IRQHandler+0x248>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a8e      	ldr	r2, [pc, #568]	; (80023b4 <HAL_DMA_IRQHandler+0x24c>)
 800217a:	fba2 2303 	umull	r2, r3, r2, r3
 800217e:	0a9b      	lsrs	r3, r3, #10
 8002180:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002186:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002192:	2208      	movs	r2, #8
 8002194:	409a      	lsls	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4013      	ands	r3, r2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d01a      	beq.n	80021d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0304 	and.w	r3, r3, #4
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d013      	beq.n	80021d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0204 	bic.w	r2, r2, #4
 80021ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c0:	2208      	movs	r2, #8
 80021c2:	409a      	lsls	r2, r3
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021cc:	f043 0201 	orr.w	r2, r3, #1
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d8:	2201      	movs	r2, #1
 80021da:	409a      	lsls	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4013      	ands	r3, r2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d012      	beq.n	800220a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00b      	beq.n	800220a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f6:	2201      	movs	r2, #1
 80021f8:	409a      	lsls	r2, r3
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002202:	f043 0202 	orr.w	r2, r3, #2
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220e:	2204      	movs	r2, #4
 8002210:	409a      	lsls	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	4013      	ands	r3, r2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d012      	beq.n	8002240 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00b      	beq.n	8002240 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800222c:	2204      	movs	r2, #4
 800222e:	409a      	lsls	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002238:	f043 0204 	orr.w	r2, r3, #4
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002244:	2210      	movs	r2, #16
 8002246:	409a      	lsls	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d043      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0308 	and.w	r3, r3, #8
 800225a:	2b00      	cmp	r3, #0
 800225c:	d03c      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002262:	2210      	movs	r2, #16
 8002264:	409a      	lsls	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d018      	beq.n	80022aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d108      	bne.n	8002298 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	2b00      	cmp	r3, #0
 800228c:	d024      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	4798      	blx	r3
 8002296:	e01f      	b.n	80022d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800229c:	2b00      	cmp	r3, #0
 800229e:	d01b      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	4798      	blx	r3
 80022a8:	e016      	b.n	80022d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d107      	bne.n	80022c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0208 	bic.w	r2, r2, #8
 80022c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022dc:	2220      	movs	r2, #32
 80022de:	409a      	lsls	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f000 808f 	beq.w	8002408 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0310 	and.w	r3, r3, #16
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8087 	beq.w	8002408 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fe:	2220      	movs	r2, #32
 8002300:	409a      	lsls	r2, r3
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b05      	cmp	r3, #5
 8002310:	d136      	bne.n	8002380 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0216 	bic.w	r2, r2, #22
 8002320:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	695a      	ldr	r2, [r3, #20]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002330:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	2b00      	cmp	r3, #0
 8002338:	d103      	bne.n	8002342 <HAL_DMA_IRQHandler+0x1da>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800233e:	2b00      	cmp	r3, #0
 8002340:	d007      	beq.n	8002352 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0208 	bic.w	r2, r2, #8
 8002350:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002356:	223f      	movs	r2, #63	; 0x3f
 8002358:	409a      	lsls	r2, r3
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002372:	2b00      	cmp	r3, #0
 8002374:	d07e      	beq.n	8002474 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	4798      	blx	r3
        }
        return;
 800237e:	e079      	b.n	8002474 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d01d      	beq.n	80023ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d10d      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d031      	beq.n	8002408 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	4798      	blx	r3
 80023ac:	e02c      	b.n	8002408 <HAL_DMA_IRQHandler+0x2a0>
 80023ae:	bf00      	nop
 80023b0:	20000040 	.word	0x20000040
 80023b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d023      	beq.n	8002408 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	4798      	blx	r3
 80023c8:	e01e      	b.n	8002408 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10f      	bne.n	80023f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0210 	bic.w	r2, r2, #16
 80023e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240c:	2b00      	cmp	r3, #0
 800240e:	d032      	beq.n	8002476 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b00      	cmp	r3, #0
 800241a:	d022      	beq.n	8002462 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2205      	movs	r2, #5
 8002420:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0201 	bic.w	r2, r2, #1
 8002432:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	3301      	adds	r3, #1
 8002438:	60bb      	str	r3, [r7, #8]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	429a      	cmp	r2, r3
 800243e:	d307      	bcc.n	8002450 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f2      	bne.n	8002434 <HAL_DMA_IRQHandler+0x2cc>
 800244e:	e000      	b.n	8002452 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002450:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2201      	movs	r2, #1
 8002456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	4798      	blx	r3
 8002472:	e000      	b.n	8002476 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002474:	bf00      	nop
    }
  }
}
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
 8002488:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002498:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	2b40      	cmp	r3, #64	; 0x40
 80024a8:	d108      	bne.n	80024bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024ba:	e007      	b.n	80024cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	60da      	str	r2, [r3, #12]
}
 80024cc:	bf00      	nop
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
	...

080024d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	3b10      	subs	r3, #16
 80024e8:	4a13      	ldr	r2, [pc, #76]	; (8002538 <DMA_CalcBaseAndBitshift+0x60>)
 80024ea:	fba2 2303 	umull	r2, r3, r2, r3
 80024ee:	091b      	lsrs	r3, r3, #4
 80024f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024f2:	4a12      	ldr	r2, [pc, #72]	; (800253c <DMA_CalcBaseAndBitshift+0x64>)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4413      	add	r3, r2
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	461a      	mov	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b03      	cmp	r3, #3
 8002504:	d909      	bls.n	800251a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800250e:	f023 0303 	bic.w	r3, r3, #3
 8002512:	1d1a      	adds	r2, r3, #4
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	659a      	str	r2, [r3, #88]	; 0x58
 8002518:	e007      	b.n	800252a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002522:	f023 0303 	bic.w	r3, r3, #3
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr
 8002538:	aaaaaaab 	.word	0xaaaaaaab
 800253c:	0800d4ac 	.word	0x0800d4ac

08002540 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002550:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d11f      	bne.n	800259a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	2b03      	cmp	r3, #3
 800255e:	d856      	bhi.n	800260e <DMA_CheckFifoParam+0xce>
 8002560:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <DMA_CheckFifoParam+0x28>)
 8002562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002566:	bf00      	nop
 8002568:	08002579 	.word	0x08002579
 800256c:	0800258b 	.word	0x0800258b
 8002570:	08002579 	.word	0x08002579
 8002574:	0800260f 	.word	0x0800260f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d046      	beq.n	8002612 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002588:	e043      	b.n	8002612 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002592:	d140      	bne.n	8002616 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002598:	e03d      	b.n	8002616 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025a2:	d121      	bne.n	80025e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d837      	bhi.n	800261a <DMA_CheckFifoParam+0xda>
 80025aa:	a201      	add	r2, pc, #4	; (adr r2, 80025b0 <DMA_CheckFifoParam+0x70>)
 80025ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b0:	080025c1 	.word	0x080025c1
 80025b4:	080025c7 	.word	0x080025c7
 80025b8:	080025c1 	.word	0x080025c1
 80025bc:	080025d9 	.word	0x080025d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	73fb      	strb	r3, [r7, #15]
      break;
 80025c4:	e030      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d025      	beq.n	800261e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025d6:	e022      	b.n	800261e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025e0:	d11f      	bne.n	8002622 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025e6:	e01c      	b.n	8002622 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d903      	bls.n	80025f6 <DMA_CheckFifoParam+0xb6>
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	2b03      	cmp	r3, #3
 80025f2:	d003      	beq.n	80025fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025f4:	e018      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
      break;
 80025fa:	e015      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002600:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00e      	beq.n	8002626 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	73fb      	strb	r3, [r7, #15]
      break;
 800260c:	e00b      	b.n	8002626 <DMA_CheckFifoParam+0xe6>
      break;
 800260e:	bf00      	nop
 8002610:	e00a      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      break;
 8002612:	bf00      	nop
 8002614:	e008      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      break;
 8002616:	bf00      	nop
 8002618:	e006      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      break;
 800261a:	bf00      	nop
 800261c:	e004      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      break;
 800261e:	bf00      	nop
 8002620:	e002      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      break;   
 8002622:	bf00      	nop
 8002624:	e000      	b.n	8002628 <DMA_CheckFifoParam+0xe8>
      break;
 8002626:	bf00      	nop
    }
  } 
  
  return status; 
 8002628:	7bfb      	ldrb	r3, [r7, #15]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002642:	e16f      	b.n	8002924 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	2101      	movs	r1, #1
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8161 	beq.w	800291e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	2b01      	cmp	r3, #1
 8002666:	d005      	beq.n	8002674 <HAL_GPIO_Init+0x40>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d130      	bne.n	80026d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	2203      	movs	r2, #3
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026aa:	2201      	movs	r2, #1
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	091b      	lsrs	r3, r3, #4
 80026c0:	f003 0201 	and.w	r2, r3, #1
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	2b03      	cmp	r3, #3
 80026e0:	d017      	beq.n	8002712 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	2203      	movs	r2, #3
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	4313      	orrs	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d123      	bne.n	8002766 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	08da      	lsrs	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3208      	adds	r2, #8
 8002726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800272a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	220f      	movs	r2, #15
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43db      	mvns	r3, r3
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	4013      	ands	r3, r2
 8002740:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	691a      	ldr	r2, [r3, #16]
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	4313      	orrs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	08da      	lsrs	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3208      	adds	r2, #8
 8002760:	6939      	ldr	r1, [r7, #16]
 8002762:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	2203      	movs	r2, #3
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	4013      	ands	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 0203 	and.w	r2, r3, #3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4313      	orrs	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 80bb 	beq.w	800291e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a8:	2300      	movs	r3, #0
 80027aa:	60bb      	str	r3, [r7, #8]
 80027ac:	4b64      	ldr	r3, [pc, #400]	; (8002940 <HAL_GPIO_Init+0x30c>)
 80027ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b0:	4a63      	ldr	r2, [pc, #396]	; (8002940 <HAL_GPIO_Init+0x30c>)
 80027b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027b6:	6453      	str	r3, [r2, #68]	; 0x44
 80027b8:	4b61      	ldr	r3, [pc, #388]	; (8002940 <HAL_GPIO_Init+0x30c>)
 80027ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027c4:	4a5f      	ldr	r2, [pc, #380]	; (8002944 <HAL_GPIO_Init+0x310>)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	220f      	movs	r2, #15
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a57      	ldr	r2, [pc, #348]	; (8002948 <HAL_GPIO_Init+0x314>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d031      	beq.n	8002854 <HAL_GPIO_Init+0x220>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a56      	ldr	r2, [pc, #344]	; (800294c <HAL_GPIO_Init+0x318>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d02b      	beq.n	8002850 <HAL_GPIO_Init+0x21c>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a55      	ldr	r2, [pc, #340]	; (8002950 <HAL_GPIO_Init+0x31c>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d025      	beq.n	800284c <HAL_GPIO_Init+0x218>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a54      	ldr	r2, [pc, #336]	; (8002954 <HAL_GPIO_Init+0x320>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d01f      	beq.n	8002848 <HAL_GPIO_Init+0x214>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a53      	ldr	r2, [pc, #332]	; (8002958 <HAL_GPIO_Init+0x324>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d019      	beq.n	8002844 <HAL_GPIO_Init+0x210>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a52      	ldr	r2, [pc, #328]	; (800295c <HAL_GPIO_Init+0x328>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d013      	beq.n	8002840 <HAL_GPIO_Init+0x20c>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a51      	ldr	r2, [pc, #324]	; (8002960 <HAL_GPIO_Init+0x32c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d00d      	beq.n	800283c <HAL_GPIO_Init+0x208>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a50      	ldr	r2, [pc, #320]	; (8002964 <HAL_GPIO_Init+0x330>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d007      	beq.n	8002838 <HAL_GPIO_Init+0x204>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a4f      	ldr	r2, [pc, #316]	; (8002968 <HAL_GPIO_Init+0x334>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d101      	bne.n	8002834 <HAL_GPIO_Init+0x200>
 8002830:	2308      	movs	r3, #8
 8002832:	e010      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002834:	2309      	movs	r3, #9
 8002836:	e00e      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002838:	2307      	movs	r3, #7
 800283a:	e00c      	b.n	8002856 <HAL_GPIO_Init+0x222>
 800283c:	2306      	movs	r3, #6
 800283e:	e00a      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002840:	2305      	movs	r3, #5
 8002842:	e008      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002844:	2304      	movs	r3, #4
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002848:	2303      	movs	r3, #3
 800284a:	e004      	b.n	8002856 <HAL_GPIO_Init+0x222>
 800284c:	2302      	movs	r3, #2
 800284e:	e002      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <HAL_GPIO_Init+0x222>
 8002854:	2300      	movs	r3, #0
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	f002 0203 	and.w	r2, r2, #3
 800285c:	0092      	lsls	r2, r2, #2
 800285e:	4093      	lsls	r3, r2
 8002860:	461a      	mov	r2, r3
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002868:	4936      	ldr	r1, [pc, #216]	; (8002944 <HAL_GPIO_Init+0x310>)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	089b      	lsrs	r3, r3, #2
 800286e:	3302      	adds	r3, #2
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002876:	4b3d      	ldr	r3, [pc, #244]	; (800296c <HAL_GPIO_Init+0x338>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	43db      	mvns	r3, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800289a:	4a34      	ldr	r2, [pc, #208]	; (800296c <HAL_GPIO_Init+0x338>)
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028a0:	4b32      	ldr	r3, [pc, #200]	; (800296c <HAL_GPIO_Init+0x338>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80028c4:	4a29      	ldr	r2, [pc, #164]	; (800296c <HAL_GPIO_Init+0x338>)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ca:	4b28      	ldr	r3, [pc, #160]	; (800296c <HAL_GPIO_Init+0x338>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	4013      	ands	r3, r2
 80028d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028ee:	4a1f      	ldr	r2, [pc, #124]	; (800296c <HAL_GPIO_Init+0x338>)
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028f4:	4b1d      	ldr	r3, [pc, #116]	; (800296c <HAL_GPIO_Init+0x338>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	4013      	ands	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002918:	4a14      	ldr	r2, [pc, #80]	; (800296c <HAL_GPIO_Init+0x338>)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	3301      	adds	r3, #1
 8002922:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	fa22 f303 	lsr.w	r3, r2, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	f47f ae88 	bne.w	8002644 <HAL_GPIO_Init+0x10>
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	371c      	adds	r7, #28
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	40023800 	.word	0x40023800
 8002944:	40013800 	.word	0x40013800
 8002948:	40020000 	.word	0x40020000
 800294c:	40020400 	.word	0x40020400
 8002950:	40020800 	.word	0x40020800
 8002954:	40020c00 	.word	0x40020c00
 8002958:	40021000 	.word	0x40021000
 800295c:	40021400 	.word	0x40021400
 8002960:	40021800 	.word	0x40021800
 8002964:	40021c00 	.word	0x40021c00
 8002968:	40022000 	.word	0x40022000
 800296c:	40013c00 	.word	0x40013c00

08002970 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002970:	b480      	push	{r7}
 8002972:	b087      	sub	sp, #28
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800297a:	2300      	movs	r3, #0
 800297c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800297e:	e0d1      	b.n	8002b24 <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002980:	2201      	movs	r2, #1
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	4013      	ands	r3, r2
 800298c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 80c4 	beq.w	8002b1e <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002996:	4a6a      	ldr	r2, [pc, #424]	; (8002b40 <HAL_GPIO_DeInit+0x1d0>)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	089b      	lsrs	r3, r3, #2
 800299c:	3302      	adds	r3, #2
 800299e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	220f      	movs	r2, #15
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4013      	ands	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a62      	ldr	r2, [pc, #392]	; (8002b44 <HAL_GPIO_DeInit+0x1d4>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d031      	beq.n	8002a24 <HAL_GPIO_DeInit+0xb4>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a61      	ldr	r2, [pc, #388]	; (8002b48 <HAL_GPIO_DeInit+0x1d8>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d02b      	beq.n	8002a20 <HAL_GPIO_DeInit+0xb0>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a60      	ldr	r2, [pc, #384]	; (8002b4c <HAL_GPIO_DeInit+0x1dc>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d025      	beq.n	8002a1c <HAL_GPIO_DeInit+0xac>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a5f      	ldr	r2, [pc, #380]	; (8002b50 <HAL_GPIO_DeInit+0x1e0>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d01f      	beq.n	8002a18 <HAL_GPIO_DeInit+0xa8>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a5e      	ldr	r2, [pc, #376]	; (8002b54 <HAL_GPIO_DeInit+0x1e4>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d019      	beq.n	8002a14 <HAL_GPIO_DeInit+0xa4>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4a5d      	ldr	r2, [pc, #372]	; (8002b58 <HAL_GPIO_DeInit+0x1e8>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d013      	beq.n	8002a10 <HAL_GPIO_DeInit+0xa0>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a5c      	ldr	r2, [pc, #368]	; (8002b5c <HAL_GPIO_DeInit+0x1ec>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d00d      	beq.n	8002a0c <HAL_GPIO_DeInit+0x9c>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a5b      	ldr	r2, [pc, #364]	; (8002b60 <HAL_GPIO_DeInit+0x1f0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d007      	beq.n	8002a08 <HAL_GPIO_DeInit+0x98>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a5a      	ldr	r2, [pc, #360]	; (8002b64 <HAL_GPIO_DeInit+0x1f4>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d101      	bne.n	8002a04 <HAL_GPIO_DeInit+0x94>
 8002a00:	2308      	movs	r3, #8
 8002a02:	e010      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a04:	2309      	movs	r3, #9
 8002a06:	e00e      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a08:	2307      	movs	r3, #7
 8002a0a:	e00c      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a0c:	2306      	movs	r3, #6
 8002a0e:	e00a      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a10:	2305      	movs	r3, #5
 8002a12:	e008      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a14:	2304      	movs	r3, #4
 8002a16:	e006      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e004      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	e002      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <HAL_GPIO_DeInit+0xb6>
 8002a24:	2300      	movs	r3, #0
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	f002 0203 	and.w	r2, r2, #3
 8002a2c:	0092      	lsls	r2, r2, #2
 8002a2e:	fa03 f202 	lsl.w	r2, r3, r2
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d132      	bne.n	8002a9e <HAL_GPIO_DeInit+0x12e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002a38:	4b4b      	ldr	r3, [pc, #300]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	4949      	ldr	r1, [pc, #292]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a42:	4013      	ands	r3, r2
 8002a44:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002a46:	4b48      	ldr	r3, [pc, #288]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	4946      	ldr	r1, [pc, #280]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a50:	4013      	ands	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002a54:	4b44      	ldr	r3, [pc, #272]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	4942      	ldr	r1, [pc, #264]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002a62:	4b41      	ldr	r3, [pc, #260]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	493f      	ldr	r1, [pc, #252]	; (8002b68 <HAL_GPIO_DeInit+0x1f8>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002a80:	4a2f      	ldr	r2, [pc, #188]	; (8002b40 <HAL_GPIO_DeInit+0x1d0>)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	089b      	lsrs	r3, r3, #2
 8002a86:	3302      	adds	r3, #2
 8002a88:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	43da      	mvns	r2, r3
 8002a90:	482b      	ldr	r0, [pc, #172]	; (8002b40 <HAL_GPIO_DeInit+0x1d0>)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	400a      	ands	r2, r1
 8002a98:	3302      	adds	r3, #2
 8002a9a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	2103      	movs	r1, #3
 8002aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	401a      	ands	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u));
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	08da      	lsrs	r2, r3, #3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3208      	adds	r2, #8
 8002abc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	220f      	movs	r2, #15
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	08d2      	lsrs	r2, r2, #3
 8002ad4:	4019      	ands	r1, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3208      	adds	r2, #8
 8002ada:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68da      	ldr	r2, [r3, #12]
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	2103      	movs	r1, #3
 8002ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	401a      	ands	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	2101      	movs	r1, #1
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	fa01 f303 	lsl.w	r3, r1, r3
 8002b00:	43db      	mvns	r3, r3
 8002b02:	401a      	ands	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	2103      	movs	r1, #3
 8002b12:	fa01 f303 	lsl.w	r3, r1, r3
 8002b16:	43db      	mvns	r3, r3
 8002b18:	401a      	ands	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	3301      	adds	r3, #1
 8002b22:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	fa22 f303 	lsr.w	r3, r2, r3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f47f af27 	bne.w	8002980 <HAL_GPIO_DeInit+0x10>
  }
}
 8002b32:	bf00      	nop
 8002b34:	bf00      	nop
 8002b36:	371c      	adds	r7, #28
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bc80      	pop	{r7}
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	40013800 	.word	0x40013800
 8002b44:	40020000 	.word	0x40020000
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	40020800 	.word	0x40020800
 8002b50:	40020c00 	.word	0x40020c00
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40021400 	.word	0x40021400
 8002b5c:	40021800 	.word	0x40021800
 8002b60:	40021c00 	.word	0x40021c00
 8002b64:	40022000 	.word	0x40022000
 8002b68:	40013c00 	.word	0x40013c00

08002b6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	460b      	mov	r3, r1
 8002b76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	887b      	ldrh	r3, [r7, #2]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d002      	beq.n	8002b8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b84:	2301      	movs	r3, #1
 8002b86:	73fb      	strb	r3, [r7, #15]
 8002b88:	e001      	b.n	8002b8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr

08002b9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	807b      	strh	r3, [r7, #2]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002baa:	787b      	ldrb	r3, [r7, #1]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bb0:	887a      	ldrh	r2, [r7, #2]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bb6:	e003      	b.n	8002bc0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bb8:	887b      	ldrh	r3, [r7, #2]
 8002bba:	041a      	lsls	r2, r3, #16
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	619a      	str	r2, [r3, #24]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
	...

08002bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e12b      	b.n	8002e36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d106      	bne.n	8002bf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7fd fdf0 	bl	80007d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2224      	movs	r2, #36	; 0x24
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c30:	f001 fed8 	bl	80049e4 <HAL_RCC_GetPCLK1Freq>
 8002c34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4a81      	ldr	r2, [pc, #516]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d807      	bhi.n	8002c50 <HAL_I2C_Init+0x84>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a80      	ldr	r2, [pc, #512]	; (8002e44 <HAL_I2C_Init+0x278>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	bf94      	ite	ls
 8002c48:	2301      	movls	r3, #1
 8002c4a:	2300      	movhi	r3, #0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	e006      	b.n	8002c5e <HAL_I2C_Init+0x92>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4a7d      	ldr	r2, [pc, #500]	; (8002e48 <HAL_I2C_Init+0x27c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	bf94      	ite	ls
 8002c58:	2301      	movls	r3, #1
 8002c5a:	2300      	movhi	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0e7      	b.n	8002e36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4a78      	ldr	r2, [pc, #480]	; (8002e4c <HAL_I2C_Init+0x280>)
 8002c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6e:	0c9b      	lsrs	r3, r3, #18
 8002c70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	4a6a      	ldr	r2, [pc, #424]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d802      	bhi.n	8002ca0 <HAL_I2C_Init+0xd4>
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	e009      	b.n	8002cb4 <HAL_I2C_Init+0xe8>
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ca6:	fb02 f303 	mul.w	r3, r2, r3
 8002caa:	4a69      	ldr	r2, [pc, #420]	; (8002e50 <HAL_I2C_Init+0x284>)
 8002cac:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb0:	099b      	lsrs	r3, r3, #6
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	430b      	orrs	r3, r1
 8002cba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	495c      	ldr	r1, [pc, #368]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002cd0:	428b      	cmp	r3, r1
 8002cd2:	d819      	bhi.n	8002d08 <HAL_I2C_Init+0x13c>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1e59      	subs	r1, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ce2:	1c59      	adds	r1, r3, #1
 8002ce4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ce8:	400b      	ands	r3, r1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <HAL_I2C_Init+0x138>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1e59      	subs	r1, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d02:	e051      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d04:	2304      	movs	r3, #4
 8002d06:	e04f      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d111      	bne.n	8002d34 <HAL_I2C_Init+0x168>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e58      	subs	r0, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	440b      	add	r3, r1
 8002d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf0c      	ite	eq
 8002d2c:	2301      	moveq	r3, #1
 8002d2e:	2300      	movne	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	e012      	b.n	8002d5a <HAL_I2C_Init+0x18e>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	1e58      	subs	r0, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6859      	ldr	r1, [r3, #4]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	0099      	lsls	r1, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf0c      	ite	eq
 8002d54:	2301      	moveq	r3, #1
 8002d56:	2300      	movne	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_I2C_Init+0x196>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e022      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10e      	bne.n	8002d88 <HAL_I2C_Init+0x1bc>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	1e58      	subs	r0, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6859      	ldr	r1, [r3, #4]
 8002d72:	460b      	mov	r3, r1
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	440b      	add	r3, r1
 8002d78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d86:	e00f      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1e58      	subs	r0, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6859      	ldr	r1, [r3, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	0099      	lsls	r1, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9e:	3301      	adds	r3, #1
 8002da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	6809      	ldr	r1, [r1, #0]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69da      	ldr	r2, [r3, #28]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6911      	ldr	r1, [r2, #16]
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	68d2      	ldr	r2, [r2, #12]
 8002de2:	4311      	orrs	r1, r2
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2220      	movs	r2, #32
 8002e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	000186a0 	.word	0x000186a0
 8002e44:	001e847f 	.word	0x001e847f
 8002e48:	003d08ff 	.word	0x003d08ff
 8002e4c:	431bde83 	.word	0x431bde83
 8002e50:	10624dd3 	.word	0x10624dd3

08002e54 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e56:	b08f      	sub	sp, #60	; 0x3c
 8002e58:	af0a      	add	r7, sp, #40	; 0x28
 8002e5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e10f      	b.n	8003086 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d106      	bne.n	8002e86 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f009 fd7f 	bl	800c984 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2203      	movs	r2, #3
 8002e8a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d102      	bne.n	8002ea0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f005 ff8b 	bl	8008dc0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	687e      	ldr	r6, [r7, #4]
 8002eb2:	466d      	mov	r5, sp
 8002eb4:	f106 0410 	add.w	r4, r6, #16
 8002eb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ebc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ebe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ec0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ec4:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ec8:	1d33      	adds	r3, r6, #4
 8002eca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ecc:	6838      	ldr	r0, [r7, #0]
 8002ece:	f005 fe6d 	bl	8008bac <USB_CoreInit>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e0d0      	b.n	8003086 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f005 ff78 	bl	8008de0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73fb      	strb	r3, [r7, #15]
 8002ef4:	e04a      	b.n	8002f8c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ef6:	7bfa      	ldrb	r2, [r7, #15]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	333d      	adds	r3, #61	; 0x3d
 8002f06:	2201      	movs	r2, #1
 8002f08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f0a:	7bfa      	ldrb	r2, [r7, #15]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	333c      	adds	r3, #60	; 0x3c
 8002f1a:	7bfa      	ldrb	r2, [r7, #15]
 8002f1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002f1e:	7bfa      	ldrb	r2, [r7, #15]
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
 8002f22:	b298      	uxth	r0, r3
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	1a9b      	subs	r3, r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	440b      	add	r3, r1
 8002f30:	3342      	adds	r3, #66	; 0x42
 8002f32:	4602      	mov	r2, r0
 8002f34:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f36:	7bfa      	ldrb	r2, [r7, #15]
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	00db      	lsls	r3, r3, #3
 8002f3e:	1a9b      	subs	r3, r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	440b      	add	r3, r1
 8002f44:	333f      	adds	r3, #63	; 0x3f
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f4a:	7bfa      	ldrb	r2, [r7, #15]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	3344      	adds	r3, #68	; 0x44
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f5e:	7bfa      	ldrb	r2, [r7, #15]
 8002f60:	6879      	ldr	r1, [r7, #4]
 8002f62:	4613      	mov	r3, r2
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	1a9b      	subs	r3, r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	3348      	adds	r3, #72	; 0x48
 8002f6e:	2200      	movs	r2, #0
 8002f70:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f72:	7bfa      	ldrb	r2, [r7, #15]
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	3350      	adds	r3, #80	; 0x50
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f86:	7bfb      	ldrb	r3, [r7, #15]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
 8002f8c:	7bfa      	ldrb	r2, [r7, #15]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d3af      	bcc.n	8002ef6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f96:	2300      	movs	r3, #0
 8002f98:	73fb      	strb	r3, [r7, #15]
 8002f9a:	e044      	b.n	8003026 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f9c:	7bfa      	ldrb	r2, [r7, #15]
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	1a9b      	subs	r3, r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002fae:	2200      	movs	r2, #0
 8002fb0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002fb2:	7bfa      	ldrb	r2, [r7, #15]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	1a9b      	subs	r3, r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	440b      	add	r3, r1
 8002fc0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002fc4:	7bfa      	ldrb	r2, [r7, #15]
 8002fc6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002fda:	2200      	movs	r2, #0
 8002fdc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002fde:	7bfa      	ldrb	r2, [r7, #15]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	1a9b      	subs	r3, r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800300a:	7bfa      	ldrb	r2, [r7, #15]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	3301      	adds	r3, #1
 8003024:	73fb      	strb	r3, [r7, #15]
 8003026:	7bfa      	ldrb	r2, [r7, #15]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	429a      	cmp	r2, r3
 800302e:	d3b5      	bcc.n	8002f9c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	687e      	ldr	r6, [r7, #4]
 8003038:	466d      	mov	r5, sp
 800303a:	f106 0410 	add.w	r4, r6, #16
 800303e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003040:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003042:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003044:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003046:	e894 0003 	ldmia.w	r4, {r0, r1}
 800304a:	e885 0003 	stmia.w	r5, {r0, r1}
 800304e:	1d33      	adds	r3, r6, #4
 8003050:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003052:	6838      	ldr	r0, [r7, #0]
 8003054:	f005 ff10 	bl	8008e78 <USB_DevInit>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d005      	beq.n	800306a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2202      	movs	r2, #2
 8003062:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e00d      	b.n	8003086 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f006 ff81 	bl	8009f86 <USB_DevDisconnect>

  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800308e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_PCD_Start+0x16>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e012      	b.n	80030ca <HAL_PCD_Start+0x3c>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f005 fe75 	bl	8008da0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f006 ff43 	bl	8009f46 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80030d2:	b590      	push	{r4, r7, lr}
 80030d4:	b08d      	sub	sp, #52	; 0x34
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f006 fffa 	bl	800a0e2 <USB_GetMode>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f040 838f 	bne.w	8003814 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f006 ff63 	bl	8009fc6 <USB_ReadInterrupts>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	f000 8385 	beq.w	8003812 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f006 ff5a 	bl	8009fc6 <USB_ReadInterrupts>
 8003112:	4603      	mov	r3, r0
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b02      	cmp	r3, #2
 800311a:	d107      	bne.n	800312c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f002 0202 	and.w	r2, r2, #2
 800312a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f006 ff48 	bl	8009fc6 <USB_ReadInterrupts>
 8003136:	4603      	mov	r3, r0
 8003138:	f003 0310 	and.w	r3, r3, #16
 800313c:	2b10      	cmp	r3, #16
 800313e:	d161      	bne.n	8003204 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	699a      	ldr	r2, [r3, #24]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 0210 	bic.w	r2, r2, #16
 800314e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003150:	6a3b      	ldr	r3, [r7, #32]
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	f003 020f 	and.w	r2, r3, #15
 800315c:	4613      	mov	r3, r2
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	4413      	add	r3, r2
 800316c:	3304      	adds	r3, #4
 800316e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	0c5b      	lsrs	r3, r3, #17
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	2b02      	cmp	r3, #2
 800317a:	d124      	bne.n	80031c6 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003182:	4013      	ands	r3, r2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d035      	beq.n	80031f4 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	091b      	lsrs	r3, r3, #4
 8003190:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003192:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003196:	b29b      	uxth	r3, r3
 8003198:	461a      	mov	r2, r3
 800319a:	6a38      	ldr	r0, [r7, #32]
 800319c:	f006 fd85 	bl	8009caa <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	091b      	lsrs	r3, r3, #4
 80031a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031ac:	441a      	add	r2, r3
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	699a      	ldr	r2, [r3, #24]
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	091b      	lsrs	r3, r3, #4
 80031ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031be:	441a      	add	r2, r3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	619a      	str	r2, [r3, #24]
 80031c4:	e016      	b.n	80031f4 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	0c5b      	lsrs	r3, r3, #17
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	2b06      	cmp	r3, #6
 80031d0:	d110      	bne.n	80031f4 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80031d8:	2208      	movs	r2, #8
 80031da:	4619      	mov	r1, r3
 80031dc:	6a38      	ldr	r0, [r7, #32]
 80031de:	f006 fd64 	bl	8009caa <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	699a      	ldr	r2, [r3, #24]
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031ee:	441a      	add	r2, r3
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 0210 	orr.w	r2, r2, #16
 8003202:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4618      	mov	r0, r3
 800320a:	f006 fedc 	bl	8009fc6 <USB_ReadInterrupts>
 800320e:	4603      	mov	r3, r0
 8003210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003214:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003218:	d16e      	bne.n	80032f8 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f006 fee1 	bl	8009fea <USB_ReadDevAllOutEpInterrupt>
 8003228:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800322a:	e062      	b.n	80032f2 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800322c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b00      	cmp	r3, #0
 8003234:	d057      	beq.n	80032e6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	4611      	mov	r1, r2
 8003240:	4618      	mov	r0, r3
 8003242:	f006 ff04 	bl	800a04e <USB_ReadDevOutEPInterrupt>
 8003246:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003254:	015a      	lsls	r2, r3, #5
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	4413      	add	r3, r2
 800325a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800325e:	461a      	mov	r2, r3
 8003260:	2301      	movs	r3, #1
 8003262:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003264:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fda2 	bl	8003db0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00c      	beq.n	8003290 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	015a      	lsls	r2, r3, #5
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	4413      	add	r3, r2
 800327e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003282:	461a      	mov	r2, r3
 8003284:	2308      	movs	r3, #8
 8003286:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003288:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 fe9c 	bl	8003fc8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	2b00      	cmp	r3, #0
 8003298:	d008      	beq.n	80032ac <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800329a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329c:	015a      	lsls	r2, r3, #5
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	4413      	add	r3, r2
 80032a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032a6:	461a      	mov	r2, r3
 80032a8:	2310      	movs	r3, #16
 80032aa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f003 0320 	and.w	r3, r3, #32
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d008      	beq.n	80032c8 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b8:	015a      	lsls	r2, r3, #5
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	4413      	add	r3, r2
 80032be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032c2:	461a      	mov	r2, r3
 80032c4:	2320      	movs	r3, #32
 80032c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d009      	beq.n	80032e6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	015a      	lsls	r2, r3, #5
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	4413      	add	r3, r2
 80032da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032de:	461a      	mov	r2, r3
 80032e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032e4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	3301      	adds	r3, #1
 80032ea:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80032ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ee:	085b      	lsrs	r3, r3, #1
 80032f0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80032f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d199      	bne.n	800322c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f006 fe62 	bl	8009fc6 <USB_ReadInterrupts>
 8003302:	4603      	mov	r3, r0
 8003304:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003308:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800330c:	f040 80c0 	bne.w	8003490 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f006 fe81 	bl	800a01c <USB_ReadDevAllInEpInterrupt>
 800331a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003320:	e0b2      	b.n	8003488 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 80a7 	beq.w	800347c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	4611      	mov	r1, r2
 8003338:	4618      	mov	r0, r3
 800333a:	f006 fea5 	bl	800a088 <USB_ReadDevInEPInterrupt>
 800333e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d057      	beq.n	80033fa <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800334a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334c:	f003 030f 	and.w	r3, r3, #15
 8003350:	2201      	movs	r2, #1
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800335e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	43db      	mvns	r3, r3
 8003364:	69f9      	ldr	r1, [r7, #28]
 8003366:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800336a:	4013      	ands	r3, r2
 800336c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	015a      	lsls	r2, r3, #5
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	4413      	add	r3, r2
 8003376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800337a:	461a      	mov	r2, r3
 800337c:	2301      	movs	r3, #1
 800337e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d132      	bne.n	80033ee <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800338c:	4613      	mov	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	1a9b      	subs	r3, r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	3348      	adds	r3, #72	; 0x48
 8003398:	6819      	ldr	r1, [r3, #0]
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800339e:	4613      	mov	r3, r2
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	1a9b      	subs	r3, r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4403      	add	r3, r0
 80033a8:	3344      	adds	r3, #68	; 0x44
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4419      	add	r1, r3
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033b2:	4613      	mov	r3, r2
 80033b4:	00db      	lsls	r3, r3, #3
 80033b6:	1a9b      	subs	r3, r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	4403      	add	r3, r0
 80033bc:	3348      	adds	r3, #72	; 0x48
 80033be:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80033c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d113      	bne.n	80033ee <HAL_PCD_IRQHandler+0x31c>
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ca:	4613      	mov	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	3350      	adds	r3, #80	; 0x50
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d108      	bne.n	80033ee <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6818      	ldr	r0, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80033e6:	461a      	mov	r2, r3
 80033e8:	2101      	movs	r1, #1
 80033ea:	f006 fea9 	bl	800a140 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80033ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	4619      	mov	r1, r3
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f009 fb54 	bl	800caa2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	f003 0308 	and.w	r3, r3, #8
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	4413      	add	r3, r2
 800340c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003410:	461a      	mov	r2, r3
 8003412:	2308      	movs	r3, #8
 8003414:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	015a      	lsls	r2, r3, #5
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	4413      	add	r3, r2
 8003428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800342c:	461a      	mov	r2, r3
 800342e:	2310      	movs	r3, #16
 8003430:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003438:	2b00      	cmp	r3, #0
 800343a:	d008      	beq.n	800344e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	015a      	lsls	r2, r3, #5
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	4413      	add	r3, r2
 8003444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003448:	461a      	mov	r2, r3
 800344a:	2340      	movs	r3, #64	; 0x40
 800344c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345a:	015a      	lsls	r2, r3, #5
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	4413      	add	r3, r2
 8003460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003464:	461a      	mov	r2, r3
 8003466:	2302      	movs	r3, #2
 8003468:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003474:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fc0c 	bl	8003c94 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347e:	3301      	adds	r3, #1
 8003480:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003484:	085b      	lsrs	r3, r3, #1
 8003486:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800348a:	2b00      	cmp	r3, #0
 800348c:	f47f af49 	bne.w	8003322 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f006 fd96 	bl	8009fc6 <USB_ReadInterrupts>
 800349a:	4603      	mov	r3, r0
 800349c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80034a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034a4:	d114      	bne.n	80034d0 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	69fa      	ldr	r2, [r7, #28]
 80034b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034b4:	f023 0301 	bic.w	r3, r3, #1
 80034b8:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f009 fb68 	bl	800cb90 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	695a      	ldr	r2, [r3, #20]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80034ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f006 fd76 	bl	8009fc6 <USB_ReadInterrupts>
 80034da:	4603      	mov	r3, r0
 80034dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034e4:	d112      	bne.n	800350c <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d102      	bne.n	80034fc <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f009 fb24 	bl	800cb44 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695a      	ldr	r2, [r3, #20]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800350a:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4618      	mov	r0, r3
 8003512:	f006 fd58 	bl	8009fc6 <USB_ReadInterrupts>
 8003516:	4603      	mov	r3, r0
 8003518:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800351c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003520:	f040 80c7 	bne.w	80036b2 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003532:	f023 0301 	bic.w	r3, r3, #1
 8003536:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2110      	movs	r1, #16
 800353e:	4618      	mov	r0, r3
 8003540:	f005 fdfe 	bl	8009140 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003544:	2300      	movs	r3, #0
 8003546:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003548:	e056      	b.n	80035f8 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800354a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800354c:	015a      	lsls	r2, r3, #5
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	4413      	add	r3, r2
 8003552:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003556:	461a      	mov	r2, r3
 8003558:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800355c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800355e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	4413      	add	r3, r2
 8003566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800356e:	0151      	lsls	r1, r2, #5
 8003570:	69fa      	ldr	r2, [r7, #28]
 8003572:	440a      	add	r2, r1
 8003574:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003578:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800357c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800357e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003580:	015a      	lsls	r2, r3, #5
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	4413      	add	r3, r2
 8003586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800358e:	0151      	lsls	r1, r2, #5
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	440a      	add	r2, r1
 8003594:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003598:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800359c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800359e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a0:	015a      	lsls	r2, r3, #5
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	4413      	add	r3, r2
 80035a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035aa:	461a      	mov	r2, r3
 80035ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80035b0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80035b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b4:	015a      	lsls	r2, r3, #5
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	4413      	add	r3, r2
 80035ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035c2:	0151      	lsls	r1, r2, #5
 80035c4:	69fa      	ldr	r2, [r7, #28]
 80035c6:	440a      	add	r2, r1
 80035c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80035cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035d0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80035d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d4:	015a      	lsls	r2, r3, #5
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	4413      	add	r3, r2
 80035da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035e2:	0151      	lsls	r1, r2, #5
 80035e4:	69fa      	ldr	r2, [r7, #28]
 80035e6:	440a      	add	r2, r1
 80035e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80035ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80035f0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f4:	3301      	adds	r3, #1
 80035f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035fe:	429a      	cmp	r2, r3
 8003600:	d3a3      	bcc.n	800354a <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	69fa      	ldr	r2, [r7, #28]
 800360c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003610:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003614:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	2b00      	cmp	r3, #0
 800361c:	d016      	beq.n	800364c <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003624:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003628:	69fa      	ldr	r2, [r7, #28]
 800362a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800362e:	f043 030b 	orr.w	r3, r3, #11
 8003632:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003644:	f043 030b 	orr.w	r3, r3, #11
 8003648:	6453      	str	r3, [r2, #68]	; 0x44
 800364a:	e015      	b.n	8003678 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003652:	695b      	ldr	r3, [r3, #20]
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800365a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800365e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003662:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003672:	f043 030b 	orr.w	r3, r3, #11
 8003676:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69fa      	ldr	r2, [r7, #28]
 8003682:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003686:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800368a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800369c:	461a      	mov	r2, r3
 800369e:	f006 fd4f 	bl	800a140 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	695a      	ldr	r2, [r3, #20]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80036b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f006 fc85 	bl	8009fc6 <USB_ReadInterrupts>
 80036bc:	4603      	mov	r3, r0
 80036be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036c6:	d124      	bne.n	8003712 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f006 fd15 	bl	800a0fc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f005 fd8e 	bl	80091f8 <USB_GetDevSpeed>
 80036dc:	4603      	mov	r3, r0
 80036de:	461a      	mov	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681c      	ldr	r4, [r3, #0]
 80036e8:	f001 f972 	bl	80049d0 <HAL_RCC_GetHCLKFreq>
 80036ec:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	461a      	mov	r2, r3
 80036f6:	4620      	mov	r0, r4
 80036f8:	f005 fab0 	bl	8008c5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f009 f9f8 	bl	800caf2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	695a      	ldr	r2, [r3, #20]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003710:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f006 fc55 	bl	8009fc6 <USB_ReadInterrupts>
 800371c:	4603      	mov	r3, r0
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b08      	cmp	r3, #8
 8003724:	d10a      	bne.n	800373c <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f009 f9d5 	bl	800cad6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695a      	ldr	r2, [r3, #20]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f002 0208 	and.w	r2, r2, #8
 800373a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f006 fc40 	bl	8009fc6 <USB_ReadInterrupts>
 8003746:	4603      	mov	r3, r0
 8003748:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800374c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003750:	d10f      	bne.n	8003772 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003752:	2300      	movs	r3, #0
 8003754:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	b2db      	uxtb	r3, r3
 800375a:	4619      	mov	r1, r3
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f009 fa37 	bl	800cbd0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695a      	ldr	r2, [r3, #20]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003770:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f006 fc25 	bl	8009fc6 <USB_ReadInterrupts>
 800377c:	4603      	mov	r3, r0
 800377e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003782:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003786:	d10f      	bne.n	80037a8 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	b2db      	uxtb	r3, r3
 8003790:	4619      	mov	r1, r3
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f009 fa0a 	bl	800cbac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80037a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f006 fc0a 	bl	8009fc6 <USB_ReadInterrupts>
 80037b2:	4603      	mov	r3, r0
 80037b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80037b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037bc:	d10a      	bne.n	80037d4 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f009 fa18 	bl	800cbf4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695a      	ldr	r2, [r3, #20]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80037d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4618      	mov	r0, r3
 80037da:	f006 fbf4 	bl	8009fc6 <USB_ReadInterrupts>
 80037de:	4603      	mov	r3, r0
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b04      	cmp	r3, #4
 80037e6:	d115      	bne.n	8003814 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d002      	beq.n	8003800 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f009 fa08 	bl	800cc10 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6859      	ldr	r1, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	430a      	orrs	r2, r1
 800380e:	605a      	str	r2, [r3, #4]
 8003810:	e000      	b.n	8003814 <HAL_PCD_IRQHandler+0x742>
      return;
 8003812:	bf00      	nop
    }
  }
}
 8003814:	3734      	adds	r7, #52	; 0x34
 8003816:	46bd      	mov	sp, r7
 8003818:	bd90      	pop	{r4, r7, pc}

0800381a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
 8003822:	460b      	mov	r3, r1
 8003824:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_PCD_SetAddress+0x1a>
 8003830:	2302      	movs	r3, #2
 8003832:	e013      	b.n	800385c <HAL_PCD_SetAddress+0x42>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	78fa      	ldrb	r2, [r7, #3]
 8003840:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	4611      	mov	r1, r2
 800384c:	4618      	mov	r0, r3
 800384e:	f006 fb55 	bl	8009efc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}

08003864 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	4608      	mov	r0, r1
 800386e:	4611      	mov	r1, r2
 8003870:	461a      	mov	r2, r3
 8003872:	4603      	mov	r3, r0
 8003874:	70fb      	strb	r3, [r7, #3]
 8003876:	460b      	mov	r3, r1
 8003878:	803b      	strh	r3, [r7, #0]
 800387a:	4613      	mov	r3, r2
 800387c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800387e:	2300      	movs	r3, #0
 8003880:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003882:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003886:	2b00      	cmp	r3, #0
 8003888:	da0f      	bge.n	80038aa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800388a:	78fb      	ldrb	r3, [r7, #3]
 800388c:	f003 020f 	and.w	r2, r3, #15
 8003890:	4613      	mov	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	3338      	adds	r3, #56	; 0x38
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4413      	add	r3, r2
 800389e:	3304      	adds	r3, #4
 80038a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2201      	movs	r2, #1
 80038a6:	705a      	strb	r2, [r3, #1]
 80038a8:	e00f      	b.n	80038ca <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	f003 020f 	and.w	r2, r3, #15
 80038b0:	4613      	mov	r3, r2
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	1a9b      	subs	r3, r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	4413      	add	r3, r2
 80038c0:	3304      	adds	r3, #4
 80038c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038ca:	78fb      	ldrb	r3, [r7, #3]
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038d6:	883a      	ldrh	r2, [r7, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	78ba      	ldrb	r2, [r7, #2]
 80038e0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	785b      	ldrb	r3, [r3, #1]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d004      	beq.n	80038f4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038f4:	78bb      	ldrb	r3, [r7, #2]
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d102      	bne.n	8003900 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_PCD_EP_Open+0xaa>
 800390a:	2302      	movs	r3, #2
 800390c:	e00e      	b.n	800392c <HAL_PCD_EP_Open+0xc8>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68f9      	ldr	r1, [r7, #12]
 800391c:	4618      	mov	r0, r3
 800391e:	f005 fc8f 	bl	8009240 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800392a:	7afb      	ldrb	r3, [r7, #11]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	460b      	mov	r3, r1
 800393e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003940:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003944:	2b00      	cmp	r3, #0
 8003946:	da0f      	bge.n	8003968 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003948:	78fb      	ldrb	r3, [r7, #3]
 800394a:	f003 020f 	and.w	r2, r3, #15
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	3338      	adds	r3, #56	; 0x38
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	4413      	add	r3, r2
 800395c:	3304      	adds	r3, #4
 800395e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2201      	movs	r2, #1
 8003964:	705a      	strb	r2, [r3, #1]
 8003966:	e00f      	b.n	8003988 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	f003 020f 	and.w	r2, r3, #15
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	1a9b      	subs	r3, r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	4413      	add	r3, r2
 800397e:	3304      	adds	r3, #4
 8003980:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003988:	78fb      	ldrb	r3, [r7, #3]
 800398a:	f003 030f 	and.w	r3, r3, #15
 800398e:	b2da      	uxtb	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800399a:	2b01      	cmp	r3, #1
 800399c:	d101      	bne.n	80039a2 <HAL_PCD_EP_Close+0x6e>
 800399e:	2302      	movs	r3, #2
 80039a0:	e00e      	b.n	80039c0 <HAL_PCD_EP_Close+0x8c>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68f9      	ldr	r1, [r7, #12]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f005 fccb 	bl	800934c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	607a      	str	r2, [r7, #4]
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	460b      	mov	r3, r1
 80039d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039d8:	7afb      	ldrb	r3, [r7, #11]
 80039da:	f003 020f 	and.w	r2, r3, #15
 80039de:	4613      	mov	r3, r2
 80039e0:	00db      	lsls	r3, r3, #3
 80039e2:	1a9b      	subs	r3, r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4413      	add	r3, r2
 80039ee:	3304      	adds	r3, #4
 80039f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2200      	movs	r2, #0
 8003a02:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	2200      	movs	r2, #0
 8003a08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a0a:	7afb      	ldrb	r3, [r7, #11]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	b2da      	uxtb	r2, r3
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d102      	bne.n	8003a24 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a24:	7afb      	ldrb	r3, [r7, #11]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d109      	bne.n	8003a42 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	461a      	mov	r2, r3
 8003a3a:	6979      	ldr	r1, [r7, #20]
 8003a3c:	f005 ffa6 	bl	800998c <USB_EP0StartXfer>
 8003a40:	e008      	b.n	8003a54 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	6979      	ldr	r1, [r7, #20]
 8003a50:	f005 fd58 	bl	8009504 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3718      	adds	r7, #24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
 8003a66:	460b      	mov	r3, r1
 8003a68:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a6a:	78fb      	ldrb	r3, [r7, #3]
 8003a6c:	f003 020f 	and.w	r2, r3, #15
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003a80:	681b      	ldr	r3, [r3, #0]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bc80      	pop	{r7}
 8003a8a:	4770      	bx	lr

08003a8c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	607a      	str	r2, [r7, #4]
 8003a96:	603b      	str	r3, [r7, #0]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a9c:	7afb      	ldrb	r3, [r7, #11]
 8003a9e:	f003 020f 	and.w	r2, r3, #15
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	1a9b      	subs	r3, r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	3338      	adds	r3, #56	; 0x38
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4413      	add	r3, r2
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003acc:	7afb      	ldrb	r3, [r7, #11]
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d102      	bne.n	8003ae6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ae6:	7afb      	ldrb	r3, [r7, #11]
 8003ae8:	f003 030f 	and.w	r3, r3, #15
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d109      	bne.n	8003b04 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	461a      	mov	r2, r3
 8003afc:	6979      	ldr	r1, [r7, #20]
 8003afe:	f005 ff45 	bl	800998c <USB_EP0StartXfer>
 8003b02:	e008      	b.n	8003b16 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6818      	ldr	r0, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	461a      	mov	r2, r3
 8003b10:	6979      	ldr	r1, [r7, #20]
 8003b12:	f005 fcf7 	bl	8009504 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	460b      	mov	r3, r1
 8003b2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b2c:	78fb      	ldrb	r3, [r7, #3]
 8003b2e:	f003 020f 	and.w	r2, r3, #15
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d901      	bls.n	8003b3e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e050      	b.n	8003be0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	da0f      	bge.n	8003b66 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b46:	78fb      	ldrb	r3, [r7, #3]
 8003b48:	f003 020f 	and.w	r2, r3, #15
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	1a9b      	subs	r3, r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	3338      	adds	r3, #56	; 0x38
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	4413      	add	r3, r2
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	705a      	strb	r2, [r3, #1]
 8003b64:	e00d      	b.n	8003b82 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b66:	78fa      	ldrb	r2, [r7, #3]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	4413      	add	r3, r2
 8003b78:	3304      	adds	r3, #4
 8003b7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2201      	movs	r2, #1
 8003b86:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b88:	78fb      	ldrb	r3, [r7, #3]
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	b2da      	uxtb	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_PCD_EP_SetStall+0x82>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e01e      	b.n	8003be0 <HAL_PCD_EP_SetStall+0xc0>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68f9      	ldr	r1, [r7, #12]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f006 f8d1 	bl	8009d58 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003bb6:	78fb      	ldrb	r3, [r7, #3]
 8003bb8:	f003 030f 	and.w	r3, r3, #15
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10a      	bne.n	8003bd6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6818      	ldr	r0, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	b2d9      	uxtb	r1, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	f006 fab5 	bl	800a140 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	f003 020f 	and.w	r2, r3, #15
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d901      	bls.n	8003c06 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e042      	b.n	8003c8c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	da0f      	bge.n	8003c2e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c0e:	78fb      	ldrb	r3, [r7, #3]
 8003c10:	f003 020f 	and.w	r2, r3, #15
 8003c14:	4613      	mov	r3, r2
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	3338      	adds	r3, #56	; 0x38
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	4413      	add	r3, r2
 8003c22:	3304      	adds	r3, #4
 8003c24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	705a      	strb	r2, [r3, #1]
 8003c2c:	e00f      	b.n	8003c4e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c2e:	78fb      	ldrb	r3, [r7, #3]
 8003c30:	f003 020f 	and.w	r2, r3, #15
 8003c34:	4613      	mov	r3, r2
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	1a9b      	subs	r3, r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	4413      	add	r3, r2
 8003c44:	3304      	adds	r3, #4
 8003c46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c54:	78fb      	ldrb	r3, [r7, #3]
 8003c56:	f003 030f 	and.w	r3, r3, #15
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d101      	bne.n	8003c6e <HAL_PCD_EP_ClrStall+0x86>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	e00e      	b.n	8003c8c <HAL_PCD_EP_ClrStall+0xa4>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68f9      	ldr	r1, [r7, #12]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f006 f8d8 	bl	8009e32 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b08a      	sub	sp, #40	; 0x28
 8003c98:	af02      	add	r7, sp, #8
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	4613      	mov	r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	1a9b      	subs	r3, r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	3338      	adds	r3, #56	; 0x38
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	3304      	adds	r3, #4
 8003cba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	699a      	ldr	r2, [r3, #24]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d901      	bls.n	8003ccc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e06c      	b.n	8003da6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	695a      	ldr	r2, [r3, #20]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d902      	bls.n	8003ce8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	3303      	adds	r3, #3
 8003cec:	089b      	lsrs	r3, r3, #2
 8003cee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003cf0:	e02b      	b.n	8003d4a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	695a      	ldr	r2, [r3, #20]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	69fa      	ldr	r2, [r7, #28]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d902      	bls.n	8003d0e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	3303      	adds	r3, #3
 8003d12:	089b      	lsrs	r3, r3, #2
 8003d14:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	68d9      	ldr	r1, [r3, #12]
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	9300      	str	r3, [sp, #0]
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	6978      	ldr	r0, [r7, #20]
 8003d2e:	f005 ff7f 	bl	8009c30 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	68da      	ldr	r2, [r3, #12]
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	441a      	add	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	699a      	ldr	r2, [r3, #24]
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	441a      	add	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	015a      	lsls	r2, r3, #5
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	4413      	add	r3, r2
 8003d52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d809      	bhi.n	8003d74 <PCD_WriteEmptyTxFifo+0xe0>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	699a      	ldr	r2, [r3, #24]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d203      	bcs.n	8003d74 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1be      	bne.n	8003cf2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	695a      	ldr	r2, [r3, #20]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d811      	bhi.n	8003da4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	2201      	movs	r2, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	6939      	ldr	r1, [r7, #16]
 8003d9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003da0:	4013      	ands	r3, r2
 8003da2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
	...

08003db0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	333c      	adds	r3, #60	; 0x3c
 8003dc8:	3304      	adds	r3, #4
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	015a      	lsls	r2, r3, #5
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	f040 80a0 	bne.w	8003f28 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d015      	beq.n	8003e1e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	4a72      	ldr	r2, [pc, #456]	; (8003fc0 <PCD_EP_OutXfrComplete_int+0x210>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	f240 80dd 	bls.w	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 80d7 	beq.w	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	015a      	lsls	r2, r3, #5
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	4413      	add	r3, r2
 8003e10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e14:	461a      	mov	r2, r3
 8003e16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e1a:	6093      	str	r3, [r2, #8]
 8003e1c:	e0cb      	b.n	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f003 0320 	and.w	r3, r3, #32
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d009      	beq.n	8003e3c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	015a      	lsls	r2, r3, #5
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	4413      	add	r3, r2
 8003e30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e34:	461a      	mov	r2, r3
 8003e36:	2320      	movs	r3, #32
 8003e38:	6093      	str	r3, [r2, #8]
 8003e3a:	e0bc      	b.n	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f040 80b7 	bne.w	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4a5d      	ldr	r2, [pc, #372]	; (8003fc0 <PCD_EP_OutXfrComplete_int+0x210>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d90f      	bls.n	8003e70 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00a      	beq.n	8003e70 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	015a      	lsls	r2, r3, #5
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	4413      	add	r3, r2
 8003e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e66:	461a      	mov	r2, r3
 8003e68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e6c:	6093      	str	r3, [r2, #8]
 8003e6e:	e0a2      	b.n	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	4613      	mov	r3, r2
 8003e76:	00db      	lsls	r3, r3, #3
 8003e78:	1a9b      	subs	r3, r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003e82:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	0159      	lsls	r1, r3, #5
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	440b      	add	r3, r1
 8003e8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003e96:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	1a9b      	subs	r3, r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4403      	add	r3, r0
 8003ea6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003eaa:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003ebe:	6819      	ldr	r1, [r3, #0]
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4403      	add	r3, r0
 8003ece:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4419      	add	r1, r3
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	4613      	mov	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4403      	add	r3, r0
 8003ee4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003ee8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d114      	bne.n	8003f1a <PCD_EP_OutXfrComplete_int+0x16a>
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	1a9b      	subs	r3, r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d108      	bne.n	8003f1a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6818      	ldr	r0, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003f12:	461a      	mov	r2, r3
 8003f14:	2101      	movs	r1, #1
 8003f16:	f006 f913 	bl	800a140 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	4619      	mov	r1, r3
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f008 fda3 	bl	800ca6c <HAL_PCD_DataOutStageCallback>
 8003f26:	e046      	b.n	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4a26      	ldr	r2, [pc, #152]	; (8003fc4 <PCD_EP_OutXfrComplete_int+0x214>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d124      	bne.n	8003f7a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	015a      	lsls	r2, r3, #5
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f46:	461a      	mov	r2, r3
 8003f48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f4c:	6093      	str	r3, [r2, #8]
 8003f4e:	e032      	b.n	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f003 0320 	and.w	r3, r3, #32
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d008      	beq.n	8003f6c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	015a      	lsls	r2, r3, #5
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	4413      	add	r3, r2
 8003f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f66:	461a      	mov	r2, r3
 8003f68:	2320      	movs	r3, #32
 8003f6a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	4619      	mov	r1, r3
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f008 fd7a 	bl	800ca6c <HAL_PCD_DataOutStageCallback>
 8003f78:	e01d      	b.n	8003fb6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d114      	bne.n	8003faa <PCD_EP_OutXfrComplete_int+0x1fa>
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	4613      	mov	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d108      	bne.n	8003faa <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6818      	ldr	r0, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	f006 f8cb 	bl	800a140 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	4619      	mov	r1, r3
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f008 fd5b 	bl	800ca6c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	4f54300a 	.word	0x4f54300a
 8003fc4:	4f54310a 	.word	0x4f54310a

08003fc8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	333c      	adds	r3, #60	; 0x3c
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	4a15      	ldr	r2, [pc, #84]	; (8004050 <PCD_EP_OutSetupPacket_int+0x88>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d90e      	bls.n	800401c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004004:	2b00      	cmp	r3, #0
 8004006:	d009      	beq.n	800401c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	015a      	lsls	r2, r3, #5
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	4413      	add	r3, r2
 8004010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004014:	461a      	mov	r2, r3
 8004016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800401a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f008 fd13 	bl	800ca48 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	4a0a      	ldr	r2, [pc, #40]	; (8004050 <PCD_EP_OutSetupPacket_int+0x88>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d90c      	bls.n	8004044 <PCD_EP_OutSetupPacket_int+0x7c>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d108      	bne.n	8004044 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800403c:	461a      	mov	r2, r3
 800403e:	2101      	movs	r1, #1
 8004040:	f006 f87e 	bl	800a140 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	4f54300a 	.word	0x4f54300a

08004054 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	70fb      	strb	r3, [r7, #3]
 8004060:	4613      	mov	r3, r2
 8004062:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800406c:	78fb      	ldrb	r3, [r7, #3]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d107      	bne.n	8004082 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004072:	883b      	ldrh	r3, [r7, #0]
 8004074:	0419      	lsls	r1, r3, #16
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	430a      	orrs	r2, r1
 800407e:	629a      	str	r2, [r3, #40]	; 0x28
 8004080:	e028      	b.n	80040d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004088:	0c1b      	lsrs	r3, r3, #16
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	4413      	add	r3, r2
 800408e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004090:	2300      	movs	r3, #0
 8004092:	73fb      	strb	r3, [r7, #15]
 8004094:	e00d      	b.n	80040b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	7bfb      	ldrb	r3, [r7, #15]
 800409c:	3340      	adds	r3, #64	; 0x40
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	4413      	add	r3, r2
 80040aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80040ac:	7bfb      	ldrb	r3, [r7, #15]
 80040ae:	3301      	adds	r3, #1
 80040b0:	73fb      	strb	r3, [r7, #15]
 80040b2:	7bfa      	ldrb	r2, [r7, #15]
 80040b4:	78fb      	ldrb	r3, [r7, #3]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d3ec      	bcc.n	8004096 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80040bc:	883b      	ldrh	r3, [r7, #0]
 80040be:	0418      	lsls	r0, r3, #16
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6819      	ldr	r1, [r3, #0]
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	4302      	orrs	r2, r0
 80040cc:	3340      	adds	r3, #64	; 0x40
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr

080040e0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	887a      	ldrh	r2, [r7, #2]
 80040f2:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bc80      	pop	{r7}
 80040fe:	4770      	bx	lr

08004100 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08a      	sub	sp, #40	; 0x28
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e236      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d050      	beq.n	80041c0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800411e:	4b9e      	ldr	r3, [pc, #632]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 030c 	and.w	r3, r3, #12
 8004126:	2b04      	cmp	r3, #4
 8004128:	d00c      	beq.n	8004144 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800412a:	4b9b      	ldr	r3, [pc, #620]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004132:	2b08      	cmp	r3, #8
 8004134:	d112      	bne.n	800415c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004136:	4b98      	ldr	r3, [pc, #608]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800413e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004142:	d10b      	bne.n	800415c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004144:	4b94      	ldr	r3, [pc, #592]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d036      	beq.n	80041be <HAL_RCC_OscConfig+0xbe>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d132      	bne.n	80041be <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e211      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	4b8e      	ldr	r3, [pc, #568]	; (800439c <HAL_RCC_OscConfig+0x29c>)
 8004162:	b2d2      	uxtb	r2, r2
 8004164:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d013      	beq.n	8004196 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416e:	f7fd fcad 	bl	8001acc <HAL_GetTick>
 8004172:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004176:	f7fd fca9 	bl	8001acc <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	6a3b      	ldr	r3, [r7, #32]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b64      	cmp	r3, #100	; 0x64
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e1fb      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004188:	4b83      	ldr	r3, [pc, #524]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x76>
 8004194:	e014      	b.n	80041c0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004196:	f7fd fc99 	bl	8001acc <HAL_GetTick>
 800419a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800419e:	f7fd fc95 	bl	8001acc <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b64      	cmp	r3, #100	; 0x64
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e1e7      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041b0:	4b79      	ldr	r3, [pc, #484]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1f0      	bne.n	800419e <HAL_RCC_OscConfig+0x9e>
 80041bc:	e000      	b.n	80041c0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041be:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d077      	beq.n	80042bc <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041cc:	4b72      	ldr	r3, [pc, #456]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 030c 	and.w	r3, r3, #12
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00b      	beq.n	80041f0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041d8:	4b6f      	ldr	r3, [pc, #444]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041e0:	2b08      	cmp	r3, #8
 80041e2:	d126      	bne.n	8004232 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041e4:	4b6c      	ldr	r3, [pc, #432]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d120      	bne.n	8004232 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041f0:	4b69      	ldr	r3, [pc, #420]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d005      	beq.n	8004208 <HAL_RCC_OscConfig+0x108>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	2b01      	cmp	r3, #1
 8004202:	d001      	beq.n	8004208 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e1bb      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004208:	4b63      	ldr	r3, [pc, #396]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	21f8      	movs	r1, #248	; 0xf8
 8004216:	61b9      	str	r1, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004218:	69b9      	ldr	r1, [r7, #24]
 800421a:	fa91 f1a1 	rbit	r1, r1
 800421e:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004220:	6979      	ldr	r1, [r7, #20]
 8004222:	fab1 f181 	clz	r1, r1
 8004226:	b2c9      	uxtb	r1, r1
 8004228:	408b      	lsls	r3, r1
 800422a:	495b      	ldr	r1, [pc, #364]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800422c:	4313      	orrs	r3, r2
 800422e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004230:	e044      	b.n	80042bc <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d02a      	beq.n	8004290 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800423a:	4b59      	ldr	r3, [pc, #356]	; (80043a0 <HAL_RCC_OscConfig+0x2a0>)
 800423c:	2201      	movs	r2, #1
 800423e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004240:	f7fd fc44 	bl	8001acc <HAL_GetTick>
 8004244:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004248:	f7fd fc40 	bl	8001acc <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e192      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800425a:	4b4f      	ldr	r3, [pc, #316]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004266:	4b4c      	ldr	r3, [pc, #304]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	21f8      	movs	r1, #248	; 0xf8
 8004274:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004276:	6939      	ldr	r1, [r7, #16]
 8004278:	fa91 f1a1 	rbit	r1, r1
 800427c:	60f9      	str	r1, [r7, #12]
  return result;
 800427e:	68f9      	ldr	r1, [r7, #12]
 8004280:	fab1 f181 	clz	r1, r1
 8004284:	b2c9      	uxtb	r1, r1
 8004286:	408b      	lsls	r3, r1
 8004288:	4943      	ldr	r1, [pc, #268]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800428a:	4313      	orrs	r3, r2
 800428c:	600b      	str	r3, [r1, #0]
 800428e:	e015      	b.n	80042bc <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004290:	4b43      	ldr	r3, [pc, #268]	; (80043a0 <HAL_RCC_OscConfig+0x2a0>)
 8004292:	2200      	movs	r2, #0
 8004294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004296:	f7fd fc19 	bl	8001acc <HAL_GetTick>
 800429a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800429e:	f7fd fc15 	bl	8001acc <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	6a3b      	ldr	r3, [r7, #32]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e167      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042b0:	4b39      	ldr	r3, [pc, #228]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1f0      	bne.n	800429e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d030      	beq.n	800432a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d016      	beq.n	80042fe <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042d0:	4b34      	ldr	r3, [pc, #208]	; (80043a4 <HAL_RCC_OscConfig+0x2a4>)
 80042d2:	2201      	movs	r2, #1
 80042d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d6:	f7fd fbf9 	bl	8001acc <HAL_GetTick>
 80042da:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042dc:	e008      	b.n	80042f0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042de:	f7fd fbf5 	bl	8001acc <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	6a3b      	ldr	r3, [r7, #32]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e147      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042f0:	4b29      	ldr	r3, [pc, #164]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 80042f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0f0      	beq.n	80042de <HAL_RCC_OscConfig+0x1de>
 80042fc:	e015      	b.n	800432a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042fe:	4b29      	ldr	r3, [pc, #164]	; (80043a4 <HAL_RCC_OscConfig+0x2a4>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004304:	f7fd fbe2 	bl	8001acc <HAL_GetTick>
 8004308:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800430c:	f7fd fbde 	bl	8001acc <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e130      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800431e:	4b1e      	ldr	r3, [pc, #120]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0304 	and.w	r3, r3, #4
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 8087 	beq.w	8004446 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004338:	2300      	movs	r3, #0
 800433a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800433e:	4b16      	ldr	r3, [pc, #88]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d110      	bne.n	800436c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800434a:	2300      	movs	r3, #0
 800434c:	60bb      	str	r3, [r7, #8]
 800434e:	4b12      	ldr	r3, [pc, #72]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	4a11      	ldr	r2, [pc, #68]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 8004354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004358:	6413      	str	r3, [r2, #64]	; 0x40
 800435a:	4b0f      	ldr	r3, [pc, #60]	; (8004398 <HAL_RCC_OscConfig+0x298>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004362:	60bb      	str	r3, [r7, #8]
 8004364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004366:	2301      	movs	r3, #1
 8004368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800436c:	4b0e      	ldr	r3, [pc, #56]	; (80043a8 <HAL_RCC_OscConfig+0x2a8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a0d      	ldr	r2, [pc, #52]	; (80043a8 <HAL_RCC_OscConfig+0x2a8>)
 8004372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004376:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004378:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <HAL_RCC_OscConfig+0x2a8>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d122      	bne.n	80043ca <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004384:	4b08      	ldr	r3, [pc, #32]	; (80043a8 <HAL_RCC_OscConfig+0x2a8>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a07      	ldr	r2, [pc, #28]	; (80043a8 <HAL_RCC_OscConfig+0x2a8>)
 800438a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800438e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004390:	f7fd fb9c 	bl	8001acc <HAL_GetTick>
 8004394:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004396:	e012      	b.n	80043be <HAL_RCC_OscConfig+0x2be>
 8004398:	40023800 	.word	0x40023800
 800439c:	40023802 	.word	0x40023802
 80043a0:	42470000 	.word	0x42470000
 80043a4:	42470e80 	.word	0x42470e80
 80043a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ac:	f7fd fb8e 	bl	8001acc <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e0e0      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043be:	4b72      	ldr	r3, [pc, #456]	; (8004588 <HAL_RCC_OscConfig+0x488>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689a      	ldr	r2, [r3, #8]
 80043ce:	4b6f      	ldr	r3, [pc, #444]	; (800458c <HAL_RCC_OscConfig+0x48c>)
 80043d0:	b2d2      	uxtb	r2, r2
 80043d2:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d015      	beq.n	8004408 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043dc:	f7fd fb76 	bl	8001acc <HAL_GetTick>
 80043e0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e2:	e00a      	b.n	80043fa <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043e4:	f7fd fb72 	bl	8001acc <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e0c2      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fa:	4b65      	ldr	r3, [pc, #404]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0ee      	beq.n	80043e4 <HAL_RCC_OscConfig+0x2e4>
 8004406:	e014      	b.n	8004432 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004408:	f7fd fb60 	bl	8001acc <HAL_GetTick>
 800440c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800440e:	e00a      	b.n	8004426 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004410:	f7fd fb5c 	bl	8001acc <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	f241 3288 	movw	r2, #5000	; 0x1388
 800441e:	4293      	cmp	r3, r2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e0ac      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004426:	4b5a      	ldr	r3, [pc, #360]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 8004428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1ee      	bne.n	8004410 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004432:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004436:	2b01      	cmp	r3, #1
 8004438:	d105      	bne.n	8004446 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800443a:	4b55      	ldr	r3, [pc, #340]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	4a54      	ldr	r2, [pc, #336]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 8004440:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004444:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	2b00      	cmp	r3, #0
 800444c:	f000 8097 	beq.w	800457e <HAL_RCC_OscConfig+0x47e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004450:	4b4f      	ldr	r3, [pc, #316]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f003 030c 	and.w	r3, r3, #12
 8004458:	2b08      	cmp	r3, #8
 800445a:	d061      	beq.n	8004520 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	2b02      	cmp	r3, #2
 8004462:	d146      	bne.n	80044f2 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004464:	4b4b      	ldr	r3, [pc, #300]	; (8004594 <HAL_RCC_OscConfig+0x494>)
 8004466:	2200      	movs	r2, #0
 8004468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446a:	f7fd fb2f 	bl	8001acc <HAL_GetTick>
 800446e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004472:	f7fd fb2b 	bl	8001acc <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b64      	cmp	r3, #100	; 0x64
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e07d      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004484:	4b42      	ldr	r3, [pc, #264]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1f0      	bne.n	8004472 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004490:	4b3f      	ldr	r3, [pc, #252]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	4b40      	ldr	r3, [pc, #256]	; (8004598 <HAL_RCC_OscConfig+0x498>)
 8004496:	4013      	ands	r3, r2
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	69d1      	ldr	r1, [r2, #28]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6a12      	ldr	r2, [r2, #32]
 80044a0:	4311      	orrs	r1, r2
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044a6:	0192      	lsls	r2, r2, #6
 80044a8:	4311      	orrs	r1, r2
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044ae:	0612      	lsls	r2, r2, #24
 80044b0:	4311      	orrs	r1, r2
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80044b6:	0852      	lsrs	r2, r2, #1
 80044b8:	3a01      	subs	r2, #1
 80044ba:	0412      	lsls	r2, r2, #16
 80044bc:	430a      	orrs	r2, r1
 80044be:	4934      	ldr	r1, [pc, #208]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c4:	4b33      	ldr	r3, [pc, #204]	; (8004594 <HAL_RCC_OscConfig+0x494>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ca:	f7fd faff 	bl	8001acc <HAL_GetTick>
 80044ce:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d2:	f7fd fafb 	bl	8001acc <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b64      	cmp	r3, #100	; 0x64
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e04d      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e4:	4b2a      	ldr	r3, [pc, #168]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0f0      	beq.n	80044d2 <HAL_RCC_OscConfig+0x3d2>
 80044f0:	e045      	b.n	800457e <HAL_RCC_OscConfig+0x47e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f2:	4b28      	ldr	r3, [pc, #160]	; (8004594 <HAL_RCC_OscConfig+0x494>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f8:	f7fd fae8 	bl	8001acc <HAL_GetTick>
 80044fc:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004500:	f7fd fae4 	bl	8001acc <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b64      	cmp	r3, #100	; 0x64
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e036      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004512:	4b1f      	ldr	r3, [pc, #124]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x400>
 800451e:	e02e      	b.n	800457e <HAL_RCC_OscConfig+0x47e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d101      	bne.n	800452c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e029      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800452c:	4b18      	ldr	r3, [pc, #96]	; (8004590 <HAL_RCC_OscConfig+0x490>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	429a      	cmp	r2, r3
 800453e:	d11c      	bne.n	800457a <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800454a:	429a      	cmp	r2, r3
 800454c:	d115      	bne.n	800457a <HAL_RCC_OscConfig+0x47a>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	099b      	lsrs	r3, r3, #6
 8004552:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800455a:	429a      	cmp	r2, r3
 800455c:	d10d      	bne.n	800457a <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004568:	429a      	cmp	r2, r3
 800456a:	d106      	bne.n	800457a <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004576:	429a      	cmp	r2, r3
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x47e>
        {
          return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3728      	adds	r7, #40	; 0x28
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	40007000 	.word	0x40007000
 800458c:	40023870 	.word	0x40023870
 8004590:	40023800 	.word	0x40023800
 8004594:	42470060 	.word	0x42470060
 8004598:	f0bc8000 	.word	0xf0bc8000

0800459c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e0d2      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045b0:	4b6b      	ldr	r3, [pc, #428]	; (8004760 <HAL_RCC_ClockConfig+0x1c4>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 030f 	and.w	r3, r3, #15
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d90c      	bls.n	80045d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045be:	4b68      	ldr	r3, [pc, #416]	; (8004760 <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	b2d2      	uxtb	r2, r2
 80045c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c6:	4b66      	ldr	r3, [pc, #408]	; (8004760 <HAL_RCC_ClockConfig+0x1c4>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d001      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e0be      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d020      	beq.n	8004626 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045f0:	4b5c      	ldr	r3, [pc, #368]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	4a5b      	ldr	r2, [pc, #364]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 80045f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80045fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0308 	and.w	r3, r3, #8
 8004604:	2b00      	cmp	r3, #0
 8004606:	d005      	beq.n	8004614 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004608:	4b56      	ldr	r3, [pc, #344]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4a55      	ldr	r2, [pc, #340]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 800460e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004612:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004614:	4b53      	ldr	r3, [pc, #332]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	4950      	ldr	r1, [pc, #320]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004622:	4313      	orrs	r3, r2
 8004624:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d040      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d107      	bne.n	800464a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463a:	4b4a      	ldr	r3, [pc, #296]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d115      	bne.n	8004672 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e085      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2b02      	cmp	r3, #2
 8004650:	d107      	bne.n	8004662 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004652:	4b44      	ldr	r3, [pc, #272]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e079      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004662:	4b40      	ldr	r3, [pc, #256]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e071      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004672:	4b3c      	ldr	r3, [pc, #240]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f023 0203 	bic.w	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	4939      	ldr	r1, [pc, #228]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004680:	4313      	orrs	r3, r2
 8004682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004684:	f7fd fa22 	bl	8001acc <HAL_GetTick>
 8004688:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468a:	e00a      	b.n	80046a2 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468c:	f7fd fa1e 	bl	8001acc <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	f241 3288 	movw	r2, #5000	; 0x1388
 800469a:	4293      	cmp	r3, r2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e059      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a2:	4b30      	ldr	r3, [pc, #192]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 020c 	and.w	r2, r3, #12
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d1eb      	bne.n	800468c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046b4:	4b2a      	ldr	r3, [pc, #168]	; (8004760 <HAL_RCC_ClockConfig+0x1c4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d20c      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c2:	4b27      	ldr	r3, [pc, #156]	; (8004760 <HAL_RCC_ClockConfig+0x1c4>)
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b25      	ldr	r3, [pc, #148]	; (8004760 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e03c      	b.n	8004756 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b1e      	ldr	r3, [pc, #120]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	491b      	ldr	r1, [pc, #108]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004706:	4b17      	ldr	r3, [pc, #92]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	4913      	ldr	r1, [pc, #76]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800471a:	f000 f893 	bl	8004844 <HAL_RCC_GetSysClockFreq>
 800471e:	4601      	mov	r1, r0
 8004720:	4b10      	ldr	r3, [pc, #64]	; (8004764 <HAL_RCC_ClockConfig+0x1c8>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004728:	22f0      	movs	r2, #240	; 0xf0
 800472a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	fa92 f2a2 	rbit	r2, r2
 8004732:	60fa      	str	r2, [r7, #12]
  return result;
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	fab2 f282 	clz	r2, r2
 800473a:	b2d2      	uxtb	r2, r2
 800473c:	40d3      	lsrs	r3, r2
 800473e:	4a0a      	ldr	r2, [pc, #40]	; (8004768 <HAL_RCC_ClockConfig+0x1cc>)
 8004740:	5cd3      	ldrb	r3, [r2, r3]
 8004742:	fa21 f303 	lsr.w	r3, r1, r3
 8004746:	4a09      	ldr	r2, [pc, #36]	; (800476c <HAL_RCC_ClockConfig+0x1d0>)
 8004748:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800474a:	4b09      	ldr	r3, [pc, #36]	; (8004770 <HAL_RCC_ClockConfig+0x1d4>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4618      	mov	r0, r3
 8004750:	f7fd f98c 	bl	8001a6c <HAL_InitTick>

  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	40023c00 	.word	0x40023c00
 8004764:	40023800 	.word	0x40023800
 8004768:	0800d494 	.word	0x0800d494
 800476c:	20000040 	.word	0x20000040
 8004770:	20000044 	.word	0x20000044

08004774 <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b08c      	sub	sp, #48	; 0x30
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d129      	bne.n	80047da <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004786:	2300      	movs	r3, #0
 8004788:	61bb      	str	r3, [r7, #24]
 800478a:	4b2b      	ldr	r3, [pc, #172]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	4a2a      	ldr	r2, [pc, #168]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	6313      	str	r3, [r2, #48]	; 0x30
 8004796:	4b28      	ldr	r3, [pc, #160]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 8004798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80047a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a8:	2302      	movs	r3, #2
 80047aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ac:	2303      	movs	r3, #3
 80047ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80047b4:	2300      	movs	r3, #0
 80047b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80047b8:	f107 031c 	add.w	r3, r7, #28
 80047bc:	4619      	mov	r1, r3
 80047be:	481f      	ldr	r0, [pc, #124]	; (800483c <HAL_RCC_MCOConfig+0xc8>)
 80047c0:	f7fd ff38 	bl	8002634 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80047c4:	4b1c      	ldr	r3, [pc, #112]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 80047cc:	68b9      	ldr	r1, [r7, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	430b      	orrs	r3, r1
 80047d2:	4919      	ldr	r1, [pc, #100]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
  }
}
 80047d8:	e029      	b.n	800482e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 80047da:	2300      	movs	r3, #0
 80047dc:	617b      	str	r3, [r7, #20]
 80047de:	4b16      	ldr	r3, [pc, #88]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	4a15      	ldr	r2, [pc, #84]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 80047e4:	f043 0304 	orr.w	r3, r3, #4
 80047e8:	6313      	str	r3, [r2, #48]	; 0x30
 80047ea:	4b13      	ldr	r3, [pc, #76]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80047f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047fc:	2302      	movs	r3, #2
 80047fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004800:	2303      	movs	r3, #3
 8004802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004804:	2300      	movs	r3, #0
 8004806:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004808:	2300      	movs	r3, #0
 800480a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800480c:	f107 031c 	add.w	r3, r7, #28
 8004810:	4619      	mov	r1, r3
 8004812:	480b      	ldr	r0, [pc, #44]	; (8004840 <HAL_RCC_MCOConfig+0xcc>)
 8004814:	f7fd ff0e 	bl	8002634 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004818:	4b07      	ldr	r3, [pc, #28]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	00d9      	lsls	r1, r3, #3
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	430b      	orrs	r3, r1
 8004828:	4903      	ldr	r1, [pc, #12]	; (8004838 <HAL_RCC_MCOConfig+0xc4>)
 800482a:	4313      	orrs	r3, r2
 800482c:	608b      	str	r3, [r1, #8]
}
 800482e:	bf00      	nop
 8004830:	3730      	adds	r7, #48	; 0x30
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40023800 	.word	0x40023800
 800483c:	40020000 	.word	0x40020000
 8004840:	40020800 	.word	0x40020800

08004844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004848:	b090      	sub	sp, #64	; 0x40
 800484a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	637b      	str	r3, [r7, #52]	; 0x34
 8004850:	2300      	movs	r3, #0
 8004852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004854:	2300      	movs	r3, #0
 8004856:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800485c:	4b59      	ldr	r3, [pc, #356]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f003 030c 	and.w	r3, r3, #12
 8004864:	2b08      	cmp	r3, #8
 8004866:	d00d      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0x40>
 8004868:	2b08      	cmp	r3, #8
 800486a:	f200 80a2 	bhi.w	80049b2 <HAL_RCC_GetSysClockFreq+0x16e>
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <HAL_RCC_GetSysClockFreq+0x34>
 8004872:	2b04      	cmp	r3, #4
 8004874:	d003      	beq.n	800487e <HAL_RCC_GetSysClockFreq+0x3a>
 8004876:	e09c      	b.n	80049b2 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004878:	4b53      	ldr	r3, [pc, #332]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800487a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800487c:	e09c      	b.n	80049b8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800487e:	4b53      	ldr	r3, [pc, #332]	; (80049cc <HAL_RCC_GetSysClockFreq+0x188>)
 8004880:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004882:	e099      	b.n	80049b8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004884:	4b4f      	ldr	r3, [pc, #316]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800488c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800488e:	4b4d      	ldr	r3, [pc, #308]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d027      	beq.n	80048ea <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800489a:	4b4a      	ldr	r3, [pc, #296]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	099b      	lsrs	r3, r3, #6
 80048a0:	2200      	movs	r2, #0
 80048a2:	623b      	str	r3, [r7, #32]
 80048a4:	627a      	str	r2, [r7, #36]	; 0x24
 80048a6:	6a3b      	ldr	r3, [r7, #32]
 80048a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80048ac:	2100      	movs	r1, #0
 80048ae:	4b47      	ldr	r3, [pc, #284]	; (80049cc <HAL_RCC_GetSysClockFreq+0x188>)
 80048b0:	fb03 f201 	mul.w	r2, r3, r1
 80048b4:	2300      	movs	r3, #0
 80048b6:	fb00 f303 	mul.w	r3, r0, r3
 80048ba:	4413      	add	r3, r2
 80048bc:	4a43      	ldr	r2, [pc, #268]	; (80049cc <HAL_RCC_GetSysClockFreq+0x188>)
 80048be:	fba0 2102 	umull	r2, r1, r0, r2
 80048c2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80048c4:	62ba      	str	r2, [r7, #40]	; 0x28
 80048c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048c8:	4413      	add	r3, r2
 80048ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ce:	2200      	movs	r2, #0
 80048d0:	61bb      	str	r3, [r7, #24]
 80048d2:	61fa      	str	r2, [r7, #28]
 80048d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048d8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048dc:	f7fb fc72 	bl	80001c4 <__aeabi_uldivmod>
 80048e0:	4602      	mov	r2, r0
 80048e2:	460b      	mov	r3, r1
 80048e4:	4613      	mov	r3, r2
 80048e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048e8:	e055      	b.n	8004996 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048ea:	4b36      	ldr	r3, [pc, #216]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	099b      	lsrs	r3, r3, #6
 80048f0:	2200      	movs	r2, #0
 80048f2:	613b      	str	r3, [r7, #16]
 80048f4:	617a      	str	r2, [r7, #20]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048fc:	f04f 0b00 	mov.w	fp, #0
 8004900:	4652      	mov	r2, sl
 8004902:	465b      	mov	r3, fp
 8004904:	f04f 0000 	mov.w	r0, #0
 8004908:	f04f 0100 	mov.w	r1, #0
 800490c:	0159      	lsls	r1, r3, #5
 800490e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004912:	0150      	lsls	r0, r2, #5
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	ebb2 080a 	subs.w	r8, r2, sl
 800491c:	eb63 090b 	sbc.w	r9, r3, fp
 8004920:	f04f 0200 	mov.w	r2, #0
 8004924:	f04f 0300 	mov.w	r3, #0
 8004928:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800492c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004930:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004934:	ebb2 0408 	subs.w	r4, r2, r8
 8004938:	eb63 0509 	sbc.w	r5, r3, r9
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	00eb      	lsls	r3, r5, #3
 8004946:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800494a:	00e2      	lsls	r2, r4, #3
 800494c:	4614      	mov	r4, r2
 800494e:	461d      	mov	r5, r3
 8004950:	eb14 030a 	adds.w	r3, r4, sl
 8004954:	603b      	str	r3, [r7, #0]
 8004956:	eb45 030b 	adc.w	r3, r5, fp
 800495a:	607b      	str	r3, [r7, #4]
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	f04f 0300 	mov.w	r3, #0
 8004964:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004968:	4629      	mov	r1, r5
 800496a:	028b      	lsls	r3, r1, #10
 800496c:	4620      	mov	r0, r4
 800496e:	4629      	mov	r1, r5
 8004970:	4604      	mov	r4, r0
 8004972:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004976:	4601      	mov	r1, r0
 8004978:	028a      	lsls	r2, r1, #10
 800497a:	4610      	mov	r0, r2
 800497c:	4619      	mov	r1, r3
 800497e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004980:	2200      	movs	r2, #0
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	60fa      	str	r2, [r7, #12]
 8004986:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800498a:	f7fb fc1b 	bl	80001c4 <__aeabi_uldivmod>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	4613      	mov	r3, r2
 8004994:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004996:	4b0b      	ldr	r3, [pc, #44]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	0c1b      	lsrs	r3, r3, #16
 800499c:	f003 0303 	and.w	r3, r3, #3
 80049a0:	3301      	adds	r3, #1
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80049a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80049b0:	e002      	b.n	80049b8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049b2:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80049b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80049b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3740      	adds	r7, #64	; 0x40
 80049be:	46bd      	mov	sp, r7
 80049c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049c4:	40023800 	.word	0x40023800
 80049c8:	00f42400 	.word	0x00f42400
 80049cc:	017d7840 	.word	0x017d7840

080049d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d0:	b480      	push	{r7}
 80049d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049d4:	4b02      	ldr	r3, [pc, #8]	; (80049e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80049d6:	681b      	ldr	r3, [r3, #0]
}
 80049d8:	4618      	mov	r0, r3
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr
 80049e0:	20000040 	.word	0x20000040

080049e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80049ea:	f7ff fff1 	bl	80049d0 <HAL_RCC_GetHCLKFreq>
 80049ee:	4601      	mov	r1, r0
 80049f0:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80049f8:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80049fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	fa92 f2a2 	rbit	r2, r2
 8004a04:	603a      	str	r2, [r7, #0]
  return result;
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	fab2 f282 	clz	r2, r2
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	40d3      	lsrs	r3, r2
 8004a10:	4a04      	ldr	r2, [pc, #16]	; (8004a24 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004a12:	5cd3      	ldrb	r3, [r2, r3]
 8004a14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40023800 	.word	0x40023800
 8004a24:	0800d4a4 	.word	0x0800d4a4

08004a28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8004a2e:	f7ff ffcf 	bl	80049d0 <HAL_RCC_GetHCLKFreq>
 8004a32:	4601      	mov	r1, r0
 8004a34:	4b0b      	ldr	r3, [pc, #44]	; (8004a64 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004a3c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8004a40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	fa92 f2a2 	rbit	r2, r2
 8004a48:	603a      	str	r2, [r7, #0]
  return result;
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	fab2 f282 	clz	r2, r2
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	40d3      	lsrs	r3, r2
 8004a54:	4a04      	ldr	r2, [pc, #16]	; (8004a68 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004a56:	5cd3      	ldrb	r3, [r2, r3]
 8004a58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40023800 	.word	0x40023800
 8004a68:	0800d4a4 	.word	0x0800d4a4

08004a6c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *              
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	; 0x28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	623b      	str	r3, [r7, #32]
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- I2S configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))|| \
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d103      	bne.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x24>
     (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
  if(((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))|| \
 8004a8c:	2b08      	cmp	r3, #8
 8004a8e:	d14c      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a90:	4b6d      	ldr	r3, [pc, #436]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a96:	f7fd f819 	bl	8001acc <HAL_GetTick>
 8004a9a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004a9e:	f7fd f815 	bl	8001acc <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x44>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e0c7      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ab0:	4b66      	ldr	r3, [pc, #408]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1f0      	bne.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x32>
      } 
    }
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004ac4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	fa92 f2a2 	rbit	r2, r2
 8004acc:	613a      	str	r2, [r7, #16]
  return result;
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	fab2 f282 	clz	r2, r2
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	fa03 f202 	lsl.w	r2, r3, r2
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8004ae2:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ae4:	69f9      	ldr	r1, [r7, #28]
 8004ae6:	fa91 f1a1 	rbit	r1, r1
 8004aea:	61b9      	str	r1, [r7, #24]
  return result;
 8004aec:	69b9      	ldr	r1, [r7, #24]
 8004aee:	fab1 f181 	clz	r1, r1
 8004af2:	b2c9      	uxtb	r1, r1
 8004af4:	408b      	lsls	r3, r1
 8004af6:	4955      	ldr	r1, [pc, #340]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004afe:	4b52      	ldr	r3, [pc, #328]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004b00:	2201      	movs	r2, #1
 8004b02:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b04:	f7fc ffe2 	bl	8001acc <HAL_GetTick>
 8004b08:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b0c:	f7fc ffde 	bl	8001acc <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d901      	bls.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e090      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b1e:	4b4b      	ldr	r3, [pc, #300]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d0f0      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
  }
  /*--------------------------------------------------------------------------*/
  
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0304 	and.w	r3, r3, #4
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 8083 	beq.w	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b38:	2300      	movs	r3, #0
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	4b43      	ldr	r3, [pc, #268]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b40:	4a42      	ldr	r2, [pc, #264]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004b42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b46:	6413      	str	r3, [r2, #64]	; 0x40
 8004b48:	4b40      	ldr	r3, [pc, #256]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b54:	4b3e      	ldr	r3, [pc, #248]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a3d      	ldr	r2, [pc, #244]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b5e:	6013      	str	r3, [r2, #0]
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b60:	f7fc ffb4 	bl	8001acc <HAL_GetTick>
 8004b64:	6278      	str	r0, [r7, #36]	; 0x24
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b66:	e008      	b.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004b68:	f7fc ffb0 	bl	8001acc <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e062      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b7a:	4b35      	ldr	r3, [pc, #212]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0f0      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b86:	4b31      	ldr	r3, [pc, #196]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8e:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d02f      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b9e:	6a3a      	ldr	r2, [r7, #32]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d028      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ba4:	4b29      	ldr	r3, [pc, #164]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bac:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bae:	4b29      	ldr	r3, [pc, #164]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb4:	4b27      	ldr	r3, [pc, #156]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004bba:	4a24      	ldr	r2, [pc, #144]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004bbc:	6a3b      	ldr	r3, [r7, #32]
 8004bbe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004bc0:	4b22      	ldr	r3, [pc, #136]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d114      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004bcc:	f7fc ff7e 	bl	8001acc <HAL_GetTick>
 8004bd0:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd2:	e00a      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bd4:	f7fc ff7a 	bl	8001acc <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d901      	bls.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x17e>
          {
            return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e02a      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bea:	4b18      	ldr	r3, [pc, #96]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d0ee      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x168>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bfe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c02:	d10d      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004c04:	4b11      	ldr	r3, [pc, #68]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c18:	490c      	ldr	r1, [pc, #48]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	608b      	str	r3, [r1, #8]
 8004c1e:	e005      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004c20:	4b0a      	ldr	r3, [pc, #40]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	4a09      	ldr	r2, [pc, #36]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004c26:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004c2a:	6093      	str	r3, [r2, #8]
 8004c2c:	4b07      	ldr	r3, [pc, #28]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004c2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c38:	4904      	ldr	r1, [pc, #16]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3728      	adds	r7, #40	; 0x28
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	42470068 	.word	0x42470068
 8004c4c:	40023800 	.word	0x40023800
 8004c50:	40007000 	.word	0x40007000
 8004c54:	42470e40 	.word	0x42470e40

08004c58 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d101      	bne.n	8004c6a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e01c      	b.n	8004ca4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	795b      	ldrb	r3, [r3, #5]
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d105      	bne.n	8004c80 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7fb fffc 	bl	8000c78 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0204 	orr.w	r2, r2, #4
 8004c94:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3708      	adds	r7, #8
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e07c      	b.n	8004db8 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	7f5b      	ldrb	r3, [r3, #29]
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d105      	bne.n	8004cd4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7fc f84a 	bl	8000d68 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	22ca      	movs	r2, #202	; 0xca
 8004ce0:	625a      	str	r2, [r3, #36]	; 0x24
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2253      	movs	r2, #83	; 0x53
 8004ce8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f9e6 	bl	80050bc <RTC_EnterInitMode>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d008      	beq.n	8004d08 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	22ff      	movs	r2, #255	; 0xff
 8004cfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2204      	movs	r2, #4
 8004d02:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e057      	b.n	8004db8 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004d16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d1a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6899      	ldr	r1, [r3, #8]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	431a      	orrs	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	68d2      	ldr	r2, [r2, #12]
 8004d42:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6919      	ldr	r1, [r3, #16]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	041a      	lsls	r2, r3, #16
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d66:	60da      	str	r2, [r3, #12]

    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f97f 	bl	800506c <HAL_RTC_WaitForSynchro>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d008      	beq.n	8004d86 <HAL_RTC_Init+0xda>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	22ff      	movs	r2, #255	; 0xff
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2204      	movs	r2, #4
 8004d80:	775a      	strb	r2, [r3, #29]

      return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e018      	b.n	8004db8 <HAL_RTC_Init+0x10c>
    }
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d94:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	699a      	ldr	r2, [r3, #24]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	22ff      	movs	r2, #255	; 0xff
 8004dae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004db6:	2300      	movs	r3, #0
  }
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3708      	adds	r7, #8
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004dc0:	b590      	push	{r4, r7, lr}
 8004dc2:	b087      	sub	sp, #28
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	7f1b      	ldrb	r3, [r3, #28]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_RTC_SetTime+0x1c>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e0a3      	b.n	8004f24 <HAL_RTC_SetTime+0x164>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2201      	movs	r2, #1
 8004de0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2202      	movs	r2, #2
 8004de6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d126      	bne.n	8004e3c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 f984 	bl	8005114 <RTC_ByteToBcd2>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	785b      	ldrb	r3, [r3, #1]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f000 f97d 	bl	8005114 <RTC_ByteToBcd2>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004e1e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	789b      	ldrb	r3, [r3, #2]
 8004e24:	4618      	mov	r0, r3
 8004e26:	f000 f975 	bl	8005114 <RTC_ByteToBcd2>
 8004e2a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004e2c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	78db      	ldrb	r3, [r3, #3]
 8004e34:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]
 8004e3a:	e018      	b.n	8004e6e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d102      	bne.n	8004e50 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	781b      	ldrb	r3, [r3, #0]
 8004e54:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	785b      	ldrb	r3, [r3, #1]
 8004e5a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004e5c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004e62:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	78db      	ldrb	r3, [r3, #3]
 8004e68:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	22ca      	movs	r2, #202	; 0xca
 8004e74:	625a      	str	r2, [r3, #36]	; 0x24
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2253      	movs	r2, #83	; 0x53
 8004e7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 f91c 	bl	80050bc <RTC_EnterInitMode>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00b      	beq.n	8004ea2 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	22ff      	movs	r2, #255	; 0xff
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2204      	movs	r2, #4
 8004e96:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e040      	b.n	8004f24 <HAL_RTC_SetTime+0x164>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004eac:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004eb0:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ec0:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6899      	ldr	r1, [r3, #8]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ee8:	60da      	str	r2, [r3, #12]

    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 f8be 	bl	800506c <HAL_RTC_WaitForSynchro>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00b      	beq.n	8004f0e <HAL_RTC_SetTime+0x14e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	22ff      	movs	r2, #255	; 0xff
 8004efc:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2204      	movs	r2, #4
 8004f02:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e00a      	b.n	8004f24 <HAL_RTC_SetTime+0x164>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	22ff      	movs	r2, #255	; 0xff
 8004f14:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8004f22:	2300      	movs	r3, #0
  }
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd90      	pop	{r4, r7, pc}

08004f2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f2c:	b590      	push	{r4, r7, lr}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	7f1b      	ldrb	r3, [r3, #28]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <HAL_RTC_SetDate+0x1c>
 8004f44:	2302      	movs	r3, #2
 8004f46:	e08d      	b.n	8005064 <HAL_RTC_SetDate+0x138>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2202      	movs	r2, #2
 8004f52:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10) == 0x10))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10e      	bne.n	8004f78 <HAL_RTC_SetDate+0x4c>
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	785b      	ldrb	r3, [r3, #1]
 8004f5e:	f003 0310 	and.w	r3, r3, #16
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d008      	beq.n	8004f78 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~0x10) + (uint8_t)0x0A);
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	785b      	ldrb	r3, [r3, #1]
 8004f6a:	f023 0310 	bic.w	r3, r3, #16
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	330a      	adds	r3, #10
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d11c      	bne.n	8004fb8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	78db      	ldrb	r3, [r3, #3]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 f8c6 	bl	8005114 <RTC_ByteToBcd2>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	785b      	ldrb	r3, [r3, #1]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 f8bf 	bl	8005114 <RTC_ByteToBcd2>
 8004f96:	4603      	mov	r3, r0
 8004f98:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004f9a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	789b      	ldrb	r3, [r3, #2]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 f8b7 	bl	8005114 <RTC_ByteToBcd2>
 8004fa6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004fa8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	e00e      	b.n	8004fd6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	78db      	ldrb	r3, [r3, #3]
 8004fbc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	785b      	ldrb	r3, [r3, #1]
 8004fc2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004fc4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004fca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	22ca      	movs	r2, #202	; 0xca
 8004fdc:	625a      	str	r2, [r3, #36]	; 0x24
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2253      	movs	r2, #83	; 0x53
 8004fe4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 f868 	bl	80050bc <RTC_EnterInitMode>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00b      	beq.n	800500a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	22ff      	movs	r2, #255	; 0xff
 8004ff8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2204      	movs	r2, #4
 8004ffe:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e02c      	b.n	8005064 <HAL_RTC_SetDate+0x138>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005014:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005018:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68da      	ldr	r2, [r3, #12]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005028:	60da      	str	r2, [r3, #12]

    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 f81e 	bl	800506c <HAL_RTC_WaitForSynchro>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00b      	beq.n	800504e <HAL_RTC_SetDate+0x122>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	22ff      	movs	r2, #255	; 0xff
 800503c:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2204      	movs	r2, #4
 8005042:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e00a      	b.n	8005064 <HAL_RTC_SetDate+0x138>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	22ff      	movs	r2, #255	; 0xff
 8005054:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005062:	2300      	movs	r3, #0
  }
}
 8005064:	4618      	mov	r0, r3
 8005066:	371c      	adds	r7, #28
 8005068:	46bd      	mov	sp, r7
 800506a:	bd90      	pop	{r4, r7, pc}

0800506c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005086:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005088:	f7fc fd20 	bl	8001acc <HAL_GetTick>
 800508c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800508e:	e009      	b.n	80050a4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005090:	f7fc fd1c 	bl	8001acc <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800509e:	d901      	bls.n	80050a4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e007      	b.n	80050b4 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0ee      	beq.n	8005090 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d119      	bne.n	800510a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f04f 32ff 	mov.w	r2, #4294967295
 80050de:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050e0:	f7fc fcf4 	bl	8001acc <HAL_GetTick>
 80050e4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80050e6:	e009      	b.n	80050fc <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80050e8:	f7fc fcf0 	bl	8001acc <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050f6:	d901      	bls.n	80050fc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e007      	b.n	800510c <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0ee      	beq.n	80050e8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]

  while (Value >= 10)
 8005122:	e005      	b.n	8005130 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	3301      	adds	r3, #1
 8005128:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	3b0a      	subs	r3, #10
 800512e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8005130:	79fb      	ldrb	r3, [r7, #7]
 8005132:	2b09      	cmp	r3, #9
 8005134:	d8f6      	bhi.n	8005124 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	b2db      	uxtb	r3, r3
 800513a:	011b      	lsls	r3, r3, #4
 800513c:	b2da      	uxtb	r2, r3
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	4313      	orrs	r3, r2
 8005142:	b2db      	uxtb	r3, r3
}
 8005144:	4618      	mov	r0, r3
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	bc80      	pop	{r7}
 800514c:	4770      	bx	lr

0800514e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b082      	sub	sp, #8
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e022      	b.n	80051a6 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d105      	bne.n	8005178 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fb fe2e 	bl	8000dd4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2203      	movs	r2, #3
 800517c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 f815 	bl	80051b0 <HAL_SD_InitCard>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e00a      	b.n	80051a6 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80051b0:	b5b0      	push	{r4, r5, r7, lr}
 80051b2:	b08e      	sub	sp, #56	; 0x38
 80051b4:	af04      	add	r7, sp, #16
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80051b8:	2300      	movs	r3, #0
 80051ba:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80051bc:	2300      	movs	r3, #0
 80051be:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80051c4:	2300      	movs	r3, #0
 80051c6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80051c8:	2300      	movs	r3, #0
 80051ca:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80051cc:	2376      	movs	r3, #118	; 0x76
 80051ce:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681d      	ldr	r5, [r3, #0]
 80051d4:	466c      	mov	r4, sp
 80051d6:	f107 0314 	add.w	r3, r7, #20
 80051da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80051de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80051e2:	f107 0308 	add.w	r3, r7, #8
 80051e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051e8:	4628      	mov	r0, r5
 80051ea:	f002 ff77 	bl	80080dc <SDIO_Init>
 80051ee:	4603      	mov	r3, r0
 80051f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80051f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e04c      	b.n	800529a <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005200:	4b28      	ldr	r3, [pc, #160]	; (80052a4 <HAL_SD_InitCard+0xf4>)
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f002 ffac 	bl	8008168 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005210:	4b24      	ldr	r3, [pc, #144]	; (80052a4 <HAL_SD_InitCard+0xf4>)
 8005212:	2201      	movs	r2, #1
 8005214:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 ff04 	bl	8006024 <SD_PowerON>
 800521c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800521e:	6a3b      	ldr	r3, [r7, #32]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00b      	beq.n	800523c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e02e      	b.n	800529a <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 fe23 	bl	8005e88 <SD_InitCard>
 8005242:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00b      	beq.n	8005262 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	431a      	orrs	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e01b      	b.n	800529a <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f44f 7100 	mov.w	r1, #512	; 0x200
 800526a:	4618      	mov	r0, r3
 800526c:	f003 f80a 	bl	8008284 <SDMMC_CmdBlockLength>
 8005270:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005272:	6a3b      	ldr	r3, [r7, #32]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00f      	beq.n	8005298 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a0a      	ldr	r2, [pc, #40]	; (80052a8 <HAL_SD_InitCard+0xf8>)
 800527e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e000      	b.n	800529a <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3728      	adds	r7, #40	; 0x28
 800529e:	46bd      	mov	sp, r7
 80052a0:	bdb0      	pop	{r4, r5, r7, pc}
 80052a2:	bf00      	nop
 80052a4:	422580a0 	.word	0x422580a0
 80052a8:	004005ff 	.word	0x004005ff

080052ac <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b092      	sub	sp, #72	; 0x48
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80052ba:	f7fc fc07 	bl	8001acc <HAL_GetTick>
 80052be:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d107      	bne.n	80052de <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e1bd      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	f040 81b0 	bne.w	800564c <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80052f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	441a      	add	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d907      	bls.n	8005310 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005304:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e1a4      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2203      	movs	r2, #3
 8005314:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2200      	movs	r2, #0
 800531e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005324:	2b01      	cmp	r3, #1
 8005326:	d002      	beq.n	800532e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800532a:	025b      	lsls	r3, r3, #9
 800532c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800532e:	f04f 33ff 	mov.w	r3, #4294967295
 8005332:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	025b      	lsls	r3, r3, #9
 8005338:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800533a:	2390      	movs	r3, #144	; 0x90
 800533c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800533e:	2302      	movs	r3, #2
 8005340:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005342:	2300      	movs	r3, #0
 8005344:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005346:	2301      	movs	r3, #1
 8005348:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f107 0214 	add.w	r2, r7, #20
 8005352:	4611      	mov	r1, r2
 8005354:	4618      	mov	r0, r3
 8005356:	f002 ff6a 	bl	800822e <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d90a      	bls.n	8005376 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2202      	movs	r2, #2
 8005364:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800536c:	4618      	mov	r0, r3
 800536e:	f002 ffcd 	bl	800830c <SDMMC_CmdReadMultiBlock>
 8005372:	6478      	str	r0, [r7, #68]	; 0x44
 8005374:	e009      	b.n	800538a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2201      	movs	r2, #1
 800537a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005382:	4618      	mov	r0, r3
 8005384:	f002 ffa0 	bl	80082c8 <SDMMC_CmdReadSingleBlock>
 8005388:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800538a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800538c:	2b00      	cmp	r3, #0
 800538e:	d012      	beq.n	80053b6 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a7a      	ldr	r2, [pc, #488]	; (8005580 <HAL_SD_ReadBlocks+0x2d4>)
 8005396:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800539c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800539e:	431a      	orrs	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e151      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80053ba:	e061      	b.n	8005480 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d03c      	beq.n	8005444 <HAL_SD_ReadBlocks+0x198>
 80053ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d039      	beq.n	8005444 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80053d0:	2300      	movs	r3, #0
 80053d2:	643b      	str	r3, [r7, #64]	; 0x40
 80053d4:	e033      	b.n	800543e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4618      	mov	r0, r3
 80053dc:	f002 fea8 	bl	8008130 <SDIO_ReadFIFO>
 80053e0:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80053e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053e8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80053ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ec:	3301      	adds	r3, #1
 80053ee:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80053f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053f2:	3b01      	subs	r3, #1
 80053f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80053f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f8:	0a1b      	lsrs	r3, r3, #8
 80053fa:	b2da      	uxtb	r2, r3
 80053fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053fe:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005402:	3301      	adds	r3, #1
 8005404:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005408:	3b01      	subs	r3, #1
 800540a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800540c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800540e:	0c1b      	lsrs	r3, r3, #16
 8005410:	b2da      	uxtb	r2, r3
 8005412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005414:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005418:	3301      	adds	r3, #1
 800541a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800541c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800541e:	3b01      	subs	r3, #1
 8005420:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005424:	0e1b      	lsrs	r3, r3, #24
 8005426:	b2da      	uxtb	r2, r3
 8005428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800542a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800542c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800542e:	3301      	adds	r3, #1
 8005430:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005434:	3b01      	subs	r3, #1
 8005436:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8005438:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800543a:	3301      	adds	r3, #1
 800543c:	643b      	str	r3, [r7, #64]	; 0x40
 800543e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005440:	2b07      	cmp	r3, #7
 8005442:	d9c8      	bls.n	80053d6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005444:	f7fc fb42 	bl	8001acc <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005450:	429a      	cmp	r2, r3
 8005452:	d902      	bls.n	800545a <HAL_SD_ReadBlocks+0x1ae>
 8005454:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005456:	2b00      	cmp	r3, #0
 8005458:	d112      	bne.n	8005480 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a48      	ldr	r2, [pc, #288]	; (8005580 <HAL_SD_ReadBlocks+0x2d4>)
 8005460:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005466:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e0ec      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005486:	f240 332a 	movw	r3, #810	; 0x32a
 800548a:	4013      	ands	r3, r2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d095      	beq.n	80053bc <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800549a:	2b00      	cmp	r3, #0
 800549c:	d022      	beq.n	80054e4 <HAL_SD_ReadBlocks+0x238>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d91f      	bls.n	80054e4 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a8:	2b03      	cmp	r3, #3
 80054aa:	d01b      	beq.n	80054e4 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f002 ff91 	bl	80083d8 <SDMMC_CmdStopTransfer>
 80054b6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80054b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d012      	beq.n	80054e4 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a2f      	ldr	r2, [pc, #188]	; (8005580 <HAL_SD_ReadBlocks+0x2d4>)
 80054c4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054cc:	431a      	orrs	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e0ba      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d012      	beq.n	8005518 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a22      	ldr	r2, [pc, #136]	; (8005580 <HAL_SD_ReadBlocks+0x2d4>)
 80054f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fe:	f043 0208 	orr.w	r2, r3, #8
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e0a0      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d012      	beq.n	800554c <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a15      	ldr	r2, [pc, #84]	; (8005580 <HAL_SD_ReadBlocks+0x2d4>)
 800552c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005532:	f043 0202 	orr.w	r2, r3, #2
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e086      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	2b00      	cmp	r3, #0
 8005558:	d063      	beq.n	8005622 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a08      	ldr	r2, [pc, #32]	; (8005580 <HAL_SD_ReadBlocks+0x2d4>)
 8005560:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005566:	f043 0220 	orr.w	r2, r3, #32
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2201      	movs	r2, #1
 8005572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e06c      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
 8005580:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4618      	mov	r0, r3
 800558a:	f002 fdd1 	bl	8008130 <SDIO_ReadFIFO>
 800558e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005592:	b2da      	uxtb	r2, r3
 8005594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005596:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800559a:	3301      	adds	r3, #1
 800559c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800559e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055a0:	3b01      	subs	r3, #1
 80055a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80055a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ac:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80055ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055b0:	3301      	adds	r3, #1
 80055b2:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80055b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b6:	3b01      	subs	r3, #1
 80055b8:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80055ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055bc:	0c1b      	lsrs	r3, r3, #16
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80055c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c6:	3301      	adds	r3, #1
 80055c8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80055ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055cc:	3b01      	subs	r3, #1
 80055ce:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80055d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d2:	0e1b      	lsrs	r3, r3, #24
 80055d4:	b2da      	uxtb	r2, r3
 80055d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80055da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055dc:	3301      	adds	r3, #1
 80055de:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80055e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e2:	3b01      	subs	r3, #1
 80055e4:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80055e6:	f7fc fa71 	bl	8001acc <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d902      	bls.n	80055fc <HAL_SD_ReadBlocks+0x350>
 80055f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d112      	bne.n	8005622 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a18      	ldr	r2, [pc, #96]	; (8005664 <HAL_SD_ReadBlocks+0x3b8>)
 8005602:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005608:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e01b      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005628:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d002      	beq.n	8005636 <HAL_SD_ReadBlocks+0x38a>
 8005630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1a6      	bne.n	8005584 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f240 523a 	movw	r2, #1338	; 0x53a
 800563e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005648:	2300      	movs	r3, #0
 800564a:	e006      	b.n	800565a <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005650:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
  }
}
 800565a:	4618      	mov	r0, r3
 800565c:	3748      	adds	r7, #72	; 0x48
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	004005ff 	.word	0x004005ff

08005668 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b092      	sub	sp, #72	; 0x48
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005676:	f7fc fa29 	bl	8001acc <HAL_GetTick>
 800567a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d107      	bne.n	800569a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e166      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	f040 8159 	bne.w	800595a <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80056ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	441a      	add	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d907      	bls.n	80056cc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e14d      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2203      	movs	r2, #3
 80056d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2200      	movs	r2, #0
 80056da:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d002      	beq.n	80056ea <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80056e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056e6:	025b      	lsls	r3, r3, #9
 80056e8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80056ea:	f04f 33ff 	mov.w	r3, #4294967295
 80056ee:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	025b      	lsls	r3, r3, #9
 80056f4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80056f6:	2390      	movs	r3, #144	; 0x90
 80056f8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80056fa:	2300      	movs	r3, #0
 80056fc:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80056fe:	2300      	movs	r3, #0
 8005700:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005702:	2301      	movs	r3, #1
 8005704:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f107 0218 	add.w	r2, r7, #24
 800570e:	4611      	mov	r1, r2
 8005710:	4618      	mov	r0, r3
 8005712:	f002 fd8c 	bl	800822e <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d90a      	bls.n	8005732 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2220      	movs	r2, #32
 8005720:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005728:	4618      	mov	r0, r3
 800572a:	f002 fe33 	bl	8008394 <SDMMC_CmdWriteMultiBlock>
 800572e:	6478      	str	r0, [r7, #68]	; 0x44
 8005730:	e009      	b.n	8005746 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2210      	movs	r2, #16
 8005736:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800573e:	4618      	mov	r0, r3
 8005740:	f002 fe06 	bl	8008350 <SDMMC_CmdWriteSingleBlock>
 8005744:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005746:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005748:	2b00      	cmp	r3, #0
 800574a:	d012      	beq.n	8005772 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a87      	ldr	r2, [pc, #540]	; (8005970 <HAL_SD_WriteBlocks+0x308>)
 8005752:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800575a:	431a      	orrs	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e0fa      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005776:	e065      	b.n	8005844 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800577e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d040      	beq.n	8005808 <HAL_SD_WriteBlocks+0x1a0>
 8005786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005788:	2b00      	cmp	r3, #0
 800578a:	d03d      	beq.n	8005808 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800578c:	2300      	movs	r3, #0
 800578e:	643b      	str	r3, [r7, #64]	; 0x40
 8005790:	e037      	b.n	8005802 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8005792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800579a:	3301      	adds	r3, #1
 800579c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800579e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057a0:	3b01      	subs	r3, #1
 80057a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80057a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	021a      	lsls	r2, r3, #8
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80057b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057b2:	3301      	adds	r3, #1
 80057b4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80057b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057b8:	3b01      	subs	r3, #1
 80057ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80057bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	041a      	lsls	r2, r3, #16
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80057c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ca:	3301      	adds	r3, #1
 80057cc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80057ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057d0:	3b01      	subs	r3, #1
 80057d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80057d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	061a      	lsls	r2, r3, #24
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80057e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e2:	3301      	adds	r3, #1
 80057e4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80057e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057e8:	3b01      	subs	r3, #1
 80057ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f107 0214 	add.w	r2, r7, #20
 80057f4:	4611      	mov	r1, r2
 80057f6:	4618      	mov	r0, r3
 80057f8:	f002 fca6 	bl	8008148 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80057fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057fe:	3301      	adds	r3, #1
 8005800:	643b      	str	r3, [r7, #64]	; 0x40
 8005802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005804:	2b07      	cmp	r3, #7
 8005806:	d9c4      	bls.n	8005792 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005808:	f7fc f960 	bl	8001acc <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005814:	429a      	cmp	r2, r3
 8005816:	d902      	bls.n	800581e <HAL_SD_WriteBlocks+0x1b6>
 8005818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800581a:	2b00      	cmp	r3, #0
 800581c:	d112      	bne.n	8005844 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a53      	ldr	r2, [pc, #332]	; (8005970 <HAL_SD_WriteBlocks+0x308>)
 8005824:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800582a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800582c:	431a      	orrs	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e091      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800584a:	f240 331a 	movw	r3, #794	; 0x31a
 800584e:	4013      	ands	r3, r2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d091      	beq.n	8005778 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800585a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585e:	2b00      	cmp	r3, #0
 8005860:	d022      	beq.n	80058a8 <HAL_SD_WriteBlocks+0x240>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	2b01      	cmp	r3, #1
 8005866:	d91f      	bls.n	80058a8 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800586c:	2b03      	cmp	r3, #3
 800586e:	d01b      	beq.n	80058a8 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4618      	mov	r0, r3
 8005876:	f002 fdaf 	bl	80083d8 <SDMMC_CmdStopTransfer>
 800587a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800587c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800587e:	2b00      	cmp	r3, #0
 8005880:	d012      	beq.n	80058a8 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a3a      	ldr	r2, [pc, #232]	; (8005970 <HAL_SD_WriteBlocks+0x308>)
 8005888:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800588e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005890:	431a      	orrs	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e05f      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ae:	f003 0308 	and.w	r3, r3, #8
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d012      	beq.n	80058dc <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a2d      	ldr	r2, [pc, #180]	; (8005970 <HAL_SD_WriteBlocks+0x308>)
 80058bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c2:	f043 0208 	orr.w	r2, r3, #8
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e045      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d012      	beq.n	8005910 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a20      	ldr	r2, [pc, #128]	; (8005970 <HAL_SD_WriteBlocks+0x308>)
 80058f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f6:	f043 0202 	orr.w	r2, r3, #2
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e02b      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005916:	f003 0310 	and.w	r3, r3, #16
 800591a:	2b00      	cmp	r3, #0
 800591c:	d012      	beq.n	8005944 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a13      	ldr	r2, [pc, #76]	; (8005970 <HAL_SD_WriteBlocks+0x308>)
 8005924:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592a:	f043 0210 	orr.w	r2, r3, #16
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e011      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f240 523a 	movw	r2, #1338	; 0x53a
 800594c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005956:	2300      	movs	r3, #0
 8005958:	e006      	b.n	8005968 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
  }
}
 8005968:	4618      	mov	r0, r3
 800596a:	3748      	adds	r7, #72	; 0x48
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	004005ff 	.word	0x004005ff

08005974 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005982:	0f9b      	lsrs	r3, r3, #30
 8005984:	b2da      	uxtb	r2, r3
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800598e:	0e9b      	lsrs	r3, r3, #26
 8005990:	b2db      	uxtb	r3, r3
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	b2da      	uxtb	r2, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059a0:	0e1b      	lsrs	r3, r3, #24
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	f003 0303 	and.w	r3, r3, #3
 80059a8:	b2da      	uxtb	r2, r3
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059b2:	0c1b      	lsrs	r3, r3, #16
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059be:	0a1b      	lsrs	r3, r3, #8
 80059c0:	b2da      	uxtb	r2, r3
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059d4:	0d1b      	lsrs	r3, r3, #20
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059e0:	0c1b      	lsrs	r3, r3, #16
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	b2da      	uxtb	r2, r3
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059f2:	0bdb      	lsrs	r3, r3, #15
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a04:	0b9b      	lsrs	r3, r3, #14
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a16:	0b5b      	lsrs	r3, r3, #13
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a28:	0b1b      	lsrs	r3, r3, #12
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d163      	bne.n	8005b0c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a48:	009a      	lsls	r2, r3, #2
 8005a4a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005a4e:	4013      	ands	r3, r2
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005a54:	0f92      	lsrs	r2, r2, #30
 8005a56:	431a      	orrs	r2, r3
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a60:	0edb      	lsrs	r3, r3, #27
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	f003 0307 	and.w	r3, r3, #7
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a72:	0e1b      	lsrs	r3, r3, #24
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a84:	0d5b      	lsrs	r3, r3, #21
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	f003 0307 	and.w	r3, r3, #7
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a96:	0c9b      	lsrs	r3, r3, #18
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005aa8:	0bdb      	lsrs	r3, r3, #15
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	f003 0307 	and.w	r3, r3, #7
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	1c5a      	adds	r2, r3, #1
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	7e1b      	ldrb	r3, [r3, #24]
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	3302      	adds	r3, #2
 8005acc:	2201      	movs	r2, #1
 8005ace:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005ad6:	fb03 f202 	mul.w	r2, r3, r2
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	7a1b      	ldrb	r3, [r3, #8]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	2201      	movs	r2, #1
 8005aea:	409a      	lsls	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005af8:	0a52      	lsrs	r2, r2, #9
 8005afa:	fb03 f202 	mul.w	r2, r3, r2
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b08:	661a      	str	r2, [r3, #96]	; 0x60
 8005b0a:	e031      	b.n	8005b70 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d11d      	bne.n	8005b50 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b18:	041b      	lsls	r3, r3, #16
 8005b1a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b22:	0c1b      	lsrs	r3, r3, #16
 8005b24:	431a      	orrs	r2, r3
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	029a      	lsls	r2, r3, #10
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b44:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	661a      	str	r2, [r3, #96]	; 0x60
 8005b4e:	e00f      	b.n	8005b70 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a58      	ldr	r2, [pc, #352]	; (8005cb8 <HAL_SD_GetCardCSD+0x344>)
 8005b56:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e09d      	b.n	8005cac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b74:	0b9b      	lsrs	r3, r3, #14
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b86:	09db      	lsrs	r3, r3, #7
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b9e:	b2da      	uxtb	r2, r3
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba8:	0fdb      	lsrs	r3, r3, #31
 8005baa:	b2da      	uxtb	r2, r3
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb4:	0f5b      	lsrs	r3, r3, #29
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	f003 0303 	and.w	r3, r3, #3
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc6:	0e9b      	lsrs	r3, r3, #26
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd8:	0d9b      	lsrs	r3, r3, #22
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	b2da      	uxtb	r2, r3
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bea:	0d5b      	lsrs	r3, r3, #21
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	b2da      	uxtb	r2, r3
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c06:	0c1b      	lsrs	r3, r3, #16
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c1a:	0bdb      	lsrs	r3, r3, #15
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c2e:	0b9b      	lsrs	r3, r3, #14
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	b2da      	uxtb	r2, r3
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c42:	0b5b      	lsrs	r3, r3, #13
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c56:	0b1b      	lsrs	r3, r3, #12
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c6a:	0a9b      	lsrs	r3, r3, #10
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	f003 0303 	and.w	r3, r3, #3
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c7e:	0a1b      	lsrs	r3, r3, #8
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	b2da      	uxtb	r2, r3
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c92:	085b      	lsrs	r3, r3, #1
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c9a:	b2da      	uxtb	r2, r3
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bc80      	pop	{r7}
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	004005ff 	.word	0x004005ff

08005cbc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr
	...

08005d14 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005d14:	b5b0      	push	{r4, r5, r7, lr}
 8005d16:	b08e      	sub	sp, #56	; 0x38
 8005d18:	af04      	add	r7, sp, #16
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2203      	movs	r2, #3
 8005d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d30:	2b03      	cmp	r3, #3
 8005d32:	d02e      	beq.n	8005d92 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d3a:	d106      	bne.n	8005d4a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d40:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	639a      	str	r2, [r3, #56]	; 0x38
 8005d48:	e029      	b.n	8005d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d50:	d10a      	bne.n	8005d68 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 fa1c 	bl	8006190 <SD_WideBus_Enable>
 8005d58:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	431a      	orrs	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	639a      	str	r2, [r3, #56]	; 0x38
 8005d66:	e01a      	b.n	8005d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10a      	bne.n	8005d84 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 fa59 	bl	8006226 <SD_WideBus_Disable>
 8005d74:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d7a:	6a3b      	ldr	r3, [r7, #32]
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	639a      	str	r2, [r3, #56]	; 0x38
 8005d82:	e00c      	b.n	8005d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d88:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	639a      	str	r2, [r3, #56]	; 0x38
 8005d90:	e005      	b.n	8005d9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d96:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00b      	beq.n	8005dbe <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a26      	ldr	r2, [pc, #152]	; (8005e44 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005dac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005dbc:	e01f      	b.n	8005dfe <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681d      	ldr	r5, [r3, #0]
 8005de4:	466c      	mov	r4, sp
 8005de6:	f107 0314 	add.w	r3, r7, #20
 8005dea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005dee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005df2:	f107 0308 	add.w	r3, r7, #8
 8005df6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005df8:	4628      	mov	r0, r5
 8005dfa:	f002 f96f 	bl	80080dc <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e06:	4618      	mov	r0, r3
 8005e08:	f002 fa3c 	bl	8008284 <SDMMC_CmdBlockLength>
 8005e0c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e0e:	6a3b      	ldr	r3, [r7, #32]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00c      	beq.n	8005e2e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a0a      	ldr	r2, [pc, #40]	; (8005e44 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005e1a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e20:	6a3b      	ldr	r3, [r7, #32]
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005e36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3728      	adds	r7, #40	; 0x28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bdb0      	pop	{r4, r5, r7, pc}
 8005e42:	bf00      	nop
 8005e44:	004005ff 	.word	0x004005ff

08005e48 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b086      	sub	sp, #24
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005e50:	2300      	movs	r3, #0
 8005e52:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005e54:	f107 030c 	add.w	r3, r7, #12
 8005e58:	4619      	mov	r1, r3
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f970 	bl	8006140 <SD_SendStatus>
 8005e60:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	0a5b      	lsrs	r3, r3, #9
 8005e78:	f003 030f 	and.w	r3, r3, #15
 8005e7c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005e7e:	693b      	ldr	r3, [r7, #16]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005e88:	b5b0      	push	{r4, r5, r7, lr}
 8005e8a:	b094      	sub	sp, #80	; 0x50
 8005e8c:	af04      	add	r7, sp, #16
 8005e8e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005e90:	2301      	movs	r3, #1
 8005e92:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f002 f974 	bl	8008186 <SDIO_GetPowerState>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d102      	bne.n	8005eaa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005ea4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005ea8:	e0b8      	b.n	800601c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d02f      	beq.n	8005f12 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f002 fb98 	bl	80085ec <SDMMC_CmdSendCID>
 8005ebc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <SD_InitCard+0x40>
    {
      return errorstate;
 8005ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec6:	e0a9      	b.n	800601c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2100      	movs	r1, #0
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f002 f99b 	bl	800820a <SDIO_GetResponse>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2104      	movs	r1, #4
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f002 f992 	bl	800820a <SDIO_GetResponse>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2108      	movs	r1, #8
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f002 f989 	bl	800820a <SDIO_GetResponse>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	210c      	movs	r1, #12
 8005f04:	4618      	mov	r0, r3
 8005f06:	f002 f980 	bl	800820a <SDIO_GetResponse>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f16:	2b03      	cmp	r3, #3
 8005f18:	d00d      	beq.n	8005f36 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f107 020e 	add.w	r2, r7, #14
 8005f22:	4611      	mov	r1, r2
 8005f24:	4618      	mov	r0, r3
 8005f26:	f002 fb9e 	bl	8008666 <SDMMC_CmdSetRelAdd>
 8005f2a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <SD_InitCard+0xae>
    {
      return errorstate;
 8005f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f34:	e072      	b.n	800601c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d036      	beq.n	8005fac <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005f3e:	89fb      	ldrh	r3, [r7, #14]
 8005f40:	461a      	mov	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	4619      	mov	r1, r3
 8005f52:	4610      	mov	r0, r2
 8005f54:	f002 fb68 	bl	8008628 <SDMMC_CmdSendCSD>
 8005f58:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d001      	beq.n	8005f64 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f62:	e05b      	b.n	800601c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2100      	movs	r1, #0
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f002 f94d 	bl	800820a <SDIO_GetResponse>
 8005f70:	4602      	mov	r2, r0
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2104      	movs	r1, #4
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f002 f944 	bl	800820a <SDIO_GetResponse>
 8005f82:	4602      	mov	r2, r0
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2108      	movs	r1, #8
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f002 f93b 	bl	800820a <SDIO_GetResponse>
 8005f94:	4602      	mov	r2, r0
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	210c      	movs	r1, #12
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f002 f932 	bl	800820a <SDIO_GetResponse>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2104      	movs	r1, #4
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f002 f929 	bl	800820a <SDIO_GetResponse>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	0d1a      	lsrs	r2, r3, #20
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005fc0:	f107 0310 	add.w	r3, r7, #16
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f7ff fcd4 	bl	8005974 <HAL_SD_GetCardCSD>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d002      	beq.n	8005fd8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005fd2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005fd6:	e021      	b.n	800601c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6819      	ldr	r1, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fe0:	041b      	lsls	r3, r3, #16
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	461c      	mov	r4, r3
 8005fe6:	4615      	mov	r5, r2
 8005fe8:	4622      	mov	r2, r4
 8005fea:	462b      	mov	r3, r5
 8005fec:	4608      	mov	r0, r1
 8005fee:	f002 fa15 	bl	800841c <SDMMC_CmdSelDesel>
 8005ff2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <SD_InitCard+0x176>
  {
    return errorstate;
 8005ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ffc:	e00e      	b.n	800601c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681d      	ldr	r5, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	466c      	mov	r4, sp
 8006006:	f103 0210 	add.w	r2, r3, #16
 800600a:	ca07      	ldmia	r2, {r0, r1, r2}
 800600c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006010:	3304      	adds	r3, #4
 8006012:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006014:	4628      	mov	r0, r5
 8006016:	f002 f861 	bl	80080dc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3740      	adds	r7, #64	; 0x40
 8006020:	46bd      	mov	sp, r7
 8006022:	bdb0      	pop	{r4, r5, r7, pc}

08006024 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800602c:	2300      	movs	r3, #0
 800602e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006030:	2300      	movs	r3, #0
 8006032:	617b      	str	r3, [r7, #20]
 8006034:	2300      	movs	r3, #0
 8006036:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4618      	mov	r0, r3
 800603e:	f002 fa10 	bl	8008462 <SDMMC_CmdGoIdleState>
 8006042:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d001      	beq.n	800604e <SD_PowerON+0x2a>
  {
    return errorstate;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	e072      	b.n	8006134 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4618      	mov	r0, r3
 8006054:	f002 fa23 	bl	800849e <SDMMC_CmdOperCond>
 8006058:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00d      	beq.n	800607c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4618      	mov	r0, r3
 800606c:	f002 f9f9 	bl	8008462 <SDMMC_CmdGoIdleState>
 8006070:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d004      	beq.n	8006082 <SD_PowerON+0x5e>
    {
      return errorstate;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	e05b      	b.n	8006134 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006086:	2b01      	cmp	r3, #1
 8006088:	d137      	bne.n	80060fa <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2100      	movs	r1, #0
 8006090:	4618      	mov	r0, r3
 8006092:	f002 fa23 	bl	80084dc <SDMMC_CmdAppCommand>
 8006096:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d02d      	beq.n	80060fa <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800609e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80060a2:	e047      	b.n	8006134 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2100      	movs	r1, #0
 80060aa:	4618      	mov	r0, r3
 80060ac:	f002 fa16 	bl	80084dc <SDMMC_CmdAppCommand>
 80060b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d001      	beq.n	80060bc <SD_PowerON+0x98>
    {
      return errorstate;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	e03b      	b.n	8006134 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	491e      	ldr	r1, [pc, #120]	; (800613c <SD_PowerON+0x118>)
 80060c2:	4618      	mov	r0, r3
 80060c4:	f002 fa2c 	bl	8008520 <SDMMC_CmdAppOperCommand>
 80060c8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d002      	beq.n	80060d6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80060d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80060d4:	e02e      	b.n	8006134 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2100      	movs	r1, #0
 80060dc:	4618      	mov	r0, r3
 80060de:	f002 f894 	bl	800820a <SDIO_GetResponse>
 80060e2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	0fdb      	lsrs	r3, r3, #31
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <SD_PowerON+0xcc>
 80060ec:	2301      	movs	r3, #1
 80060ee:	e000      	b.n	80060f2 <SD_PowerON+0xce>
 80060f0:	2300      	movs	r3, #0
 80060f2:	613b      	str	r3, [r7, #16]

    count++;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	3301      	adds	r3, #1
 80060f8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006100:	4293      	cmp	r3, r2
 8006102:	d802      	bhi.n	800610a <SD_PowerON+0xe6>
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d0cc      	beq.n	80060a4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006110:	4293      	cmp	r3, r2
 8006112:	d902      	bls.n	800611a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006114:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006118:	e00c      	b.n	8006134 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	645a      	str	r2, [r3, #68]	; 0x44
 800612a:	e002      	b.n	8006132 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	c1100000 	.word	0xc1100000

08006140 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d102      	bne.n	8006156 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006150:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006154:	e018      	b.n	8006188 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800615e:	041b      	lsls	r3, r3, #16
 8006160:	4619      	mov	r1, r3
 8006162:	4610      	mov	r0, r2
 8006164:	f002 faa0 	bl	80086a8 <SDMMC_CmdSendStatus>
 8006168:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	e009      	b.n	8006188 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2100      	movs	r1, #0
 800617a:	4618      	mov	r0, r3
 800617c:	f002 f845 	bl	800820a <SDIO_GetResponse>
 8006180:	4602      	mov	r2, r0
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b086      	sub	sp, #24
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006198:	2300      	movs	r3, #0
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	2300      	movs	r3, #0
 800619e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2100      	movs	r1, #0
 80061a6:	4618      	mov	r0, r3
 80061a8:	f002 f82f 	bl	800820a <SDIO_GetResponse>
 80061ac:	4603      	mov	r3, r0
 80061ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80061b6:	d102      	bne.n	80061be <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80061b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80061bc:	e02f      	b.n	800621e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80061be:	f107 030c 	add.w	r3, r7, #12
 80061c2:	4619      	mov	r1, r3
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f879 	bl	80062bc <SD_FindSCR>
 80061ca:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	e023      	b.n	800621e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01c      	beq.n	800621a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061e8:	041b      	lsls	r3, r3, #16
 80061ea:	4619      	mov	r1, r3
 80061ec:	4610      	mov	r0, r2
 80061ee:	f002 f975 	bl	80084dc <SDMMC_CmdAppCommand>
 80061f2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	e00f      	b.n	800621e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2102      	movs	r1, #2
 8006204:	4618      	mov	r0, r3
 8006206:	f002 f9ae 	bl	8008566 <SDMMC_CmdBusWidth>
 800620a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	e003      	b.n	800621e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006216:	2300      	movs	r3, #0
 8006218:	e001      	b.n	800621e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800621a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800621e:	4618      	mov	r0, r3
 8006220:	3718      	adds	r7, #24
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b086      	sub	sp, #24
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800622e:	2300      	movs	r3, #0
 8006230:	60fb      	str	r3, [r7, #12]
 8006232:	2300      	movs	r3, #0
 8006234:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2100      	movs	r1, #0
 800623c:	4618      	mov	r0, r3
 800623e:	f001 ffe4 	bl	800820a <SDIO_GetResponse>
 8006242:	4603      	mov	r3, r0
 8006244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006248:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800624c:	d102      	bne.n	8006254 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800624e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006252:	e02f      	b.n	80062b4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006254:	f107 030c 	add.w	r3, r7, #12
 8006258:	4619      	mov	r1, r3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f82e 	bl	80062bc <SD_FindSCR>
 8006260:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	e023      	b.n	80062b4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d01c      	beq.n	80062b0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800627e:	041b      	lsls	r3, r3, #16
 8006280:	4619      	mov	r1, r3
 8006282:	4610      	mov	r0, r2
 8006284:	f002 f92a 	bl	80084dc <SDMMC_CmdAppCommand>
 8006288:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	e00f      	b.n	80062b4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2100      	movs	r1, #0
 800629a:	4618      	mov	r0, r3
 800629c:	f002 f963 	bl	8008566 <SDMMC_CmdBusWidth>
 80062a0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	e003      	b.n	80062b4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80062ac:	2300      	movs	r3, #0
 80062ae:	e001      	b.n	80062b4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80062b0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3718      	adds	r7, #24
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80062bc:	b590      	push	{r4, r7, lr}
 80062be:	b08f      	sub	sp, #60	; 0x3c
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80062c6:	f7fb fc01 	bl	8001acc <HAL_GetTick>
 80062ca:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80062d0:	2300      	movs	r3, #0
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	2300      	movs	r3, #0
 80062d6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2108      	movs	r1, #8
 80062e2:	4618      	mov	r0, r3
 80062e4:	f001 ffce 	bl	8008284 <SDMMC_CmdBlockLength>
 80062e8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80062ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d001      	beq.n	80062f4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80062f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f2:	e0b2      	b.n	800645a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062fc:	041b      	lsls	r3, r3, #16
 80062fe:	4619      	mov	r1, r3
 8006300:	4610      	mov	r0, r2
 8006302:	f002 f8eb 	bl	80084dc <SDMMC_CmdAppCommand>
 8006306:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <SD_FindSCR+0x56>
  {
    return errorstate;
 800630e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006310:	e0a3      	b.n	800645a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006312:	f04f 33ff 	mov.w	r3, #4294967295
 8006316:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006318:	2308      	movs	r3, #8
 800631a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800631c:	2330      	movs	r3, #48	; 0x30
 800631e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006320:	2302      	movs	r3, #2
 8006322:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006324:	2300      	movs	r3, #0
 8006326:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006328:	2301      	movs	r3, #1
 800632a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f107 0210 	add.w	r2, r7, #16
 8006334:	4611      	mov	r1, r2
 8006336:	4618      	mov	r0, r3
 8006338:	f001 ff79 	bl	800822e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4618      	mov	r0, r3
 8006342:	f002 f932 	bl	80085aa <SDMMC_CmdSendSCR>
 8006346:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634a:	2b00      	cmp	r3, #0
 800634c:	d02a      	beq.n	80063a4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006350:	e083      	b.n	800645a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00f      	beq.n	8006380 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6819      	ldr	r1, [r3, #0]
 8006364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	f107 0208 	add.w	r2, r7, #8
 800636c:	18d4      	adds	r4, r2, r3
 800636e:	4608      	mov	r0, r1
 8006370:	f001 fede 	bl	8008130 <SDIO_ReadFIFO>
 8006374:	4603      	mov	r3, r0
 8006376:	6023      	str	r3, [r4, #0]
      index++;
 8006378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800637a:	3301      	adds	r3, #1
 800637c:	637b      	str	r3, [r7, #52]	; 0x34
 800637e:	e006      	b.n	800638e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006386:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d012      	beq.n	80063b4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800638e:	f7fb fb9d 	bl	8001acc <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639c:	d102      	bne.n	80063a4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800639e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80063a2:	e05a      	b.n	800645a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063aa:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d0cf      	beq.n	8006352 <SD_FindSCR+0x96>
 80063b2:	e000      	b.n	80063b6 <SD_FindSCR+0xfa>
      break;
 80063b4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063bc:	f003 0308 	and.w	r3, r3, #8
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d005      	beq.n	80063d0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2208      	movs	r2, #8
 80063ca:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80063cc:	2308      	movs	r3, #8
 80063ce:	e044      	b.n	800645a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d005      	beq.n	80063ea <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2202      	movs	r2, #2
 80063e4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80063e6:	2302      	movs	r3, #2
 80063e8:	e037      	b.n	800645a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f0:	f003 0320 	and.w	r3, r3, #32
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d005      	beq.n	8006404 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2220      	movs	r2, #32
 80063fe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006400:	2320      	movs	r3, #32
 8006402:	e02a      	b.n	800645a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f240 523a 	movw	r2, #1338	; 0x53a
 800640c:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	061a      	lsls	r2, r3, #24
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	021b      	lsls	r3, r3, #8
 8006416:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800641a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	0a1b      	lsrs	r3, r3, #8
 8006420:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006424:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	0e1b      	lsrs	r3, r3, #24
 800642a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800642c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642e:	601a      	str	r2, [r3, #0]
    scr++;
 8006430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006432:	3304      	adds	r3, #4
 8006434:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	061a      	lsls	r2, r3, #24
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	021b      	lsls	r3, r3, #8
 800643e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006442:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	0a1b      	lsrs	r3, r3, #8
 8006448:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800644c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	0e1b      	lsrs	r3, r3, #24
 8006452:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006456:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	373c      	adds	r7, #60	; 0x3c
 800645e:	46bd      	mov	sp, r7
 8006460:	bd90      	pop	{r4, r7, pc}

08006462 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b082      	sub	sp, #8
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e07b      	b.n	800656c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	d108      	bne.n	800648e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006484:	d009      	beq.n	800649a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	61da      	str	r2, [r3, #28]
 800648c:	e005      	b.n	800649a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d106      	bne.n	80064ba <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7fa fda9 	bl	800100c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2202      	movs	r2, #2
 80064be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064ec:	431a      	orrs	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0302 	and.w	r3, r3, #2
 80064f6:	431a      	orrs	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	f003 0301 	and.w	r3, r3, #1
 8006500:	431a      	orrs	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800650a:	431a      	orrs	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006514:	431a      	orrs	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800651e:	ea42 0103 	orr.w	r1, r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006526:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	0c1b      	lsrs	r3, r3, #16
 8006538:	f003 0104 	and.w	r1, r3, #4
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	f003 0210 	and.w	r2, r3, #16
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	430a      	orrs	r2, r1
 800654a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	69da      	ldr	r2, [r3, #28]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800655a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3708      	adds	r7, #8
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e01a      	b.n	80065bc <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2202      	movs	r2, #2
 800658a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800659c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fa fe6c 	bl	800127c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3708      	adds	r7, #8
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	4613      	mov	r3, r2
 80065d0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_SPI_Transmit_DMA+0x20>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e09b      	b.n	800671c <HAL_SPI_Transmit_DMA+0x158>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d002      	beq.n	80065fe <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80065f8:	2302      	movs	r3, #2
 80065fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80065fc:	e089      	b.n	8006712 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d002      	beq.n	800660a <HAL_SPI_Transmit_DMA+0x46>
 8006604:	88fb      	ldrh	r3, [r7, #6]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d102      	bne.n	8006610 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800660e:	e080      	b.n	8006712 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2203      	movs	r2, #3
 8006614:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	88fa      	ldrh	r2, [r7, #6]
 8006628:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	88fa      	ldrh	r2, [r7, #6]
 800662e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006656:	d10f      	bne.n	8006678 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006666:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006676:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800667c:	4a29      	ldr	r2, [pc, #164]	; (8006724 <HAL_SPI_Transmit_DMA+0x160>)
 800667e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006684:	4a28      	ldr	r2, [pc, #160]	; (8006728 <HAL_SPI_Transmit_DMA+0x164>)
 8006686:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800668c:	4a27      	ldr	r2, [pc, #156]	; (800672c <HAL_SPI_Transmit_DMA+0x168>)
 800668e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006694:	2200      	movs	r2, #0
 8006696:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	4619      	mov	r1, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	330c      	adds	r3, #12
 80066a8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066ae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80066b0:	f7fb fc70 	bl	8001f94 <HAL_DMA_Start_IT>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00c      	beq.n	80066d4 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066be:	f043 0210 	orr.w	r2, r3, #16
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80066d2:	e01e      	b.n	8006712 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066de:	2b40      	cmp	r3, #64	; 0x40
 80066e0:	d007      	beq.n	80066f2 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066f0:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	685a      	ldr	r2, [r3, #4]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f042 0220 	orr.w	r2, r2, #32
 8006700:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f042 0202 	orr.w	r2, r2, #2
 8006710:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800671a:	7dfb      	ldrb	r3, [r7, #23]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3718      	adds	r7, #24
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	080067fd 	.word	0x080067fd
 8006728:	08006755 	.word	0x08006755
 800672c:	08006819 	.word	0x08006819

08006730 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	bc80      	pop	{r7}
 8006740:	4770      	bx	lr

08006742 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	bc80      	pop	{r7}
 8006752:	4770      	bx	lr

08006754 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006760:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006762:	f7fb f9b3 	bl	8001acc <HAL_GetTick>
 8006766:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006776:	d03b      	beq.n	80067f0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685a      	ldr	r2, [r3, #4]
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0220 	bic.w	r2, r2, #32
 8006786:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f022 0202 	bic.w	r2, r2, #2
 8006796:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	2164      	movs	r1, #100	; 0x64
 800679c:	6978      	ldr	r0, [r7, #20]
 800679e:	f000 f8e3 	bl	8006968 <SPI_EndRxTxTransaction>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d005      	beq.n	80067b4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ac:	f043 0220 	orr.w	r2, r3, #32
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10a      	bne.n	80067d2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067bc:	2300      	movs	r3, #0
 80067be:	60fb      	str	r3, [r7, #12]
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	60fb      	str	r3, [r7, #12]
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	60fb      	str	r3, [r7, #12]
 80067d0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2200      	movs	r2, #0
 80067d6:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d003      	beq.n	80067f0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80067e8:	6978      	ldr	r0, [r7, #20]
 80067ea:	f7ff ffaa 	bl	8006742 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80067ee:	e002      	b.n	80067f6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80067f0:	6978      	ldr	r0, [r7, #20]
 80067f2:	f005 fed3 	bl	800c59c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80067f6:	3718      	adds	r7, #24
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006808:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f7ff ff90 	bl	8006730 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006810:	bf00      	nop
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006824:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 0203 	bic.w	r2, r2, #3
 8006834:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800683a:	f043 0210 	orr.w	r2, r3, #16
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f7ff ff79 	bl	8006742 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006850:	bf00      	nop
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b088      	sub	sp, #32
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	603b      	str	r3, [r7, #0]
 8006864:	4613      	mov	r3, r2
 8006866:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006868:	f7fb f930 	bl	8001acc <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006870:	1a9b      	subs	r3, r3, r2
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	4413      	add	r3, r2
 8006876:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006878:	f7fb f928 	bl	8001acc <HAL_GetTick>
 800687c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800687e:	4b39      	ldr	r3, [pc, #228]	; (8006964 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	015b      	lsls	r3, r3, #5
 8006884:	0d1b      	lsrs	r3, r3, #20
 8006886:	69fa      	ldr	r2, [r7, #28]
 8006888:	fb02 f303 	mul.w	r3, r2, r3
 800688c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800688e:	e054      	b.n	800693a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006896:	d050      	beq.n	800693a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006898:	f7fb f918 	bl	8001acc <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	69fa      	ldr	r2, [r7, #28]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d902      	bls.n	80068ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d13d      	bne.n	800692a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80068bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068c6:	d111      	bne.n	80068ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068d0:	d004      	beq.n	80068dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068da:	d107      	bne.n	80068ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068f4:	d10f      	bne.n	8006916 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006914:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006926:	2303      	movs	r3, #3
 8006928:	e017      	b.n	800695a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d101      	bne.n	8006934 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006930:	2300      	movs	r3, #0
 8006932:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	3b01      	subs	r3, #1
 8006938:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689a      	ldr	r2, [r3, #8]
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	4013      	ands	r3, r2
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	429a      	cmp	r2, r3
 8006948:	bf0c      	ite	eq
 800694a:	2301      	moveq	r3, #1
 800694c:	2300      	movne	r3, #0
 800694e:	b2db      	uxtb	r3, r3
 8006950:	461a      	mov	r2, r3
 8006952:	79fb      	ldrb	r3, [r7, #7]
 8006954:	429a      	cmp	r2, r3
 8006956:	d19b      	bne.n	8006890 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3720      	adds	r7, #32
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	20000040 	.word	0x20000040

08006968 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af02      	add	r7, sp, #8
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2200      	movs	r2, #0
 800697c:	2180      	movs	r1, #128	; 0x80
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f7ff ff6a 	bl	8006858 <SPI_WaitFlagStateUntilTimeout>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d007      	beq.n	800699a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800698e:	f043 0220 	orr.w	r2, r3, #32
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e000      	b.n	800699c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d101      	bne.n	80069b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e041      	b.n	8006a3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d106      	bne.n	80069d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f7fa fe64 	bl	8001698 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2202      	movs	r2, #2
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3304      	adds	r3, #4
 80069e0:	4619      	mov	r1, r3
 80069e2:	4610      	mov	r0, r2
 80069e4:	f000 faea 	bl	8006fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
	...

08006a44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d109      	bne.n	8006a68 <HAL_TIM_PWM_Start+0x24>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	bf14      	ite	ne
 8006a60:	2301      	movne	r3, #1
 8006a62:	2300      	moveq	r3, #0
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	e022      	b.n	8006aae <HAL_TIM_PWM_Start+0x6a>
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	d109      	bne.n	8006a82 <HAL_TIM_PWM_Start+0x3e>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	bf14      	ite	ne
 8006a7a:	2301      	movne	r3, #1
 8006a7c:	2300      	moveq	r3, #0
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	e015      	b.n	8006aae <HAL_TIM_PWM_Start+0x6a>
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	2b08      	cmp	r3, #8
 8006a86:	d109      	bne.n	8006a9c <HAL_TIM_PWM_Start+0x58>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	bf14      	ite	ne
 8006a94:	2301      	movne	r3, #1
 8006a96:	2300      	moveq	r3, #0
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	e008      	b.n	8006aae <HAL_TIM_PWM_Start+0x6a>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	bf14      	ite	ne
 8006aa8:	2301      	movne	r3, #1
 8006aaa:	2300      	moveq	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e07c      	b.n	8006bb0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d104      	bne.n	8006ac6 <HAL_TIM_PWM_Start+0x82>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ac4:	e013      	b.n	8006aee <HAL_TIM_PWM_Start+0xaa>
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b04      	cmp	r3, #4
 8006aca:	d104      	bne.n	8006ad6 <HAL_TIM_PWM_Start+0x92>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ad4:	e00b      	b.n	8006aee <HAL_TIM_PWM_Start+0xaa>
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d104      	bne.n	8006ae6 <HAL_TIM_PWM_Start+0xa2>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ae4:	e003      	b.n	8006aee <HAL_TIM_PWM_Start+0xaa>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2202      	movs	r2, #2
 8006aea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2201      	movs	r2, #1
 8006af4:	6839      	ldr	r1, [r7, #0]
 8006af6:	4618      	mov	r0, r3
 8006af8:	f000 fcaa 	bl	8007450 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a2d      	ldr	r2, [pc, #180]	; (8006bb8 <HAL_TIM_PWM_Start+0x174>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d004      	beq.n	8006b10 <HAL_TIM_PWM_Start+0xcc>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a2c      	ldr	r2, [pc, #176]	; (8006bbc <HAL_TIM_PWM_Start+0x178>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d101      	bne.n	8006b14 <HAL_TIM_PWM_Start+0xd0>
 8006b10:	2301      	movs	r3, #1
 8006b12:	e000      	b.n	8006b16 <HAL_TIM_PWM_Start+0xd2>
 8006b14:	2300      	movs	r3, #0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d007      	beq.n	8006b2a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a22      	ldr	r2, [pc, #136]	; (8006bb8 <HAL_TIM_PWM_Start+0x174>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d022      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3c:	d01d      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a1f      	ldr	r2, [pc, #124]	; (8006bc0 <HAL_TIM_PWM_Start+0x17c>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d018      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a1d      	ldr	r2, [pc, #116]	; (8006bc4 <HAL_TIM_PWM_Start+0x180>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d013      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a1c      	ldr	r2, [pc, #112]	; (8006bc8 <HAL_TIM_PWM_Start+0x184>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d00e      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a16      	ldr	r2, [pc, #88]	; (8006bbc <HAL_TIM_PWM_Start+0x178>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d009      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a18      	ldr	r2, [pc, #96]	; (8006bcc <HAL_TIM_PWM_Start+0x188>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d004      	beq.n	8006b7a <HAL_TIM_PWM_Start+0x136>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a16      	ldr	r2, [pc, #88]	; (8006bd0 <HAL_TIM_PWM_Start+0x18c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d111      	bne.n	8006b9e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f003 0307 	and.w	r3, r3, #7
 8006b84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2b06      	cmp	r3, #6
 8006b8a:	d010      	beq.n	8006bae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f042 0201 	orr.w	r2, r2, #1
 8006b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b9c:	e007      	b.n	8006bae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f042 0201 	orr.w	r2, r2, #1
 8006bac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	40010000 	.word	0x40010000
 8006bbc:	40010400 	.word	0x40010400
 8006bc0:	40000400 	.word	0x40000400
 8006bc4:	40000800 	.word	0x40000800
 8006bc8:	40000c00 	.word	0x40000c00
 8006bcc:	40014000 	.word	0x40014000
 8006bd0:	40001800 	.word	0x40001800

08006bd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d122      	bne.n	8006c30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f003 0302 	and.w	r3, r3, #2
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d11b      	bne.n	8006c30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f06f 0202 	mvn.w	r2, #2
 8006c00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2201      	movs	r2, #1
 8006c06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	f003 0303 	and.w	r3, r3, #3
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d003      	beq.n	8006c1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f9b4 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006c1c:	e005      	b.n	8006c2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f9a7 	bl	8006f72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f9b6 	bl	8006f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b04      	cmp	r3, #4
 8006c3c:	d122      	bne.n	8006c84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b04      	cmp	r3, #4
 8006c4a:	d11b      	bne.n	8006c84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f06f 0204 	mvn.w	r2, #4
 8006c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2202      	movs	r2, #2
 8006c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f98a 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006c70:	e005      	b.n	8006c7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f97d 	bl	8006f72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 f98c 	bl	8006f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	f003 0308 	and.w	r3, r3, #8
 8006c8e:	2b08      	cmp	r3, #8
 8006c90:	d122      	bne.n	8006cd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	f003 0308 	and.w	r3, r3, #8
 8006c9c:	2b08      	cmp	r3, #8
 8006c9e:	d11b      	bne.n	8006cd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f06f 0208 	mvn.w	r2, #8
 8006ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2204      	movs	r2, #4
 8006cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	f003 0303 	and.w	r3, r3, #3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d003      	beq.n	8006cc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f960 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006cc4:	e005      	b.n	8006cd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f953 	bl	8006f72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 f962 	bl	8006f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	f003 0310 	and.w	r3, r3, #16
 8006ce2:	2b10      	cmp	r3, #16
 8006ce4:	d122      	bne.n	8006d2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	f003 0310 	and.w	r3, r3, #16
 8006cf0:	2b10      	cmp	r3, #16
 8006cf2:	d11b      	bne.n	8006d2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f06f 0210 	mvn.w	r2, #16
 8006cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2208      	movs	r2, #8
 8006d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	69db      	ldr	r3, [r3, #28]
 8006d0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 f936 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006d18:	e005      	b.n	8006d26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 f929 	bl	8006f72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f938 	bl	8006f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d10e      	bne.n	8006d58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	f003 0301 	and.w	r3, r3, #1
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d107      	bne.n	8006d58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f06f 0201 	mvn.w	r2, #1
 8006d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 f904 	bl	8006f60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d62:	2b80      	cmp	r3, #128	; 0x80
 8006d64:	d10e      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d70:	2b80      	cmp	r3, #128	; 0x80
 8006d72:	d107      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fc0d 	bl	800759e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d8e:	2b40      	cmp	r3, #64	; 0x40
 8006d90:	d10e      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d9c:	2b40      	cmp	r3, #64	; 0x40
 8006d9e:	d107      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f8fc 	bl	8006fa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f003 0320 	and.w	r3, r3, #32
 8006dba:	2b20      	cmp	r3, #32
 8006dbc:	d10e      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	f003 0320 	and.w	r3, r3, #32
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	d107      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f06f 0220 	mvn.w	r2, #32
 8006dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fbd8 	bl	800758c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ddc:	bf00      	nop
 8006dde:	3708      	adds	r7, #8
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d101      	bne.n	8006dfe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	e0ac      	b.n	8006f58 <HAL_TIM_PWM_ConfigChannel+0x174>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2b0c      	cmp	r3, #12
 8006e0a:	f200 809f 	bhi.w	8006f4c <HAL_TIM_PWM_ConfigChannel+0x168>
 8006e0e:	a201      	add	r2, pc, #4	; (adr r2, 8006e14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e14:	08006e49 	.word	0x08006e49
 8006e18:	08006f4d 	.word	0x08006f4d
 8006e1c:	08006f4d 	.word	0x08006f4d
 8006e20:	08006f4d 	.word	0x08006f4d
 8006e24:	08006e89 	.word	0x08006e89
 8006e28:	08006f4d 	.word	0x08006f4d
 8006e2c:	08006f4d 	.word	0x08006f4d
 8006e30:	08006f4d 	.word	0x08006f4d
 8006e34:	08006ecb 	.word	0x08006ecb
 8006e38:	08006f4d 	.word	0x08006f4d
 8006e3c:	08006f4d 	.word	0x08006f4d
 8006e40:	08006f4d 	.word	0x08006f4d
 8006e44:	08006f0b 	.word	0x08006f0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68b9      	ldr	r1, [r7, #8]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 f952 	bl	80070f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f042 0208 	orr.w	r2, r2, #8
 8006e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	699a      	ldr	r2, [r3, #24]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0204 	bic.w	r2, r2, #4
 8006e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	6999      	ldr	r1, [r3, #24]
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	691a      	ldr	r2, [r3, #16]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	430a      	orrs	r2, r1
 8006e84:	619a      	str	r2, [r3, #24]
      break;
 8006e86:	e062      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68b9      	ldr	r1, [r7, #8]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 f9a2 	bl	80071d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	699a      	ldr	r2, [r3, #24]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ea2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	699a      	ldr	r2, [r3, #24]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	6999      	ldr	r1, [r3, #24]
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	021a      	lsls	r2, r3, #8
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	430a      	orrs	r2, r1
 8006ec6:	619a      	str	r2, [r3, #24]
      break;
 8006ec8:	e041      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68b9      	ldr	r1, [r7, #8]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 f9f5 	bl	80072c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f042 0208 	orr.w	r2, r2, #8
 8006ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	69da      	ldr	r2, [r3, #28]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0204 	bic.w	r2, r2, #4
 8006ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	69d9      	ldr	r1, [r3, #28]
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	691a      	ldr	r2, [r3, #16]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	430a      	orrs	r2, r1
 8006f06:	61da      	str	r2, [r3, #28]
      break;
 8006f08:	e021      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68b9      	ldr	r1, [r7, #8]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f000 fa49 	bl	80073a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	69da      	ldr	r2, [r3, #28]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	69da      	ldr	r2, [r3, #28]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	69d9      	ldr	r1, [r3, #28]
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	021a      	lsls	r2, r3, #8
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	430a      	orrs	r2, r1
 8006f48:	61da      	str	r2, [r3, #28]
      break;
 8006f4a:	e000      	b.n	8006f4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006f4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f68:	bf00      	nop
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bc80      	pop	{r7}
 8006f70:	4770      	bx	lr

08006f72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b083      	sub	sp, #12
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f7a:	bf00      	nop
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bc80      	pop	{r7}
 8006f82:	4770      	bx	lr

08006f84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bc80      	pop	{r7}
 8006f94:	4770      	bx	lr

08006f96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b083      	sub	sp, #12
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f9e:	bf00      	nop
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bc80      	pop	{r7}
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bc80      	pop	{r7}
 8006fb8:	4770      	bx	lr
	...

08006fbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a3f      	ldr	r2, [pc, #252]	; (80070cc <TIM_Base_SetConfig+0x110>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d013      	beq.n	8006ffc <TIM_Base_SetConfig+0x40>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fda:	d00f      	beq.n	8006ffc <TIM_Base_SetConfig+0x40>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a3c      	ldr	r2, [pc, #240]	; (80070d0 <TIM_Base_SetConfig+0x114>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d00b      	beq.n	8006ffc <TIM_Base_SetConfig+0x40>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a3b      	ldr	r2, [pc, #236]	; (80070d4 <TIM_Base_SetConfig+0x118>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d007      	beq.n	8006ffc <TIM_Base_SetConfig+0x40>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a3a      	ldr	r2, [pc, #232]	; (80070d8 <TIM_Base_SetConfig+0x11c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d003      	beq.n	8006ffc <TIM_Base_SetConfig+0x40>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a39      	ldr	r2, [pc, #228]	; (80070dc <TIM_Base_SetConfig+0x120>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d108      	bne.n	800700e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	4313      	orrs	r3, r2
 800700c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a2e      	ldr	r2, [pc, #184]	; (80070cc <TIM_Base_SetConfig+0x110>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d02b      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800701c:	d027      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a2b      	ldr	r2, [pc, #172]	; (80070d0 <TIM_Base_SetConfig+0x114>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d023      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a2a      	ldr	r2, [pc, #168]	; (80070d4 <TIM_Base_SetConfig+0x118>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d01f      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a29      	ldr	r2, [pc, #164]	; (80070d8 <TIM_Base_SetConfig+0x11c>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d01b      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a28      	ldr	r2, [pc, #160]	; (80070dc <TIM_Base_SetConfig+0x120>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d017      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a27      	ldr	r2, [pc, #156]	; (80070e0 <TIM_Base_SetConfig+0x124>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d013      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a26      	ldr	r2, [pc, #152]	; (80070e4 <TIM_Base_SetConfig+0x128>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d00f      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a25      	ldr	r2, [pc, #148]	; (80070e8 <TIM_Base_SetConfig+0x12c>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d00b      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a24      	ldr	r2, [pc, #144]	; (80070ec <TIM_Base_SetConfig+0x130>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d007      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a23      	ldr	r2, [pc, #140]	; (80070f0 <TIM_Base_SetConfig+0x134>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d003      	beq.n	800706e <TIM_Base_SetConfig+0xb2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a22      	ldr	r2, [pc, #136]	; (80070f4 <TIM_Base_SetConfig+0x138>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d108      	bne.n	8007080 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	4313      	orrs	r3, r2
 800707e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	695b      	ldr	r3, [r3, #20]
 800708a:	4313      	orrs	r3, r2
 800708c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	68fa      	ldr	r2, [r7, #12]
 8007092:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a09      	ldr	r2, [pc, #36]	; (80070cc <TIM_Base_SetConfig+0x110>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d003      	beq.n	80070b4 <TIM_Base_SetConfig+0xf8>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a0b      	ldr	r2, [pc, #44]	; (80070dc <TIM_Base_SetConfig+0x120>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d103      	bne.n	80070bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	691a      	ldr	r2, [r3, #16]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	615a      	str	r2, [r3, #20]
}
 80070c2:	bf00      	nop
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bc80      	pop	{r7}
 80070ca:	4770      	bx	lr
 80070cc:	40010000 	.word	0x40010000
 80070d0:	40000400 	.word	0x40000400
 80070d4:	40000800 	.word	0x40000800
 80070d8:	40000c00 	.word	0x40000c00
 80070dc:	40010400 	.word	0x40010400
 80070e0:	40014000 	.word	0x40014000
 80070e4:	40014400 	.word	0x40014400
 80070e8:	40014800 	.word	0x40014800
 80070ec:	40001800 	.word	0x40001800
 80070f0:	40001c00 	.word	0x40001c00
 80070f4:	40002000 	.word	0x40002000

080070f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f023 0201 	bic.w	r2, r3, #1
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f023 0303 	bic.w	r3, r3, #3
 800712e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	4313      	orrs	r3, r2
 8007138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f023 0302 	bic.w	r3, r3, #2
 8007140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	4313      	orrs	r3, r2
 800714a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a20      	ldr	r2, [pc, #128]	; (80071d0 <TIM_OC1_SetConfig+0xd8>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d003      	beq.n	800715c <TIM_OC1_SetConfig+0x64>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a1f      	ldr	r2, [pc, #124]	; (80071d4 <TIM_OC1_SetConfig+0xdc>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d10c      	bne.n	8007176 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	f023 0308 	bic.w	r3, r3, #8
 8007162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	697a      	ldr	r2, [r7, #20]
 800716a:	4313      	orrs	r3, r2
 800716c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f023 0304 	bic.w	r3, r3, #4
 8007174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a15      	ldr	r2, [pc, #84]	; (80071d0 <TIM_OC1_SetConfig+0xd8>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d003      	beq.n	8007186 <TIM_OC1_SetConfig+0x8e>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a14      	ldr	r2, [pc, #80]	; (80071d4 <TIM_OC1_SetConfig+0xdc>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d111      	bne.n	80071aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800718c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	621a      	str	r2, [r3, #32]
}
 80071c4:	bf00      	nop
 80071c6:	371c      	adds	r7, #28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bc80      	pop	{r7}
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop
 80071d0:	40010000 	.word	0x40010000
 80071d4:	40010400 	.word	0x40010400

080071d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071d8:	b480      	push	{r7}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	f023 0210 	bic.w	r2, r3, #16
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800720e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	021b      	lsls	r3, r3, #8
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4313      	orrs	r3, r2
 800721a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	f023 0320 	bic.w	r3, r3, #32
 8007222:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	011b      	lsls	r3, r3, #4
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	4313      	orrs	r3, r2
 800722e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a21      	ldr	r2, [pc, #132]	; (80072b8 <TIM_OC2_SetConfig+0xe0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d003      	beq.n	8007240 <TIM_OC2_SetConfig+0x68>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a20      	ldr	r2, [pc, #128]	; (80072bc <TIM_OC2_SetConfig+0xe4>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d10d      	bne.n	800725c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007246:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	4313      	orrs	r3, r2
 8007252:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800725a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a16      	ldr	r2, [pc, #88]	; (80072b8 <TIM_OC2_SetConfig+0xe0>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d003      	beq.n	800726c <TIM_OC2_SetConfig+0x94>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a15      	ldr	r2, [pc, #84]	; (80072bc <TIM_OC2_SetConfig+0xe4>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d113      	bne.n	8007294 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007272:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800727a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	4313      	orrs	r3, r2
 8007286:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	693a      	ldr	r2, [r7, #16]
 8007290:	4313      	orrs	r3, r2
 8007292:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	697a      	ldr	r2, [r7, #20]
 80072ac:	621a      	str	r2, [r3, #32]
}
 80072ae:	bf00      	nop
 80072b0:	371c      	adds	r7, #28
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bc80      	pop	{r7}
 80072b6:	4770      	bx	lr
 80072b8:	40010000 	.word	0x40010000
 80072bc:	40010400 	.word	0x40010400

080072c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f023 0303 	bic.w	r3, r3, #3
 80072f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007308:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	021b      	lsls	r3, r3, #8
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	4313      	orrs	r3, r2
 8007314:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a21      	ldr	r2, [pc, #132]	; (80073a0 <TIM_OC3_SetConfig+0xe0>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d003      	beq.n	8007326 <TIM_OC3_SetConfig+0x66>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a20      	ldr	r2, [pc, #128]	; (80073a4 <TIM_OC3_SetConfig+0xe4>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d10d      	bne.n	8007342 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800732c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	021b      	lsls	r3, r3, #8
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	4313      	orrs	r3, r2
 8007338:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007340:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	4a16      	ldr	r2, [pc, #88]	; (80073a0 <TIM_OC3_SetConfig+0xe0>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d003      	beq.n	8007352 <TIM_OC3_SetConfig+0x92>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	4a15      	ldr	r2, [pc, #84]	; (80073a4 <TIM_OC3_SetConfig+0xe4>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d113      	bne.n	800737a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007358:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007360:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	695b      	ldr	r3, [r3, #20]
 8007366:	011b      	lsls	r3, r3, #4
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	4313      	orrs	r3, r2
 800736c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	011b      	lsls	r3, r3, #4
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	4313      	orrs	r3, r2
 8007378:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	685a      	ldr	r2, [r3, #4]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	697a      	ldr	r2, [r7, #20]
 8007392:	621a      	str	r2, [r3, #32]
}
 8007394:	bf00      	nop
 8007396:	371c      	adds	r7, #28
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	40010000 	.word	0x40010000
 80073a4:	40010400 	.word	0x40010400

080073a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b087      	sub	sp, #28
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6a1b      	ldr	r3, [r3, #32]
 80073b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a1b      	ldr	r3, [r3, #32]
 80073c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	69db      	ldr	r3, [r3, #28]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	021b      	lsls	r3, r3, #8
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	031b      	lsls	r3, r3, #12
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a11      	ldr	r2, [pc, #68]	; (8007448 <TIM_OC4_SetConfig+0xa0>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_OC4_SetConfig+0x68>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a10      	ldr	r2, [pc, #64]	; (800744c <TIM_OC4_SetConfig+0xa4>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d109      	bne.n	8007424 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007416:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	019b      	lsls	r3, r3, #6
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	4313      	orrs	r3, r2
 8007422:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	693a      	ldr	r2, [r7, #16]
 800743c:	621a      	str	r2, [r3, #32]
}
 800743e:	bf00      	nop
 8007440:	371c      	adds	r7, #28
 8007442:	46bd      	mov	sp, r7
 8007444:	bc80      	pop	{r7}
 8007446:	4770      	bx	lr
 8007448:	40010000 	.word	0x40010000
 800744c:	40010400 	.word	0x40010400

08007450 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007450:	b480      	push	{r7}
 8007452:	b087      	sub	sp, #28
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	f003 031f 	and.w	r3, r3, #31
 8007462:	2201      	movs	r2, #1
 8007464:	fa02 f303 	lsl.w	r3, r2, r3
 8007468:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6a1a      	ldr	r2, [r3, #32]
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	43db      	mvns	r3, r3
 8007472:	401a      	ands	r2, r3
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a1a      	ldr	r2, [r3, #32]
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f003 031f 	and.w	r3, r3, #31
 8007482:	6879      	ldr	r1, [r7, #4]
 8007484:	fa01 f303 	lsl.w	r3, r1, r3
 8007488:	431a      	orrs	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	621a      	str	r2, [r3, #32]
}
 800748e:	bf00      	nop
 8007490:	371c      	adds	r7, #28
 8007492:	46bd      	mov	sp, r7
 8007494:	bc80      	pop	{r7}
 8007496:	4770      	bx	lr

08007498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d101      	bne.n	80074b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074ac:	2302      	movs	r3, #2
 80074ae:	e05a      	b.n	8007566 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2202      	movs	r2, #2
 80074bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a20      	ldr	r2, [pc, #128]	; (8007570 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d022      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074fc:	d01d      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a1c      	ldr	r2, [pc, #112]	; (8007574 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d018      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a1a      	ldr	r2, [pc, #104]	; (8007578 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d013      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a19      	ldr	r2, [pc, #100]	; (800757c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d00e      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a17      	ldr	r2, [pc, #92]	; (8007580 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d009      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a16      	ldr	r2, [pc, #88]	; (8007584 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d004      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a14      	ldr	r2, [pc, #80]	; (8007588 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d10c      	bne.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007540:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	68ba      	ldr	r2, [r7, #8]
 8007548:	4313      	orrs	r3, r2
 800754a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	bc80      	pop	{r7}
 800756e:	4770      	bx	lr
 8007570:	40010000 	.word	0x40010000
 8007574:	40000400 	.word	0x40000400
 8007578:	40000800 	.word	0x40000800
 800757c:	40000c00 	.word	0x40000c00
 8007580:	40010400 	.word	0x40010400
 8007584:	40014000 	.word	0x40014000
 8007588:	40001800 	.word	0x40001800

0800758c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr

0800759e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800759e:	b480      	push	{r7}
 80075a0:	b083      	sub	sp, #12
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bc80      	pop	{r7}
 80075ae:	4770      	bx	lr

080075b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d101      	bne.n	80075c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	e03f      	b.n	8007642 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d106      	bne.n	80075dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f7fa f978 	bl	80018cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2224      	movs	r2, #36	; 0x24
 80075e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68da      	ldr	r2, [r3, #12]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fc87 	bl	8007f08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	691a      	ldr	r2, [r3, #16]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007608:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	695a      	ldr	r2, [r3, #20]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007618:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68da      	ldr	r2, [r3, #12]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007628:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2220      	movs	r2, #32
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2220      	movs	r2, #32
 800763c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3708      	adds	r7, #8
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b08a      	sub	sp, #40	; 0x28
 800764e:	af02      	add	r7, sp, #8
 8007650:	60f8      	str	r0, [r7, #12]
 8007652:	60b9      	str	r1, [r7, #8]
 8007654:	603b      	str	r3, [r7, #0]
 8007656:	4613      	mov	r3, r2
 8007658:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800765a:	2300      	movs	r3, #0
 800765c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007664:	b2db      	uxtb	r3, r3
 8007666:	2b20      	cmp	r3, #32
 8007668:	d17c      	bne.n	8007764 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <HAL_UART_Transmit+0x2c>
 8007670:	88fb      	ldrh	r3, [r7, #6]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e075      	b.n	8007766 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007680:	2b01      	cmp	r3, #1
 8007682:	d101      	bne.n	8007688 <HAL_UART_Transmit+0x3e>
 8007684:	2302      	movs	r3, #2
 8007686:	e06e      	b.n	8007766 <HAL_UART_Transmit+0x11c>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2221      	movs	r2, #33	; 0x21
 800769a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800769e:	f7fa fa15 	bl	8001acc <HAL_GetTick>
 80076a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	88fa      	ldrh	r2, [r7, #6]
 80076a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	88fa      	ldrh	r2, [r7, #6]
 80076ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076b8:	d108      	bne.n	80076cc <HAL_UART_Transmit+0x82>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d104      	bne.n	80076cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80076c2:	2300      	movs	r3, #0
 80076c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	61bb      	str	r3, [r7, #24]
 80076ca:	e003      	b.n	80076d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80076d0:	2300      	movs	r3, #0
 80076d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80076dc:	e02a      	b.n	8007734 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	9300      	str	r3, [sp, #0]
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	2200      	movs	r2, #0
 80076e6:	2180      	movs	r1, #128	; 0x80
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f000 fa3a 	bl	8007b62 <UART_WaitOnFlagUntilTimeout>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d001      	beq.n	80076f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e036      	b.n	8007766 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d10b      	bne.n	8007716 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	881b      	ldrh	r3, [r3, #0]
 8007702:	461a      	mov	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800770c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	3302      	adds	r3, #2
 8007712:	61bb      	str	r3, [r7, #24]
 8007714:	e007      	b.n	8007726 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	781a      	ldrb	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	3301      	adds	r3, #1
 8007724:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800772a:	b29b      	uxth	r3, r3
 800772c:	3b01      	subs	r3, #1
 800772e:	b29a      	uxth	r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007738:	b29b      	uxth	r3, r3
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1cf      	bne.n	80076de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2200      	movs	r2, #0
 8007746:	2140      	movs	r1, #64	; 0x40
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f000 fa0a 	bl	8007b62 <UART_WaitOnFlagUntilTimeout>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d001      	beq.n	8007758 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e006      	b.n	8007766 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2220      	movs	r2, #32
 800775c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007760:	2300      	movs	r3, #0
 8007762:	e000      	b.n	8007766 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007764:	2302      	movs	r3, #2
  }
}
 8007766:	4618      	mov	r0, r3
 8007768:	3720      	adds	r7, #32
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b084      	sub	sp, #16
 8007772:	af00      	add	r7, sp, #0
 8007774:	60f8      	str	r0, [r7, #12]
 8007776:	60b9      	str	r1, [r7, #8]
 8007778:	4613      	mov	r3, r2
 800777a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b20      	cmp	r3, #32
 8007786:	d11d      	bne.n	80077c4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d002      	beq.n	8007794 <HAL_UART_Receive_IT+0x26>
 800778e:	88fb      	ldrh	r3, [r7, #6]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d101      	bne.n	8007798 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	e016      	b.n	80077c6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d101      	bne.n	80077a6 <HAL_UART_Receive_IT+0x38>
 80077a2:	2302      	movs	r3, #2
 80077a4:	e00f      	b.n	80077c6 <HAL_UART_Receive_IT+0x58>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80077b4:	88fb      	ldrh	r3, [r7, #6]
 80077b6:	461a      	mov	r2, r3
 80077b8:	68b9      	ldr	r1, [r7, #8]
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f000 fa1b 	bl	8007bf6 <UART_Start_Receive_IT>
 80077c0:	4603      	mov	r3, r0
 80077c2:	e000      	b.n	80077c6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80077c4:	2302      	movs	r3, #2
  }
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}
	...

080077d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b08a      	sub	sp, #40	; 0x28
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	695b      	ldr	r3, [r3, #20]
 80077ee:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80077f0:	2300      	movs	r3, #0
 80077f2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80077f4:	2300      	movs	r3, #0
 80077f6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80077f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fa:	f003 030f 	and.w	r3, r3, #15
 80077fe:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10d      	bne.n	8007822 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007808:	f003 0320 	and.w	r3, r3, #32
 800780c:	2b00      	cmp	r3, #0
 800780e:	d008      	beq.n	8007822 <HAL_UART_IRQHandler+0x52>
 8007810:	6a3b      	ldr	r3, [r7, #32]
 8007812:	f003 0320 	and.w	r3, r3, #32
 8007816:	2b00      	cmp	r3, #0
 8007818:	d003      	beq.n	8007822 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 facb 	bl	8007db6 <UART_Receive_IT>
      return;
 8007820:	e17c      	b.n	8007b1c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 80b1 	beq.w	800798c <HAL_UART_IRQHandler+0x1bc>
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	f003 0301 	and.w	r3, r3, #1
 8007830:	2b00      	cmp	r3, #0
 8007832:	d105      	bne.n	8007840 <HAL_UART_IRQHandler+0x70>
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 80a6 	beq.w	800798c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00a      	beq.n	8007860 <HAL_UART_IRQHandler+0x90>
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007850:	2b00      	cmp	r3, #0
 8007852:	d005      	beq.n	8007860 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007858:	f043 0201 	orr.w	r2, r3, #1
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00a      	beq.n	8007880 <HAL_UART_IRQHandler+0xb0>
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b00      	cmp	r3, #0
 8007872:	d005      	beq.n	8007880 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007878:	f043 0202 	orr.w	r2, r3, #2
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007882:	f003 0302 	and.w	r3, r3, #2
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00a      	beq.n	80078a0 <HAL_UART_IRQHandler+0xd0>
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d005      	beq.n	80078a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007898:	f043 0204 	orr.w	r2, r3, #4
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80078a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00f      	beq.n	80078ca <HAL_UART_IRQHandler+0xfa>
 80078aa:	6a3b      	ldr	r3, [r7, #32]
 80078ac:	f003 0320 	and.w	r3, r3, #32
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d104      	bne.n	80078be <HAL_UART_IRQHandler+0xee>
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c2:	f043 0208 	orr.w	r2, r3, #8
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f000 811f 	beq.w	8007b12 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d6:	f003 0320 	and.w	r3, r3, #32
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d007      	beq.n	80078ee <HAL_UART_IRQHandler+0x11e>
 80078de:	6a3b      	ldr	r3, [r7, #32]
 80078e0:	f003 0320 	and.w	r3, r3, #32
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d002      	beq.n	80078ee <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fa64 	bl	8007db6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f8:	2b40      	cmp	r3, #64	; 0x40
 80078fa:	bf0c      	ite	eq
 80078fc:	2301      	moveq	r3, #1
 80078fe:	2300      	movne	r3, #0
 8007900:	b2db      	uxtb	r3, r3
 8007902:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007908:	f003 0308 	and.w	r3, r3, #8
 800790c:	2b00      	cmp	r3, #0
 800790e:	d102      	bne.n	8007916 <HAL_UART_IRQHandler+0x146>
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d031      	beq.n	800797a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f9a6 	bl	8007c68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007926:	2b40      	cmp	r3, #64	; 0x40
 8007928:	d123      	bne.n	8007972 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	695a      	ldr	r2, [r3, #20]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007938:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793e:	2b00      	cmp	r3, #0
 8007940:	d013      	beq.n	800796a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007946:	4a77      	ldr	r2, [pc, #476]	; (8007b24 <HAL_UART_IRQHandler+0x354>)
 8007948:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800794e:	4618      	mov	r0, r3
 8007950:	f7fa fbe8 	bl	8002124 <HAL_DMA_Abort_IT>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d016      	beq.n	8007988 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007964:	4610      	mov	r0, r2
 8007966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007968:	e00e      	b.n	8007988 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f8e5 	bl	8007b3a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007970:	e00a      	b.n	8007988 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 f8e1 	bl	8007b3a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007978:	e006      	b.n	8007988 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 f8dd 	bl	8007b3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007986:	e0c4      	b.n	8007b12 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007988:	bf00      	nop
    return;
 800798a:	e0c2      	b.n	8007b12 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007990:	2b01      	cmp	r3, #1
 8007992:	f040 80a2 	bne.w	8007ada <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007998:	f003 0310 	and.w	r3, r3, #16
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 809c 	beq.w	8007ada <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80079a2:	6a3b      	ldr	r3, [r7, #32]
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 8096 	beq.w	8007ada <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079ae:	2300      	movs	r3, #0
 80079b0:	60fb      	str	r3, [r7, #12]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	60fb      	str	r3, [r7, #12]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	60fb      	str	r3, [r7, #12]
 80079c2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	695b      	ldr	r3, [r3, #20]
 80079ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ce:	2b40      	cmp	r3, #64	; 0x40
 80079d0:	d14f      	bne.n	8007a72 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80079dc:	8a3b      	ldrh	r3, [r7, #16]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 8099 	beq.w	8007b16 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80079e8:	8a3a      	ldrh	r2, [r7, #16]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	f080 8093 	bcs.w	8007b16 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	8a3a      	ldrh	r2, [r7, #16]
 80079f4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fa:	69db      	ldr	r3, [r3, #28]
 80079fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a00:	d02b      	beq.n	8007a5a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68da      	ldr	r2, [r3, #12]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a10:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	695a      	ldr	r2, [r3, #20]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0201 	bic.w	r2, r2, #1
 8007a20:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695a      	ldr	r2, [r3, #20]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a30:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2220      	movs	r2, #32
 8007a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68da      	ldr	r2, [r3, #12]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f022 0210 	bic.w	r2, r2, #16
 8007a4e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7fa faf5 	bl	8002044 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	4619      	mov	r1, r3
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 f86e 	bl	8007b4c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007a70:	e051      	b.n	8007b16 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d047      	beq.n	8007b1a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8007a8a:	8a7b      	ldrh	r3, [r7, #18]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d044      	beq.n	8007b1a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68da      	ldr	r2, [r3, #12]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a9e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	695a      	ldr	r2, [r3, #20]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 0201 	bic.w	r2, r2, #1
 8007aae:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68da      	ldr	r2, [r3, #12]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f022 0210 	bic.w	r2, r2, #16
 8007acc:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ace:	8a7b      	ldrh	r3, [r7, #18]
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f83a 	bl	8007b4c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007ad8:	e01f      	b.n	8007b1a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d008      	beq.n	8007af6 <HAL_UART_IRQHandler+0x326>
 8007ae4:	6a3b      	ldr	r3, [r7, #32]
 8007ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f8fa 	bl	8007ce8 <UART_Transmit_IT>
    return;
 8007af4:	e012      	b.n	8007b1c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00d      	beq.n	8007b1c <HAL_UART_IRQHandler+0x34c>
 8007b00:	6a3b      	ldr	r3, [r7, #32]
 8007b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d008      	beq.n	8007b1c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 f93b 	bl	8007d86 <UART_EndTransmit_IT>
    return;
 8007b10:	e004      	b.n	8007b1c <HAL_UART_IRQHandler+0x34c>
    return;
 8007b12:	bf00      	nop
 8007b14:	e002      	b.n	8007b1c <HAL_UART_IRQHandler+0x34c>
      return;
 8007b16:	bf00      	nop
 8007b18:	e000      	b.n	8007b1c <HAL_UART_IRQHandler+0x34c>
      return;
 8007b1a:	bf00      	nop
  }
}
 8007b1c:	3728      	adds	r7, #40	; 0x28
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	08007cc1 	.word	0x08007cc1

08007b28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bc80      	pop	{r7}
 8007b38:	4770      	bx	lr

08007b3a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b3a:	b480      	push	{r7}
 8007b3c:	b083      	sub	sp, #12
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007b42:	bf00      	nop
 8007b44:	370c      	adds	r7, #12
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bc80      	pop	{r7}
 8007b4a:	4770      	bx	lr

08007b4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	460b      	mov	r3, r1
 8007b56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bc80      	pop	{r7}
 8007b60:	4770      	bx	lr

08007b62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007b62:	b580      	push	{r7, lr}
 8007b64:	b084      	sub	sp, #16
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	60f8      	str	r0, [r7, #12]
 8007b6a:	60b9      	str	r1, [r7, #8]
 8007b6c:	603b      	str	r3, [r7, #0]
 8007b6e:	4613      	mov	r3, r2
 8007b70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b72:	e02c      	b.n	8007bce <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b7a:	d028      	beq.n	8007bce <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d007      	beq.n	8007b92 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b82:	f7f9 ffa3 	bl	8001acc <HAL_GetTick>
 8007b86:	4602      	mov	r2, r0
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	1ad3      	subs	r3, r2, r3
 8007b8c:	69ba      	ldr	r2, [r7, #24]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d21d      	bcs.n	8007bce <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68da      	ldr	r2, [r3, #12]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ba0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	695a      	ldr	r2, [r3, #20]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f022 0201 	bic.w	r2, r2, #1
 8007bb0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2220      	movs	r2, #32
 8007bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2220      	movs	r2, #32
 8007bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e00f      	b.n	8007bee <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	68ba      	ldr	r2, [r7, #8]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	bf0c      	ite	eq
 8007bde:	2301      	moveq	r3, #1
 8007be0:	2300      	movne	r3, #0
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	79fb      	ldrb	r3, [r7, #7]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d0c3      	beq.n	8007b74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3710      	adds	r7, #16
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bf6:	b480      	push	{r7}
 8007bf8:	b085      	sub	sp, #20
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	60b9      	str	r1, [r7, #8]
 8007c00:	4613      	mov	r3, r2
 8007c02:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	88fa      	ldrh	r2, [r7, #6]
 8007c0e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	88fa      	ldrh	r2, [r7, #6]
 8007c14:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2222      	movs	r2, #34	; 0x22
 8007c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68da      	ldr	r2, [r3, #12]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c3a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	695a      	ldr	r2, [r3, #20]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f042 0201 	orr.w	r2, r2, #1
 8007c4a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68da      	ldr	r2, [r3, #12]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f042 0220 	orr.w	r2, r2, #32
 8007c5a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bc80      	pop	{r7}
 8007c66:	4770      	bx	lr

08007c68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68da      	ldr	r2, [r3, #12]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007c7e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	695a      	ldr	r2, [r3, #20]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f022 0201 	bic.w	r2, r2, #1
 8007c8e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d107      	bne.n	8007ca8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68da      	ldr	r2, [r3, #12]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0210 	bic.w	r2, r2, #16
 8007ca6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2220      	movs	r2, #32
 8007cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007cb6:	bf00      	nop
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bc80      	pop	{r7}
 8007cbe:	4770      	bx	lr

08007cc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b084      	sub	sp, #16
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ccc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f7ff ff2d 	bl	8007b3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ce0:	bf00      	nop
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	2b21      	cmp	r3, #33	; 0x21
 8007cfa:	d13e      	bne.n	8007d7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d04:	d114      	bne.n	8007d30 <UART_Transmit_IT+0x48>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d110      	bne.n	8007d30 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6a1b      	ldr	r3, [r3, #32]
 8007d12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	881b      	ldrh	r3, [r3, #0]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a1b      	ldr	r3, [r3, #32]
 8007d28:	1c9a      	adds	r2, r3, #2
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	621a      	str	r2, [r3, #32]
 8007d2e:	e008      	b.n	8007d42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6a1b      	ldr	r3, [r3, #32]
 8007d34:	1c59      	adds	r1, r3, #1
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	6211      	str	r1, [r2, #32]
 8007d3a:	781a      	ldrb	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	4619      	mov	r1, r3
 8007d50:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10f      	bne.n	8007d76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68da      	ldr	r2, [r3, #12]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68da      	ldr	r2, [r3, #12]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007d76:	2300      	movs	r3, #0
 8007d78:	e000      	b.n	8007d7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007d7a:	2302      	movs	r3, #2
  }
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3714      	adds	r7, #20
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bc80      	pop	{r7}
 8007d84:	4770      	bx	lr

08007d86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d86:	b580      	push	{r7, lr}
 8007d88:	b082      	sub	sp, #8
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68da      	ldr	r2, [r3, #12]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2220      	movs	r2, #32
 8007da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f7ff febe 	bl	8007b28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3708      	adds	r7, #8
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b086      	sub	sp, #24
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	2b22      	cmp	r3, #34	; 0x22
 8007dc8:	f040 8099 	bne.w	8007efe <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd4:	d117      	bne.n	8007e06 <UART_Receive_IT+0x50>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	691b      	ldr	r3, [r3, #16]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d113      	bne.n	8007e06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007dde:	2300      	movs	r3, #0
 8007de0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dfe:	1c9a      	adds	r2, r3, #2
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	629a      	str	r2, [r3, #40]	; 0x28
 8007e04:	e026      	b.n	8007e54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e0a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e18:	d007      	beq.n	8007e2a <UART_Receive_IT+0x74>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10a      	bne.n	8007e38 <UART_Receive_IT+0x82>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d106      	bne.n	8007e38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	b2da      	uxtb	r2, r3
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	701a      	strb	r2, [r3, #0]
 8007e36:	e008      	b.n	8007e4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e44:	b2da      	uxtb	r2, r3
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e4e:	1c5a      	adds	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	4619      	mov	r1, r3
 8007e62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d148      	bne.n	8007efa <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68da      	ldr	r2, [r3, #12]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 0220 	bic.w	r2, r2, #32
 8007e76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	68da      	ldr	r2, [r3, #12]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	695a      	ldr	r2, [r3, #20]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 0201 	bic.w	r2, r2, #1
 8007e96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2220      	movs	r2, #32
 8007e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d123      	bne.n	8007ef0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68da      	ldr	r2, [r3, #12]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f022 0210 	bic.w	r2, r2, #16
 8007ebc:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0310 	and.w	r3, r3, #16
 8007ec8:	2b10      	cmp	r3, #16
 8007eca:	d10a      	bne.n	8007ee2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ecc:	2300      	movs	r3, #0
 8007ece:	60fb      	str	r3, [r7, #12]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	60fb      	str	r3, [r7, #12]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	60fb      	str	r3, [r7, #12]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7ff fe2f 	bl	8007b4c <HAL_UARTEx_RxEventCallback>
 8007eee:	e002      	b.n	8007ef6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f7f8 fd8b 	bl	8000a0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e002      	b.n	8007f00 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007efa:	2300      	movs	r3, #0
 8007efc:	e000      	b.n	8007f00 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007efe:	2302      	movs	r3, #2
  }
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3718      	adds	r7, #24
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	430a      	orrs	r2, r1
 8007f24:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	689a      	ldr	r2, [r3, #8]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	431a      	orrs	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	695b      	ldr	r3, [r3, #20]
 8007f34:	431a      	orrs	r2, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007f48:	f023 030c 	bic.w	r3, r3, #12
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	6812      	ldr	r2, [r2, #0]
 8007f50:	68b9      	ldr	r1, [r7, #8]
 8007f52:	430b      	orrs	r3, r1
 8007f54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	699a      	ldr	r2, [r3, #24]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	430a      	orrs	r2, r1
 8007f6a:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a57      	ldr	r2, [pc, #348]	; (80080d0 <UART_SetConfig+0x1c8>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d004      	beq.n	8007f80 <UART_SetConfig+0x78>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a56      	ldr	r2, [pc, #344]	; (80080d4 <UART_SetConfig+0x1cc>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d103      	bne.n	8007f88 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007f80:	f7fc fd52 	bl	8004a28 <HAL_RCC_GetPCLK2Freq>
 8007f84:	60f8      	str	r0, [r7, #12]
 8007f86:	e002      	b.n	8007f8e <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007f88:	f7fc fd2c 	bl	80049e4 <HAL_RCC_GetPCLK1Freq>
 8007f8c:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f96:	d14c      	bne.n	8008032 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	4413      	add	r3, r2
 8007fa0:	009a      	lsls	r2, r3, #2
 8007fa2:	441a      	add	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	005b      	lsls	r3, r3, #1
 8007faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fae:	4a4a      	ldr	r2, [pc, #296]	; (80080d8 <UART_SetConfig+0x1d0>)
 8007fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb4:	095b      	lsrs	r3, r3, #5
 8007fb6:	0119      	lsls	r1, r3, #4
 8007fb8:	68fa      	ldr	r2, [r7, #12]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	4413      	add	r3, r2
 8007fc0:	009a      	lsls	r2, r3, #2
 8007fc2:	441a      	add	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	fbb2 f2f3 	udiv	r2, r2, r3
 8007fce:	4b42      	ldr	r3, [pc, #264]	; (80080d8 <UART_SetConfig+0x1d0>)
 8007fd0:	fba3 0302 	umull	r0, r3, r3, r2
 8007fd4:	095b      	lsrs	r3, r3, #5
 8007fd6:	2064      	movs	r0, #100	; 0x64
 8007fd8:	fb00 f303 	mul.w	r3, r0, r3
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	3332      	adds	r3, #50	; 0x32
 8007fe2:	4a3d      	ldr	r2, [pc, #244]	; (80080d8 <UART_SetConfig+0x1d0>)
 8007fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe8:	095b      	lsrs	r3, r3, #5
 8007fea:	005b      	lsls	r3, r3, #1
 8007fec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ff0:	4419      	add	r1, r3
 8007ff2:	68fa      	ldr	r2, [r7, #12]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	009a      	lsls	r2, r3, #2
 8007ffc:	441a      	add	r2, r3
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	fbb2 f2f3 	udiv	r2, r2, r3
 8008008:	4b33      	ldr	r3, [pc, #204]	; (80080d8 <UART_SetConfig+0x1d0>)
 800800a:	fba3 0302 	umull	r0, r3, r3, r2
 800800e:	095b      	lsrs	r3, r3, #5
 8008010:	2064      	movs	r0, #100	; 0x64
 8008012:	fb00 f303 	mul.w	r3, r0, r3
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	00db      	lsls	r3, r3, #3
 800801a:	3332      	adds	r3, #50	; 0x32
 800801c:	4a2e      	ldr	r2, [pc, #184]	; (80080d8 <UART_SetConfig+0x1d0>)
 800801e:	fba2 2303 	umull	r2, r3, r2, r3
 8008022:	095b      	lsrs	r3, r3, #5
 8008024:	f003 0207 	and.w	r2, r3, #7
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	440a      	add	r2, r1
 800802e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008030:	e04a      	b.n	80080c8 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008032:	68fa      	ldr	r2, [r7, #12]
 8008034:	4613      	mov	r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4413      	add	r3, r2
 800803a:	009a      	lsls	r2, r3, #2
 800803c:	441a      	add	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	fbb2 f3f3 	udiv	r3, r2, r3
 8008048:	4a23      	ldr	r2, [pc, #140]	; (80080d8 <UART_SetConfig+0x1d0>)
 800804a:	fba2 2303 	umull	r2, r3, r2, r3
 800804e:	095b      	lsrs	r3, r3, #5
 8008050:	0119      	lsls	r1, r3, #4
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	4613      	mov	r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	4413      	add	r3, r2
 800805a:	009a      	lsls	r2, r3, #2
 800805c:	441a      	add	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	fbb2 f2f3 	udiv	r2, r2, r3
 8008068:	4b1b      	ldr	r3, [pc, #108]	; (80080d8 <UART_SetConfig+0x1d0>)
 800806a:	fba3 0302 	umull	r0, r3, r3, r2
 800806e:	095b      	lsrs	r3, r3, #5
 8008070:	2064      	movs	r0, #100	; 0x64
 8008072:	fb00 f303 	mul.w	r3, r0, r3
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	011b      	lsls	r3, r3, #4
 800807a:	3332      	adds	r3, #50	; 0x32
 800807c:	4a16      	ldr	r2, [pc, #88]	; (80080d8 <UART_SetConfig+0x1d0>)
 800807e:	fba2 2303 	umull	r2, r3, r2, r3
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008088:	4419      	add	r1, r3
 800808a:	68fa      	ldr	r2, [r7, #12]
 800808c:	4613      	mov	r3, r2
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	4413      	add	r3, r2
 8008092:	009a      	lsls	r2, r3, #2
 8008094:	441a      	add	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	fbb2 f2f3 	udiv	r2, r2, r3
 80080a0:	4b0d      	ldr	r3, [pc, #52]	; (80080d8 <UART_SetConfig+0x1d0>)
 80080a2:	fba3 0302 	umull	r0, r3, r3, r2
 80080a6:	095b      	lsrs	r3, r3, #5
 80080a8:	2064      	movs	r0, #100	; 0x64
 80080aa:	fb00 f303 	mul.w	r3, r0, r3
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	011b      	lsls	r3, r3, #4
 80080b2:	3332      	adds	r3, #50	; 0x32
 80080b4:	4a08      	ldr	r2, [pc, #32]	; (80080d8 <UART_SetConfig+0x1d0>)
 80080b6:	fba2 2303 	umull	r2, r3, r2, r3
 80080ba:	095b      	lsrs	r3, r3, #5
 80080bc:	f003 020f 	and.w	r2, r3, #15
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	440a      	add	r2, r1
 80080c6:	609a      	str	r2, [r3, #8]
}
 80080c8:	bf00      	nop
 80080ca:	3710      	adds	r7, #16
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	40011000 	.word	0x40011000
 80080d4:	40011400 	.word	0x40011400
 80080d8:	51eb851f 	.word	0x51eb851f

080080dc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80080dc:	b084      	sub	sp, #16
 80080de:	b480      	push	{r7}
 80080e0:	b085      	sub	sp, #20
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
 80080e6:	f107 001c 	add.w	r0, r7, #28
 80080ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80080ee:	2300      	movs	r3, #0
 80080f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80080f2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80080f4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80080f6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80080f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80080fa:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80080fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80080fe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008102:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008106:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008108:	68fa      	ldr	r2, [r7, #12]
 800810a:	4313      	orrs	r3, r2
 800810c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008116:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800811a:	68fa      	ldr	r2, [r7, #12]
 800811c:	431a      	orrs	r2, r3
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3714      	adds	r7, #20
 8008128:	46bd      	mov	sp, r7
 800812a:	bc80      	pop	{r7}
 800812c:	b004      	add	sp, #16
 800812e:	4770      	bx	lr

08008130 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800813e:	4618      	mov	r0, r3
 8008140:	370c      	adds	r7, #12
 8008142:	46bd      	mov	sp, r7
 8008144:	bc80      	pop	{r7}
 8008146:	4770      	bx	lr

08008148 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	370c      	adds	r7, #12
 8008162:	46bd      	mov	sp, r7
 8008164:	bc80      	pop	{r7}
 8008166:	4770      	bx	lr

08008168 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2203      	movs	r2, #3
 8008174:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008176:	2002      	movs	r0, #2
 8008178:	f7f9 fcb2 	bl	8001ae0 <HAL_Delay>
  
  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3708      	adds	r7, #8
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f003 0303 	and.w	r3, r3, #3
}
 8008196:	4618      	mov	r0, r3
 8008198:	370c      	adds	r7, #12
 800819a:	46bd      	mov	sp, r7
 800819c:	bc80      	pop	{r7}
 800819e:	4770      	bx	lr

080081a0 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80081aa:	2300      	movs	r3, #0
 80081ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081be:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80081c4:	431a      	orrs	r2, r3
                       Command->CPSM);
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80081ca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081cc:	68fa      	ldr	r2, [r7, #12]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80081da:	f023 030f 	bic.w	r3, r3, #15
 80081de:	68fa      	ldr	r2, [r7, #12]
 80081e0:	431a      	orrs	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3714      	adds	r7, #20
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bc80      	pop	{r7}
 80081f0:	4770      	bx	lr

080081f2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80081f2:	b480      	push	{r7}
 80081f4:	b083      	sub	sp, #12
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	691b      	ldr	r3, [r3, #16]
 80081fe:	b2db      	uxtb	r3, r3
}
 8008200:	4618      	mov	r0, r3
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	bc80      	pop	{r7}
 8008208:	4770      	bx	lr

0800820a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800820a:	b480      	push	{r7}
 800820c:	b085      	sub	sp, #20
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
 8008212:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	3314      	adds	r3, #20
 8008218:	461a      	mov	r2, r3
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	4413      	add	r3, r2
 800821e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
}  
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	bc80      	pop	{r7}
 800822c:	4770      	bx	lr

0800822e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800822e:	b480      	push	{r7}
 8008230:	b085      	sub	sp, #20
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
 8008236:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008254:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800825a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008260:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	4313      	orrs	r3, r2
 8008266:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800826c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008278:	2300      	movs	r3, #0

}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	bc80      	pop	{r7}
 8008282:	4770      	bx	lr

08008284 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b088      	sub	sp, #32
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008292:	2310      	movs	r3, #16
 8008294:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008296:	2340      	movs	r3, #64	; 0x40
 8008298:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800829a:	2300      	movs	r3, #0
 800829c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800829e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082a4:	f107 0308 	add.w	r3, r7, #8
 80082a8:	4619      	mov	r1, r3
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7ff ff78 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80082b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80082b4:	2110      	movs	r1, #16
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fa42 	bl	8008740 <SDMMC_GetCmdResp1>
 80082bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082be:	69fb      	ldr	r3, [r7, #28]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3720      	adds	r7, #32
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b088      	sub	sp, #32
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80082d6:	2311      	movs	r3, #17
 80082d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082da:	2340      	movs	r3, #64	; 0x40
 80082dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082de:	2300      	movs	r3, #0
 80082e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082e8:	f107 0308 	add.w	r3, r7, #8
 80082ec:	4619      	mov	r1, r3
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7ff ff56 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80082f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80082f8:	2111      	movs	r1, #17
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fa20 	bl	8008740 <SDMMC_GetCmdResp1>
 8008300:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008302:	69fb      	ldr	r3, [r7, #28]
}
 8008304:	4618      	mov	r0, r3
 8008306:	3720      	adds	r7, #32
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b088      	sub	sp, #32
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800831a:	2312      	movs	r3, #18
 800831c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800831e:	2340      	movs	r3, #64	; 0x40
 8008320:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008322:	2300      	movs	r3, #0
 8008324:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008326:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800832a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800832c:	f107 0308 	add.w	r3, r7, #8
 8008330:	4619      	mov	r1, r3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7ff ff34 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008338:	f241 3288 	movw	r2, #5000	; 0x1388
 800833c:	2112      	movs	r1, #18
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f9fe 	bl	8008740 <SDMMC_GetCmdResp1>
 8008344:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008346:	69fb      	ldr	r3, [r7, #28]
}
 8008348:	4618      	mov	r0, r3
 800834a:	3720      	adds	r7, #32
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b088      	sub	sp, #32
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800835e:	2318      	movs	r3, #24
 8008360:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008362:	2340      	movs	r3, #64	; 0x40
 8008364:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008366:	2300      	movs	r3, #0
 8008368:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800836a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800836e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008370:	f107 0308 	add.w	r3, r7, #8
 8008374:	4619      	mov	r1, r3
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f7ff ff12 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800837c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008380:	2118      	movs	r1, #24
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f000 f9dc 	bl	8008740 <SDMMC_GetCmdResp1>
 8008388:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800838a:	69fb      	ldr	r3, [r7, #28]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3720      	adds	r7, #32
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b088      	sub	sp, #32
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80083a2:	2319      	movs	r3, #25
 80083a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083a6:	2340      	movs	r3, #64	; 0x40
 80083a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083aa:	2300      	movs	r3, #0
 80083ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083b4:	f107 0308 	add.w	r3, r7, #8
 80083b8:	4619      	mov	r1, r3
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f7ff fef0 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80083c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80083c4:	2119      	movs	r1, #25
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f9ba 	bl	8008740 <SDMMC_GetCmdResp1>
 80083cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083ce:	69fb      	ldr	r3, [r7, #28]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3720      	adds	r7, #32
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80083e0:	2300      	movs	r3, #0
 80083e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80083e4:	230c      	movs	r3, #12
 80083e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083e8:	2340      	movs	r3, #64	; 0x40
 80083ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083ec:	2300      	movs	r3, #0
 80083ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083f6:	f107 0308 	add.w	r3, r7, #8
 80083fa:	4619      	mov	r1, r3
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f7ff fecf 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008402:	4a05      	ldr	r2, [pc, #20]	; (8008418 <SDMMC_CmdStopTransfer+0x40>)
 8008404:	210c      	movs	r1, #12
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f99a 	bl	8008740 <SDMMC_GetCmdResp1>
 800840c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800840e:	69fb      	ldr	r3, [r7, #28]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3720      	adds	r7, #32
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	05f5e100 	.word	0x05f5e100

0800841c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b08a      	sub	sp, #40	; 0x28
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800842c:	2307      	movs	r3, #7
 800842e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008430:	2340      	movs	r3, #64	; 0x40
 8008432:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008434:	2300      	movs	r3, #0
 8008436:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800843c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800843e:	f107 0310 	add.w	r3, r7, #16
 8008442:	4619      	mov	r1, r3
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f7ff feab 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800844a:	f241 3288 	movw	r2, #5000	; 0x1388
 800844e:	2107      	movs	r1, #7
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f000 f975 	bl	8008740 <SDMMC_GetCmdResp1>
 8008456:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800845a:	4618      	mov	r0, r3
 800845c:	3728      	adds	r7, #40	; 0x28
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008462:	b580      	push	{r7, lr}
 8008464:	b088      	sub	sp, #32
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800846a:	2300      	movs	r3, #0
 800846c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800846e:	2300      	movs	r3, #0
 8008470:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008472:	2300      	movs	r3, #0
 8008474:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008476:	2300      	movs	r3, #0
 8008478:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800847a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800847e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008480:	f107 0308 	add.w	r3, r7, #8
 8008484:	4619      	mov	r1, r3
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f7ff fe8a 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 f92d 	bl	80086ec <SDMMC_GetCmdError>
 8008492:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008494:	69fb      	ldr	r3, [r7, #28]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3720      	adds	r7, #32
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800849e:	b580      	push	{r7, lr}
 80084a0:	b088      	sub	sp, #32
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80084a6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80084aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80084ac:	2308      	movs	r3, #8
 80084ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084b0:	2340      	movs	r3, #64	; 0x40
 80084b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084b4:	2300      	movs	r3, #0
 80084b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084be:	f107 0308 	add.w	r3, r7, #8
 80084c2:	4619      	mov	r1, r3
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f7ff fe6b 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fb20 	bl	8008b10 <SDMMC_GetCmdResp7>
 80084d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084d2:	69fb      	ldr	r3, [r7, #28]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3720      	adds	r7, #32
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b088      	sub	sp, #32
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80084ea:	2337      	movs	r3, #55	; 0x37
 80084ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084ee:	2340      	movs	r3, #64	; 0x40
 80084f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084f2:	2300      	movs	r3, #0
 80084f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084fc:	f107 0308 	add.w	r3, r7, #8
 8008500:	4619      	mov	r1, r3
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7ff fe4c 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008508:	f241 3288 	movw	r2, #5000	; 0x1388
 800850c:	2137      	movs	r1, #55	; 0x37
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f916 	bl	8008740 <SDMMC_GetCmdResp1>
 8008514:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008516:	69fb      	ldr	r3, [r7, #28]
}
 8008518:	4618      	mov	r0, r3
 800851a:	3720      	adds	r7, #32
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b088      	sub	sp, #32
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008534:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008536:	2329      	movs	r3, #41	; 0x29
 8008538:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800853a:	2340      	movs	r3, #64	; 0x40
 800853c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800853e:	2300      	movs	r3, #0
 8008540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008546:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008548:	f107 0308 	add.w	r3, r7, #8
 800854c:	4619      	mov	r1, r3
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f7ff fe26 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 fa29 	bl	80089ac <SDMMC_GetCmdResp3>
 800855a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800855c:	69fb      	ldr	r3, [r7, #28]
}
 800855e:	4618      	mov	r0, r3
 8008560:	3720      	adds	r7, #32
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}

08008566 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008566:	b580      	push	{r7, lr}
 8008568:	b088      	sub	sp, #32
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
 800856e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008574:	2306      	movs	r3, #6
 8008576:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008578:	2340      	movs	r3, #64	; 0x40
 800857a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800857c:	2300      	movs	r3, #0
 800857e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008580:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008584:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008586:	f107 0308 	add.w	r3, r7, #8
 800858a:	4619      	mov	r1, r3
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f7ff fe07 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008592:	f241 3288 	movw	r2, #5000	; 0x1388
 8008596:	2106      	movs	r1, #6
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 f8d1 	bl	8008740 <SDMMC_GetCmdResp1>
 800859e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085a0:	69fb      	ldr	r3, [r7, #28]
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3720      	adds	r7, #32
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80085aa:	b580      	push	{r7, lr}
 80085ac:	b088      	sub	sp, #32
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80085b2:	2300      	movs	r3, #0
 80085b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80085b6:	2333      	movs	r3, #51	; 0x33
 80085b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80085ba:	2340      	movs	r3, #64	; 0x40
 80085bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085be:	2300      	movs	r3, #0
 80085c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085c8:	f107 0308 	add.w	r3, r7, #8
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f7ff fde6 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80085d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80085d8:	2133      	movs	r1, #51	; 0x33
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f8b0 	bl	8008740 <SDMMC_GetCmdResp1>
 80085e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085e2:	69fb      	ldr	r3, [r7, #28]
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3720      	adds	r7, #32
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b088      	sub	sp, #32
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80085f4:	2300      	movs	r3, #0
 80085f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80085f8:	2302      	movs	r3, #2
 80085fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80085fc:	23c0      	movs	r3, #192	; 0xc0
 80085fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008600:	2300      	movs	r3, #0
 8008602:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008608:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800860a:	f107 0308 	add.w	r3, r7, #8
 800860e:	4619      	mov	r1, r3
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f7ff fdc5 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f980 	bl	800891c <SDMMC_GetCmdResp2>
 800861c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800861e:	69fb      	ldr	r3, [r7, #28]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3720      	adds	r7, #32
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b088      	sub	sp, #32
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008636:	2309      	movs	r3, #9
 8008638:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800863a:	23c0      	movs	r3, #192	; 0xc0
 800863c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800863e:	2300      	movs	r3, #0
 8008640:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008642:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008646:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008648:	f107 0308 	add.w	r3, r7, #8
 800864c:	4619      	mov	r1, r3
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7ff fda6 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 f961 	bl	800891c <SDMMC_GetCmdResp2>
 800865a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800865c:	69fb      	ldr	r3, [r7, #28]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3720      	adds	r7, #32
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}

08008666 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008666:	b580      	push	{r7, lr}
 8008668:	b088      	sub	sp, #32
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
 800866e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008674:	2303      	movs	r3, #3
 8008676:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008678:	2340      	movs	r3, #64	; 0x40
 800867a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800867c:	2300      	movs	r3, #0
 800867e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008680:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008684:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008686:	f107 0308 	add.w	r3, r7, #8
 800868a:	4619      	mov	r1, r3
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7ff fd87 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008692:	683a      	ldr	r2, [r7, #0]
 8008694:	2103      	movs	r1, #3
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f9c4 	bl	8008a24 <SDMMC_GetCmdResp6>
 800869c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800869e:	69fb      	ldr	r3, [r7, #28]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3720      	adds	r7, #32
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b088      	sub	sp, #32
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80086b6:	230d      	movs	r3, #13
 80086b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80086ba:	2340      	movs	r3, #64	; 0x40
 80086bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086be:	2300      	movs	r3, #0
 80086c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086c8:	f107 0308 	add.w	r3, r7, #8
 80086cc:	4619      	mov	r1, r3
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7ff fd66 	bl	80081a0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80086d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80086d8:	210d      	movs	r1, #13
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f830 	bl	8008740 <SDMMC_GetCmdResp1>
 80086e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086e2:	69fb      	ldr	r3, [r7, #28]
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3720      	adds	r7, #32
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80086f4:	4b10      	ldr	r3, [pc, #64]	; (8008738 <SDMMC_GetCmdError+0x4c>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a10      	ldr	r2, [pc, #64]	; (800873c <SDMMC_GetCmdError+0x50>)
 80086fa:	fba2 2303 	umull	r2, r3, r2, r3
 80086fe:	0a5b      	lsrs	r3, r3, #9
 8008700:	f241 3288 	movw	r2, #5000	; 0x1388
 8008704:	fb02 f303 	mul.w	r3, r2, r3
 8008708:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	1e5a      	subs	r2, r3, #1
 800870e:	60fa      	str	r2, [r7, #12]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d102      	bne.n	800871a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008714:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008718:	e009      	b.n	800872e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800871e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008722:	2b00      	cmp	r3, #0
 8008724:	d0f1      	beq.n	800870a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	22c5      	movs	r2, #197	; 0xc5
 800872a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	bc80      	pop	{r7}
 8008736:	4770      	bx	lr
 8008738:	20000040 	.word	0x20000040
 800873c:	10624dd3 	.word	0x10624dd3

08008740 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b088      	sub	sp, #32
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	460b      	mov	r3, r1
 800874a:	607a      	str	r2, [r7, #4]
 800874c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800874e:	4b70      	ldr	r3, [pc, #448]	; (8008910 <SDMMC_GetCmdResp1+0x1d0>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a70      	ldr	r2, [pc, #448]	; (8008914 <SDMMC_GetCmdResp1+0x1d4>)
 8008754:	fba2 2303 	umull	r2, r3, r2, r3
 8008758:	0a5a      	lsrs	r2, r3, #9
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	fb02 f303 	mul.w	r3, r2, r3
 8008760:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	1e5a      	subs	r2, r3, #1
 8008766:	61fa      	str	r2, [r7, #28]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d102      	bne.n	8008772 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800876c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008770:	e0c9      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008776:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800877e:	2b00      	cmp	r3, #0
 8008780:	d0ef      	beq.n	8008762 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008782:	69bb      	ldr	r3, [r7, #24]
 8008784:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1ea      	bne.n	8008762 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008790:	f003 0304 	and.w	r3, r3, #4
 8008794:	2b00      	cmp	r3, #0
 8008796:	d004      	beq.n	80087a2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2204      	movs	r2, #4
 800879c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800879e:	2304      	movs	r3, #4
 80087a0:	e0b1      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d004      	beq.n	80087b8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2201      	movs	r2, #1
 80087b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e0a6      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	22c5      	movs	r2, #197	; 0xc5
 80087bc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f7ff fd17 	bl	80081f2 <SDIO_GetCommandResponse>
 80087c4:	4603      	mov	r3, r0
 80087c6:	461a      	mov	r2, r3
 80087c8:	7afb      	ldrb	r3, [r7, #11]
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d001      	beq.n	80087d2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e099      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80087d2:	2100      	movs	r1, #0
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f7ff fd18 	bl	800820a <SDIO_GetResponse>
 80087da:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	4b4e      	ldr	r3, [pc, #312]	; (8008918 <SDMMC_GetCmdResp1+0x1d8>)
 80087e0:	4013      	ands	r3, r2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d101      	bne.n	80087ea <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80087e6:	2300      	movs	r3, #0
 80087e8:	e08d      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	da02      	bge.n	80087f6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80087f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087f4:	e087      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d001      	beq.n	8008804 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008800:	2340      	movs	r3, #64	; 0x40
 8008802:	e080      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800880a:	2b00      	cmp	r3, #0
 800880c:	d001      	beq.n	8008812 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800880e:	2380      	movs	r3, #128	; 0x80
 8008810:	e079      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008818:	2b00      	cmp	r3, #0
 800881a:	d002      	beq.n	8008822 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800881c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008820:	e071      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008828:	2b00      	cmp	r3, #0
 800882a:	d002      	beq.n	8008832 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800882c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008830:	e069      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800883c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008840:	e061      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d002      	beq.n	8008852 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800884c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008850:	e059      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800885c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008860:	e051      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d002      	beq.n	8008872 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800886c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008870:	e049      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008878:	2b00      	cmp	r3, #0
 800887a:	d002      	beq.n	8008882 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800887c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008880:	e041      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008888:	2b00      	cmp	r3, #0
 800888a:	d002      	beq.n	8008892 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800888c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008890:	e039      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008898:	2b00      	cmp	r3, #0
 800889a:	d002      	beq.n	80088a2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800889c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80088a0:	e031      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d002      	beq.n	80088b2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80088ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80088b0:	e029      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d002      	beq.n	80088c2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80088bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80088c0:	e021      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d002      	beq.n	80088d2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80088cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80088d0:	e019      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d002      	beq.n	80088e2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80088dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088e0:	e011      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d002      	beq.n	80088f2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80088ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80088f0:	e009      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d002      	beq.n	8008902 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80088fc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008900:	e001      	b.n	8008906 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008902:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008906:	4618      	mov	r0, r3
 8008908:	3720      	adds	r7, #32
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20000040 	.word	0x20000040
 8008914:	10624dd3 	.word	0x10624dd3
 8008918:	fdffe008 	.word	0xfdffe008

0800891c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008924:	4b1f      	ldr	r3, [pc, #124]	; (80089a4 <SDMMC_GetCmdResp2+0x88>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a1f      	ldr	r2, [pc, #124]	; (80089a8 <SDMMC_GetCmdResp2+0x8c>)
 800892a:	fba2 2303 	umull	r2, r3, r2, r3
 800892e:	0a5b      	lsrs	r3, r3, #9
 8008930:	f241 3288 	movw	r2, #5000	; 0x1388
 8008934:	fb02 f303 	mul.w	r3, r2, r3
 8008938:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	1e5a      	subs	r2, r3, #1
 800893e:	60fa      	str	r2, [r7, #12]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d102      	bne.n	800894a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008944:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008948:	e026      	b.n	8008998 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800894e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008956:	2b00      	cmp	r3, #0
 8008958:	d0ef      	beq.n	800893a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1ea      	bne.n	800893a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008968:	f003 0304 	and.w	r3, r3, #4
 800896c:	2b00      	cmp	r3, #0
 800896e:	d004      	beq.n	800897a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2204      	movs	r2, #4
 8008974:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008976:	2304      	movs	r3, #4
 8008978:	e00e      	b.n	8008998 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800897e:	f003 0301 	and.w	r3, r3, #1
 8008982:	2b00      	cmp	r3, #0
 8008984:	d004      	beq.n	8008990 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2201      	movs	r2, #1
 800898a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800898c:	2301      	movs	r3, #1
 800898e:	e003      	b.n	8008998 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	22c5      	movs	r2, #197	; 0xc5
 8008994:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008996:	2300      	movs	r3, #0
}
 8008998:	4618      	mov	r0, r3
 800899a:	3714      	adds	r7, #20
 800899c:	46bd      	mov	sp, r7
 800899e:	bc80      	pop	{r7}
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	20000040 	.word	0x20000040
 80089a8:	10624dd3 	.word	0x10624dd3

080089ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b085      	sub	sp, #20
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80089b4:	4b19      	ldr	r3, [pc, #100]	; (8008a1c <SDMMC_GetCmdResp3+0x70>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a19      	ldr	r2, [pc, #100]	; (8008a20 <SDMMC_GetCmdResp3+0x74>)
 80089ba:	fba2 2303 	umull	r2, r3, r2, r3
 80089be:	0a5b      	lsrs	r3, r3, #9
 80089c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80089c4:	fb02 f303 	mul.w	r3, r2, r3
 80089c8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	1e5a      	subs	r2, r3, #1
 80089ce:	60fa      	str	r2, [r7, #12]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d102      	bne.n	80089da <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80089d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80089d8:	e01b      	b.n	8008a12 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089de:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0ef      	beq.n	80089ca <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1ea      	bne.n	80089ca <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f8:	f003 0304 	and.w	r3, r3, #4
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d004      	beq.n	8008a0a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2204      	movs	r2, #4
 8008a04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a06:	2304      	movs	r3, #4
 8008a08:	e003      	b.n	8008a12 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	22c5      	movs	r2, #197	; 0xc5
 8008a0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3714      	adds	r7, #20
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bc80      	pop	{r7}
 8008a1a:	4770      	bx	lr
 8008a1c:	20000040 	.word	0x20000040
 8008a20:	10624dd3 	.word	0x10624dd3

08008a24 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b088      	sub	sp, #32
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	607a      	str	r2, [r7, #4]
 8008a30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008a32:	4b35      	ldr	r3, [pc, #212]	; (8008b08 <SDMMC_GetCmdResp6+0xe4>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a35      	ldr	r2, [pc, #212]	; (8008b0c <SDMMC_GetCmdResp6+0xe8>)
 8008a38:	fba2 2303 	umull	r2, r3, r2, r3
 8008a3c:	0a5b      	lsrs	r3, r3, #9
 8008a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a42:	fb02 f303 	mul.w	r3, r2, r3
 8008a46:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	1e5a      	subs	r2, r3, #1
 8008a4c:	61fa      	str	r2, [r7, #28]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d102      	bne.n	8008a58 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008a52:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008a56:	e052      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a5c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d0ef      	beq.n	8008a48 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008a68:	69bb      	ldr	r3, [r7, #24]
 8008a6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1ea      	bne.n	8008a48 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a76:	f003 0304 	and.w	r3, r3, #4
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d004      	beq.n	8008a88 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2204      	movs	r2, #4
 8008a82:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a84:	2304      	movs	r3, #4
 8008a86:	e03a      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a8c:	f003 0301 	and.w	r3, r3, #1
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d004      	beq.n	8008a9e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2201      	movs	r2, #1
 8008a98:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e02f      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f7ff fba7 	bl	80081f2 <SDIO_GetCommandResponse>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	7afb      	ldrb	r3, [r7, #11]
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d001      	beq.n	8008ab2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e025      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	22c5      	movs	r2, #197	; 0xc5
 8008ab6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008ab8:	2100      	movs	r1, #0
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f7ff fba5 	bl	800820a <SDIO_GetResponse>
 8008ac0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d106      	bne.n	8008ada <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	0c1b      	lsrs	r3, r3, #16
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	e011      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d002      	beq.n	8008aea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008ae4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ae8:	e009      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d002      	beq.n	8008afa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008af8:	e001      	b.n	8008afe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008afa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3720      	adds	r7, #32
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	20000040 	.word	0x20000040
 8008b0c:	10624dd3 	.word	0x10624dd3

08008b10 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008b18:	4b22      	ldr	r3, [pc, #136]	; (8008ba4 <SDMMC_GetCmdResp7+0x94>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a22      	ldr	r2, [pc, #136]	; (8008ba8 <SDMMC_GetCmdResp7+0x98>)
 8008b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b22:	0a5b      	lsrs	r3, r3, #9
 8008b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b28:	fb02 f303 	mul.w	r3, r2, r3
 8008b2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	1e5a      	subs	r2, r3, #1
 8008b32:	60fa      	str	r2, [r7, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d102      	bne.n	8008b3e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008b38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b3c:	e02c      	b.n	8008b98 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d0ef      	beq.n	8008b2e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d1ea      	bne.n	8008b2e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b5c:	f003 0304 	and.w	r3, r3, #4
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d004      	beq.n	8008b6e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2204      	movs	r2, #4
 8008b68:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008b6a:	2304      	movs	r3, #4
 8008b6c:	e014      	b.n	8008b98 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b72:	f003 0301 	and.w	r3, r3, #1
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d004      	beq.n	8008b84 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e009      	b.n	8008b98 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d002      	beq.n	8008b96 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2240      	movs	r2, #64	; 0x40
 8008b94:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008b96:	2300      	movs	r3, #0
  
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3714      	adds	r7, #20
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bc80      	pop	{r7}
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	20000040 	.word	0x20000040
 8008ba8:	10624dd3 	.word	0x10624dd3

08008bac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bac:	b084      	sub	sp, #16
 8008bae:	b580      	push	{r7, lr}
 8008bb0:	b084      	sub	sp, #16
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	6078      	str	r0, [r7, #4]
 8008bb6:	f107 001c 	add.w	r0, r7, #28
 8008bba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d122      	bne.n	8008c0a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008bd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008bec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d105      	bne.n	8008bfe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f001 fafa 	bl	800a1f8 <USB_CoreReset>
 8008c04:	4603      	mov	r3, r0
 8008c06:	73fb      	strb	r3, [r7, #15]
 8008c08:	e010      	b.n	8008c2c <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	68db      	ldr	r3, [r3, #12]
 8008c0e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f001 faee 	bl	800a1f8 <USB_CoreReset>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c24:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d10b      	bne.n	8008c4a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f043 0206 	orr.w	r2, r3, #6
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f043 0220 	orr.w	r2, r3, #32
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3710      	adds	r7, #16
 8008c50:	46bd      	mov	sp, r7
 8008c52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c56:	b004      	add	sp, #16
 8008c58:	4770      	bx	lr
	...

08008c5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b087      	sub	sp, #28
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	4613      	mov	r3, r2
 8008c68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008c6a:	79fb      	ldrb	r3, [r7, #7]
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d165      	bne.n	8008d3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	4a41      	ldr	r2, [pc, #260]	; (8008d78 <USB_SetTurnaroundTime+0x11c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d906      	bls.n	8008c86 <USB_SetTurnaroundTime+0x2a>
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	4a40      	ldr	r2, [pc, #256]	; (8008d7c <USB_SetTurnaroundTime+0x120>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d202      	bcs.n	8008c86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008c80:	230f      	movs	r3, #15
 8008c82:	617b      	str	r3, [r7, #20]
 8008c84:	e062      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	4a3c      	ldr	r2, [pc, #240]	; (8008d7c <USB_SetTurnaroundTime+0x120>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d306      	bcc.n	8008c9c <USB_SetTurnaroundTime+0x40>
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	4a3b      	ldr	r2, [pc, #236]	; (8008d80 <USB_SetTurnaroundTime+0x124>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d202      	bcs.n	8008c9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008c96:	230e      	movs	r3, #14
 8008c98:	617b      	str	r3, [r7, #20]
 8008c9a:	e057      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	4a38      	ldr	r2, [pc, #224]	; (8008d80 <USB_SetTurnaroundTime+0x124>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d306      	bcc.n	8008cb2 <USB_SetTurnaroundTime+0x56>
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	4a37      	ldr	r2, [pc, #220]	; (8008d84 <USB_SetTurnaroundTime+0x128>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d202      	bcs.n	8008cb2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008cac:	230d      	movs	r3, #13
 8008cae:	617b      	str	r3, [r7, #20]
 8008cb0:	e04c      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	4a33      	ldr	r2, [pc, #204]	; (8008d84 <USB_SetTurnaroundTime+0x128>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d306      	bcc.n	8008cc8 <USB_SetTurnaroundTime+0x6c>
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	4a32      	ldr	r2, [pc, #200]	; (8008d88 <USB_SetTurnaroundTime+0x12c>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d802      	bhi.n	8008cc8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008cc2:	230c      	movs	r3, #12
 8008cc4:	617b      	str	r3, [r7, #20]
 8008cc6:	e041      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	4a2f      	ldr	r2, [pc, #188]	; (8008d88 <USB_SetTurnaroundTime+0x12c>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d906      	bls.n	8008cde <USB_SetTurnaroundTime+0x82>
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	4a2e      	ldr	r2, [pc, #184]	; (8008d8c <USB_SetTurnaroundTime+0x130>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d802      	bhi.n	8008cde <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008cd8:	230b      	movs	r3, #11
 8008cda:	617b      	str	r3, [r7, #20]
 8008cdc:	e036      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	4a2a      	ldr	r2, [pc, #168]	; (8008d8c <USB_SetTurnaroundTime+0x130>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d906      	bls.n	8008cf4 <USB_SetTurnaroundTime+0x98>
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	4a29      	ldr	r2, [pc, #164]	; (8008d90 <USB_SetTurnaroundTime+0x134>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d802      	bhi.n	8008cf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008cee:	230a      	movs	r3, #10
 8008cf0:	617b      	str	r3, [r7, #20]
 8008cf2:	e02b      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	4a26      	ldr	r2, [pc, #152]	; (8008d90 <USB_SetTurnaroundTime+0x134>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d906      	bls.n	8008d0a <USB_SetTurnaroundTime+0xae>
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	4a25      	ldr	r2, [pc, #148]	; (8008d94 <USB_SetTurnaroundTime+0x138>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d202      	bcs.n	8008d0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008d04:	2309      	movs	r3, #9
 8008d06:	617b      	str	r3, [r7, #20]
 8008d08:	e020      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	4a21      	ldr	r2, [pc, #132]	; (8008d94 <USB_SetTurnaroundTime+0x138>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d306      	bcc.n	8008d20 <USB_SetTurnaroundTime+0xc4>
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	4a20      	ldr	r2, [pc, #128]	; (8008d98 <USB_SetTurnaroundTime+0x13c>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d802      	bhi.n	8008d20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008d1a:	2308      	movs	r3, #8
 8008d1c:	617b      	str	r3, [r7, #20]
 8008d1e:	e015      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	4a1d      	ldr	r2, [pc, #116]	; (8008d98 <USB_SetTurnaroundTime+0x13c>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d906      	bls.n	8008d36 <USB_SetTurnaroundTime+0xda>
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	4a1c      	ldr	r2, [pc, #112]	; (8008d9c <USB_SetTurnaroundTime+0x140>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d202      	bcs.n	8008d36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008d30:	2307      	movs	r3, #7
 8008d32:	617b      	str	r3, [r7, #20]
 8008d34:	e00a      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008d36:	2306      	movs	r3, #6
 8008d38:	617b      	str	r3, [r7, #20]
 8008d3a:	e007      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008d3c:	79fb      	ldrb	r3, [r7, #7]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d102      	bne.n	8008d48 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008d42:	2309      	movs	r3, #9
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	e001      	b.n	8008d4c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008d48:	2309      	movs	r3, #9
 8008d4a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	68da      	ldr	r2, [r3, #12]
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	029b      	lsls	r3, r3, #10
 8008d60:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008d64:	431a      	orrs	r2, r3
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008d6a:	2300      	movs	r3, #0
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	371c      	adds	r7, #28
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bc80      	pop	{r7}
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	00d8acbf 	.word	0x00d8acbf
 8008d7c:	00e4e1c0 	.word	0x00e4e1c0
 8008d80:	00f42400 	.word	0x00f42400
 8008d84:	01067380 	.word	0x01067380
 8008d88:	011a499f 	.word	0x011a499f
 8008d8c:	01312cff 	.word	0x01312cff
 8008d90:	014ca43f 	.word	0x014ca43f
 8008d94:	016e3600 	.word	0x016e3600
 8008d98:	01a6ab1f 	.word	0x01a6ab1f
 8008d9c:	01e84800 	.word	0x01e84800

08008da0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	f043 0201 	orr.w	r2, r3, #1
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	370c      	adds	r7, #12
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bc80      	pop	{r7}
 8008dbe:	4770      	bx	lr

08008dc0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	f023 0201 	bic.w	r2, r3, #1
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	370c      	adds	r7, #12
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bc80      	pop	{r7}
 8008dde:	4770      	bx	lr

08008de0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	460b      	mov	r3, r1
 8008dea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008dfc:	78fb      	ldrb	r3, [r7, #3]
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d115      	bne.n	8008e2e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008e0e:	2001      	movs	r0, #1
 8008e10:	f7f8 fe66 	bl	8001ae0 <HAL_Delay>
      ms++;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	3301      	adds	r3, #1
 8008e18:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f001 f961 	bl	800a0e2 <USB_GetMode>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d01e      	beq.n	8008e64 <USB_SetCurrentMode+0x84>
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2b31      	cmp	r3, #49	; 0x31
 8008e2a:	d9f0      	bls.n	8008e0e <USB_SetCurrentMode+0x2e>
 8008e2c:	e01a      	b.n	8008e64 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008e2e:	78fb      	ldrb	r3, [r7, #3]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d115      	bne.n	8008e60 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008e40:	2001      	movs	r0, #1
 8008e42:	f7f8 fe4d 	bl	8001ae0 <HAL_Delay>
      ms++;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f001 f948 	bl	800a0e2 <USB_GetMode>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d005      	beq.n	8008e64 <USB_SetCurrentMode+0x84>
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2b31      	cmp	r3, #49	; 0x31
 8008e5c:	d9f0      	bls.n	8008e40 <USB_SetCurrentMode+0x60>
 8008e5e:	e001      	b.n	8008e64 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	e005      	b.n	8008e70 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2b32      	cmp	r3, #50	; 0x32
 8008e68:	d101      	bne.n	8008e6e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e000      	b.n	8008e70 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008e6e:	2300      	movs	r3, #0
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008e78:	b084      	sub	sp, #16
 8008e7a:	b580      	push	{r7, lr}
 8008e7c:	b086      	sub	sp, #24
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
 8008e82:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008e86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008e92:	2300      	movs	r3, #0
 8008e94:	613b      	str	r3, [r7, #16]
 8008e96:	e009      	b.n	8008eac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	3340      	adds	r3, #64	; 0x40
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	4413      	add	r3, r2
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	613b      	str	r3, [r7, #16]
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	2b0e      	cmp	r3, #14
 8008eb0:	d9f2      	bls.n	8008e98 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008eb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d11c      	bne.n	8008ef2 <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ec6:	f043 0302 	orr.w	r3, r3, #2
 8008eca:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008edc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	639a      	str	r2, [r3, #56]	; 0x38
 8008ef0:	e00b      	b.n	8008f0a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f02:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f10:	461a      	mov	r2, r3
 8008f12:	2300      	movs	r3, #0
 8008f14:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f24:	461a      	mov	r2, r3
 8008f26:	680b      	ldr	r3, [r1, #0]
 8008f28:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d10c      	bne.n	8008f4a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d104      	bne.n	8008f40 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008f36:	2100      	movs	r1, #0
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 f945 	bl	80091c8 <USB_SetDevSpeed>
 8008f3e:	e008      	b.n	8008f52 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008f40:	2101      	movs	r1, #1
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 f940 	bl	80091c8 <USB_SetDevSpeed>
 8008f48:	e003      	b.n	8008f52 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008f4a:	2103      	movs	r1, #3
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 f93b 	bl	80091c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008f52:	2110      	movs	r1, #16
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 f8f3 	bl	8009140 <USB_FlushTxFifo>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 f90f 	bl	8009188 <USB_FlushRxFifo>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d001      	beq.n	8008f74 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f86:	461a      	mov	r2, r3
 8008f88:	2300      	movs	r3, #0
 8008f8a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f92:	461a      	mov	r2, r3
 8008f94:	2300      	movs	r3, #0
 8008f96:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f98:	2300      	movs	r3, #0
 8008f9a:	613b      	str	r3, [r7, #16]
 8008f9c:	e043      	b.n	8009026 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	015a      	lsls	r2, r3, #5
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	4413      	add	r3, r2
 8008fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008fb4:	d118      	bne.n	8008fe8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d10a      	bne.n	8008fd2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	015a      	lsls	r2, r3, #5
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc8:	461a      	mov	r2, r3
 8008fca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008fce:	6013      	str	r3, [r2, #0]
 8008fd0:	e013      	b.n	8008ffa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fde:	461a      	mov	r2, r3
 8008fe0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008fe4:	6013      	str	r3, [r2, #0]
 8008fe6:	e008      	b.n	8008ffa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	015a      	lsls	r2, r3, #5
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4413      	add	r3, r2
 8008ff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	015a      	lsls	r2, r3, #5
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	4413      	add	r3, r2
 8009002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009006:	461a      	mov	r2, r3
 8009008:	2300      	movs	r3, #0
 800900a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	015a      	lsls	r2, r3, #5
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	4413      	add	r3, r2
 8009014:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009018:	461a      	mov	r2, r3
 800901a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800901e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	3301      	adds	r3, #1
 8009024:	613b      	str	r3, [r7, #16]
 8009026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	429a      	cmp	r2, r3
 800902c:	d3b7      	bcc.n	8008f9e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800902e:	2300      	movs	r3, #0
 8009030:	613b      	str	r3, [r7, #16]
 8009032:	e043      	b.n	80090bc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	015a      	lsls	r2, r3, #5
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	4413      	add	r3, r2
 800903c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009046:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800904a:	d118      	bne.n	800907e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10a      	bne.n	8009068 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	015a      	lsls	r2, r3, #5
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	4413      	add	r3, r2
 800905a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800905e:	461a      	mov	r2, r3
 8009060:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009064:	6013      	str	r3, [r2, #0]
 8009066:	e013      	b.n	8009090 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4413      	add	r3, r2
 8009070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009074:	461a      	mov	r2, r3
 8009076:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800907a:	6013      	str	r3, [r2, #0]
 800907c:	e008      	b.n	8009090 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	015a      	lsls	r2, r3, #5
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	4413      	add	r3, r2
 8009086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800908a:	461a      	mov	r2, r3
 800908c:	2300      	movs	r3, #0
 800908e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	4413      	add	r3, r2
 8009098:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800909c:	461a      	mov	r2, r3
 800909e:	2300      	movs	r3, #0
 80090a0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	015a      	lsls	r2, r3, #5
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	4413      	add	r3, r2
 80090aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ae:	461a      	mov	r2, r3
 80090b0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80090b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	3301      	adds	r3, #1
 80090ba:	613b      	str	r3, [r7, #16]
 80090bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d3b7      	bcc.n	8009034 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090ca:	691b      	ldr	r3, [r3, #16]
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090d6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80090e4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80090e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d105      	bne.n	80090f8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	f043 0210 	orr.w	r2, r3, #16
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	699a      	ldr	r2, [r3, #24]
 80090fc:	4b0f      	ldr	r3, [pc, #60]	; (800913c <USB_DevInit+0x2c4>)
 80090fe:	4313      	orrs	r3, r2
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009106:	2b00      	cmp	r3, #0
 8009108:	d005      	beq.n	8009116 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	699b      	ldr	r3, [r3, #24]
 800910e:	f043 0208 	orr.w	r2, r3, #8
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009116:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009118:	2b01      	cmp	r3, #1
 800911a:	d107      	bne.n	800912c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009124:	f043 0304 	orr.w	r3, r3, #4
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800912c:	7dfb      	ldrb	r3, [r7, #23]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009138:	b004      	add	sp, #16
 800913a:	4770      	bx	lr
 800913c:	803c3800 	.word	0x803c3800

08009140 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800914a:	2300      	movs	r3, #0
 800914c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	019b      	lsls	r3, r3, #6
 8009152:	f043 0220 	orr.w	r2, r3, #32
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	3301      	adds	r3, #1
 800915e:	60fb      	str	r3, [r7, #12]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	4a08      	ldr	r2, [pc, #32]	; (8009184 <USB_FlushTxFifo+0x44>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d901      	bls.n	800916c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e006      	b.n	800917a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	691b      	ldr	r3, [r3, #16]
 8009170:	f003 0320 	and.w	r3, r3, #32
 8009174:	2b20      	cmp	r3, #32
 8009176:	d0f0      	beq.n	800915a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	3714      	adds	r7, #20
 800917e:	46bd      	mov	sp, r7
 8009180:	bc80      	pop	{r7}
 8009182:	4770      	bx	lr
 8009184:	00030d40 	.word	0x00030d40

08009188 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009190:	2300      	movs	r3, #0
 8009192:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2210      	movs	r2, #16
 8009198:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	3301      	adds	r3, #1
 800919e:	60fb      	str	r3, [r7, #12]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	4a08      	ldr	r2, [pc, #32]	; (80091c4 <USB_FlushRxFifo+0x3c>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d901      	bls.n	80091ac <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80091a8:	2303      	movs	r3, #3
 80091aa:	e006      	b.n	80091ba <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	691b      	ldr	r3, [r3, #16]
 80091b0:	f003 0310 	and.w	r3, r3, #16
 80091b4:	2b10      	cmp	r3, #16
 80091b6:	d0f0      	beq.n	800919a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3714      	adds	r7, #20
 80091be:	46bd      	mov	sp, r7
 80091c0:	bc80      	pop	{r7}
 80091c2:	4770      	bx	lr
 80091c4:	00030d40 	.word	0x00030d40

080091c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	460b      	mov	r3, r1
 80091d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	78fb      	ldrb	r3, [r7, #3]
 80091e2:	68f9      	ldr	r1, [r7, #12]
 80091e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091e8:	4313      	orrs	r3, r2
 80091ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3714      	adds	r7, #20
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bc80      	pop	{r7}
 80091f6:	4770      	bx	lr

080091f8 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b087      	sub	sp, #28
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800920a:	689b      	ldr	r3, [r3, #8]
 800920c:	f003 0306 	and.w	r3, r3, #6
 8009210:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d102      	bne.n	800921e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009218:	2300      	movs	r3, #0
 800921a:	75fb      	strb	r3, [r7, #23]
 800921c:	e00a      	b.n	8009234 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2b02      	cmp	r3, #2
 8009222:	d002      	beq.n	800922a <USB_GetDevSpeed+0x32>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2b06      	cmp	r3, #6
 8009228:	d102      	bne.n	8009230 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800922a:	2302      	movs	r3, #2
 800922c:	75fb      	strb	r3, [r7, #23]
 800922e:	e001      	b.n	8009234 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009230:	230f      	movs	r3, #15
 8009232:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009234:	7dfb      	ldrb	r3, [r7, #23]
}
 8009236:	4618      	mov	r0, r3
 8009238:	371c      	adds	r7, #28
 800923a:	46bd      	mov	sp, r7
 800923c:	bc80      	pop	{r7}
 800923e:	4770      	bx	lr

08009240 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	785b      	ldrb	r3, [r3, #1]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d13a      	bne.n	80092d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009262:	69da      	ldr	r2, [r3, #28]
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	f003 030f 	and.w	r3, r3, #15
 800926c:	2101      	movs	r1, #1
 800926e:	fa01 f303 	lsl.w	r3, r1, r3
 8009272:	b29b      	uxth	r3, r3
 8009274:	68f9      	ldr	r1, [r7, #12]
 8009276:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800927a:	4313      	orrs	r3, r2
 800927c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	015a      	lsls	r2, r3, #5
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	4413      	add	r3, r2
 8009286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009290:	2b00      	cmp	r3, #0
 8009292:	d155      	bne.n	8009340 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	015a      	lsls	r2, r3, #5
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4413      	add	r3, r2
 800929c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092a0:	681a      	ldr	r2, [r3, #0]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	78db      	ldrb	r3, [r3, #3]
 80092ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80092b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	059b      	lsls	r3, r3, #22
 80092b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80092b8:	4313      	orrs	r3, r2
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	0151      	lsls	r1, r2, #5
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	440a      	add	r2, r1
 80092c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	e036      	b.n	8009340 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092d8:	69da      	ldr	r2, [r3, #28]
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	f003 030f 	and.w	r3, r3, #15
 80092e2:	2101      	movs	r1, #1
 80092e4:	fa01 f303 	lsl.w	r3, r1, r3
 80092e8:	041b      	lsls	r3, r3, #16
 80092ea:	68f9      	ldr	r1, [r7, #12]
 80092ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092f0:	4313      	orrs	r3, r2
 80092f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	015a      	lsls	r2, r3, #5
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	4413      	add	r3, r2
 80092fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009306:	2b00      	cmp	r3, #0
 8009308:	d11a      	bne.n	8009340 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	015a      	lsls	r2, r3, #5
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	4413      	add	r3, r2
 8009312:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	78db      	ldrb	r3, [r3, #3]
 8009324:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009326:	430b      	orrs	r3, r1
 8009328:	4313      	orrs	r3, r2
 800932a:	68ba      	ldr	r2, [r7, #8]
 800932c:	0151      	lsls	r1, r2, #5
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	440a      	add	r2, r1
 8009332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800933a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800933e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009340:	2300      	movs	r3, #0
}
 8009342:	4618      	mov	r0, r3
 8009344:	3714      	adds	r7, #20
 8009346:	46bd      	mov	sp, r7
 8009348:	bc80      	pop	{r7}
 800934a:	4770      	bx	lr

0800934c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800934c:	b480      	push	{r7}
 800934e:	b085      	sub	sp, #20
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	785b      	ldrb	r3, [r3, #1]
 8009364:	2b01      	cmp	r3, #1
 8009366:	d161      	bne.n	800942c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800937a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800937e:	d11f      	bne.n	80093c0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	015a      	lsls	r2, r3, #5
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	4413      	add	r3, r2
 8009388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	0151      	lsls	r1, r2, #5
 8009392:	68fa      	ldr	r2, [r7, #12]
 8009394:	440a      	add	r2, r1
 8009396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800939a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800939e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	015a      	lsls	r2, r3, #5
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	4413      	add	r3, r2
 80093a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	68ba      	ldr	r2, [r7, #8]
 80093b0:	0151      	lsls	r1, r2, #5
 80093b2:	68fa      	ldr	r2, [r7, #12]
 80093b4:	440a      	add	r2, r1
 80093b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80093be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	f003 030f 	and.w	r3, r3, #15
 80093d0:	2101      	movs	r1, #1
 80093d2:	fa01 f303 	lsl.w	r3, r1, r3
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	43db      	mvns	r3, r3
 80093da:	68f9      	ldr	r1, [r7, #12]
 80093dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093e0:	4013      	ands	r3, r2
 80093e2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ea:	69da      	ldr	r2, [r3, #28]
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	f003 030f 	and.w	r3, r3, #15
 80093f4:	2101      	movs	r1, #1
 80093f6:	fa01 f303 	lsl.w	r3, r1, r3
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	43db      	mvns	r3, r3
 80093fe:	68f9      	ldr	r1, [r7, #12]
 8009400:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009404:	4013      	ands	r3, r2
 8009406:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	015a      	lsls	r2, r3, #5
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	4413      	add	r3, r2
 8009410:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	0159      	lsls	r1, r3, #5
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	440b      	add	r3, r1
 800941e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009422:	4619      	mov	r1, r3
 8009424:	4b35      	ldr	r3, [pc, #212]	; (80094fc <USB_DeactivateEndpoint+0x1b0>)
 8009426:	4013      	ands	r3, r2
 8009428:	600b      	str	r3, [r1, #0]
 800942a:	e060      	b.n	80094ee <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	4413      	add	r3, r2
 8009434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800943e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009442:	d11f      	bne.n	8009484 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	015a      	lsls	r2, r3, #5
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	4413      	add	r3, r2
 800944c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68ba      	ldr	r2, [r7, #8]
 8009454:	0151      	lsls	r1, r2, #5
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	440a      	add	r2, r1
 800945a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800945e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009462:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	4413      	add	r3, r2
 800946c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	0151      	lsls	r1, r2, #5
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	440a      	add	r2, r1
 800947a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800947e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009482:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800948a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	f003 030f 	and.w	r3, r3, #15
 8009494:	2101      	movs	r1, #1
 8009496:	fa01 f303 	lsl.w	r3, r1, r3
 800949a:	041b      	lsls	r3, r3, #16
 800949c:	43db      	mvns	r3, r3
 800949e:	68f9      	ldr	r1, [r7, #12]
 80094a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094a4:	4013      	ands	r3, r2
 80094a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ae:	69da      	ldr	r2, [r3, #28]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	f003 030f 	and.w	r3, r3, #15
 80094b8:	2101      	movs	r1, #1
 80094ba:	fa01 f303 	lsl.w	r3, r1, r3
 80094be:	041b      	lsls	r3, r3, #16
 80094c0:	43db      	mvns	r3, r3
 80094c2:	68f9      	ldr	r1, [r7, #12]
 80094c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094c8:	4013      	ands	r3, r2
 80094ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	015a      	lsls	r2, r3, #5
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	4413      	add	r3, r2
 80094d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	0159      	lsls	r1, r3, #5
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	440b      	add	r3, r1
 80094e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094e6:	4619      	mov	r1, r3
 80094e8:	4b05      	ldr	r3, [pc, #20]	; (8009500 <USB_DeactivateEndpoint+0x1b4>)
 80094ea:	4013      	ands	r3, r2
 80094ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bc80      	pop	{r7}
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop
 80094fc:	ec337800 	.word	0xec337800
 8009500:	eff37800 	.word	0xeff37800

08009504 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b08a      	sub	sp, #40	; 0x28
 8009508:	af02      	add	r7, sp, #8
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	4613      	mov	r3, r2
 8009510:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	785b      	ldrb	r3, [r3, #1]
 8009520:	2b01      	cmp	r3, #1
 8009522:	f040 815c 	bne.w	80097de <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	695b      	ldr	r3, [r3, #20]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d132      	bne.n	8009594 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800952e:	69bb      	ldr	r3, [r7, #24]
 8009530:	015a      	lsls	r2, r3, #5
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	4413      	add	r3, r2
 8009536:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	69ba      	ldr	r2, [r7, #24]
 800953e:	0151      	lsls	r1, r2, #5
 8009540:	69fa      	ldr	r2, [r7, #28]
 8009542:	440a      	add	r2, r1
 8009544:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009548:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800954c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009550:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	015a      	lsls	r2, r3, #5
 8009556:	69fb      	ldr	r3, [r7, #28]
 8009558:	4413      	add	r3, r2
 800955a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	69ba      	ldr	r2, [r7, #24]
 8009562:	0151      	lsls	r1, r2, #5
 8009564:	69fa      	ldr	r2, [r7, #28]
 8009566:	440a      	add	r2, r1
 8009568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800956c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009570:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	015a      	lsls	r2, r3, #5
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	4413      	add	r3, r2
 800957a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	69ba      	ldr	r2, [r7, #24]
 8009582:	0151      	lsls	r1, r2, #5
 8009584:	69fa      	ldr	r2, [r7, #28]
 8009586:	440a      	add	r2, r1
 8009588:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800958c:	0cdb      	lsrs	r3, r3, #19
 800958e:	04db      	lsls	r3, r3, #19
 8009590:	6113      	str	r3, [r2, #16]
 8009592:	e074      	b.n	800967e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	015a      	lsls	r2, r3, #5
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	4413      	add	r3, r2
 800959c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095a0:	691b      	ldr	r3, [r3, #16]
 80095a2:	69ba      	ldr	r2, [r7, #24]
 80095a4:	0151      	lsls	r1, r2, #5
 80095a6:	69fa      	ldr	r2, [r7, #28]
 80095a8:	440a      	add	r2, r1
 80095aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095ae:	0cdb      	lsrs	r3, r3, #19
 80095b0:	04db      	lsls	r3, r3, #19
 80095b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	015a      	lsls	r2, r3, #5
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	4413      	add	r3, r2
 80095bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	69ba      	ldr	r2, [r7, #24]
 80095c4:	0151      	lsls	r1, r2, #5
 80095c6:	69fa      	ldr	r2, [r7, #28]
 80095c8:	440a      	add	r2, r1
 80095ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80095d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80095d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80095d8:	69bb      	ldr	r3, [r7, #24]
 80095da:	015a      	lsls	r2, r3, #5
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	4413      	add	r3, r2
 80095e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095e4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	6959      	ldr	r1, [r3, #20]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	440b      	add	r3, r1
 80095f0:	1e59      	subs	r1, r3, #1
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80095fa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80095fc:	4b9d      	ldr	r3, [pc, #628]	; (8009874 <USB_EPStartXfer+0x370>)
 80095fe:	400b      	ands	r3, r1
 8009600:	69b9      	ldr	r1, [r7, #24]
 8009602:	0148      	lsls	r0, r1, #5
 8009604:	69f9      	ldr	r1, [r7, #28]
 8009606:	4401      	add	r1, r0
 8009608:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800960c:	4313      	orrs	r3, r2
 800960e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009610:	69bb      	ldr	r3, [r7, #24]
 8009612:	015a      	lsls	r2, r3, #5
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	4413      	add	r3, r2
 8009618:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800961c:	691a      	ldr	r2, [r3, #16]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	695b      	ldr	r3, [r3, #20]
 8009622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009626:	69b9      	ldr	r1, [r7, #24]
 8009628:	0148      	lsls	r0, r1, #5
 800962a:	69f9      	ldr	r1, [r7, #28]
 800962c:	4401      	add	r1, r0
 800962e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009632:	4313      	orrs	r3, r2
 8009634:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	78db      	ldrb	r3, [r3, #3]
 800963a:	2b01      	cmp	r3, #1
 800963c:	d11f      	bne.n	800967e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800963e:	69bb      	ldr	r3, [r7, #24]
 8009640:	015a      	lsls	r2, r3, #5
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	4413      	add	r3, r2
 8009646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	69ba      	ldr	r2, [r7, #24]
 800964e:	0151      	lsls	r1, r2, #5
 8009650:	69fa      	ldr	r2, [r7, #28]
 8009652:	440a      	add	r2, r1
 8009654:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009658:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800965c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	015a      	lsls	r2, r3, #5
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	4413      	add	r3, r2
 8009666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800966a:	691b      	ldr	r3, [r3, #16]
 800966c:	69ba      	ldr	r2, [r7, #24]
 800966e:	0151      	lsls	r1, r2, #5
 8009670:	69fa      	ldr	r2, [r7, #28]
 8009672:	440a      	add	r2, r1
 8009674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009678:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800967c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800967e:	79fb      	ldrb	r3, [r7, #7]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d14b      	bne.n	800971c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d009      	beq.n	80096a0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	015a      	lsls	r2, r3, #5
 8009690:	69fb      	ldr	r3, [r7, #28]
 8009692:	4413      	add	r3, r2
 8009694:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009698:	461a      	mov	r2, r3
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	691b      	ldr	r3, [r3, #16]
 800969e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	78db      	ldrb	r3, [r3, #3]
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d128      	bne.n	80096fa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d110      	bne.n	80096da <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80096b8:	69bb      	ldr	r3, [r7, #24]
 80096ba:	015a      	lsls	r2, r3, #5
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	4413      	add	r3, r2
 80096c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	69ba      	ldr	r2, [r7, #24]
 80096c8:	0151      	lsls	r1, r2, #5
 80096ca:	69fa      	ldr	r2, [r7, #28]
 80096cc:	440a      	add	r2, r1
 80096ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096d6:	6013      	str	r3, [r2, #0]
 80096d8:	e00f      	b.n	80096fa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80096da:	69bb      	ldr	r3, [r7, #24]
 80096dc:	015a      	lsls	r2, r3, #5
 80096de:	69fb      	ldr	r3, [r7, #28]
 80096e0:	4413      	add	r3, r2
 80096e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	69ba      	ldr	r2, [r7, #24]
 80096ea:	0151      	lsls	r1, r2, #5
 80096ec:	69fa      	ldr	r2, [r7, #28]
 80096ee:	440a      	add	r2, r1
 80096f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096f8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80096fa:	69bb      	ldr	r3, [r7, #24]
 80096fc:	015a      	lsls	r2, r3, #5
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	4413      	add	r3, r2
 8009702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	69ba      	ldr	r2, [r7, #24]
 800970a:	0151      	lsls	r1, r2, #5
 800970c:	69fa      	ldr	r2, [r7, #28]
 800970e:	440a      	add	r2, r1
 8009710:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009714:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009718:	6013      	str	r3, [r2, #0]
 800971a:	e12f      	b.n	800997c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	015a      	lsls	r2, r3, #5
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	4413      	add	r3, r2
 8009724:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	69ba      	ldr	r2, [r7, #24]
 800972c:	0151      	lsls	r1, r2, #5
 800972e:	69fa      	ldr	r2, [r7, #28]
 8009730:	440a      	add	r2, r1
 8009732:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009736:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800973a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	78db      	ldrb	r3, [r3, #3]
 8009740:	2b01      	cmp	r3, #1
 8009742:	d015      	beq.n	8009770 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	695b      	ldr	r3, [r3, #20]
 8009748:	2b00      	cmp	r3, #0
 800974a:	f000 8117 	beq.w	800997c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	f003 030f 	and.w	r3, r3, #15
 800975e:	2101      	movs	r1, #1
 8009760:	fa01 f303 	lsl.w	r3, r1, r3
 8009764:	69f9      	ldr	r1, [r7, #28]
 8009766:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800976a:	4313      	orrs	r3, r2
 800976c:	634b      	str	r3, [r1, #52]	; 0x34
 800976e:	e105      	b.n	800997c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800977c:	2b00      	cmp	r3, #0
 800977e:	d110      	bne.n	80097a2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009780:	69bb      	ldr	r3, [r7, #24]
 8009782:	015a      	lsls	r2, r3, #5
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	4413      	add	r3, r2
 8009788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	69ba      	ldr	r2, [r7, #24]
 8009790:	0151      	lsls	r1, r2, #5
 8009792:	69fa      	ldr	r2, [r7, #28]
 8009794:	440a      	add	r2, r1
 8009796:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800979a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800979e:	6013      	str	r3, [r2, #0]
 80097a0:	e00f      	b.n	80097c2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	015a      	lsls	r2, r3, #5
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	4413      	add	r3, r2
 80097aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	69ba      	ldr	r2, [r7, #24]
 80097b2:	0151      	lsls	r1, r2, #5
 80097b4:	69fa      	ldr	r2, [r7, #28]
 80097b6:	440a      	add	r2, r1
 80097b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097c0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	68d9      	ldr	r1, [r3, #12]
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	781a      	ldrb	r2, [r3, #0]
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	695b      	ldr	r3, [r3, #20]
 80097ce:	b298      	uxth	r0, r3
 80097d0:	79fb      	ldrb	r3, [r7, #7]
 80097d2:	9300      	str	r3, [sp, #0]
 80097d4:	4603      	mov	r3, r0
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f000 fa2a 	bl	8009c30 <USB_WritePacket>
 80097dc:	e0ce      	b.n	800997c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80097de:	69bb      	ldr	r3, [r7, #24]
 80097e0:	015a      	lsls	r2, r3, #5
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	4413      	add	r3, r2
 80097e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097ea:	691b      	ldr	r3, [r3, #16]
 80097ec:	69ba      	ldr	r2, [r7, #24]
 80097ee:	0151      	lsls	r1, r2, #5
 80097f0:	69fa      	ldr	r2, [r7, #28]
 80097f2:	440a      	add	r2, r1
 80097f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097f8:	0cdb      	lsrs	r3, r3, #19
 80097fa:	04db      	lsls	r3, r3, #19
 80097fc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	69fb      	ldr	r3, [r7, #28]
 8009804:	4413      	add	r3, r2
 8009806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	69ba      	ldr	r2, [r7, #24]
 800980e:	0151      	lsls	r1, r2, #5
 8009810:	69fa      	ldr	r2, [r7, #28]
 8009812:	440a      	add	r2, r1
 8009814:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009818:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800981c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009820:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	695b      	ldr	r3, [r3, #20]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d126      	bne.n	8009878 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	015a      	lsls	r2, r3, #5
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	4413      	add	r3, r2
 8009832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009836:	691a      	ldr	r2, [r3, #16]
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009840:	69b9      	ldr	r1, [r7, #24]
 8009842:	0148      	lsls	r0, r1, #5
 8009844:	69f9      	ldr	r1, [r7, #28]
 8009846:	4401      	add	r1, r0
 8009848:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800984c:	4313      	orrs	r3, r2
 800984e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009850:	69bb      	ldr	r3, [r7, #24]
 8009852:	015a      	lsls	r2, r3, #5
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	4413      	add	r3, r2
 8009858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	69ba      	ldr	r2, [r7, #24]
 8009860:	0151      	lsls	r1, r2, #5
 8009862:	69fa      	ldr	r2, [r7, #28]
 8009864:	440a      	add	r2, r1
 8009866:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800986a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800986e:	6113      	str	r3, [r2, #16]
 8009870:	e036      	b.n	80098e0 <USB_EPStartXfer+0x3dc>
 8009872:	bf00      	nop
 8009874:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	695a      	ldr	r2, [r3, #20]
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	4413      	add	r3, r2
 8009882:	1e5a      	subs	r2, r3, #1
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	fbb2 f3f3 	udiv	r3, r2, r3
 800988c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	015a      	lsls	r2, r3, #5
 8009892:	69fb      	ldr	r3, [r7, #28]
 8009894:	4413      	add	r3, r2
 8009896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800989a:	691a      	ldr	r2, [r3, #16]
 800989c:	8afb      	ldrh	r3, [r7, #22]
 800989e:	04d9      	lsls	r1, r3, #19
 80098a0:	4b39      	ldr	r3, [pc, #228]	; (8009988 <USB_EPStartXfer+0x484>)
 80098a2:	400b      	ands	r3, r1
 80098a4:	69b9      	ldr	r1, [r7, #24]
 80098a6:	0148      	lsls	r0, r1, #5
 80098a8:	69f9      	ldr	r1, [r7, #28]
 80098aa:	4401      	add	r1, r0
 80098ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80098b0:	4313      	orrs	r3, r2
 80098b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80098b4:	69bb      	ldr	r3, [r7, #24]
 80098b6:	015a      	lsls	r2, r3, #5
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	4413      	add	r3, r2
 80098bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c0:	691a      	ldr	r2, [r3, #16]
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	689b      	ldr	r3, [r3, #8]
 80098c6:	8af9      	ldrh	r1, [r7, #22]
 80098c8:	fb01 f303 	mul.w	r3, r1, r3
 80098cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098d0:	69b9      	ldr	r1, [r7, #24]
 80098d2:	0148      	lsls	r0, r1, #5
 80098d4:	69f9      	ldr	r1, [r7, #28]
 80098d6:	4401      	add	r1, r0
 80098d8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80098dc:	4313      	orrs	r3, r2
 80098de:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80098e0:	79fb      	ldrb	r3, [r7, #7]
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d10d      	bne.n	8009902 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d009      	beq.n	8009902 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	68d9      	ldr	r1, [r3, #12]
 80098f2:	69bb      	ldr	r3, [r7, #24]
 80098f4:	015a      	lsls	r2, r3, #5
 80098f6:	69fb      	ldr	r3, [r7, #28]
 80098f8:	4413      	add	r3, r2
 80098fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098fe:	460a      	mov	r2, r1
 8009900:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	78db      	ldrb	r3, [r3, #3]
 8009906:	2b01      	cmp	r3, #1
 8009908:	d128      	bne.n	800995c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009916:	2b00      	cmp	r3, #0
 8009918:	d110      	bne.n	800993c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	015a      	lsls	r2, r3, #5
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	4413      	add	r3, r2
 8009922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	69ba      	ldr	r2, [r7, #24]
 800992a:	0151      	lsls	r1, r2, #5
 800992c:	69fa      	ldr	r2, [r7, #28]
 800992e:	440a      	add	r2, r1
 8009930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009934:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009938:	6013      	str	r3, [r2, #0]
 800993a:	e00f      	b.n	800995c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	015a      	lsls	r2, r3, #5
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	4413      	add	r3, r2
 8009944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	69ba      	ldr	r2, [r7, #24]
 800994c:	0151      	lsls	r1, r2, #5
 800994e:	69fa      	ldr	r2, [r7, #28]
 8009950:	440a      	add	r2, r1
 8009952:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800995a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	015a      	lsls	r2, r3, #5
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	4413      	add	r3, r2
 8009964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	69ba      	ldr	r2, [r7, #24]
 800996c:	0151      	lsls	r1, r2, #5
 800996e:	69fa      	ldr	r2, [r7, #28]
 8009970:	440a      	add	r2, r1
 8009972:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009976:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800997a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3720      	adds	r7, #32
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
 8009986:	bf00      	nop
 8009988:	1ff80000 	.word	0x1ff80000

0800998c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800998c:	b480      	push	{r7}
 800998e:	b087      	sub	sp, #28
 8009990:	af00      	add	r7, sp, #0
 8009992:	60f8      	str	r0, [r7, #12]
 8009994:	60b9      	str	r1, [r7, #8]
 8009996:	4613      	mov	r3, r2
 8009998:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	785b      	ldrb	r3, [r3, #1]
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	f040 80cd 	bne.w	8009b48 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	695b      	ldr	r3, [r3, #20]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d132      	bne.n	8009a1c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	015a      	lsls	r2, r3, #5
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	4413      	add	r3, r2
 80099be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	0151      	lsls	r1, r2, #5
 80099c8:	697a      	ldr	r2, [r7, #20]
 80099ca:	440a      	add	r2, r1
 80099cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099d0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80099d4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80099d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	015a      	lsls	r2, r3, #5
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	4413      	add	r3, r2
 80099e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099e6:	691b      	ldr	r3, [r3, #16]
 80099e8:	693a      	ldr	r2, [r7, #16]
 80099ea:	0151      	lsls	r1, r2, #5
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	440a      	add	r2, r1
 80099f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	015a      	lsls	r2, r3, #5
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	4413      	add	r3, r2
 8009a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	693a      	ldr	r2, [r7, #16]
 8009a0a:	0151      	lsls	r1, r2, #5
 8009a0c:	697a      	ldr	r2, [r7, #20]
 8009a0e:	440a      	add	r2, r1
 8009a10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a14:	0cdb      	lsrs	r3, r3, #19
 8009a16:	04db      	lsls	r3, r3, #19
 8009a18:	6113      	str	r3, [r2, #16]
 8009a1a:	e04e      	b.n	8009aba <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	015a      	lsls	r2, r3, #5
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	4413      	add	r3, r2
 8009a24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	693a      	ldr	r2, [r7, #16]
 8009a2c:	0151      	lsls	r1, r2, #5
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	440a      	add	r2, r1
 8009a32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a36:	0cdb      	lsrs	r3, r3, #19
 8009a38:	04db      	lsls	r3, r3, #19
 8009a3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	015a      	lsls	r2, r3, #5
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	4413      	add	r3, r2
 8009a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a48:	691b      	ldr	r3, [r3, #16]
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	0151      	lsls	r1, r2, #5
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	440a      	add	r2, r1
 8009a52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a5e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	695a      	ldr	r2, [r3, #20]
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d903      	bls.n	8009a74 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	689a      	ldr	r2, [r3, #8]
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	693a      	ldr	r2, [r7, #16]
 8009a84:	0151      	lsls	r1, r2, #5
 8009a86:	697a      	ldr	r2, [r7, #20]
 8009a88:	440a      	add	r2, r1
 8009a8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	015a      	lsls	r2, r3, #5
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009aa0:	691a      	ldr	r2, [r3, #16]
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	695b      	ldr	r3, [r3, #20]
 8009aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aaa:	6939      	ldr	r1, [r7, #16]
 8009aac:	0148      	lsls	r0, r1, #5
 8009aae:	6979      	ldr	r1, [r7, #20]
 8009ab0:	4401      	add	r1, r0
 8009ab2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009aba:	79fb      	ldrb	r3, [r7, #7]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d11e      	bne.n	8009afe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d009      	beq.n	8009adc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	015a      	lsls	r2, r3, #5
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	4413      	add	r3, r2
 8009ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	691b      	ldr	r3, [r3, #16]
 8009ada:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	015a      	lsls	r2, r3, #5
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	4413      	add	r3, r2
 8009ae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	693a      	ldr	r2, [r7, #16]
 8009aec:	0151      	lsls	r1, r2, #5
 8009aee:	697a      	ldr	r2, [r7, #20]
 8009af0:	440a      	add	r2, r1
 8009af2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009af6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009afa:	6013      	str	r3, [r2, #0]
 8009afc:	e092      	b.n	8009c24 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	015a      	lsls	r2, r3, #5
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	4413      	add	r3, r2
 8009b06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	693a      	ldr	r2, [r7, #16]
 8009b0e:	0151      	lsls	r1, r2, #5
 8009b10:	697a      	ldr	r2, [r7, #20]
 8009b12:	440a      	add	r2, r1
 8009b14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b1c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	695b      	ldr	r3, [r3, #20]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d07e      	beq.n	8009c24 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	f003 030f 	and.w	r3, r3, #15
 8009b36:	2101      	movs	r1, #1
 8009b38:	fa01 f303 	lsl.w	r3, r1, r3
 8009b3c:	6979      	ldr	r1, [r7, #20]
 8009b3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b42:	4313      	orrs	r3, r2
 8009b44:	634b      	str	r3, [r1, #52]	; 0x34
 8009b46:	e06d      	b.n	8009c24 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	0151      	lsls	r1, r2, #5
 8009b5a:	697a      	ldr	r2, [r7, #20]
 8009b5c:	440a      	add	r2, r1
 8009b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b62:	0cdb      	lsrs	r3, r3, #19
 8009b64:	04db      	lsls	r3, r3, #19
 8009b66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	015a      	lsls	r2, r3, #5
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	4413      	add	r3, r2
 8009b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b74:	691b      	ldr	r3, [r3, #16]
 8009b76:	693a      	ldr	r2, [r7, #16]
 8009b78:	0151      	lsls	r1, r2, #5
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	440a      	add	r2, r1
 8009b7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b82:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009b86:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009b8a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	695b      	ldr	r3, [r3, #20]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d003      	beq.n	8009b9c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	689a      	ldr	r2, [r3, #8]
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	015a      	lsls	r2, r3, #5
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	693a      	ldr	r2, [r7, #16]
 8009bac:	0151      	lsls	r1, r2, #5
 8009bae:	697a      	ldr	r2, [r7, #20]
 8009bb0:	440a      	add	r2, r1
 8009bb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009bba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	015a      	lsls	r2, r3, #5
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bc8:	691a      	ldr	r2, [r3, #16]
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bd2:	6939      	ldr	r1, [r7, #16]
 8009bd4:	0148      	lsls	r0, r1, #5
 8009bd6:	6979      	ldr	r1, [r7, #20]
 8009bd8:	4401      	add	r1, r0
 8009bda:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009bde:	4313      	orrs	r3, r2
 8009be0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009be2:	79fb      	ldrb	r3, [r7, #7]
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d10d      	bne.n	8009c04 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d009      	beq.n	8009c04 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	68d9      	ldr	r1, [r3, #12]
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	015a      	lsls	r2, r3, #5
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	4413      	add	r3, r2
 8009bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c00:	460a      	mov	r2, r1
 8009c02:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	015a      	lsls	r2, r3, #5
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	693a      	ldr	r2, [r7, #16]
 8009c14:	0151      	lsls	r1, r2, #5
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	440a      	add	r2, r1
 8009c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	371c      	adds	r7, #28
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bc80      	pop	{r7}
 8009c2e:	4770      	bx	lr

08009c30 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b089      	sub	sp, #36	; 0x24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	4611      	mov	r1, r2
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	460b      	mov	r3, r1
 8009c40:	71fb      	strb	r3, [r7, #7]
 8009c42:	4613      	mov	r3, r2
 8009c44:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009c4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d123      	bne.n	8009c9e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009c56:	88bb      	ldrh	r3, [r7, #4]
 8009c58:	3303      	adds	r3, #3
 8009c5a:	089b      	lsrs	r3, r3, #2
 8009c5c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009c5e:	2300      	movs	r3, #0
 8009c60:	61bb      	str	r3, [r7, #24]
 8009c62:	e018      	b.n	8009c96 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009c64:	79fb      	ldrb	r3, [r7, #7]
 8009c66:	031a      	lsls	r2, r3, #12
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c70:	461a      	mov	r2, r3
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009c78:	69fb      	ldr	r3, [r7, #28]
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	3301      	adds	r3, #1
 8009c82:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c84:	69fb      	ldr	r3, [r7, #28]
 8009c86:	3301      	adds	r3, #1
 8009c88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c8a:	69fb      	ldr	r3, [r7, #28]
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009c90:	69bb      	ldr	r3, [r7, #24]
 8009c92:	3301      	adds	r3, #1
 8009c94:	61bb      	str	r3, [r7, #24]
 8009c96:	69ba      	ldr	r2, [r7, #24]
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d3e2      	bcc.n	8009c64 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3724      	adds	r7, #36	; 0x24
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bc80      	pop	{r7}
 8009ca8:	4770      	bx	lr

08009caa <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009caa:	b480      	push	{r7}
 8009cac:	b08b      	sub	sp, #44	; 0x2c
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	60f8      	str	r0, [r7, #12]
 8009cb2:	60b9      	str	r1, [r7, #8]
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009cc0:	88fb      	ldrh	r3, [r7, #6]
 8009cc2:	089b      	lsrs	r3, r3, #2
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009cc8:	88fb      	ldrh	r3, [r7, #6]
 8009cca:	f003 0303 	and.w	r3, r3, #3
 8009cce:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	623b      	str	r3, [r7, #32]
 8009cd4:	e014      	b.n	8009d00 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009cd6:	69bb      	ldr	r3, [r7, #24]
 8009cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce0:	601a      	str	r2, [r3, #0]
    pDest++;
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cea:	3301      	adds	r3, #1
 8009cec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009cfa:	6a3b      	ldr	r3, [r7, #32]
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	623b      	str	r3, [r7, #32]
 8009d00:	6a3a      	ldr	r2, [r7, #32]
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d3e6      	bcc.n	8009cd6 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009d08:	8bfb      	ldrh	r3, [r7, #30]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d01e      	beq.n	8009d4c <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d18:	461a      	mov	r2, r3
 8009d1a:	f107 0310 	add.w	r3, r7, #16
 8009d1e:	6812      	ldr	r2, [r2, #0]
 8009d20:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009d22:	693a      	ldr	r2, [r7, #16]
 8009d24:	6a3b      	ldr	r3, [r7, #32]
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	00db      	lsls	r3, r3, #3
 8009d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d2e:	b2da      	uxtb	r2, r3
 8009d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d32:	701a      	strb	r2, [r3, #0]
      i++;
 8009d34:	6a3b      	ldr	r3, [r7, #32]
 8009d36:	3301      	adds	r3, #1
 8009d38:	623b      	str	r3, [r7, #32]
      pDest++;
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009d40:	8bfb      	ldrh	r3, [r7, #30]
 8009d42:	3b01      	subs	r3, #1
 8009d44:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009d46:	8bfb      	ldrh	r3, [r7, #30]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1ea      	bne.n	8009d22 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	372c      	adds	r7, #44	; 0x2c
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bc80      	pop	{r7}
 8009d56:	4770      	bx	lr

08009d58 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	781b      	ldrb	r3, [r3, #0]
 8009d6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	785b      	ldrb	r3, [r3, #1]
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d12c      	bne.n	8009dce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	015a      	lsls	r2, r3, #5
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	4413      	add	r3, r2
 8009d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	db12      	blt.n	8009dac <USB_EPSetStall+0x54>
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d00f      	beq.n	8009dac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	015a      	lsls	r2, r3, #5
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	4413      	add	r3, r2
 8009d94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	68ba      	ldr	r2, [r7, #8]
 8009d9c:	0151      	lsls	r1, r2, #5
 8009d9e:	68fa      	ldr	r2, [r7, #12]
 8009da0:	440a      	add	r2, r1
 8009da2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009da6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009daa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	015a      	lsls	r2, r3, #5
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	4413      	add	r3, r2
 8009db4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68ba      	ldr	r2, [r7, #8]
 8009dbc:	0151      	lsls	r1, r2, #5
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	440a      	add	r2, r1
 8009dc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009dc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009dca:	6013      	str	r3, [r2, #0]
 8009dcc:	e02b      	b.n	8009e26 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	015a      	lsls	r2, r3, #5
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	db12      	blt.n	8009e06 <USB_EPSetStall+0xae>
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00f      	beq.n	8009e06 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	015a      	lsls	r2, r3, #5
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	4413      	add	r3, r2
 8009dee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	68ba      	ldr	r2, [r7, #8]
 8009df6:	0151      	lsls	r1, r2, #5
 8009df8:	68fa      	ldr	r2, [r7, #12]
 8009dfa:	440a      	add	r2, r1
 8009dfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e04:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	015a      	lsls	r2, r3, #5
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	4413      	add	r3, r2
 8009e0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68ba      	ldr	r2, [r7, #8]
 8009e16:	0151      	lsls	r1, r2, #5
 8009e18:	68fa      	ldr	r2, [r7, #12]
 8009e1a:	440a      	add	r2, r1
 8009e1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e24:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e26:	2300      	movs	r3, #0
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bc80      	pop	{r7}
 8009e30:	4770      	bx	lr

08009e32 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e32:	b480      	push	{r7}
 8009e34:	b085      	sub	sp, #20
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	785b      	ldrb	r3, [r3, #1]
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d128      	bne.n	8009ea0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68ba      	ldr	r2, [r7, #8]
 8009e5e:	0151      	lsls	r1, r2, #5
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	440a      	add	r2, r1
 8009e64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e68:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e6c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	78db      	ldrb	r3, [r3, #3]
 8009e72:	2b03      	cmp	r3, #3
 8009e74:	d003      	beq.n	8009e7e <USB_EPClearStall+0x4c>
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	78db      	ldrb	r3, [r3, #3]
 8009e7a:	2b02      	cmp	r3, #2
 8009e7c:	d138      	bne.n	8009ef0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	015a      	lsls	r2, r3, #5
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	4413      	add	r3, r2
 8009e86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	68ba      	ldr	r2, [r7, #8]
 8009e8e:	0151      	lsls	r1, r2, #5
 8009e90:	68fa      	ldr	r2, [r7, #12]
 8009e92:	440a      	add	r2, r1
 8009e94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e9c:	6013      	str	r3, [r2, #0]
 8009e9e:	e027      	b.n	8009ef0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	015a      	lsls	r2, r3, #5
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	68ba      	ldr	r2, [r7, #8]
 8009eb0:	0151      	lsls	r1, r2, #5
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	440a      	add	r2, r1
 8009eb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009ebe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	78db      	ldrb	r3, [r3, #3]
 8009ec4:	2b03      	cmp	r3, #3
 8009ec6:	d003      	beq.n	8009ed0 <USB_EPClearStall+0x9e>
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	78db      	ldrb	r3, [r3, #3]
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d10f      	bne.n	8009ef0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	015a      	lsls	r2, r3, #5
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	0151      	lsls	r1, r2, #5
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	440a      	add	r2, r1
 8009ee6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eee:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3714      	adds	r7, #20
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bc80      	pop	{r7}
 8009efa:	4770      	bx	lr

08009efc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	460b      	mov	r3, r1
 8009f06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f1a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009f1e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	78fb      	ldrb	r3, [r7, #3]
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009f30:	68f9      	ldr	r1, [r7, #12]
 8009f32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f36:	4313      	orrs	r3, r2
 8009f38:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009f3a:	2300      	movs	r3, #0
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3714      	adds	r7, #20
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bc80      	pop	{r7}
 8009f44:	4770      	bx	lr

08009f46 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f46:	b480      	push	{r7}
 8009f48:	b085      	sub	sp, #20
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	68fa      	ldr	r2, [r7, #12]
 8009f5c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009f60:	f023 0303 	bic.w	r3, r3, #3
 8009f64:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f74:	f023 0302 	bic.w	r3, r3, #2
 8009f78:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3714      	adds	r7, #20
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bc80      	pop	{r7}
 8009f84:	4770      	bx	lr

08009f86 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b085      	sub	sp, #20
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	68fa      	ldr	r2, [r7, #12]
 8009f9c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009fa0:	f023 0303 	bic.w	r3, r3, #3
 8009fa4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fb4:	f043 0302 	orr.w	r3, r3, #2
 8009fb8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3714      	adds	r7, #20
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bc80      	pop	{r7}
 8009fc4:	4770      	bx	lr

08009fc6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009fc6:	b480      	push	{r7}
 8009fc8:	b085      	sub	sp, #20
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	695b      	ldr	r3, [r3, #20]
 8009fd2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	4013      	ands	r3, r2
 8009fdc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009fde:	68fb      	ldr	r3, [r7, #12]
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3714      	adds	r7, #20
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bc80      	pop	{r7}
 8009fe8:	4770      	bx	lr

08009fea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009fea:	b480      	push	{r7}
 8009fec:	b085      	sub	sp, #20
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	4013      	ands	r3, r2
 800a00c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	0c1b      	lsrs	r3, r3, #16
}
 800a012:	4618      	mov	r0, r3
 800a014:	3714      	adds	r7, #20
 800a016:	46bd      	mov	sp, r7
 800a018:	bc80      	pop	{r7}
 800a01a:	4770      	bx	lr

0800a01c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b085      	sub	sp, #20
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a038:	69db      	ldr	r3, [r3, #28]
 800a03a:	68ba      	ldr	r2, [r7, #8]
 800a03c:	4013      	ands	r3, r2
 800a03e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	b29b      	uxth	r3, r3
}
 800a044:	4618      	mov	r0, r3
 800a046:	3714      	adds	r7, #20
 800a048:	46bd      	mov	sp, r7
 800a04a:	bc80      	pop	{r7}
 800a04c:	4770      	bx	lr

0800a04e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a04e:	b480      	push	{r7}
 800a050:	b085      	sub	sp, #20
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
 800a056:	460b      	mov	r3, r1
 800a058:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a05e:	78fb      	ldrb	r3, [r7, #3]
 800a060:	015a      	lsls	r2, r3, #5
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	4413      	add	r3, r2
 800a066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a074:	695b      	ldr	r3, [r3, #20]
 800a076:	68ba      	ldr	r2, [r7, #8]
 800a078:	4013      	ands	r3, r2
 800a07a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a07c:	68bb      	ldr	r3, [r7, #8]
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3714      	adds	r7, #20
 800a082:	46bd      	mov	sp, r7
 800a084:	bc80      	pop	{r7}
 800a086:	4770      	bx	lr

0800a088 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a088:	b480      	push	{r7}
 800a08a:	b087      	sub	sp, #28
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	460b      	mov	r3, r1
 800a092:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a09e:	691b      	ldr	r3, [r3, #16]
 800a0a0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0aa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a0ac:	78fb      	ldrb	r3, [r7, #3]
 800a0ae:	f003 030f 	and.w	r3, r3, #15
 800a0b2:	68fa      	ldr	r2, [r7, #12]
 800a0b4:	fa22 f303 	lsr.w	r3, r2, r3
 800a0b8:	01db      	lsls	r3, r3, #7
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	693a      	ldr	r2, [r7, #16]
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a0c2:	78fb      	ldrb	r3, [r7, #3]
 800a0c4:	015a      	lsls	r2, r3, #5
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	4413      	add	r3, r2
 800a0ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	693a      	ldr	r2, [r7, #16]
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	371c      	adds	r7, #28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bc80      	pop	{r7}
 800a0e0:	4770      	bx	lr

0800a0e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a0e2:	b480      	push	{r7}
 800a0e4:	b083      	sub	sp, #12
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	f003 0301 	and.w	r3, r3, #1
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bc80      	pop	{r7}
 800a0fa:	4770      	bx	lr

0800a0fc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a116:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a11a:	f023 0307 	bic.w	r3, r3, #7
 800a11e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	68fa      	ldr	r2, [r7, #12]
 800a12a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a12e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a132:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a134:	2300      	movs	r3, #0
}
 800a136:	4618      	mov	r0, r3
 800a138:	3714      	adds	r7, #20
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bc80      	pop	{r7}
 800a13e:	4770      	bx	lr

0800a140 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a140:	b480      	push	{r7}
 800a142:	b087      	sub	sp, #28
 800a144:	af00      	add	r7, sp, #0
 800a146:	60f8      	str	r0, [r7, #12]
 800a148:	460b      	mov	r3, r1
 800a14a:	607a      	str	r2, [r7, #4]
 800a14c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	333c      	adds	r3, #60	; 0x3c
 800a156:	3304      	adds	r3, #4
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	4a25      	ldr	r2, [pc, #148]	; (800a1f4 <USB_EP0_OutStart+0xb4>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d90a      	bls.n	800a17a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a164:	697b      	ldr	r3, [r7, #20]
 800a166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a170:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a174:	d101      	bne.n	800a17a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a176:	2300      	movs	r3, #0
 800a178:	e037      	b.n	800a1ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a180:	461a      	mov	r2, r3
 800a182:	2300      	movs	r3, #0
 800a184:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a18c:	691b      	ldr	r3, [r3, #16]
 800a18e:	697a      	ldr	r2, [r7, #20]
 800a190:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a194:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a198:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	697a      	ldr	r2, [r7, #20]
 800a1a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1a8:	f043 0318 	orr.w	r3, r3, #24
 800a1ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	697a      	ldr	r2, [r7, #20]
 800a1b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1bc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a1c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a1c2:	7afb      	ldrb	r3, [r7, #11]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d10f      	bne.n	800a1e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	697a      	ldr	r2, [r7, #20]
 800a1de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1e2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a1e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a1e8:	2300      	movs	r3, #0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	371c      	adds	r7, #28
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bc80      	pop	{r7}
 800a1f2:	4770      	bx	lr
 800a1f4:	4f54300a 	.word	0x4f54300a

0800a1f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b085      	sub	sp, #20
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a200:	2300      	movs	r3, #0
 800a202:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	3301      	adds	r3, #1
 800a208:	60fb      	str	r3, [r7, #12]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	4a12      	ldr	r2, [pc, #72]	; (800a258 <USB_CoreReset+0x60>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d901      	bls.n	800a216 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a212:	2303      	movs	r3, #3
 800a214:	e01b      	b.n	800a24e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	691b      	ldr	r3, [r3, #16]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	daf2      	bge.n	800a204 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a21e:	2300      	movs	r3, #0
 800a220:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	691b      	ldr	r3, [r3, #16]
 800a226:	f043 0201 	orr.w	r2, r3, #1
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	3301      	adds	r3, #1
 800a232:	60fb      	str	r3, [r7, #12]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	4a08      	ldr	r2, [pc, #32]	; (800a258 <USB_CoreReset+0x60>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d901      	bls.n	800a240 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a23c:	2303      	movs	r3, #3
 800a23e:	e006      	b.n	800a24e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	691b      	ldr	r3, [r3, #16]
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b01      	cmp	r3, #1
 800a24a:	d0f0      	beq.n	800a22e <USB_CoreReset+0x36>

  return HAL_OK;
 800a24c:	2300      	movs	r3, #0
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3714      	adds	r7, #20
 800a252:	46bd      	mov	sp, r7
 800a254:	bc80      	pop	{r7}
 800a256:	4770      	bx	lr
 800a258:	00030d40 	.word	0x00030d40

0800a25c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a260:	4904      	ldr	r1, [pc, #16]	; (800a274 <MX_FATFS_Init+0x18>)
 800a262:	4805      	ldr	r0, [pc, #20]	; (800a278 <MX_FATFS_Init+0x1c>)
 800a264:	f001 fc5e 	bl	800bb24 <FATFS_LinkDriver>
 800a268:	4603      	mov	r3, r0
 800a26a:	461a      	mov	r2, r3
 800a26c:	4b03      	ldr	r3, [pc, #12]	; (800a27c <MX_FATFS_Init+0x20>)
 800a26e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a270:	bf00      	nop
 800a272:	bd80      	pop	{r7, pc}
 800a274:	200006ac 	.word	0x200006ac
 800a278:	0800d4b4 	.word	0x0800d4b4
 800a27c:	200006a8 	.word	0x200006a8

0800a280 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a286:	2300      	movs	r3, #0
 800a288:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a28a:	f000 f879 	bl	800a380 <BSP_SD_IsDetected>
 800a28e:	4603      	mov	r3, r0
 800a290:	2b01      	cmp	r3, #1
 800a292:	d001      	beq.n	800a298 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a294:	2301      	movs	r3, #1
 800a296:	e012      	b.n	800a2be <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a298:	480b      	ldr	r0, [pc, #44]	; (800a2c8 <BSP_SD_Init+0x48>)
 800a29a:	f7fa ff58 	bl	800514e <HAL_SD_Init>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a2a2:	79fb      	ldrb	r3, [r7, #7]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d109      	bne.n	800a2bc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a2a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2ac:	4806      	ldr	r0, [pc, #24]	; (800a2c8 <BSP_SD_Init+0x48>)
 800a2ae:	f7fb fd31 	bl	8005d14 <HAL_SD_ConfigWideBusOperation>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a2bc:	79fb      	ldrb	r3, [r7, #7]
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3708      	adds	r7, #8
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	2000033c 	.word	0x2000033c

0800a2cc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b088      	sub	sp, #32
 800a2d0:	af02      	add	r7, sp, #8
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	607a      	str	r2, [r7, #4]
 800a2d8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	9300      	str	r3, [sp, #0]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	68f9      	ldr	r1, [r7, #12]
 800a2e8:	4806      	ldr	r0, [pc, #24]	; (800a304 <BSP_SD_ReadBlocks+0x38>)
 800a2ea:	f7fa ffdf 	bl	80052ac <HAL_SD_ReadBlocks>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d001      	beq.n	800a2f8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3718      	adds	r7, #24
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
 800a302:	bf00      	nop
 800a304:	2000033c 	.word	0x2000033c

0800a308 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b088      	sub	sp, #32
 800a30c:	af02      	add	r7, sp, #8
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
 800a314:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a316:	2300      	movs	r3, #0
 800a318:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	68ba      	ldr	r2, [r7, #8]
 800a322:	68f9      	ldr	r1, [r7, #12]
 800a324:	4806      	ldr	r0, [pc, #24]	; (800a340 <BSP_SD_WriteBlocks+0x38>)
 800a326:	f7fb f99f 	bl	8005668 <HAL_SD_WriteBlocks>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a330:	2301      	movs	r3, #1
 800a332:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a334:	7dfb      	ldrb	r3, [r7, #23]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3718      	adds	r7, #24
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	2000033c 	.word	0x2000033c

0800a344 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a348:	4805      	ldr	r0, [pc, #20]	; (800a360 <BSP_SD_GetCardState+0x1c>)
 800a34a:	f7fb fd7d 	bl	8005e48 <HAL_SD_GetCardState>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b04      	cmp	r3, #4
 800a352:	bf14      	ite	ne
 800a354:	2301      	movne	r3, #1
 800a356:	2300      	moveq	r3, #0
 800a358:	b2db      	uxtb	r3, r3
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	2000033c 	.word	0x2000033c

0800a364 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b082      	sub	sp, #8
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a36c:	6879      	ldr	r1, [r7, #4]
 800a36e:	4803      	ldr	r0, [pc, #12]	; (800a37c <BSP_SD_GetCardInfo+0x18>)
 800a370:	f7fb fca4 	bl	8005cbc <HAL_SD_GetCardInfo>
}
 800a374:	bf00      	nop
 800a376:	3708      	adds	r7, #8
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	2000033c 	.word	0x2000033c

0800a380 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a386:	2301      	movs	r3, #1
 800a388:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a38a:	79fb      	ldrb	r3, [r7, #7]
 800a38c:	b2db      	uxtb	r3, r3
}
 800a38e:	4618      	mov	r0, r3
 800a390:	370c      	adds	r7, #12
 800a392:	46bd      	mov	sp, r7
 800a394:	bc80      	pop	{r7}
 800a396:	4770      	bx	lr

0800a398 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	7c1b      	ldrb	r3, [r3, #16]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d115      	bne.n	800a3dc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a3b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3b4:	2202      	movs	r2, #2
 800a3b6:	2181      	movs	r1, #129	; 0x81
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f002 fc9c 	bl	800ccf6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a3c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3c8:	2202      	movs	r2, #2
 800a3ca:	2101      	movs	r1, #1
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f002 fc92 	bl	800ccf6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800a3da:	e012      	b.n	800a402 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a3dc:	2340      	movs	r3, #64	; 0x40
 800a3de:	2202      	movs	r2, #2
 800a3e0:	2181      	movs	r1, #129	; 0x81
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f002 fc87 	bl	800ccf6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a3ee:	2340      	movs	r3, #64	; 0x40
 800a3f0:	2202      	movs	r2, #2
 800a3f2:	2101      	movs	r1, #1
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f002 fc7e 	bl	800ccf6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a402:	2308      	movs	r3, #8
 800a404:	2203      	movs	r2, #3
 800a406:	2182      	movs	r1, #130	; 0x82
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f002 fc74 	bl	800ccf6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2201      	movs	r2, #1
 800a412:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a414:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a418:	f002 fdc0 	bl	800cf9c <malloc>
 800a41c:	4603      	mov	r3, r0
 800a41e:	461a      	mov	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d102      	bne.n	800a436 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800a430:	2301      	movs	r3, #1
 800a432:	73fb      	strb	r3, [r7, #15]
 800a434:	e026      	b.n	800a484 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a43c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	2200      	movs	r2, #0
 800a454:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	7c1b      	ldrb	r3, [r3, #16]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d109      	bne.n	800a474 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a466:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a46a:	2101      	movs	r1, #1
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f002 fd32 	bl	800ced6 <USBD_LL_PrepareReceive>
 800a472:	e007      	b.n	800a484 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a47a:	2340      	movs	r3, #64	; 0x40
 800a47c:	2101      	movs	r1, #1
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f002 fd29 	bl	800ced6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a484:	7bfb      	ldrb	r3, [r7, #15]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b084      	sub	sp, #16
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
 800a496:	460b      	mov	r3, r1
 800a498:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a49a:	2300      	movs	r3, #0
 800a49c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a49e:	2181      	movs	r1, #129	; 0x81
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f002 fc4e 	bl	800cd42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a4ac:	2101      	movs	r1, #1
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f002 fc47 	bl	800cd42 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a4bc:	2182      	movs	r1, #130	; 0x82
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f002 fc3f 	bl	800cd42 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d00e      	beq.n	800a4f2 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f002 fd61 	bl	800cfac <free>
    pdev->pClassData = NULL;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800a4f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3710      	adds	r7, #16
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b086      	sub	sp, #24
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a50c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a50e:	2300      	movs	r3, #0
 800a510:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a522:	2b00      	cmp	r3, #0
 800a524:	d039      	beq.n	800a59a <USBD_CDC_Setup+0x9e>
 800a526:	2b20      	cmp	r3, #32
 800a528:	d17f      	bne.n	800a62a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	88db      	ldrh	r3, [r3, #6]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d029      	beq.n	800a586 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	b25b      	sxtb	r3, r3
 800a538:	2b00      	cmp	r3, #0
 800a53a:	da11      	bge.n	800a560 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	683a      	ldr	r2, [r7, #0]
 800a546:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a548:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a54a:	683a      	ldr	r2, [r7, #0]
 800a54c:	88d2      	ldrh	r2, [r2, #6]
 800a54e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a550:	6939      	ldr	r1, [r7, #16]
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	88db      	ldrh	r3, [r3, #6]
 800a556:	461a      	mov	r2, r3
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f001 fa14 	bl	800b986 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a55e:	e06b      	b.n	800a638 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	785a      	ldrb	r2, [r3, #1]
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	88db      	ldrh	r3, [r3, #6]
 800a56e:	b2da      	uxtb	r2, r3
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a576:	6939      	ldr	r1, [r7, #16]
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	88db      	ldrh	r3, [r3, #6]
 800a57c:	461a      	mov	r2, r3
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 fa2f 	bl	800b9e2 <USBD_CtlPrepareRx>
      break;
 800a584:	e058      	b.n	800a638 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	683a      	ldr	r2, [r7, #0]
 800a590:	7850      	ldrb	r0, [r2, #1]
 800a592:	2200      	movs	r2, #0
 800a594:	6839      	ldr	r1, [r7, #0]
 800a596:	4798      	blx	r3
      break;
 800a598:	e04e      	b.n	800a638 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	785b      	ldrb	r3, [r3, #1]
 800a59e:	2b0b      	cmp	r3, #11
 800a5a0:	d02e      	beq.n	800a600 <USBD_CDC_Setup+0x104>
 800a5a2:	2b0b      	cmp	r3, #11
 800a5a4:	dc38      	bgt.n	800a618 <USBD_CDC_Setup+0x11c>
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d002      	beq.n	800a5b0 <USBD_CDC_Setup+0xb4>
 800a5aa:	2b0a      	cmp	r3, #10
 800a5ac:	d014      	beq.n	800a5d8 <USBD_CDC_Setup+0xdc>
 800a5ae:	e033      	b.n	800a618 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5b6:	2b03      	cmp	r3, #3
 800a5b8:	d107      	bne.n	800a5ca <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a5ba:	f107 030c 	add.w	r3, r7, #12
 800a5be:	2202      	movs	r2, #2
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f001 f9df 	bl	800b986 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5c8:	e02e      	b.n	800a628 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a5ca:	6839      	ldr	r1, [r7, #0]
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f001 f970 	bl	800b8b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5d2:	2302      	movs	r3, #2
 800a5d4:	75fb      	strb	r3, [r7, #23]
          break;
 800a5d6:	e027      	b.n	800a628 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5de:	2b03      	cmp	r3, #3
 800a5e0:	d107      	bne.n	800a5f2 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a5e2:	f107 030f 	add.w	r3, r7, #15
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f001 f9cb 	bl	800b986 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5f0:	e01a      	b.n	800a628 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a5f2:	6839      	ldr	r1, [r7, #0]
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f001 f95c 	bl	800b8b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5fa:	2302      	movs	r3, #2
 800a5fc:	75fb      	strb	r3, [r7, #23]
          break;
 800a5fe:	e013      	b.n	800a628 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a606:	2b03      	cmp	r3, #3
 800a608:	d00d      	beq.n	800a626 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a60a:	6839      	ldr	r1, [r7, #0]
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f001 f950 	bl	800b8b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a612:	2302      	movs	r3, #2
 800a614:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a616:	e006      	b.n	800a626 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a618:	6839      	ldr	r1, [r7, #0]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f001 f949 	bl	800b8b2 <USBD_CtlError>
          ret = USBD_FAIL;
 800a620:	2302      	movs	r3, #2
 800a622:	75fb      	strb	r3, [r7, #23]
          break;
 800a624:	e000      	b.n	800a628 <USBD_CDC_Setup+0x12c>
          break;
 800a626:	bf00      	nop
      }
      break;
 800a628:	e006      	b.n	800a638 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a62a:	6839      	ldr	r1, [r7, #0]
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f001 f940 	bl	800b8b2 <USBD_CtlError>
      ret = USBD_FAIL;
 800a632:	2302      	movs	r3, #2
 800a634:	75fb      	strb	r3, [r7, #23]
      break;
 800a636:	bf00      	nop
  }

  return ret;
 800a638:	7dfb      	ldrb	r3, [r7, #23]
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3718      	adds	r7, #24
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}

0800a642 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a642:	b580      	push	{r7, lr}
 800a644:	b084      	sub	sp, #16
 800a646:	af00      	add	r7, sp, #0
 800a648:	6078      	str	r0, [r7, #4]
 800a64a:	460b      	mov	r3, r1
 800a64c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a654:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a65c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a664:	2b00      	cmp	r3, #0
 800a666:	d03a      	beq.n	800a6de <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a668:	78fa      	ldrb	r2, [r7, #3]
 800a66a:	6879      	ldr	r1, [r7, #4]
 800a66c:	4613      	mov	r3, r2
 800a66e:	009b      	lsls	r3, r3, #2
 800a670:	4413      	add	r3, r2
 800a672:	009b      	lsls	r3, r3, #2
 800a674:	440b      	add	r3, r1
 800a676:	331c      	adds	r3, #28
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d029      	beq.n	800a6d2 <USBD_CDC_DataIn+0x90>
 800a67e:	78fa      	ldrb	r2, [r7, #3]
 800a680:	6879      	ldr	r1, [r7, #4]
 800a682:	4613      	mov	r3, r2
 800a684:	009b      	lsls	r3, r3, #2
 800a686:	4413      	add	r3, r2
 800a688:	009b      	lsls	r3, r3, #2
 800a68a:	440b      	add	r3, r1
 800a68c:	331c      	adds	r3, #28
 800a68e:	681a      	ldr	r2, [r3, #0]
 800a690:	78f9      	ldrb	r1, [r7, #3]
 800a692:	68b8      	ldr	r0, [r7, #8]
 800a694:	460b      	mov	r3, r1
 800a696:	00db      	lsls	r3, r3, #3
 800a698:	1a5b      	subs	r3, r3, r1
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4403      	add	r3, r0
 800a69e:	3344      	adds	r3, #68	; 0x44
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	fbb2 f1f3 	udiv	r1, r2, r3
 800a6a6:	fb01 f303 	mul.w	r3, r1, r3
 800a6aa:	1ad3      	subs	r3, r2, r3
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d110      	bne.n	800a6d2 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a6b0:	78fa      	ldrb	r2, [r7, #3]
 800a6b2:	6879      	ldr	r1, [r7, #4]
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	4413      	add	r3, r2
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	440b      	add	r3, r1
 800a6be:	331c      	adds	r3, #28
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a6c4:	78f9      	ldrb	r1, [r7, #3]
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f002 fbe0 	bl	800ce90 <USBD_LL_Transmit>
 800a6d0:	e003      	b.n	800a6da <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	e000      	b.n	800a6e0 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a6de:	2302      	movs	r3, #2
  }
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6fa:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a6fc:	78fb      	ldrb	r3, [r7, #3]
 800a6fe:	4619      	mov	r1, r3
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f002 fc0b 	bl	800cf1c <USBD_LL_GetRxDataSize>
 800a706:	4602      	mov	r2, r0
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00d      	beq.n	800a734 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a726:	68fa      	ldr	r2, [r7, #12]
 800a728:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a72c:	4611      	mov	r1, r2
 800a72e:	4798      	blx	r3

    return USBD_OK;
 800a730:	2300      	movs	r3, #0
 800a732:	e000      	b.n	800a736 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a734:	2302      	movs	r3, #2
  }
}
 800a736:	4618      	mov	r0, r3
 800a738:	3710      	adds	r7, #16
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b084      	sub	sp, #16
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a74c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a754:	2b00      	cmp	r3, #0
 800a756:	d015      	beq.n	800a784 <USBD_CDC_EP0_RxReady+0x46>
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a75e:	2bff      	cmp	r3, #255	; 0xff
 800a760:	d010      	beq.n	800a784 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a770:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a778:	b292      	uxth	r2, r2
 800a77a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	22ff      	movs	r2, #255	; 0xff
 800a780:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a784:	2300      	movs	r3, #0
}
 800a786:	4618      	mov	r0, r3
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
	...

0800a790 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a790:	b480      	push	{r7}
 800a792:	b083      	sub	sp, #12
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2243      	movs	r2, #67	; 0x43
 800a79c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a79e:	4b03      	ldr	r3, [pc, #12]	; (800a7ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	370c      	adds	r7, #12
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bc80      	pop	{r7}
 800a7a8:	4770      	bx	lr
 800a7aa:	bf00      	nop
 800a7ac:	200000d4 	.word	0x200000d4

0800a7b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b083      	sub	sp, #12
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2243      	movs	r2, #67	; 0x43
 800a7bc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a7be:	4b03      	ldr	r3, [pc, #12]	; (800a7cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	370c      	adds	r7, #12
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bc80      	pop	{r7}
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	20000090 	.word	0x20000090

0800a7d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2243      	movs	r2, #67	; 0x43
 800a7dc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a7de:	4b03      	ldr	r3, [pc, #12]	; (800a7ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	370c      	adds	r7, #12
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bc80      	pop	{r7}
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	20000118 	.word	0x20000118

0800a7f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b083      	sub	sp, #12
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	220a      	movs	r2, #10
 800a7fc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a7fe:	4b03      	ldr	r3, [pc, #12]	; (800a80c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a800:	4618      	mov	r0, r3
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	bc80      	pop	{r7}
 800a808:	4770      	bx	lr
 800a80a:	bf00      	nop
 800a80c:	2000004c 	.word	0x2000004c

0800a810 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a81a:	2302      	movs	r3, #2
 800a81c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d005      	beq.n	800a830 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	683a      	ldr	r2, [r7, #0]
 800a828:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a82c:	2300      	movs	r3, #0
 800a82e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a830:	7bfb      	ldrb	r3, [r7, #15]
}
 800a832:	4618      	mov	r0, r3
 800a834:	3714      	adds	r7, #20
 800a836:	46bd      	mov	sp, r7
 800a838:	bc80      	pop	{r7}
 800a83a:	4770      	bx	lr

0800a83c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b087      	sub	sp, #28
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	4613      	mov	r3, r2
 800a848:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a850:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	68ba      	ldr	r2, [r7, #8]
 800a856:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a85a:	88fa      	ldrh	r2, [r7, #6]
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a862:	2300      	movs	r3, #0
}
 800a864:	4618      	mov	r0, r3
 800a866:	371c      	adds	r7, #28
 800a868:	46bd      	mov	sp, r7
 800a86a:	bc80      	pop	{r7}
 800a86c:	4770      	bx	lr

0800a86e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a86e:	b480      	push	{r7}
 800a870:	b085      	sub	sp, #20
 800a872:	af00      	add	r7, sp, #0
 800a874:	6078      	str	r0, [r7, #4]
 800a876:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a87e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	683a      	ldr	r2, [r7, #0]
 800a884:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3714      	adds	r7, #20
 800a88e:	46bd      	mov	sp, r7
 800a890:	bc80      	pop	{r7}
 800a892:	4770      	bx	lr

0800a894 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8a2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d017      	beq.n	800a8de <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	7c1b      	ldrb	r3, [r3, #16]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d109      	bne.n	800a8ca <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a8bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a8c0:	2101      	movs	r1, #1
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f002 fb07 	bl	800ced6 <USBD_LL_PrepareReceive>
 800a8c8:	e007      	b.n	800a8da <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a8d0:	2340      	movs	r3, #64	; 0x40
 800a8d2:	2101      	movs	r1, #1
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f002 fafe 	bl	800ced6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	e000      	b.n	800a8e0 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a8de:	2302      	movs	r3, #2
  }
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	4613      	mov	r3, r2
 800a8f4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d101      	bne.n	800a900 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a8fc:	2302      	movs	r3, #2
 800a8fe:	e01a      	b.n	800a936 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a906:	2b00      	cmp	r3, #0
 800a908:	d003      	beq.n	800a912 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2200      	movs	r2, #0
 800a90e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d003      	beq.n	800a920 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	68ba      	ldr	r2, [r7, #8]
 800a91c:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	79fa      	ldrb	r2, [r7, #7]
 800a92c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a92e:	68f8      	ldr	r0, [r7, #12]
 800a930:	f002 f97c 	bl	800cc2c <USBD_LL_Init>

  return USBD_OK;
 800a934:	2300      	movs	r3, #0
}
 800a936:	4618      	mov	r0, r3
 800a938:	3710      	adds	r7, #16
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}

0800a93e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a93e:	b480      	push	{r7}
 800a940:	b085      	sub	sp, #20
 800a942:	af00      	add	r7, sp, #0
 800a944:	6078      	str	r0, [r7, #4]
 800a946:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a948:	2300      	movs	r3, #0
 800a94a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d006      	beq.n	800a960 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	683a      	ldr	r2, [r7, #0]
 800a956:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a95a:	2300      	movs	r3, #0
 800a95c:	73fb      	strb	r3, [r7, #15]
 800a95e:	e001      	b.n	800a964 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a960:	2302      	movs	r3, #2
 800a962:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a964:	7bfb      	ldrb	r3, [r7, #15]
}
 800a966:	4618      	mov	r0, r3
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bc80      	pop	{r7}
 800a96e:	4770      	bx	lr

0800a970 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f002 f9a1 	bl	800ccc0 <USBD_LL_Start>

  return USBD_OK;
 800a97e:	2300      	movs	r3, #0
}
 800a980:	4618      	mov	r0, r3
 800a982:	3708      	adds	r7, #8
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a988:	b480      	push	{r7}
 800a98a:	b083      	sub	sp, #12
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	bc80      	pop	{r7}
 800a99a:	4770      	bx	lr

0800a99c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a9a8:	2302      	movs	r3, #2
 800a9aa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00c      	beq.n	800a9d0 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	78fa      	ldrb	r2, [r7, #3]
 800a9c0:	4611      	mov	r1, r2
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	4798      	blx	r3
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d101      	bne.n	800a9d0 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}

0800a9da <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a9da:	b580      	push	{r7, lr}
 800a9dc:	b082      	sub	sp, #8
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	78fa      	ldrb	r2, [r7, #3]
 800a9f0:	4611      	mov	r1, r2
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	4798      	blx	r3

  return USBD_OK;
 800a9f6:	2300      	movs	r3, #0
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3708      	adds	r7, #8
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b082      	sub	sp, #8
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800aa10:	6839      	ldr	r1, [r7, #0]
 800aa12:	4618      	mov	r0, r3
 800aa14:	f000 ff11 	bl	800b83a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800aa26:	461a      	mov	r2, r3
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800aa34:	f003 031f 	and.w	r3, r3, #31
 800aa38:	2b02      	cmp	r3, #2
 800aa3a:	d016      	beq.n	800aa6a <USBD_LL_SetupStage+0x6a>
 800aa3c:	2b02      	cmp	r3, #2
 800aa3e:	d81c      	bhi.n	800aa7a <USBD_LL_SetupStage+0x7a>
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d002      	beq.n	800aa4a <USBD_LL_SetupStage+0x4a>
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d008      	beq.n	800aa5a <USBD_LL_SetupStage+0x5a>
 800aa48:	e017      	b.n	800aa7a <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800aa50:	4619      	mov	r1, r3
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f000 fa04 	bl	800ae60 <USBD_StdDevReq>
      break;
 800aa58:	e01a      	b.n	800aa90 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800aa60:	4619      	mov	r1, r3
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 fa66 	bl	800af34 <USBD_StdItfReq>
      break;
 800aa68:	e012      	b.n	800aa90 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800aa70:	4619      	mov	r1, r3
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 faa6 	bl	800afc4 <USBD_StdEPReq>
      break;
 800aa78:	e00a      	b.n	800aa90 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800aa80:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aa84:	b2db      	uxtb	r3, r3
 800aa86:	4619      	mov	r1, r3
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f002 f979 	bl	800cd80 <USBD_LL_StallEP>
      break;
 800aa8e:	bf00      	nop
  }

  return USBD_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3708      	adds	r7, #8
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b086      	sub	sp, #24
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	60f8      	str	r0, [r7, #12]
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	607a      	str	r2, [r7, #4]
 800aaa6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800aaa8:	7afb      	ldrb	r3, [r7, #11]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d14b      	bne.n	800ab46 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800aab4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aabc:	2b03      	cmp	r3, #3
 800aabe:	d134      	bne.n	800ab2a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	68da      	ldr	r2, [r3, #12]
 800aac4:	697b      	ldr	r3, [r7, #20]
 800aac6:	691b      	ldr	r3, [r3, #16]
 800aac8:	429a      	cmp	r2, r3
 800aaca:	d919      	bls.n	800ab00 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	68da      	ldr	r2, [r3, #12]
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	691b      	ldr	r3, [r3, #16]
 800aad4:	1ad2      	subs	r2, r2, r3
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	68da      	ldr	r2, [r3, #12]
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d203      	bcs.n	800aaee <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	e002      	b.n	800aaf4 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	6879      	ldr	r1, [r7, #4]
 800aaf8:	68f8      	ldr	r0, [r7, #12]
 800aafa:	f000 ff90 	bl	800ba1e <USBD_CtlContinueRx>
 800aafe:	e038      	b.n	800ab72 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab06:	691b      	ldr	r3, [r3, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00a      	beq.n	800ab22 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ab12:	2b03      	cmp	r3, #3
 800ab14:	d105      	bne.n	800ab22 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab1c:	691b      	ldr	r3, [r3, #16]
 800ab1e:	68f8      	ldr	r0, [r7, #12]
 800ab20:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800ab22:	68f8      	ldr	r0, [r7, #12]
 800ab24:	f000 ff8d 	bl	800ba42 <USBD_CtlSendStatus>
 800ab28:	e023      	b.n	800ab72 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ab30:	2b05      	cmp	r3, #5
 800ab32:	d11e      	bne.n	800ab72 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800ab3c:	2100      	movs	r1, #0
 800ab3e:	68f8      	ldr	r0, [r7, #12]
 800ab40:	f002 f91e 	bl	800cd80 <USBD_LL_StallEP>
 800ab44:	e015      	b.n	800ab72 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab4c:	699b      	ldr	r3, [r3, #24]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d00d      	beq.n	800ab6e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ab58:	2b03      	cmp	r3, #3
 800ab5a:	d108      	bne.n	800ab6e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab62:	699b      	ldr	r3, [r3, #24]
 800ab64:	7afa      	ldrb	r2, [r7, #11]
 800ab66:	4611      	mov	r1, r2
 800ab68:	68f8      	ldr	r0, [r7, #12]
 800ab6a:	4798      	blx	r3
 800ab6c:	e001      	b.n	800ab72 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ab6e:	2302      	movs	r3, #2
 800ab70:	e000      	b.n	800ab74 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3718      	adds	r7, #24
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b086      	sub	sp, #24
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	460b      	mov	r3, r1
 800ab86:	607a      	str	r2, [r7, #4]
 800ab88:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ab8a:	7afb      	ldrb	r3, [r7, #11]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d17f      	bne.n	800ac90 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	3314      	adds	r3, #20
 800ab94:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ab9c:	2b02      	cmp	r3, #2
 800ab9e:	d15c      	bne.n	800ac5a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	68da      	ldr	r2, [r3, #12]
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	691b      	ldr	r3, [r3, #16]
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d915      	bls.n	800abd8 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	68da      	ldr	r2, [r3, #12]
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	691b      	ldr	r3, [r3, #16]
 800abb4:	1ad2      	subs	r2, r2, r3
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	68db      	ldr	r3, [r3, #12]
 800abbe:	b29b      	uxth	r3, r3
 800abc0:	461a      	mov	r2, r3
 800abc2:	6879      	ldr	r1, [r7, #4]
 800abc4:	68f8      	ldr	r0, [r7, #12]
 800abc6:	f000 fefa 	bl	800b9be <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abca:	2300      	movs	r3, #0
 800abcc:	2200      	movs	r2, #0
 800abce:	2100      	movs	r1, #0
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f002 f980 	bl	800ced6 <USBD_LL_PrepareReceive>
 800abd6:	e04e      	b.n	800ac76 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	689b      	ldr	r3, [r3, #8]
 800abdc:	697a      	ldr	r2, [r7, #20]
 800abde:	6912      	ldr	r2, [r2, #16]
 800abe0:	fbb3 f1f2 	udiv	r1, r3, r2
 800abe4:	fb01 f202 	mul.w	r2, r1, r2
 800abe8:	1a9b      	subs	r3, r3, r2
 800abea:	2b00      	cmp	r3, #0
 800abec:	d11c      	bne.n	800ac28 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	689a      	ldr	r2, [r3, #8]
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d316      	bcc.n	800ac28 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	689a      	ldr	r2, [r3, #8]
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d20f      	bcs.n	800ac28 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac08:	2200      	movs	r2, #0
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	68f8      	ldr	r0, [r7, #12]
 800ac0e:	f000 fed6 	bl	800b9be <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2200      	movs	r2, #0
 800ac16:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2100      	movs	r1, #0
 800ac20:	68f8      	ldr	r0, [r7, #12]
 800ac22:	f002 f958 	bl	800ced6 <USBD_LL_PrepareReceive>
 800ac26:	e026      	b.n	800ac76 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac2e:	68db      	ldr	r3, [r3, #12]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d00a      	beq.n	800ac4a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ac3a:	2b03      	cmp	r3, #3
 800ac3c:	d105      	bne.n	800ac4a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac44:	68db      	ldr	r3, [r3, #12]
 800ac46:	68f8      	ldr	r0, [r7, #12]
 800ac48:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ac4a:	2180      	movs	r1, #128	; 0x80
 800ac4c:	68f8      	ldr	r0, [r7, #12]
 800ac4e:	f002 f897 	bl	800cd80 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	f000 ff08 	bl	800ba68 <USBD_CtlReceiveStatus>
 800ac58:	e00d      	b.n	800ac76 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ac60:	2b04      	cmp	r3, #4
 800ac62:	d004      	beq.n	800ac6e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d103      	bne.n	800ac76 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800ac6e:	2180      	movs	r1, #128	; 0x80
 800ac70:	68f8      	ldr	r0, [r7, #12]
 800ac72:	f002 f885 	bl	800cd80 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d11d      	bne.n	800acbc <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800ac80:	68f8      	ldr	r0, [r7, #12]
 800ac82:	f7ff fe81 	bl	800a988 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ac8e:	e015      	b.n	800acbc <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac96:	695b      	ldr	r3, [r3, #20]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00d      	beq.n	800acb8 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800aca2:	2b03      	cmp	r3, #3
 800aca4:	d108      	bne.n	800acb8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acac:	695b      	ldr	r3, [r3, #20]
 800acae:	7afa      	ldrb	r2, [r7, #11]
 800acb0:	4611      	mov	r1, r2
 800acb2:	68f8      	ldr	r0, [r7, #12]
 800acb4:	4798      	blx	r3
 800acb6:	e001      	b.n	800acbc <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800acb8:	2302      	movs	r3, #2
 800acba:	e000      	b.n	800acbe <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800acbc:	2300      	movs	r3, #0
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3718      	adds	r7, #24
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b082      	sub	sp, #8
 800acca:	af00      	add	r7, sp, #0
 800accc:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800acce:	2340      	movs	r3, #64	; 0x40
 800acd0:	2200      	movs	r2, #0
 800acd2:	2100      	movs	r1, #0
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f002 f80e 	bl	800ccf6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	2201      	movs	r2, #1
 800acde:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2240      	movs	r2, #64	; 0x40
 800ace6:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800acea:	2340      	movs	r3, #64	; 0x40
 800acec:	2200      	movs	r2, #0
 800acee:	2180      	movs	r1, #128	; 0x80
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f002 f800 	bl	800ccf6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2201      	movs	r2, #1
 800acfa:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2240      	movs	r2, #64	; 0x40
 800ad00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2201      	movs	r2, #1
 800ad06:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2200      	movs	r2, #0
 800ad16:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d009      	beq.n	800ad3e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	6852      	ldr	r2, [r2, #4]
 800ad36:	b2d2      	uxtb	r2, r2
 800ad38:	4611      	mov	r1, r2
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	4798      	blx	r3
  }

  return USBD_OK;
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3708      	adds	r7, #8
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	460b      	mov	r3, r1
 800ad52:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	78fa      	ldrb	r2, [r7, #3]
 800ad58:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ad5a:	2300      	movs	r3, #0
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	370c      	adds	r7, #12
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bc80      	pop	{r7}
 800ad64:	4770      	bx	lr

0800ad66 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ad66:	b480      	push	{r7}
 800ad68:	b083      	sub	sp, #12
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2204      	movs	r2, #4
 800ad7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bc80      	pop	{r7}
 800ad8c:	4770      	bx	lr

0800ad8e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ad8e:	b480      	push	{r7}
 800ad90:	b083      	sub	sp, #12
 800ad92:	af00      	add	r7, sp, #0
 800ad94:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad9c:	2b04      	cmp	r3, #4
 800ad9e:	d105      	bne.n	800adac <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800adac:	2300      	movs	r3, #0
}
 800adae:	4618      	mov	r0, r3
 800adb0:	370c      	adds	r7, #12
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bc80      	pop	{r7}
 800adb6:	4770      	bx	lr

0800adb8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adc6:	2b03      	cmp	r3, #3
 800adc8:	d10b      	bne.n	800ade2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800add0:	69db      	ldr	r3, [r3, #28]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d005      	beq.n	800ade2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800addc:	69db      	ldr	r3, [r3, #28]
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ade2:	2300      	movs	r3, #0
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3708      	adds	r7, #8
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800adec:	b480      	push	{r7}
 800adee:	b083      	sub	sp, #12
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	460b      	mov	r3, r1
 800adf6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800adf8:	2300      	movs	r3, #0
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	370c      	adds	r7, #12
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bc80      	pop	{r7}
 800ae02:	4770      	bx	lr

0800ae04 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b083      	sub	sp, #12
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ae10:	2300      	movs	r3, #0
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	370c      	adds	r7, #12
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bc80      	pop	{r7}
 800ae1a:	4770      	bx	lr

0800ae1c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ae24:	2300      	movs	r3, #0
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	370c      	adds	r7, #12
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bc80      	pop	{r7}
 800ae2e:	4770      	bx	lr

0800ae30 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	6852      	ldr	r2, [r2, #4]
 800ae4c:	b2d2      	uxtb	r2, r2
 800ae4e:	4611      	mov	r1, r2
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	4798      	blx	r3

  return USBD_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
	...

0800ae60 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b084      	sub	sp, #16
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ae76:	2b40      	cmp	r3, #64	; 0x40
 800ae78:	d005      	beq.n	800ae86 <USBD_StdDevReq+0x26>
 800ae7a:	2b40      	cmp	r3, #64	; 0x40
 800ae7c:	d84f      	bhi.n	800af1e <USBD_StdDevReq+0xbe>
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d009      	beq.n	800ae96 <USBD_StdDevReq+0x36>
 800ae82:	2b20      	cmp	r3, #32
 800ae84:	d14b      	bne.n	800af1e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	6839      	ldr	r1, [r7, #0]
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	4798      	blx	r3
      break;
 800ae94:	e048      	b.n	800af28 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	785b      	ldrb	r3, [r3, #1]
 800ae9a:	2b09      	cmp	r3, #9
 800ae9c:	d839      	bhi.n	800af12 <USBD_StdDevReq+0xb2>
 800ae9e:	a201      	add	r2, pc, #4	; (adr r2, 800aea4 <USBD_StdDevReq+0x44>)
 800aea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea4:	0800aef5 	.word	0x0800aef5
 800aea8:	0800af09 	.word	0x0800af09
 800aeac:	0800af13 	.word	0x0800af13
 800aeb0:	0800aeff 	.word	0x0800aeff
 800aeb4:	0800af13 	.word	0x0800af13
 800aeb8:	0800aed7 	.word	0x0800aed7
 800aebc:	0800aecd 	.word	0x0800aecd
 800aec0:	0800af13 	.word	0x0800af13
 800aec4:	0800aeeb 	.word	0x0800aeeb
 800aec8:	0800aee1 	.word	0x0800aee1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aecc:	6839      	ldr	r1, [r7, #0]
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 f9dc 	bl	800b28c <USBD_GetDescriptor>
          break;
 800aed4:	e022      	b.n	800af1c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aed6:	6839      	ldr	r1, [r7, #0]
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f000 fb3f 	bl	800b55c <USBD_SetAddress>
          break;
 800aede:	e01d      	b.n	800af1c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800aee0:	6839      	ldr	r1, [r7, #0]
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 fb7e 	bl	800b5e4 <USBD_SetConfig>
          break;
 800aee8:	e018      	b.n	800af1c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aeea:	6839      	ldr	r1, [r7, #0]
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f000 fc07 	bl	800b700 <USBD_GetConfig>
          break;
 800aef2:	e013      	b.n	800af1c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aef4:	6839      	ldr	r1, [r7, #0]
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f000 fc37 	bl	800b76a <USBD_GetStatus>
          break;
 800aefc:	e00e      	b.n	800af1c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aefe:	6839      	ldr	r1, [r7, #0]
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fc65 	bl	800b7d0 <USBD_SetFeature>
          break;
 800af06:	e009      	b.n	800af1c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800af08:	6839      	ldr	r1, [r7, #0]
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 fc74 	bl	800b7f8 <USBD_ClrFeature>
          break;
 800af10:	e004      	b.n	800af1c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800af12:	6839      	ldr	r1, [r7, #0]
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fccc 	bl	800b8b2 <USBD_CtlError>
          break;
 800af1a:	bf00      	nop
      }
      break;
 800af1c:	e004      	b.n	800af28 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800af1e:	6839      	ldr	r1, [r7, #0]
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f000 fcc6 	bl	800b8b2 <USBD_CtlError>
      break;
 800af26:	bf00      	nop
  }

  return ret;
 800af28:	7bfb      	ldrb	r3, [r7, #15]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop

0800af34 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b084      	sub	sp, #16
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
 800af3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af3e:	2300      	movs	r3, #0
 800af40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af4a:	2b40      	cmp	r3, #64	; 0x40
 800af4c:	d005      	beq.n	800af5a <USBD_StdItfReq+0x26>
 800af4e:	2b40      	cmp	r3, #64	; 0x40
 800af50:	d82e      	bhi.n	800afb0 <USBD_StdItfReq+0x7c>
 800af52:	2b00      	cmp	r3, #0
 800af54:	d001      	beq.n	800af5a <USBD_StdItfReq+0x26>
 800af56:	2b20      	cmp	r3, #32
 800af58:	d12a      	bne.n	800afb0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af60:	3b01      	subs	r3, #1
 800af62:	2b02      	cmp	r3, #2
 800af64:	d81d      	bhi.n	800afa2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	889b      	ldrh	r3, [r3, #4]
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d813      	bhi.n	800af98 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af76:	689b      	ldr	r3, [r3, #8]
 800af78:	6839      	ldr	r1, [r7, #0]
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	4798      	blx	r3
 800af7e:	4603      	mov	r3, r0
 800af80:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	88db      	ldrh	r3, [r3, #6]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d110      	bne.n	800afac <USBD_StdItfReq+0x78>
 800af8a:	7bfb      	ldrb	r3, [r7, #15]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10d      	bne.n	800afac <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f000 fd56 	bl	800ba42 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800af96:	e009      	b.n	800afac <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800af98:	6839      	ldr	r1, [r7, #0]
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 fc89 	bl	800b8b2 <USBD_CtlError>
          break;
 800afa0:	e004      	b.n	800afac <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800afa2:	6839      	ldr	r1, [r7, #0]
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f000 fc84 	bl	800b8b2 <USBD_CtlError>
          break;
 800afaa:	e000      	b.n	800afae <USBD_StdItfReq+0x7a>
          break;
 800afac:	bf00      	nop
      }
      break;
 800afae:	e004      	b.n	800afba <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800afb0:	6839      	ldr	r1, [r7, #0]
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 fc7d 	bl	800b8b2 <USBD_CtlError>
      break;
 800afb8:	bf00      	nop
  }

  return USBD_OK;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3710      	adds	r7, #16
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800afce:	2300      	movs	r3, #0
 800afd0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	889b      	ldrh	r3, [r3, #4]
 800afd6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800afe0:	2b40      	cmp	r3, #64	; 0x40
 800afe2:	d007      	beq.n	800aff4 <USBD_StdEPReq+0x30>
 800afe4:	2b40      	cmp	r3, #64	; 0x40
 800afe6:	f200 8146 	bhi.w	800b276 <USBD_StdEPReq+0x2b2>
 800afea:	2b00      	cmp	r3, #0
 800afec:	d00a      	beq.n	800b004 <USBD_StdEPReq+0x40>
 800afee:	2b20      	cmp	r3, #32
 800aff0:	f040 8141 	bne.w	800b276 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	4798      	blx	r3
      break;
 800b002:	e13d      	b.n	800b280 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b00c:	2b20      	cmp	r3, #32
 800b00e:	d10a      	bne.n	800b026 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	6839      	ldr	r1, [r7, #0]
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	4798      	blx	r3
 800b01e:	4603      	mov	r3, r0
 800b020:	73fb      	strb	r3, [r7, #15]

        return ret;
 800b022:	7bfb      	ldrb	r3, [r7, #15]
 800b024:	e12d      	b.n	800b282 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	785b      	ldrb	r3, [r3, #1]
 800b02a:	2b03      	cmp	r3, #3
 800b02c:	d007      	beq.n	800b03e <USBD_StdEPReq+0x7a>
 800b02e:	2b03      	cmp	r3, #3
 800b030:	f300 811b 	bgt.w	800b26a <USBD_StdEPReq+0x2a6>
 800b034:	2b00      	cmp	r3, #0
 800b036:	d072      	beq.n	800b11e <USBD_StdEPReq+0x15a>
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d03a      	beq.n	800b0b2 <USBD_StdEPReq+0xee>
 800b03c:	e115      	b.n	800b26a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b044:	2b02      	cmp	r3, #2
 800b046:	d002      	beq.n	800b04e <USBD_StdEPReq+0x8a>
 800b048:	2b03      	cmp	r3, #3
 800b04a:	d015      	beq.n	800b078 <USBD_StdEPReq+0xb4>
 800b04c:	e02b      	b.n	800b0a6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b04e:	7bbb      	ldrb	r3, [r7, #14]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d00c      	beq.n	800b06e <USBD_StdEPReq+0xaa>
 800b054:	7bbb      	ldrb	r3, [r7, #14]
 800b056:	2b80      	cmp	r3, #128	; 0x80
 800b058:	d009      	beq.n	800b06e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b05a:	7bbb      	ldrb	r3, [r7, #14]
 800b05c:	4619      	mov	r1, r3
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f001 fe8e 	bl	800cd80 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b064:	2180      	movs	r1, #128	; 0x80
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f001 fe8a 	bl	800cd80 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b06c:	e020      	b.n	800b0b0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800b06e:	6839      	ldr	r1, [r7, #0]
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 fc1e 	bl	800b8b2 <USBD_CtlError>
              break;
 800b076:	e01b      	b.n	800b0b0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	885b      	ldrh	r3, [r3, #2]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d10e      	bne.n	800b09e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800b080:	7bbb      	ldrb	r3, [r7, #14]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d00b      	beq.n	800b09e <USBD_StdEPReq+0xda>
 800b086:	7bbb      	ldrb	r3, [r7, #14]
 800b088:	2b80      	cmp	r3, #128	; 0x80
 800b08a:	d008      	beq.n	800b09e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	88db      	ldrh	r3, [r3, #6]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d104      	bne.n	800b09e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b094:	7bbb      	ldrb	r3, [r7, #14]
 800b096:	4619      	mov	r1, r3
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f001 fe71 	bl	800cd80 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f000 fccf 	bl	800ba42 <USBD_CtlSendStatus>

              break;
 800b0a4:	e004      	b.n	800b0b0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800b0a6:	6839      	ldr	r1, [r7, #0]
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f000 fc02 	bl	800b8b2 <USBD_CtlError>
              break;
 800b0ae:	bf00      	nop
          }
          break;
 800b0b0:	e0e0      	b.n	800b274 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d002      	beq.n	800b0c2 <USBD_StdEPReq+0xfe>
 800b0bc:	2b03      	cmp	r3, #3
 800b0be:	d015      	beq.n	800b0ec <USBD_StdEPReq+0x128>
 800b0c0:	e026      	b.n	800b110 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b0c2:	7bbb      	ldrb	r3, [r7, #14]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d00c      	beq.n	800b0e2 <USBD_StdEPReq+0x11e>
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	2b80      	cmp	r3, #128	; 0x80
 800b0cc:	d009      	beq.n	800b0e2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b0ce:	7bbb      	ldrb	r3, [r7, #14]
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f001 fe54 	bl	800cd80 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b0d8:	2180      	movs	r1, #128	; 0x80
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f001 fe50 	bl	800cd80 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b0e0:	e01c      	b.n	800b11c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800b0e2:	6839      	ldr	r1, [r7, #0]
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f000 fbe4 	bl	800b8b2 <USBD_CtlError>
              break;
 800b0ea:	e017      	b.n	800b11c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	885b      	ldrh	r3, [r3, #2]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d112      	bne.n	800b11a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b0f4:	7bbb      	ldrb	r3, [r7, #14]
 800b0f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d004      	beq.n	800b108 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b0fe:	7bbb      	ldrb	r3, [r7, #14]
 800b100:	4619      	mov	r1, r3
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f001 fe5b 	bl	800cdbe <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fc9a 	bl	800ba42 <USBD_CtlSendStatus>
              }
              break;
 800b10e:	e004      	b.n	800b11a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b110:	6839      	ldr	r1, [r7, #0]
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f000 fbcd 	bl	800b8b2 <USBD_CtlError>
              break;
 800b118:	e000      	b.n	800b11c <USBD_StdEPReq+0x158>
              break;
 800b11a:	bf00      	nop
          }
          break;
 800b11c:	e0aa      	b.n	800b274 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b124:	2b02      	cmp	r3, #2
 800b126:	d002      	beq.n	800b12e <USBD_StdEPReq+0x16a>
 800b128:	2b03      	cmp	r3, #3
 800b12a:	d032      	beq.n	800b192 <USBD_StdEPReq+0x1ce>
 800b12c:	e097      	b.n	800b25e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b12e:	7bbb      	ldrb	r3, [r7, #14]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d007      	beq.n	800b144 <USBD_StdEPReq+0x180>
 800b134:	7bbb      	ldrb	r3, [r7, #14]
 800b136:	2b80      	cmp	r3, #128	; 0x80
 800b138:	d004      	beq.n	800b144 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800b13a:	6839      	ldr	r1, [r7, #0]
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 fbb8 	bl	800b8b2 <USBD_CtlError>
                break;
 800b142:	e091      	b.n	800b268 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b144:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	da0b      	bge.n	800b164 <USBD_StdEPReq+0x1a0>
 800b14c:	7bbb      	ldrb	r3, [r7, #14]
 800b14e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b152:	4613      	mov	r3, r2
 800b154:	009b      	lsls	r3, r3, #2
 800b156:	4413      	add	r3, r2
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	3310      	adds	r3, #16
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	4413      	add	r3, r2
 800b160:	3304      	adds	r3, #4
 800b162:	e00b      	b.n	800b17c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b164:	7bbb      	ldrb	r3, [r7, #14]
 800b166:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b16a:	4613      	mov	r3, r2
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	4413      	add	r3, r2
 800b17a:	3304      	adds	r3, #4
 800b17c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	2200      	movs	r2, #0
 800b182:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	2202      	movs	r2, #2
 800b188:	4619      	mov	r1, r3
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 fbfb 	bl	800b986 <USBD_CtlSendData>
              break;
 800b190:	e06a      	b.n	800b268 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b192:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b196:	2b00      	cmp	r3, #0
 800b198:	da11      	bge.n	800b1be <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b19a:	7bbb      	ldrb	r3, [r7, #14]
 800b19c:	f003 020f 	and.w	r2, r3, #15
 800b1a0:	6879      	ldr	r1, [r7, #4]
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	4413      	add	r3, r2
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	440b      	add	r3, r1
 800b1ac:	3318      	adds	r3, #24
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d117      	bne.n	800b1e4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b1b4:	6839      	ldr	r1, [r7, #0]
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 fb7b 	bl	800b8b2 <USBD_CtlError>
                  break;
 800b1bc:	e054      	b.n	800b268 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b1be:	7bbb      	ldrb	r3, [r7, #14]
 800b1c0:	f003 020f 	and.w	r2, r3, #15
 800b1c4:	6879      	ldr	r1, [r7, #4]
 800b1c6:	4613      	mov	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	4413      	add	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	440b      	add	r3, r1
 800b1d0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d104      	bne.n	800b1e4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b1da:	6839      	ldr	r1, [r7, #0]
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f000 fb68 	bl	800b8b2 <USBD_CtlError>
                  break;
 800b1e2:	e041      	b.n	800b268 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	da0b      	bge.n	800b204 <USBD_StdEPReq+0x240>
 800b1ec:	7bbb      	ldrb	r3, [r7, #14]
 800b1ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b1f2:	4613      	mov	r3, r2
 800b1f4:	009b      	lsls	r3, r3, #2
 800b1f6:	4413      	add	r3, r2
 800b1f8:	009b      	lsls	r3, r3, #2
 800b1fa:	3310      	adds	r3, #16
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	4413      	add	r3, r2
 800b200:	3304      	adds	r3, #4
 800b202:	e00b      	b.n	800b21c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b204:	7bbb      	ldrb	r3, [r7, #14]
 800b206:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b20a:	4613      	mov	r3, r2
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	4413      	add	r3, r2
 800b210:	009b      	lsls	r3, r3, #2
 800b212:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	4413      	add	r3, r2
 800b21a:	3304      	adds	r3, #4
 800b21c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b21e:	7bbb      	ldrb	r3, [r7, #14]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d002      	beq.n	800b22a <USBD_StdEPReq+0x266>
 800b224:	7bbb      	ldrb	r3, [r7, #14]
 800b226:	2b80      	cmp	r3, #128	; 0x80
 800b228:	d103      	bne.n	800b232 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	2200      	movs	r2, #0
 800b22e:	601a      	str	r2, [r3, #0]
 800b230:	e00e      	b.n	800b250 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b232:	7bbb      	ldrb	r3, [r7, #14]
 800b234:	4619      	mov	r1, r3
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f001 fde0 	bl	800cdfc <USBD_LL_IsStallEP>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d003      	beq.n	800b24a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	2201      	movs	r2, #1
 800b246:	601a      	str	r2, [r3, #0]
 800b248:	e002      	b.n	800b250 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	2200      	movs	r2, #0
 800b24e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	2202      	movs	r2, #2
 800b254:	4619      	mov	r1, r3
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 fb95 	bl	800b986 <USBD_CtlSendData>
              break;
 800b25c:	e004      	b.n	800b268 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b25e:	6839      	ldr	r1, [r7, #0]
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f000 fb26 	bl	800b8b2 <USBD_CtlError>
              break;
 800b266:	bf00      	nop
          }
          break;
 800b268:	e004      	b.n	800b274 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b26a:	6839      	ldr	r1, [r7, #0]
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f000 fb20 	bl	800b8b2 <USBD_CtlError>
          break;
 800b272:	bf00      	nop
      }
      break;
 800b274:	e004      	b.n	800b280 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b276:	6839      	ldr	r1, [r7, #0]
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f000 fb1a 	bl	800b8b2 <USBD_CtlError>
      break;
 800b27e:	bf00      	nop
  }

  return ret;
 800b280:	7bfb      	ldrb	r3, [r7, #15]
}
 800b282:	4618      	mov	r0, r3
 800b284:	3710      	adds	r7, #16
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}
	...

0800b28c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b084      	sub	sp, #16
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b296:	2300      	movs	r3, #0
 800b298:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b29a:	2300      	movs	r3, #0
 800b29c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	885b      	ldrh	r3, [r3, #2]
 800b2a6:	0a1b      	lsrs	r3, r3, #8
 800b2a8:	b29b      	uxth	r3, r3
 800b2aa:	3b01      	subs	r3, #1
 800b2ac:	2b06      	cmp	r3, #6
 800b2ae:	f200 8128 	bhi.w	800b502 <USBD_GetDescriptor+0x276>
 800b2b2:	a201      	add	r2, pc, #4	; (adr r2, 800b2b8 <USBD_GetDescriptor+0x2c>)
 800b2b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b8:	0800b2d5 	.word	0x0800b2d5
 800b2bc:	0800b2ed 	.word	0x0800b2ed
 800b2c0:	0800b32d 	.word	0x0800b32d
 800b2c4:	0800b503 	.word	0x0800b503
 800b2c8:	0800b503 	.word	0x0800b503
 800b2cc:	0800b4a3 	.word	0x0800b4a3
 800b2d0:	0800b4cf 	.word	0x0800b4cf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	7c12      	ldrb	r2, [r2, #16]
 800b2e0:	f107 0108 	add.w	r1, r7, #8
 800b2e4:	4610      	mov	r0, r2
 800b2e6:	4798      	blx	r3
 800b2e8:	60f8      	str	r0, [r7, #12]
      break;
 800b2ea:	e112      	b.n	800b512 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	7c1b      	ldrb	r3, [r3, #16]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d10d      	bne.n	800b310 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2fc:	f107 0208 	add.w	r2, r7, #8
 800b300:	4610      	mov	r0, r2
 800b302:	4798      	blx	r3
 800b304:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	3301      	adds	r3, #1
 800b30a:	2202      	movs	r2, #2
 800b30c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b30e:	e100      	b.n	800b512 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b318:	f107 0208 	add.w	r2, r7, #8
 800b31c:	4610      	mov	r0, r2
 800b31e:	4798      	blx	r3
 800b320:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	3301      	adds	r3, #1
 800b326:	2202      	movs	r2, #2
 800b328:	701a      	strb	r2, [r3, #0]
      break;
 800b32a:	e0f2      	b.n	800b512 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	885b      	ldrh	r3, [r3, #2]
 800b330:	b2db      	uxtb	r3, r3
 800b332:	2b05      	cmp	r3, #5
 800b334:	f200 80ac 	bhi.w	800b490 <USBD_GetDescriptor+0x204>
 800b338:	a201      	add	r2, pc, #4	; (adr r2, 800b340 <USBD_GetDescriptor+0xb4>)
 800b33a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b33e:	bf00      	nop
 800b340:	0800b359 	.word	0x0800b359
 800b344:	0800b38d 	.word	0x0800b38d
 800b348:	0800b3c1 	.word	0x0800b3c1
 800b34c:	0800b3f5 	.word	0x0800b3f5
 800b350:	0800b429 	.word	0x0800b429
 800b354:	0800b45d 	.word	0x0800b45d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b35e:	685b      	ldr	r3, [r3, #4]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00b      	beq.n	800b37c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	687a      	ldr	r2, [r7, #4]
 800b36e:	7c12      	ldrb	r2, [r2, #16]
 800b370:	f107 0108 	add.w	r1, r7, #8
 800b374:	4610      	mov	r0, r2
 800b376:	4798      	blx	r3
 800b378:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b37a:	e091      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b37c:	6839      	ldr	r1, [r7, #0]
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	f000 fa97 	bl	800b8b2 <USBD_CtlError>
            err++;
 800b384:	7afb      	ldrb	r3, [r7, #11]
 800b386:	3301      	adds	r3, #1
 800b388:	72fb      	strb	r3, [r7, #11]
          break;
 800b38a:	e089      	b.n	800b4a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d00b      	beq.n	800b3b0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b39e:	689b      	ldr	r3, [r3, #8]
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	7c12      	ldrb	r2, [r2, #16]
 800b3a4:	f107 0108 	add.w	r1, r7, #8
 800b3a8:	4610      	mov	r0, r2
 800b3aa:	4798      	blx	r3
 800b3ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3ae:	e077      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b3b0:	6839      	ldr	r1, [r7, #0]
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 fa7d 	bl	800b8b2 <USBD_CtlError>
            err++;
 800b3b8:	7afb      	ldrb	r3, [r7, #11]
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	72fb      	strb	r3, [r7, #11]
          break;
 800b3be:	e06f      	b.n	800b4a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d00b      	beq.n	800b3e4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b3d2:	68db      	ldr	r3, [r3, #12]
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	7c12      	ldrb	r2, [r2, #16]
 800b3d8:	f107 0108 	add.w	r1, r7, #8
 800b3dc:	4610      	mov	r0, r2
 800b3de:	4798      	blx	r3
 800b3e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3e2:	e05d      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b3e4:	6839      	ldr	r1, [r7, #0]
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f000 fa63 	bl	800b8b2 <USBD_CtlError>
            err++;
 800b3ec:	7afb      	ldrb	r3, [r7, #11]
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	72fb      	strb	r3, [r7, #11]
          break;
 800b3f2:	e055      	b.n	800b4a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b3fa:	691b      	ldr	r3, [r3, #16]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d00b      	beq.n	800b418 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b406:	691b      	ldr	r3, [r3, #16]
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	7c12      	ldrb	r2, [r2, #16]
 800b40c:	f107 0108 	add.w	r1, r7, #8
 800b410:	4610      	mov	r0, r2
 800b412:	4798      	blx	r3
 800b414:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b416:	e043      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b418:	6839      	ldr	r1, [r7, #0]
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f000 fa49 	bl	800b8b2 <USBD_CtlError>
            err++;
 800b420:	7afb      	ldrb	r3, [r7, #11]
 800b422:	3301      	adds	r3, #1
 800b424:	72fb      	strb	r3, [r7, #11]
          break;
 800b426:	e03b      	b.n	800b4a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b42e:	695b      	ldr	r3, [r3, #20]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00b      	beq.n	800b44c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b43a:	695b      	ldr	r3, [r3, #20]
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	7c12      	ldrb	r2, [r2, #16]
 800b440:	f107 0108 	add.w	r1, r7, #8
 800b444:	4610      	mov	r0, r2
 800b446:	4798      	blx	r3
 800b448:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b44a:	e029      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b44c:	6839      	ldr	r1, [r7, #0]
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f000 fa2f 	bl	800b8b2 <USBD_CtlError>
            err++;
 800b454:	7afb      	ldrb	r3, [r7, #11]
 800b456:	3301      	adds	r3, #1
 800b458:	72fb      	strb	r3, [r7, #11]
          break;
 800b45a:	e021      	b.n	800b4a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b462:	699b      	ldr	r3, [r3, #24]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d00b      	beq.n	800b480 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b46e:	699b      	ldr	r3, [r3, #24]
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	7c12      	ldrb	r2, [r2, #16]
 800b474:	f107 0108 	add.w	r1, r7, #8
 800b478:	4610      	mov	r0, r2
 800b47a:	4798      	blx	r3
 800b47c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b47e:	e00f      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b480:	6839      	ldr	r1, [r7, #0]
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f000 fa15 	bl	800b8b2 <USBD_CtlError>
            err++;
 800b488:	7afb      	ldrb	r3, [r7, #11]
 800b48a:	3301      	adds	r3, #1
 800b48c:	72fb      	strb	r3, [r7, #11]
          break;
 800b48e:	e007      	b.n	800b4a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b490:	6839      	ldr	r1, [r7, #0]
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f000 fa0d 	bl	800b8b2 <USBD_CtlError>
          err++;
 800b498:	7afb      	ldrb	r3, [r7, #11]
 800b49a:	3301      	adds	r3, #1
 800b49c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b49e:	e038      	b.n	800b512 <USBD_GetDescriptor+0x286>
 800b4a0:	e037      	b.n	800b512 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	7c1b      	ldrb	r3, [r3, #16]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d109      	bne.n	800b4be <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4b2:	f107 0208 	add.w	r2, r7, #8
 800b4b6:	4610      	mov	r0, r2
 800b4b8:	4798      	blx	r3
 800b4ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b4bc:	e029      	b.n	800b512 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b4be:	6839      	ldr	r1, [r7, #0]
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f000 f9f6 	bl	800b8b2 <USBD_CtlError>
        err++;
 800b4c6:	7afb      	ldrb	r3, [r7, #11]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	72fb      	strb	r3, [r7, #11]
      break;
 800b4cc:	e021      	b.n	800b512 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	7c1b      	ldrb	r3, [r3, #16]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10d      	bne.n	800b4f2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4de:	f107 0208 	add.w	r2, r7, #8
 800b4e2:	4610      	mov	r0, r2
 800b4e4:	4798      	blx	r3
 800b4e6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	2207      	movs	r2, #7
 800b4ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b4f0:	e00f      	b.n	800b512 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b4f2:	6839      	ldr	r1, [r7, #0]
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f000 f9dc 	bl	800b8b2 <USBD_CtlError>
        err++;
 800b4fa:	7afb      	ldrb	r3, [r7, #11]
 800b4fc:	3301      	adds	r3, #1
 800b4fe:	72fb      	strb	r3, [r7, #11]
      break;
 800b500:	e007      	b.n	800b512 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b502:	6839      	ldr	r1, [r7, #0]
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f000 f9d4 	bl	800b8b2 <USBD_CtlError>
      err++;
 800b50a:	7afb      	ldrb	r3, [r7, #11]
 800b50c:	3301      	adds	r3, #1
 800b50e:	72fb      	strb	r3, [r7, #11]
      break;
 800b510:	bf00      	nop
  }

  if (err != 0U)
 800b512:	7afb      	ldrb	r3, [r7, #11]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d11c      	bne.n	800b552 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b518:	893b      	ldrh	r3, [r7, #8]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d011      	beq.n	800b542 <USBD_GetDescriptor+0x2b6>
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	88db      	ldrh	r3, [r3, #6]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00d      	beq.n	800b542 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	88da      	ldrh	r2, [r3, #6]
 800b52a:	893b      	ldrh	r3, [r7, #8]
 800b52c:	4293      	cmp	r3, r2
 800b52e:	bf28      	it	cs
 800b530:	4613      	movcs	r3, r2
 800b532:	b29b      	uxth	r3, r3
 800b534:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b536:	893b      	ldrh	r3, [r7, #8]
 800b538:	461a      	mov	r2, r3
 800b53a:	68f9      	ldr	r1, [r7, #12]
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 fa22 	bl	800b986 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	88db      	ldrh	r3, [r3, #6]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d104      	bne.n	800b554 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f000 fa79 	bl	800ba42 <USBD_CtlSendStatus>
 800b550:	e000      	b.n	800b554 <USBD_GetDescriptor+0x2c8>
    return;
 800b552:	bf00      	nop
    }
  }
}
 800b554:	3710      	adds	r7, #16
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop

0800b55c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b084      	sub	sp, #16
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
 800b564:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	889b      	ldrh	r3, [r3, #4]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d130      	bne.n	800b5d0 <USBD_SetAddress+0x74>
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	88db      	ldrh	r3, [r3, #6]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d12c      	bne.n	800b5d0 <USBD_SetAddress+0x74>
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	885b      	ldrh	r3, [r3, #2]
 800b57a:	2b7f      	cmp	r3, #127	; 0x7f
 800b57c:	d828      	bhi.n	800b5d0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	885b      	ldrh	r3, [r3, #2]
 800b582:	b2db      	uxtb	r3, r3
 800b584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b588:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b590:	2b03      	cmp	r3, #3
 800b592:	d104      	bne.n	800b59e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b594:	6839      	ldr	r1, [r7, #0]
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f98b 	bl	800b8b2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b59c:	e01d      	b.n	800b5da <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	7bfa      	ldrb	r2, [r7, #15]
 800b5a2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b5a6:	7bfb      	ldrb	r3, [r7, #15]
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f001 fc51 	bl	800ce52 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 fa46 	bl	800ba42 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b5b6:	7bfb      	ldrb	r3, [r7, #15]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d004      	beq.n	800b5c6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2202      	movs	r2, #2
 800b5c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5c4:	e009      	b.n	800b5da <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5ce:	e004      	b.n	800b5da <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b5d0:	6839      	ldr	r1, [r7, #0]
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 f96d 	bl	800b8b2 <USBD_CtlError>
  }
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	3710      	adds	r7, #16
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
	...

0800b5e4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b082      	sub	sp, #8
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	885b      	ldrh	r3, [r3, #2]
 800b5f2:	b2da      	uxtb	r2, r3
 800b5f4:	4b41      	ldr	r3, [pc, #260]	; (800b6fc <USBD_SetConfig+0x118>)
 800b5f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b5f8:	4b40      	ldr	r3, [pc, #256]	; (800b6fc <USBD_SetConfig+0x118>)
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d904      	bls.n	800b60a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b600:	6839      	ldr	r1, [r7, #0]
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 f955 	bl	800b8b2 <USBD_CtlError>
 800b608:	e075      	b.n	800b6f6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b610:	2b02      	cmp	r3, #2
 800b612:	d002      	beq.n	800b61a <USBD_SetConfig+0x36>
 800b614:	2b03      	cmp	r3, #3
 800b616:	d023      	beq.n	800b660 <USBD_SetConfig+0x7c>
 800b618:	e062      	b.n	800b6e0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b61a:	4b38      	ldr	r3, [pc, #224]	; (800b6fc <USBD_SetConfig+0x118>)
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d01a      	beq.n	800b658 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b622:	4b36      	ldr	r3, [pc, #216]	; (800b6fc <USBD_SetConfig+0x118>)
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2203      	movs	r2, #3
 800b630:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b634:	4b31      	ldr	r3, [pc, #196]	; (800b6fc <USBD_SetConfig+0x118>)
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	4619      	mov	r1, r3
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f7ff f9ae 	bl	800a99c <USBD_SetClassConfig>
 800b640:	4603      	mov	r3, r0
 800b642:	2b02      	cmp	r3, #2
 800b644:	d104      	bne.n	800b650 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b646:	6839      	ldr	r1, [r7, #0]
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f000 f932 	bl	800b8b2 <USBD_CtlError>
            return;
 800b64e:	e052      	b.n	800b6f6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 f9f6 	bl	800ba42 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b656:	e04e      	b.n	800b6f6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f000 f9f2 	bl	800ba42 <USBD_CtlSendStatus>
        break;
 800b65e:	e04a      	b.n	800b6f6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b660:	4b26      	ldr	r3, [pc, #152]	; (800b6fc <USBD_SetConfig+0x118>)
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d112      	bne.n	800b68e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2202      	movs	r2, #2
 800b66c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b670:	4b22      	ldr	r3, [pc, #136]	; (800b6fc <USBD_SetConfig+0x118>)
 800b672:	781b      	ldrb	r3, [r3, #0]
 800b674:	461a      	mov	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b67a:	4b20      	ldr	r3, [pc, #128]	; (800b6fc <USBD_SetConfig+0x118>)
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	4619      	mov	r1, r3
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f7ff f9aa 	bl	800a9da <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f9db 	bl	800ba42 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b68c:	e033      	b.n	800b6f6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b68e:	4b1b      	ldr	r3, [pc, #108]	; (800b6fc <USBD_SetConfig+0x118>)
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	461a      	mov	r2, r3
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	429a      	cmp	r2, r3
 800b69a:	d01d      	beq.n	800b6d8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	b2db      	uxtb	r3, r3
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f7ff f998 	bl	800a9da <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b6aa:	4b14      	ldr	r3, [pc, #80]	; (800b6fc <USBD_SetConfig+0x118>)
 800b6ac:	781b      	ldrb	r3, [r3, #0]
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b6b4:	4b11      	ldr	r3, [pc, #68]	; (800b6fc <USBD_SetConfig+0x118>)
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f7ff f96e 	bl	800a99c <USBD_SetClassConfig>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	2b02      	cmp	r3, #2
 800b6c4:	d104      	bne.n	800b6d0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b6c6:	6839      	ldr	r1, [r7, #0]
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f8f2 	bl	800b8b2 <USBD_CtlError>
            return;
 800b6ce:	e012      	b.n	800b6f6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 f9b6 	bl	800ba42 <USBD_CtlSendStatus>
        break;
 800b6d6:	e00e      	b.n	800b6f6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f000 f9b2 	bl	800ba42 <USBD_CtlSendStatus>
        break;
 800b6de:	e00a      	b.n	800b6f6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b6e0:	6839      	ldr	r1, [r7, #0]
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 f8e5 	bl	800b8b2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b6e8:	4b04      	ldr	r3, [pc, #16]	; (800b6fc <USBD_SetConfig+0x118>)
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	4619      	mov	r1, r3
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f7ff f973 	bl	800a9da <USBD_ClrClassConfig>
        break;
 800b6f4:	bf00      	nop
    }
  }
}
 800b6f6:	3708      	adds	r7, #8
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	200006b0 	.word	0x200006b0

0800b700 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	88db      	ldrh	r3, [r3, #6]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d004      	beq.n	800b71c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b712:	6839      	ldr	r1, [r7, #0]
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 f8cc 	bl	800b8b2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b71a:	e022      	b.n	800b762 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b722:	2b02      	cmp	r3, #2
 800b724:	dc02      	bgt.n	800b72c <USBD_GetConfig+0x2c>
 800b726:	2b00      	cmp	r3, #0
 800b728:	dc03      	bgt.n	800b732 <USBD_GetConfig+0x32>
 800b72a:	e015      	b.n	800b758 <USBD_GetConfig+0x58>
 800b72c:	2b03      	cmp	r3, #3
 800b72e:	d00b      	beq.n	800b748 <USBD_GetConfig+0x48>
 800b730:	e012      	b.n	800b758 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	3308      	adds	r3, #8
 800b73c:	2201      	movs	r2, #1
 800b73e:	4619      	mov	r1, r3
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f920 	bl	800b986 <USBD_CtlSendData>
        break;
 800b746:	e00c      	b.n	800b762 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	3304      	adds	r3, #4
 800b74c:	2201      	movs	r2, #1
 800b74e:	4619      	mov	r1, r3
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f000 f918 	bl	800b986 <USBD_CtlSendData>
        break;
 800b756:	e004      	b.n	800b762 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b758:	6839      	ldr	r1, [r7, #0]
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 f8a9 	bl	800b8b2 <USBD_CtlError>
        break;
 800b760:	bf00      	nop
}
 800b762:	bf00      	nop
 800b764:	3708      	adds	r7, #8
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}

0800b76a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b76a:	b580      	push	{r7, lr}
 800b76c:	b082      	sub	sp, #8
 800b76e:	af00      	add	r7, sp, #0
 800b770:	6078      	str	r0, [r7, #4]
 800b772:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b77a:	3b01      	subs	r3, #1
 800b77c:	2b02      	cmp	r3, #2
 800b77e:	d81e      	bhi.n	800b7be <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	88db      	ldrh	r3, [r3, #6]
 800b784:	2b02      	cmp	r3, #2
 800b786:	d004      	beq.n	800b792 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b788:	6839      	ldr	r1, [r7, #0]
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f000 f891 	bl	800b8b2 <USBD_CtlError>
        break;
 800b790:	e01a      	b.n	800b7c8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2201      	movs	r2, #1
 800b796:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d005      	beq.n	800b7ae <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	68db      	ldr	r3, [r3, #12]
 800b7a6:	f043 0202 	orr.w	r2, r3, #2
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	330c      	adds	r3, #12
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	6878      	ldr	r0, [r7, #4]
 800b7b8:	f000 f8e5 	bl	800b986 <USBD_CtlSendData>
      break;
 800b7bc:	e004      	b.n	800b7c8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b7be:	6839      	ldr	r1, [r7, #0]
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f000 f876 	bl	800b8b2 <USBD_CtlError>
      break;
 800b7c6:	bf00      	nop
  }
}
 800b7c8:	bf00      	nop
 800b7ca:	3708      	adds	r7, #8
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
 800b7d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	885b      	ldrh	r3, [r3, #2]
 800b7de:	2b01      	cmp	r3, #1
 800b7e0:	d106      	bne.n	800b7f0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f000 f929 	bl	800ba42 <USBD_CtlSendStatus>
  }
}
 800b7f0:	bf00      	nop
 800b7f2:	3708      	adds	r7, #8
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
 800b800:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b808:	3b01      	subs	r3, #1
 800b80a:	2b02      	cmp	r3, #2
 800b80c:	d80b      	bhi.n	800b826 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	885b      	ldrh	r3, [r3, #2]
 800b812:	2b01      	cmp	r3, #1
 800b814:	d10c      	bne.n	800b830 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2200      	movs	r2, #0
 800b81a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b81e:	6878      	ldr	r0, [r7, #4]
 800b820:	f000 f90f 	bl	800ba42 <USBD_CtlSendStatus>
      }
      break;
 800b824:	e004      	b.n	800b830 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b826:	6839      	ldr	r1, [r7, #0]
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f000 f842 	bl	800b8b2 <USBD_CtlError>
      break;
 800b82e:	e000      	b.n	800b832 <USBD_ClrFeature+0x3a>
      break;
 800b830:	bf00      	nop
  }
}
 800b832:	bf00      	nop
 800b834:	3708      	adds	r7, #8
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b83a:	b480      	push	{r7}
 800b83c:	b083      	sub	sp, #12
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
 800b842:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	781a      	ldrb	r2, [r3, #0]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	785a      	ldrb	r2, [r3, #1]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	3302      	adds	r3, #2
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	b29a      	uxth	r2, r3
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	3303      	adds	r3, #3
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	b29b      	uxth	r3, r3
 800b864:	021b      	lsls	r3, r3, #8
 800b866:	b29b      	uxth	r3, r3
 800b868:	4413      	add	r3, r2
 800b86a:	b29a      	uxth	r2, r3
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	3304      	adds	r3, #4
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	b29a      	uxth	r2, r3
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	3305      	adds	r3, #5
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	b29b      	uxth	r3, r3
 800b880:	021b      	lsls	r3, r3, #8
 800b882:	b29b      	uxth	r3, r3
 800b884:	4413      	add	r3, r2
 800b886:	b29a      	uxth	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	3306      	adds	r3, #6
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	b29a      	uxth	r2, r3
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	3307      	adds	r3, #7
 800b898:	781b      	ldrb	r3, [r3, #0]
 800b89a:	b29b      	uxth	r3, r3
 800b89c:	021b      	lsls	r3, r3, #8
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	4413      	add	r3, r2
 800b8a2:	b29a      	uxth	r2, r3
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	80da      	strh	r2, [r3, #6]

}
 800b8a8:	bf00      	nop
 800b8aa:	370c      	adds	r7, #12
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bc80      	pop	{r7}
 800b8b0:	4770      	bx	lr

0800b8b2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b8b2:	b580      	push	{r7, lr}
 800b8b4:	b082      	sub	sp, #8
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
 800b8ba:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b8bc:	2180      	movs	r1, #128	; 0x80
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f001 fa5e 	bl	800cd80 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f001 fa5a 	bl	800cd80 <USBD_LL_StallEP>
}
 800b8cc:	bf00      	nop
 800b8ce:	3708      	adds	r7, #8
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}

0800b8d4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b086      	sub	sp, #24
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	60f8      	str	r0, [r7, #12]
 800b8dc:	60b9      	str	r1, [r7, #8]
 800b8de:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d032      	beq.n	800b950 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b8ea:	68f8      	ldr	r0, [r7, #12]
 800b8ec:	f000 f834 	bl	800b958 <USBD_GetLen>
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	3301      	adds	r3, #1
 800b8f4:	b29b      	uxth	r3, r3
 800b8f6:	005b      	lsls	r3, r3, #1
 800b8f8:	b29a      	uxth	r2, r3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b8fe:	7dfb      	ldrb	r3, [r7, #23]
 800b900:	1c5a      	adds	r2, r3, #1
 800b902:	75fa      	strb	r2, [r7, #23]
 800b904:	461a      	mov	r2, r3
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	4413      	add	r3, r2
 800b90a:	687a      	ldr	r2, [r7, #4]
 800b90c:	7812      	ldrb	r2, [r2, #0]
 800b90e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b910:	7dfb      	ldrb	r3, [r7, #23]
 800b912:	1c5a      	adds	r2, r3, #1
 800b914:	75fa      	strb	r2, [r7, #23]
 800b916:	461a      	mov	r2, r3
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	4413      	add	r3, r2
 800b91c:	2203      	movs	r2, #3
 800b91e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b920:	e012      	b.n	800b948 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	1c5a      	adds	r2, r3, #1
 800b926:	60fa      	str	r2, [r7, #12]
 800b928:	7dfa      	ldrb	r2, [r7, #23]
 800b92a:	1c51      	adds	r1, r2, #1
 800b92c:	75f9      	strb	r1, [r7, #23]
 800b92e:	4611      	mov	r1, r2
 800b930:	68ba      	ldr	r2, [r7, #8]
 800b932:	440a      	add	r2, r1
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b938:	7dfb      	ldrb	r3, [r7, #23]
 800b93a:	1c5a      	adds	r2, r3, #1
 800b93c:	75fa      	strb	r2, [r7, #23]
 800b93e:	461a      	mov	r2, r3
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	4413      	add	r3, r2
 800b944:	2200      	movs	r2, #0
 800b946:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1e8      	bne.n	800b922 <USBD_GetString+0x4e>
    }
  }
}
 800b950:	bf00      	nop
 800b952:	3718      	adds	r7, #24
 800b954:	46bd      	mov	sp, r7
 800b956:	bd80      	pop	{r7, pc}

0800b958 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b958:	b480      	push	{r7}
 800b95a:	b085      	sub	sp, #20
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b960:	2300      	movs	r3, #0
 800b962:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b964:	e005      	b.n	800b972 <USBD_GetLen+0x1a>
  {
    len++;
 800b966:	7bfb      	ldrb	r3, [r7, #15]
 800b968:	3301      	adds	r3, #1
 800b96a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	3301      	adds	r3, #1
 800b970:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	781b      	ldrb	r3, [r3, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d1f5      	bne.n	800b966 <USBD_GetLen+0xe>
  }

  return len;
 800b97a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3714      	adds	r7, #20
 800b980:	46bd      	mov	sp, r7
 800b982:	bc80      	pop	{r7}
 800b984:	4770      	bx	lr

0800b986 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b084      	sub	sp, #16
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	60f8      	str	r0, [r7, #12]
 800b98e:	60b9      	str	r1, [r7, #8]
 800b990:	4613      	mov	r3, r2
 800b992:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2202      	movs	r2, #2
 800b998:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b99c:	88fa      	ldrh	r2, [r7, #6]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b9a2:	88fa      	ldrh	r2, [r7, #6]
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b9a8:	88fb      	ldrh	r3, [r7, #6]
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	2100      	movs	r1, #0
 800b9ae:	68f8      	ldr	r0, [r7, #12]
 800b9b0:	f001 fa6e 	bl	800ce90 <USBD_LL_Transmit>

  return USBD_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3710      	adds	r7, #16
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b084      	sub	sp, #16
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	60f8      	str	r0, [r7, #12]
 800b9c6:	60b9      	str	r1, [r7, #8]
 800b9c8:	4613      	mov	r3, r2
 800b9ca:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b9cc:	88fb      	ldrh	r3, [r7, #6]
 800b9ce:	68ba      	ldr	r2, [r7, #8]
 800b9d0:	2100      	movs	r1, #0
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f001 fa5c 	bl	800ce90 <USBD_LL_Transmit>

  return USBD_OK;
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3710      	adds	r7, #16
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}

0800b9e2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b9e2:	b580      	push	{r7, lr}
 800b9e4:	b084      	sub	sp, #16
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	60f8      	str	r0, [r7, #12]
 800b9ea:	60b9      	str	r1, [r7, #8]
 800b9ec:	4613      	mov	r3, r2
 800b9ee:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2203      	movs	r2, #3
 800b9f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b9f8:	88fa      	ldrh	r2, [r7, #6]
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ba00:	88fa      	ldrh	r2, [r7, #6]
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ba08:	88fb      	ldrh	r3, [r7, #6]
 800ba0a:	68ba      	ldr	r2, [r7, #8]
 800ba0c:	2100      	movs	r1, #0
 800ba0e:	68f8      	ldr	r0, [r7, #12]
 800ba10:	f001 fa61 	bl	800ced6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b084      	sub	sp, #16
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	60f8      	str	r0, [r7, #12]
 800ba26:	60b9      	str	r1, [r7, #8]
 800ba28:	4613      	mov	r3, r2
 800ba2a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ba2c:	88fb      	ldrh	r3, [r7, #6]
 800ba2e:	68ba      	ldr	r2, [r7, #8]
 800ba30:	2100      	movs	r1, #0
 800ba32:	68f8      	ldr	r0, [r7, #12]
 800ba34:	f001 fa4f 	bl	800ced6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba38:	2300      	movs	r3, #0
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3710      	adds	r7, #16
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}

0800ba42 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ba42:	b580      	push	{r7, lr}
 800ba44:	b082      	sub	sp, #8
 800ba46:	af00      	add	r7, sp, #0
 800ba48:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2204      	movs	r2, #4
 800ba4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ba52:	2300      	movs	r3, #0
 800ba54:	2200      	movs	r2, #0
 800ba56:	2100      	movs	r1, #0
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f001 fa19 	bl	800ce90 <USBD_LL_Transmit>

  return USBD_OK;
 800ba5e:	2300      	movs	r3, #0
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	3708      	adds	r7, #8
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}

0800ba68 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2205      	movs	r2, #5
 800ba74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ba78:	2300      	movs	r3, #0
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f001 fa29 	bl	800ced6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba84:	2300      	movs	r3, #0
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
	...

0800ba90 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b087      	sub	sp, #28
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	60f8      	str	r0, [r7, #12]
 800ba98:	60b9      	str	r1, [r7, #8]
 800ba9a:	4613      	mov	r3, r2
 800ba9c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800baa2:	2300      	movs	r3, #0
 800baa4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800baa6:	4b1e      	ldr	r3, [pc, #120]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800baa8:	7a5b      	ldrb	r3, [r3, #9]
 800baaa:	b2db      	uxtb	r3, r3
 800baac:	2b01      	cmp	r3, #1
 800baae:	d831      	bhi.n	800bb14 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bab0:	4b1b      	ldr	r3, [pc, #108]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800bab2:	7a5b      	ldrb	r3, [r3, #9]
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	461a      	mov	r2, r3
 800bab8:	4b19      	ldr	r3, [pc, #100]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800baba:	2100      	movs	r1, #0
 800babc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800babe:	4b18      	ldr	r3, [pc, #96]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800bac0:	7a5b      	ldrb	r3, [r3, #9]
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	4a16      	ldr	r2, [pc, #88]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800bac6:	009b      	lsls	r3, r3, #2
 800bac8:	4413      	add	r3, r2
 800baca:	68fa      	ldr	r2, [r7, #12]
 800bacc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800bace:	4b14      	ldr	r3, [pc, #80]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800bad0:	7a5b      	ldrb	r3, [r3, #9]
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	461a      	mov	r2, r3
 800bad6:	4b12      	ldr	r3, [pc, #72]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800bad8:	4413      	add	r3, r2
 800bada:	79fa      	ldrb	r2, [r7, #7]
 800badc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800bade:	4b10      	ldr	r3, [pc, #64]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800bae0:	7a5b      	ldrb	r3, [r3, #9]
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	1c5a      	adds	r2, r3, #1
 800bae6:	b2d1      	uxtb	r1, r2
 800bae8:	4a0d      	ldr	r2, [pc, #52]	; (800bb20 <FATFS_LinkDriverEx+0x90>)
 800baea:	7251      	strb	r1, [r2, #9]
 800baec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800baee:	7dbb      	ldrb	r3, [r7, #22]
 800baf0:	3330      	adds	r3, #48	; 0x30
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	3301      	adds	r3, #1
 800bafc:	223a      	movs	r2, #58	; 0x3a
 800bafe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	3302      	adds	r3, #2
 800bb04:	222f      	movs	r2, #47	; 0x2f
 800bb06:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	3303      	adds	r3, #3
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800bb10:	2300      	movs	r3, #0
 800bb12:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800bb14:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	371c      	adds	r7, #28
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bc80      	pop	{r7}
 800bb1e:	4770      	bx	lr
 800bb20:	200006b4 	.word	0x200006b4

0800bb24 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800bb2e:	2200      	movs	r2, #0
 800bb30:	6839      	ldr	r1, [r7, #0]
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f7ff ffac 	bl	800ba90 <FATFS_LinkDriverEx>
 800bb38:	4603      	mov	r3, r0
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3708      	adds	r7, #8
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
	...

0800bb44 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bb4e:	4b0b      	ldr	r3, [pc, #44]	; (800bb7c <SD_initialize+0x38>)
 800bb50:	2201      	movs	r2, #1
 800bb52:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800bb54:	f7fe fb94 	bl	800a280 <BSP_SD_Init>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d107      	bne.n	800bb6e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bb5e:	4b07      	ldr	r3, [pc, #28]	; (800bb7c <SD_initialize+0x38>)
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	f023 0301 	bic.w	r3, r3, #1
 800bb68:	b2da      	uxtb	r2, r3
 800bb6a:	4b04      	ldr	r3, [pc, #16]	; (800bb7c <SD_initialize+0x38>)
 800bb6c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bb6e:	4b03      	ldr	r3, [pc, #12]	; (800bb7c <SD_initialize+0x38>)
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	b2db      	uxtb	r3, r3
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3708      	adds	r7, #8
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}
 800bb7c:	2000015b 	.word	0x2000015b

0800bb80 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b082      	sub	sp, #8
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	4603      	mov	r3, r0
 800bb88:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bb8a:	4b0b      	ldr	r3, [pc, #44]	; (800bbb8 <SD_status+0x38>)
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bb90:	f7fe fbd8 	bl	800a344 <BSP_SD_GetCardState>
 800bb94:	4603      	mov	r3, r0
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d107      	bne.n	800bbaa <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bb9a:	4b07      	ldr	r3, [pc, #28]	; (800bbb8 <SD_status+0x38>)
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	f023 0301 	bic.w	r3, r3, #1
 800bba4:	b2da      	uxtb	r2, r3
 800bba6:	4b04      	ldr	r3, [pc, #16]	; (800bbb8 <SD_status+0x38>)
 800bba8:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800bbaa:	4b03      	ldr	r3, [pc, #12]	; (800bbb8 <SD_status+0x38>)
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	b2db      	uxtb	r3, r3
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3708      	adds	r7, #8
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}
 800bbb8:	2000015b 	.word	0x2000015b

0800bbbc <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b086      	sub	sp, #24
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	60b9      	str	r1, [r7, #8]
 800bbc4:	607a      	str	r2, [r7, #4]
 800bbc6:	603b      	str	r3, [r7, #0]
 800bbc8:	4603      	mov	r3, r0
 800bbca:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bbcc:	2301      	movs	r3, #1
 800bbce:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800bbd0:	4b0f      	ldr	r3, [pc, #60]	; (800bc10 <SD_read+0x54>)
 800bbd2:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800bbd4:	4b0f      	ldr	r3, [pc, #60]	; (800bc14 <SD_read+0x58>)
 800bbd6:	683a      	ldr	r2, [r7, #0]
 800bbd8:	6879      	ldr	r1, [r7, #4]
 800bbda:	68b8      	ldr	r0, [r7, #8]
 800bbdc:	f7fe fb76 	bl	800a2cc <BSP_SD_ReadBlocks>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d10e      	bne.n	800bc04 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bbe6:	e006      	b.n	800bbf6 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	1e5a      	subs	r2, r3, #1
 800bbec:	613a      	str	r2, [r7, #16]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d101      	bne.n	800bbf6 <SD_read+0x3a>
      {
        return RES_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e007      	b.n	800bc06 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bbf6:	f7fe fba5 	bl	800a344 <BSP_SD_GetCardState>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d1f3      	bne.n	800bbe8 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800bc00:	2300      	movs	r3, #0
 800bc02:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800bc04:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3718      	adds	r7, #24
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}
 800bc0e:	bf00      	nop
 800bc10:	000186a0 	.word	0x000186a0
 800bc14:	05f5e100 	.word	0x05f5e100

0800bc18 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60b9      	str	r1, [r7, #8]
 800bc20:	607a      	str	r2, [r7, #4]
 800bc22:	603b      	str	r3, [r7, #0]
 800bc24:	4603      	mov	r3, r0
 800bc26:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bc28:	2301      	movs	r3, #1
 800bc2a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800bc2c:	4b0f      	ldr	r3, [pc, #60]	; (800bc6c <SD_write+0x54>)
 800bc2e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800bc30:	4b0f      	ldr	r3, [pc, #60]	; (800bc70 <SD_write+0x58>)
 800bc32:	683a      	ldr	r2, [r7, #0]
 800bc34:	6879      	ldr	r1, [r7, #4]
 800bc36:	68b8      	ldr	r0, [r7, #8]
 800bc38:	f7fe fb66 	bl	800a308 <BSP_SD_WriteBlocks>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d10e      	bne.n	800bc60 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bc42:	e006      	b.n	800bc52 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	1e5a      	subs	r2, r3, #1
 800bc48:	613a      	str	r2, [r7, #16]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d101      	bne.n	800bc52 <SD_write+0x3a>
      {
        return RES_ERROR;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e007      	b.n	800bc62 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bc52:	f7fe fb77 	bl	800a344 <BSP_SD_GetCardState>
 800bc56:	4603      	mov	r3, r0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d1f3      	bne.n	800bc44 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800bc60:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3718      	adds	r7, #24
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	000186a0 	.word	0x000186a0
 800bc70:	05f5e100 	.word	0x05f5e100

0800bc74 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b08c      	sub	sp, #48	; 0x30
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	603a      	str	r2, [r7, #0]
 800bc7e:	71fb      	strb	r3, [r7, #7]
 800bc80:	460b      	mov	r3, r1
 800bc82:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bc84:	2301      	movs	r3, #1
 800bc86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bc8a:	4b24      	ldr	r3, [pc, #144]	; (800bd1c <SD_ioctl+0xa8>)
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	f003 0301 	and.w	r3, r3, #1
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d001      	beq.n	800bc9c <SD_ioctl+0x28>
 800bc98:	2303      	movs	r3, #3
 800bc9a:	e03b      	b.n	800bd14 <SD_ioctl+0xa0>
  
  switch (cmd)
 800bc9c:	79bb      	ldrb	r3, [r7, #6]
 800bc9e:	2b03      	cmp	r3, #3
 800bca0:	d833      	bhi.n	800bd0a <SD_ioctl+0x96>
 800bca2:	a201      	add	r2, pc, #4	; (adr r2, 800bca8 <SD_ioctl+0x34>)
 800bca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca8:	0800bcb9 	.word	0x0800bcb9
 800bcac:	0800bcc1 	.word	0x0800bcc1
 800bcb0:	0800bcd9 	.word	0x0800bcd9
 800bcb4:	0800bcf3 	.word	0x0800bcf3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bcbe:	e027      	b.n	800bd10 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bcc0:	f107 030c 	add.w	r3, r7, #12
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7fe fb4d 	bl	800a364 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bcca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bcd6:	e01b      	b.n	800bd10 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bcd8:	f107 030c 	add.w	r3, r7, #12
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f7fe fb41 	bl	800a364 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce4:	b29a      	uxth	r2, r3
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bcea:	2300      	movs	r3, #0
 800bcec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bcf0:	e00e      	b.n	800bd10 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bcf2:	f107 030c 	add.w	r3, r7, #12
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7fe fb34 	bl	800a364 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800bcfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bd02:	2300      	movs	r3, #0
 800bd04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bd08:	e002      	b.n	800bd10 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800bd0a:	2304      	movs	r3, #4
 800bd0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800bd10:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	3730      	adds	r7, #48	; 0x30
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd80      	pop	{r7, pc}
 800bd1c:	2000015b 	.word	0x2000015b

0800bd20 <Button_IncTick>:
} ;

struct Button_Struct Button[BUTTONS];


void Button_IncTick(void){
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
	static uint8_t inc_div;
	if (inc_div) {inc_div--;}	//   
 800bd26:	4bb9      	ldr	r3, [pc, #740]	; (800c00c <Button_IncTick+0x2ec>)
 800bd28:	781b      	ldrb	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d006      	beq.n	800bd3c <Button_IncTick+0x1c>
 800bd2e:	4bb7      	ldr	r3, [pc, #732]	; (800c00c <Button_IncTick+0x2ec>)
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	3b01      	subs	r3, #1
 800bd34:	b2da      	uxtb	r2, r3
 800bd36:	4bb5      	ldr	r3, [pc, #724]	; (800c00c <Button_IncTick+0x2ec>)
 800bd38:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
 800bd3a:	e186      	b.n	800c04a <Button_IncTick+0x32a>
		inc_div = DIVIDER;		// 10
 800bd3c:	4bb3      	ldr	r3, [pc, #716]	; (800c00c <Button_IncTick+0x2ec>)
 800bd3e:	220a      	movs	r2, #10
 800bd40:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < BUTTONS; i++){									//  
 800bd42:	2300      	movs	r3, #0
 800bd44:	71fb      	strb	r3, [r7, #7]
 800bd46:	e17c      	b.n	800c042 <Button_IncTick+0x322>
			uint8_t tmp = HAL_GPIO_ReadPin(Button[i].Port, Button[i].Pin);
 800bd48:	79fa      	ldrb	r2, [r7, #7]
 800bd4a:	49b1      	ldr	r1, [pc, #708]	; (800c010 <Button_IncTick+0x2f0>)
 800bd4c:	4613      	mov	r3, r2
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	4413      	add	r3, r2
 800bd52:	009b      	lsls	r3, r3, #2
 800bd54:	440b      	add	r3, r1
 800bd56:	6818      	ldr	r0, [r3, #0]
 800bd58:	79fa      	ldrb	r2, [r7, #7]
 800bd5a:	49ad      	ldr	r1, [pc, #692]	; (800c010 <Button_IncTick+0x2f0>)
 800bd5c:	4613      	mov	r3, r2
 800bd5e:	005b      	lsls	r3, r3, #1
 800bd60:	4413      	add	r3, r2
 800bd62:	009b      	lsls	r3, r3, #2
 800bd64:	440b      	add	r3, r1
 800bd66:	3304      	adds	r3, #4
 800bd68:	881b      	ldrh	r3, [r3, #0]
 800bd6a:	4619      	mov	r1, r3
 800bd6c:	f7f6 fefe 	bl	8002b6c <HAL_GPIO_ReadPin>
 800bd70:	4603      	mov	r3, r0
 800bd72:	71bb      	strb	r3, [r7, #6]
			if (tmp == Button[i].PinState) {
 800bd74:	79fa      	ldrb	r2, [r7, #7]
 800bd76:	49a6      	ldr	r1, [pc, #664]	; (800c010 <Button_IncTick+0x2f0>)
 800bd78:	4613      	mov	r3, r2
 800bd7a:	005b      	lsls	r3, r3, #1
 800bd7c:	4413      	add	r3, r2
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	440b      	add	r3, r1
 800bd82:	3306      	adds	r3, #6
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	79ba      	ldrb	r2, [r7, #6]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d173      	bne.n	800be74 <Button_IncTick+0x154>
				if (Button[i].Timer) {
 800bd8c:	79fa      	ldrb	r2, [r7, #7]
 800bd8e:	49a0      	ldr	r1, [pc, #640]	; (800c010 <Button_IncTick+0x2f0>)
 800bd90:	4613      	mov	r3, r2
 800bd92:	005b      	lsls	r3, r3, #1
 800bd94:	4413      	add	r3, r2
 800bd96:	009b      	lsls	r3, r3, #2
 800bd98:	440b      	add	r3, r1
 800bd9a:	3308      	adds	r3, #8
 800bd9c:	881b      	ldrh	r3, [r3, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	f000 814c 	beq.w	800c03c <Button_IncTick+0x31c>
					Button[i].Timer++;
 800bda4:	79fa      	ldrb	r2, [r7, #7]
 800bda6:	499a      	ldr	r1, [pc, #616]	; (800c010 <Button_IncTick+0x2f0>)
 800bda8:	4613      	mov	r3, r2
 800bdaa:	005b      	lsls	r3, r3, #1
 800bdac:	4413      	add	r3, r2
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	440b      	add	r3, r1
 800bdb2:	3308      	adds	r3, #8
 800bdb4:	881b      	ldrh	r3, [r3, #0]
 800bdb6:	3301      	adds	r3, #1
 800bdb8:	b298      	uxth	r0, r3
 800bdba:	4995      	ldr	r1, [pc, #596]	; (800c010 <Button_IncTick+0x2f0>)
 800bdbc:	4613      	mov	r3, r2
 800bdbe:	005b      	lsls	r3, r3, #1
 800bdc0:	4413      	add	r3, r2
 800bdc2:	009b      	lsls	r3, r3, #2
 800bdc4:	440b      	add	r3, r1
 800bdc6:	3308      	adds	r3, #8
 800bdc8:	4602      	mov	r2, r0
 800bdca:	801a      	strh	r2, [r3, #0]
					if(Button[i].Timer == SHORT_TIME){
 800bdcc:	79fa      	ldrb	r2, [r7, #7]
 800bdce:	4990      	ldr	r1, [pc, #576]	; (800c010 <Button_IncTick+0x2f0>)
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	005b      	lsls	r3, r3, #1
 800bdd4:	4413      	add	r3, r2
 800bdd6:	009b      	lsls	r3, r3, #2
 800bdd8:	440b      	add	r3, r1
 800bdda:	3308      	adds	r3, #8
 800bddc:	881b      	ldrh	r3, [r3, #0]
 800bdde:	2b1e      	cmp	r3, #30
 800bde0:	d123      	bne.n	800be2a <Button_IncTick+0x10a>
						if ((Button[i].Event == SHORT_CLC)||(Button[i].Event == DOUBLE_CLC)){
 800bde2:	79fa      	ldrb	r2, [r7, #7]
 800bde4:	498a      	ldr	r1, [pc, #552]	; (800c010 <Button_IncTick+0x2f0>)
 800bde6:	4613      	mov	r3, r2
 800bde8:	005b      	lsls	r3, r3, #1
 800bdea:	4413      	add	r3, r2
 800bdec:	009b      	lsls	r3, r3, #2
 800bdee:	440b      	add	r3, r1
 800bdf0:	330a      	adds	r3, #10
 800bdf2:	781b      	ldrb	r3, [r3, #0]
 800bdf4:	2b02      	cmp	r3, #2
 800bdf6:	d00a      	beq.n	800be0e <Button_IncTick+0xee>
 800bdf8:	79fa      	ldrb	r2, [r7, #7]
 800bdfa:	4985      	ldr	r1, [pc, #532]	; (800c010 <Button_IncTick+0x2f0>)
 800bdfc:	4613      	mov	r3, r2
 800bdfe:	005b      	lsls	r3, r3, #1
 800be00:	4413      	add	r3, r2
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	440b      	add	r3, r1
 800be06:	330a      	adds	r3, #10
 800be08:	781b      	ldrb	r3, [r3, #0]
 800be0a:	2b03      	cmp	r3, #3
 800be0c:	d10d      	bne.n	800be2a <Button_IncTick+0x10a>
							Event_Button(i, Button[i].Event);					//   
 800be0e:	79fa      	ldrb	r2, [r7, #7]
 800be10:	497f      	ldr	r1, [pc, #508]	; (800c010 <Button_IncTick+0x2f0>)
 800be12:	4613      	mov	r3, r2
 800be14:	005b      	lsls	r3, r3, #1
 800be16:	4413      	add	r3, r2
 800be18:	009b      	lsls	r3, r3, #2
 800be1a:	440b      	add	r3, r1
 800be1c:	330a      	adds	r3, #10
 800be1e:	781a      	ldrb	r2, [r3, #0]
 800be20:	79fb      	ldrb	r3, [r7, #7]
 800be22:	4611      	mov	r1, r2
 800be24:	4618      	mov	r0, r3
 800be26:	f000 f917 	bl	800c058 <Event_Button>
					if(Button[i].Timer == LONG_TIME){							//      
 800be2a:	79fa      	ldrb	r2, [r7, #7]
 800be2c:	4978      	ldr	r1, [pc, #480]	; (800c010 <Button_IncTick+0x2f0>)
 800be2e:	4613      	mov	r3, r2
 800be30:	005b      	lsls	r3, r3, #1
 800be32:	4413      	add	r3, r2
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	440b      	add	r3, r1
 800be38:	3308      	adds	r3, #8
 800be3a:	881b      	ldrh	r3, [r3, #0]
 800be3c:	2b50      	cmp	r3, #80	; 0x50
 800be3e:	f040 80fd 	bne.w	800c03c <Button_IncTick+0x31c>
						Button[i].Event = SWITCH;
 800be42:	79fa      	ldrb	r2, [r7, #7]
 800be44:	4972      	ldr	r1, [pc, #456]	; (800c010 <Button_IncTick+0x2f0>)
 800be46:	4613      	mov	r3, r2
 800be48:	005b      	lsls	r3, r3, #1
 800be4a:	4413      	add	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	440b      	add	r3, r1
 800be50:	330a      	adds	r3, #10
 800be52:	2205      	movs	r2, #5
 800be54:	701a      	strb	r2, [r3, #0]
						Event_Button(i, Button[i].Event);
 800be56:	79fa      	ldrb	r2, [r7, #7]
 800be58:	496d      	ldr	r1, [pc, #436]	; (800c010 <Button_IncTick+0x2f0>)
 800be5a:	4613      	mov	r3, r2
 800be5c:	005b      	lsls	r3, r3, #1
 800be5e:	4413      	add	r3, r2
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	440b      	add	r3, r1
 800be64:	330a      	adds	r3, #10
 800be66:	781a      	ldrb	r2, [r3, #0]
 800be68:	79fb      	ldrb	r3, [r7, #7]
 800be6a:	4611      	mov	r1, r2
 800be6c:	4618      	mov	r0, r3
 800be6e:	f000 f8f3 	bl	800c058 <Event_Button>
 800be72:	e0e3      	b.n	800c03c <Button_IncTick+0x31c>
				Button[i].PinState = tmp;
 800be74:	79fa      	ldrb	r2, [r7, #7]
 800be76:	4966      	ldr	r1, [pc, #408]	; (800c010 <Button_IncTick+0x2f0>)
 800be78:	4613      	mov	r3, r2
 800be7a:	005b      	lsls	r3, r3, #1
 800be7c:	4413      	add	r3, r2
 800be7e:	009b      	lsls	r3, r3, #2
 800be80:	440b      	add	r3, r1
 800be82:	3306      	adds	r3, #6
 800be84:	79ba      	ldrb	r2, [r7, #6]
 800be86:	701a      	strb	r2, [r3, #0]
				if (Button[i].Timer > NOISE_TIME){								//    10 .
 800be88:	79fa      	ldrb	r2, [r7, #7]
 800be8a:	4961      	ldr	r1, [pc, #388]	; (800c010 <Button_IncTick+0x2f0>)
 800be8c:	4613      	mov	r3, r2
 800be8e:	005b      	lsls	r3, r3, #1
 800be90:	4413      	add	r3, r2
 800be92:	009b      	lsls	r3, r3, #2
 800be94:	440b      	add	r3, r1
 800be96:	3308      	adds	r3, #8
 800be98:	881b      	ldrh	r3, [r3, #0]
 800be9a:	2b02      	cmp	r3, #2
 800be9c:	f240 8096 	bls.w	800bfcc <Button_IncTick+0x2ac>
					if(Button[i].Timer < SHORT_TIME){							//    300 
 800bea0:	79fa      	ldrb	r2, [r7, #7]
 800bea2:	495b      	ldr	r1, [pc, #364]	; (800c010 <Button_IncTick+0x2f0>)
 800bea4:	4613      	mov	r3, r2
 800bea6:	005b      	lsls	r3, r3, #1
 800bea8:	4413      	add	r3, r2
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	440b      	add	r3, r1
 800beae:	3308      	adds	r3, #8
 800beb0:	881b      	ldrh	r3, [r3, #0]
 800beb2:	2b1d      	cmp	r3, #29
 800beb4:	d850      	bhi.n	800bf58 <Button_IncTick+0x238>
						Button[i].Timer = 1;
 800beb6:	79fa      	ldrb	r2, [r7, #7]
 800beb8:	4955      	ldr	r1, [pc, #340]	; (800c010 <Button_IncTick+0x2f0>)
 800beba:	4613      	mov	r3, r2
 800bebc:	005b      	lsls	r3, r3, #1
 800bebe:	4413      	add	r3, r2
 800bec0:	009b      	lsls	r3, r3, #2
 800bec2:	440b      	add	r3, r1
 800bec4:	3308      	adds	r3, #8
 800bec6:	2201      	movs	r2, #1
 800bec8:	801a      	strh	r2, [r3, #0]
						if(Button[i].Event == PRESS){							//     
 800beca:	79fa      	ldrb	r2, [r7, #7]
 800becc:	4950      	ldr	r1, [pc, #320]	; (800c010 <Button_IncTick+0x2f0>)
 800bece:	4613      	mov	r3, r2
 800bed0:	005b      	lsls	r3, r3, #1
 800bed2:	4413      	add	r3, r2
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	440b      	add	r3, r1
 800bed8:	330a      	adds	r3, #10
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	2b01      	cmp	r3, #1
 800bede:	d10a      	bne.n	800bef6 <Button_IncTick+0x1d6>
							Button[i].Event = SHORT_CLC;						//    .   ,    
 800bee0:	79fa      	ldrb	r2, [r7, #7]
 800bee2:	494b      	ldr	r1, [pc, #300]	; (800c010 <Button_IncTick+0x2f0>)
 800bee4:	4613      	mov	r3, r2
 800bee6:	005b      	lsls	r3, r3, #1
 800bee8:	4413      	add	r3, r2
 800beea:	009b      	lsls	r3, r3, #2
 800beec:	440b      	add	r3, r1
 800beee:	330a      	adds	r3, #10
 800bef0:	2202      	movs	r2, #2
 800bef2:	701a      	strb	r2, [r3, #0]
 800bef4:	e0a2      	b.n	800c03c <Button_IncTick+0x31c>
						else if(Button[i].Event == SHORT_CLC){					//    
 800bef6:	79fa      	ldrb	r2, [r7, #7]
 800bef8:	4945      	ldr	r1, [pc, #276]	; (800c010 <Button_IncTick+0x2f0>)
 800befa:	4613      	mov	r3, r2
 800befc:	005b      	lsls	r3, r3, #1
 800befe:	4413      	add	r3, r2
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	440b      	add	r3, r1
 800bf04:	330a      	adds	r3, #10
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	2b02      	cmp	r3, #2
 800bf0a:	d10a      	bne.n	800bf22 <Button_IncTick+0x202>
							Button[i].Event = DOUBLE_CLC; 						//   
 800bf0c:	79fa      	ldrb	r2, [r7, #7]
 800bf0e:	4940      	ldr	r1, [pc, #256]	; (800c010 <Button_IncTick+0x2f0>)
 800bf10:	4613      	mov	r3, r2
 800bf12:	005b      	lsls	r3, r3, #1
 800bf14:	4413      	add	r3, r2
 800bf16:	009b      	lsls	r3, r3, #2
 800bf18:	440b      	add	r3, r1
 800bf1a:	330a      	adds	r3, #10
 800bf1c:	2203      	movs	r2, #3
 800bf1e:	701a      	strb	r2, [r3, #0]
 800bf20:	e08c      	b.n	800c03c <Button_IncTick+0x31c>
						else if(Button[i].Event == DOUBLE_CLC){					//
 800bf22:	79fa      	ldrb	r2, [r7, #7]
 800bf24:	493a      	ldr	r1, [pc, #232]	; (800c010 <Button_IncTick+0x2f0>)
 800bf26:	4613      	mov	r3, r2
 800bf28:	005b      	lsls	r3, r3, #1
 800bf2a:	4413      	add	r3, r2
 800bf2c:	009b      	lsls	r3, r3, #2
 800bf2e:	440b      	add	r3, r1
 800bf30:	330a      	adds	r3, #10
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	2b03      	cmp	r3, #3
 800bf36:	f040 8081 	bne.w	800c03c <Button_IncTick+0x31c>
							Event_Button(i, Button[i].Event); 					//      .
 800bf3a:	79fa      	ldrb	r2, [r7, #7]
 800bf3c:	4934      	ldr	r1, [pc, #208]	; (800c010 <Button_IncTick+0x2f0>)
 800bf3e:	4613      	mov	r3, r2
 800bf40:	005b      	lsls	r3, r3, #1
 800bf42:	4413      	add	r3, r2
 800bf44:	009b      	lsls	r3, r3, #2
 800bf46:	440b      	add	r3, r1
 800bf48:	330a      	adds	r3, #10
 800bf4a:	781a      	ldrb	r2, [r3, #0]
 800bf4c:	79fb      	ldrb	r3, [r7, #7]
 800bf4e:	4611      	mov	r1, r2
 800bf50:	4618      	mov	r0, r3
 800bf52:	f000 f881 	bl	800c058 <Event_Button>
 800bf56:	e071      	b.n	800c03c <Button_IncTick+0x31c>
					else if(Button[i].Timer < LONG_TIME){						//        200 
 800bf58:	79fa      	ldrb	r2, [r7, #7]
 800bf5a:	492d      	ldr	r1, [pc, #180]	; (800c010 <Button_IncTick+0x2f0>)
 800bf5c:	4613      	mov	r3, r2
 800bf5e:	005b      	lsls	r3, r3, #1
 800bf60:	4413      	add	r3, r2
 800bf62:	009b      	lsls	r3, r3, #2
 800bf64:	440b      	add	r3, r1
 800bf66:	3308      	adds	r3, #8
 800bf68:	881b      	ldrh	r3, [r3, #0]
 800bf6a:	2b4f      	cmp	r3, #79	; 0x4f
 800bf6c:	d823      	bhi.n	800bfb6 <Button_IncTick+0x296>
						if(Button[i].Event == PRESS){							//
 800bf6e:	79fa      	ldrb	r2, [r7, #7]
 800bf70:	4927      	ldr	r1, [pc, #156]	; (800c010 <Button_IncTick+0x2f0>)
 800bf72:	4613      	mov	r3, r2
 800bf74:	005b      	lsls	r3, r3, #1
 800bf76:	4413      	add	r3, r2
 800bf78:	009b      	lsls	r3, r3, #2
 800bf7a:	440b      	add	r3, r1
 800bf7c:	330a      	adds	r3, #10
 800bf7e:	781b      	ldrb	r3, [r3, #0]
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	d15b      	bne.n	800c03c <Button_IncTick+0x31c>
							Button[i].Event = LONG_CLC; 						//   
 800bf84:	79fa      	ldrb	r2, [r7, #7]
 800bf86:	4922      	ldr	r1, [pc, #136]	; (800c010 <Button_IncTick+0x2f0>)
 800bf88:	4613      	mov	r3, r2
 800bf8a:	005b      	lsls	r3, r3, #1
 800bf8c:	4413      	add	r3, r2
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	440b      	add	r3, r1
 800bf92:	330a      	adds	r3, #10
 800bf94:	2204      	movs	r2, #4
 800bf96:	701a      	strb	r2, [r3, #0]
							Event_Button(i, Button[i].Event);
 800bf98:	79fa      	ldrb	r2, [r7, #7]
 800bf9a:	491d      	ldr	r1, [pc, #116]	; (800c010 <Button_IncTick+0x2f0>)
 800bf9c:	4613      	mov	r3, r2
 800bf9e:	005b      	lsls	r3, r3, #1
 800bfa0:	4413      	add	r3, r2
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	440b      	add	r3, r1
 800bfa6:	330a      	adds	r3, #10
 800bfa8:	781a      	ldrb	r2, [r3, #0]
 800bfaa:	79fb      	ldrb	r3, [r7, #7]
 800bfac:	4611      	mov	r1, r2
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f000 f852 	bl	800c058 <Event_Button>
 800bfb4:	e042      	b.n	800c03c <Button_IncTick+0x31c>
						Button[i].Timer = 0;
 800bfb6:	79fa      	ldrb	r2, [r7, #7]
 800bfb8:	4915      	ldr	r1, [pc, #84]	; (800c010 <Button_IncTick+0x2f0>)
 800bfba:	4613      	mov	r3, r2
 800bfbc:	005b      	lsls	r3, r3, #1
 800bfbe:	4413      	add	r3, r2
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	440b      	add	r3, r1
 800bfc4:	3308      	adds	r3, #8
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	801a      	strh	r2, [r3, #0]
 800bfca:	e037      	b.n	800c03c <Button_IncTick+0x31c>
					if (Button[i].Timer) {										//    10 .
 800bfcc:	79fa      	ldrb	r2, [r7, #7]
 800bfce:	4910      	ldr	r1, [pc, #64]	; (800c010 <Button_IncTick+0x2f0>)
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	005b      	lsls	r3, r3, #1
 800bfd4:	4413      	add	r3, r2
 800bfd6:	009b      	lsls	r3, r3, #2
 800bfd8:	440b      	add	r3, r1
 800bfda:	3308      	adds	r3, #8
 800bfdc:	881b      	ldrh	r3, [r3, #0]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d018      	beq.n	800c014 <Button_IncTick+0x2f4>
						Button[i].Timer = 0;
 800bfe2:	79fa      	ldrb	r2, [r7, #7]
 800bfe4:	490a      	ldr	r1, [pc, #40]	; (800c010 <Button_IncTick+0x2f0>)
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	005b      	lsls	r3, r3, #1
 800bfea:	4413      	add	r3, r2
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	440b      	add	r3, r1
 800bff0:	3308      	adds	r3, #8
 800bff2:	2200      	movs	r2, #0
 800bff4:	801a      	strh	r2, [r3, #0]
						Button[i].Event = NONE;
 800bff6:	79fa      	ldrb	r2, [r7, #7]
 800bff8:	4905      	ldr	r1, [pc, #20]	; (800c010 <Button_IncTick+0x2f0>)
 800bffa:	4613      	mov	r3, r2
 800bffc:	005b      	lsls	r3, r3, #1
 800bffe:	4413      	add	r3, r2
 800c000:	009b      	lsls	r3, r3, #2
 800c002:	440b      	add	r3, r1
 800c004:	330a      	adds	r3, #10
 800c006:	2200      	movs	r2, #0
 800c008:	701a      	strb	r2, [r3, #0]
 800c00a:	e017      	b.n	800c03c <Button_IncTick+0x31c>
 800c00c:	20000708 	.word	0x20000708
 800c010:	200006c0 	.word	0x200006c0
						Button[i].Event = PRESS;
 800c014:	79fa      	ldrb	r2, [r7, #7]
 800c016:	490f      	ldr	r1, [pc, #60]	; (800c054 <Button_IncTick+0x334>)
 800c018:	4613      	mov	r3, r2
 800c01a:	005b      	lsls	r3, r3, #1
 800c01c:	4413      	add	r3, r2
 800c01e:	009b      	lsls	r3, r3, #2
 800c020:	440b      	add	r3, r1
 800c022:	330a      	adds	r3, #10
 800c024:	2201      	movs	r2, #1
 800c026:	701a      	strb	r2, [r3, #0]
						Button[i].Timer = 1;									//  .
 800c028:	79fa      	ldrb	r2, [r7, #7]
 800c02a:	490a      	ldr	r1, [pc, #40]	; (800c054 <Button_IncTick+0x334>)
 800c02c:	4613      	mov	r3, r2
 800c02e:	005b      	lsls	r3, r3, #1
 800c030:	4413      	add	r3, r2
 800c032:	009b      	lsls	r3, r3, #2
 800c034:	440b      	add	r3, r1
 800c036:	3308      	adds	r3, #8
 800c038:	2201      	movs	r2, #1
 800c03a:	801a      	strh	r2, [r3, #0]
		for (uint8_t i = 0; i < BUTTONS; i++){									//  
 800c03c:	79fb      	ldrb	r3, [r7, #7]
 800c03e:	3301      	adds	r3, #1
 800c040:	71fb      	strb	r3, [r7, #7]
 800c042:	79fb      	ldrb	r3, [r7, #7]
 800c044:	2b05      	cmp	r3, #5
 800c046:	f67f ae7f 	bls.w	800bd48 <Button_IncTick+0x28>
}
 800c04a:	bf00      	nop
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
 800c052:	bf00      	nop
 800c054:	200006c0 	.word	0x200006c0

0800c058 <Event_Button>:
void Event_Button (uint8_t Butt, Button_events_TypeDef Event){
 800c058:	b580      	push	{r7, lr}
 800c05a:	b082      	sub	sp, #8
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	4603      	mov	r3, r0
 800c060:	460a      	mov	r2, r1
 800c062:	71fb      	strb	r3, [r7, #7]
 800c064:	4613      	mov	r3, r2
 800c066:	71bb      	strb	r3, [r7, #6]


	Buttons_Handler(Butt, Event);
 800c068:	79ba      	ldrb	r2, [r7, #6]
 800c06a:	79fb      	ldrb	r3, [r7, #7]
 800c06c:	4611      	mov	r1, r2
 800c06e:	4618      	mov	r0, r3
 800c070:	f7f4 fd38 	bl	8000ae4 <Buttons_Handler>
//	uint8_t Send_msg[25] = "Button [x] type [x]\r\n";
//	Send_msg[8] = Butt + 0x30;
//	Send_msg[17] = Event + 0x30;
//	Debug_UART( Send_msg, DBG_BTN,  21);

	Button[Butt].Event = NONE;
 800c074:	79fa      	ldrb	r2, [r7, #7]
 800c076:	490b      	ldr	r1, [pc, #44]	; (800c0a4 <Event_Button+0x4c>)
 800c078:	4613      	mov	r3, r2
 800c07a:	005b      	lsls	r3, r3, #1
 800c07c:	4413      	add	r3, r2
 800c07e:	009b      	lsls	r3, r3, #2
 800c080:	440b      	add	r3, r1
 800c082:	330a      	adds	r3, #10
 800c084:	2200      	movs	r2, #0
 800c086:	701a      	strb	r2, [r3, #0]
	Button[Butt].Timer = 0;
 800c088:	79fa      	ldrb	r2, [r7, #7]
 800c08a:	4906      	ldr	r1, [pc, #24]	; (800c0a4 <Event_Button+0x4c>)
 800c08c:	4613      	mov	r3, r2
 800c08e:	005b      	lsls	r3, r3, #1
 800c090:	4413      	add	r3, r2
 800c092:	009b      	lsls	r3, r3, #2
 800c094:	440b      	add	r3, r1
 800c096:	3308      	adds	r3, #8
 800c098:	2200      	movs	r2, #0
 800c09a:	801a      	strh	r2, [r3, #0]

}
 800c09c:	bf00      	nop
 800c09e:	3708      	adds	r7, #8
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	bd80      	pop	{r7, pc}
 800c0a4:	200006c0 	.word	0x200006c0

0800c0a8 <Buttons_Init>:


};


void Buttons_Init (void){
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	af00      	add	r7, sp, #0

	Button[0].Port = In1_GPIO_Port;
 800c0ac:	4b45      	ldr	r3, [pc, #276]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0ae:	4a46      	ldr	r2, [pc, #280]	; (800c1c8 <Buttons_Init+0x120>)
 800c0b0:	601a      	str	r2, [r3, #0]
	Button[1].Port = In2_GPIO_Port;
 800c0b2:	4b44      	ldr	r3, [pc, #272]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0b4:	4a44      	ldr	r2, [pc, #272]	; (800c1c8 <Buttons_Init+0x120>)
 800c0b6:	60da      	str	r2, [r3, #12]
	Button[2].Port = In3_GPIO_Port;
 800c0b8:	4b42      	ldr	r3, [pc, #264]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0ba:	4a44      	ldr	r2, [pc, #272]	; (800c1cc <Buttons_Init+0x124>)
 800c0bc:	619a      	str	r2, [r3, #24]
	Button[3].Port = In4_GPIO_Port;
 800c0be:	4b41      	ldr	r3, [pc, #260]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0c0:	4a42      	ldr	r2, [pc, #264]	; (800c1cc <Buttons_Init+0x124>)
 800c0c2:	625a      	str	r2, [r3, #36]	; 0x24
	Button[4].Port = In5_GPIO_Port;
 800c0c4:	4b3f      	ldr	r3, [pc, #252]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0c6:	4a41      	ldr	r2, [pc, #260]	; (800c1cc <Buttons_Init+0x124>)
 800c0c8:	631a      	str	r2, [r3, #48]	; 0x30
	Button[5].Port = In6_GPIO_Port;
 800c0ca:	4b3e      	ldr	r3, [pc, #248]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0cc:	4a3f      	ldr	r2, [pc, #252]	; (800c1cc <Buttons_Init+0x124>)
 800c0ce:	63da      	str	r2, [r3, #60]	; 0x3c

	Button[0].Pin = In1_Pin;
 800c0d0:	4b3c      	ldr	r3, [pc, #240]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0d2:	2240      	movs	r2, #64	; 0x40
 800c0d4:	809a      	strh	r2, [r3, #4]
	Button[1].Pin = In2_Pin;
 800c0d6:	4b3b      	ldr	r3, [pc, #236]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0d8:	2280      	movs	r2, #128	; 0x80
 800c0da:	821a      	strh	r2, [r3, #16]
	Button[2].Pin = In3_Pin;
 800c0dc:	4b39      	ldr	r3, [pc, #228]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c0e2:	839a      	strh	r2, [r3, #28]
	Button[3].Pin = In4_Pin;
 800c0e4:	4b37      	ldr	r3, [pc, #220]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c0ea:	851a      	strh	r2, [r3, #40]	; 0x28
	Button[4].Pin = In5_Pin;
 800c0ec:	4b35      	ldr	r3, [pc, #212]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c0f2:	869a      	strh	r2, [r3, #52]	; 0x34
	Button[5].Pin = In6_Pin;
 800c0f4:	4b33      	ldr	r3, [pc, #204]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0f6:	2204      	movs	r2, #4
 800c0f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

	Button[0].PinState = HAL_GPIO_ReadPin(Button[0].Port, Button[0].Pin);
 800c0fc:	4b31      	ldr	r3, [pc, #196]	; (800c1c4 <Buttons_Init+0x11c>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	4a30      	ldr	r2, [pc, #192]	; (800c1c4 <Buttons_Init+0x11c>)
 800c102:	8892      	ldrh	r2, [r2, #4]
 800c104:	4611      	mov	r1, r2
 800c106:	4618      	mov	r0, r3
 800c108:	f7f6 fd30 	bl	8002b6c <HAL_GPIO_ReadPin>
 800c10c:	4603      	mov	r3, r0
 800c10e:	461a      	mov	r2, r3
 800c110:	4b2c      	ldr	r3, [pc, #176]	; (800c1c4 <Buttons_Init+0x11c>)
 800c112:	719a      	strb	r2, [r3, #6]
	Button[1].PinState = HAL_GPIO_ReadPin(Button[1].Port, Button[1].Pin);
 800c114:	4b2b      	ldr	r3, [pc, #172]	; (800c1c4 <Buttons_Init+0x11c>)
 800c116:	68db      	ldr	r3, [r3, #12]
 800c118:	4a2a      	ldr	r2, [pc, #168]	; (800c1c4 <Buttons_Init+0x11c>)
 800c11a:	8a12      	ldrh	r2, [r2, #16]
 800c11c:	4611      	mov	r1, r2
 800c11e:	4618      	mov	r0, r3
 800c120:	f7f6 fd24 	bl	8002b6c <HAL_GPIO_ReadPin>
 800c124:	4603      	mov	r3, r0
 800c126:	461a      	mov	r2, r3
 800c128:	4b26      	ldr	r3, [pc, #152]	; (800c1c4 <Buttons_Init+0x11c>)
 800c12a:	749a      	strb	r2, [r3, #18]
	Button[2].PinState = HAL_GPIO_ReadPin(Button[2].Port, Button[2].Pin);
 800c12c:	4b25      	ldr	r3, [pc, #148]	; (800c1c4 <Buttons_Init+0x11c>)
 800c12e:	699b      	ldr	r3, [r3, #24]
 800c130:	4a24      	ldr	r2, [pc, #144]	; (800c1c4 <Buttons_Init+0x11c>)
 800c132:	8b92      	ldrh	r2, [r2, #28]
 800c134:	4611      	mov	r1, r2
 800c136:	4618      	mov	r0, r3
 800c138:	f7f6 fd18 	bl	8002b6c <HAL_GPIO_ReadPin>
 800c13c:	4603      	mov	r3, r0
 800c13e:	461a      	mov	r2, r3
 800c140:	4b20      	ldr	r3, [pc, #128]	; (800c1c4 <Buttons_Init+0x11c>)
 800c142:	779a      	strb	r2, [r3, #30]
	Button[3].PinState = HAL_GPIO_ReadPin(Button[3].Port, Button[3].Pin);
 800c144:	4b1f      	ldr	r3, [pc, #124]	; (800c1c4 <Buttons_Init+0x11c>)
 800c146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c148:	4a1e      	ldr	r2, [pc, #120]	; (800c1c4 <Buttons_Init+0x11c>)
 800c14a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800c14c:	4611      	mov	r1, r2
 800c14e:	4618      	mov	r0, r3
 800c150:	f7f6 fd0c 	bl	8002b6c <HAL_GPIO_ReadPin>
 800c154:	4603      	mov	r3, r0
 800c156:	461a      	mov	r2, r3
 800c158:	4b1a      	ldr	r3, [pc, #104]	; (800c1c4 <Buttons_Init+0x11c>)
 800c15a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	Button[4].PinState = HAL_GPIO_ReadPin(Button[4].Port, Button[4].Pin);
 800c15e:	4b19      	ldr	r3, [pc, #100]	; (800c1c4 <Buttons_Init+0x11c>)
 800c160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c162:	4a18      	ldr	r2, [pc, #96]	; (800c1c4 <Buttons_Init+0x11c>)
 800c164:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 800c166:	4611      	mov	r1, r2
 800c168:	4618      	mov	r0, r3
 800c16a:	f7f6 fcff 	bl	8002b6c <HAL_GPIO_ReadPin>
 800c16e:	4603      	mov	r3, r0
 800c170:	461a      	mov	r2, r3
 800c172:	4b14      	ldr	r3, [pc, #80]	; (800c1c4 <Buttons_Init+0x11c>)
 800c174:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	Button[5].PinState = HAL_GPIO_ReadPin(Button[5].Port, Button[5].Pin);
 800c178:	4b12      	ldr	r3, [pc, #72]	; (800c1c4 <Buttons_Init+0x11c>)
 800c17a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c17c:	4a11      	ldr	r2, [pc, #68]	; (800c1c4 <Buttons_Init+0x11c>)
 800c17e:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 800c182:	4611      	mov	r1, r2
 800c184:	4618      	mov	r0, r3
 800c186:	f7f6 fcf1 	bl	8002b6c <HAL_GPIO_ReadPin>
 800c18a:	4603      	mov	r3, r0
 800c18c:	461a      	mov	r2, r3
 800c18e:	4b0d      	ldr	r3, [pc, #52]	; (800c1c4 <Buttons_Init+0x11c>)
 800c190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	Button[0].Event = NONE;
 800c194:	4b0b      	ldr	r3, [pc, #44]	; (800c1c4 <Buttons_Init+0x11c>)
 800c196:	2200      	movs	r2, #0
 800c198:	729a      	strb	r2, [r3, #10]
	Button[1].Event = NONE;
 800c19a:	4b0a      	ldr	r3, [pc, #40]	; (800c1c4 <Buttons_Init+0x11c>)
 800c19c:	2200      	movs	r2, #0
 800c19e:	759a      	strb	r2, [r3, #22]
	Button[2].Event = NONE;
 800c1a0:	4b08      	ldr	r3, [pc, #32]	; (800c1c4 <Buttons_Init+0x11c>)
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	Button[3].Event = NONE;
 800c1a8:	4b06      	ldr	r3, [pc, #24]	; (800c1c4 <Buttons_Init+0x11c>)
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	Button[4].Event = NONE;
 800c1b0:	4b04      	ldr	r3, [pc, #16]	; (800c1c4 <Buttons_Init+0x11c>)
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	Button[5].Event = NONE;
 800c1b8:	4b02      	ldr	r3, [pc, #8]	; (800c1c4 <Buttons_Init+0x11c>)
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

//	Debug_UART( "Button init\r\n", DBG_OK,  13);

}
 800c1c0:	bf00      	nop
 800c1c2:	bd80      	pop	{r7, pc}
 800c1c4:	200006c0 	.word	0x200006c0
 800c1c8:	40020800 	.word	0x40020800
 800c1cc:	40020400 	.word	0x40020400

0800c1d0 <Debug_LED_IncTic>:
#include "debug_LED.h"

LED_ColorTypeDef Debug_LED1;
LED_ColorTypeDef Debug_LED2;

void Debug_LED_IncTic(void){
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	af00      	add	r7, sp, #0

	static uint8_t switch_timer = 22;
	switch_timer--;
 800c1d4:	4b63      	ldr	r3, [pc, #396]	; (800c364 <Debug_LED_IncTic+0x194>)
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	3b01      	subs	r3, #1
 800c1da:	b2da      	uxtb	r2, r3
 800c1dc:	4b61      	ldr	r3, [pc, #388]	; (800c364 <Debug_LED_IncTic+0x194>)
 800c1de:	701a      	strb	r2, [r3, #0]
	if (switch_timer == 11) {
 800c1e0:	4b60      	ldr	r3, [pc, #384]	; (800c364 <Debug_LED_IncTic+0x194>)
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	2b0b      	cmp	r3, #11
 800c1e6:	d15a      	bne.n	800c29e <Debug_LED_IncTic+0xce>
		switch (Debug_LED1) {
 800c1e8:	4b5f      	ldr	r3, [pc, #380]	; (800c368 <Debug_LED_IncTic+0x198>)
 800c1ea:	781b      	ldrb	r3, [r3, #0]
 800c1ec:	2b03      	cmp	r3, #3
 800c1ee:	d855      	bhi.n	800c29c <Debug_LED_IncTic+0xcc>
 800c1f0:	a201      	add	r2, pc, #4	; (adr r2, 800c1f8 <Debug_LED_IncTic+0x28>)
 800c1f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1f6:	bf00      	nop
 800c1f8:	0800c283 	.word	0x0800c283
 800c1fc:	0800c22d 	.word	0x0800c22d
 800c200:	0800c253 	.word	0x0800c253
 800c204:	0800c209 	.word	0x0800c209
			case GREEN: 	{	GPIOC->MODER &= ~(GPIO_MODER_MODE13);
 800c208:	4b58      	ldr	r3, [pc, #352]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4a57      	ldr	r2, [pc, #348]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c20e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800c212:	6013      	str	r3, [r2, #0]
								GPIOC->MODER |= GPIO_MODER_MODE4_0; 	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); break;}
 800c214:	4b55      	ldr	r3, [pc, #340]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	4a54      	ldr	r2, [pc, #336]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c21a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c21e:	6013      	str	r3, [r2, #0]
 800c220:	2201      	movs	r2, #1
 800c222:	2110      	movs	r1, #16
 800c224:	4851      	ldr	r0, [pc, #324]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c226:	f7f6 fcb8 	bl	8002b9a <HAL_GPIO_WritePin>
 800c22a:	e038      	b.n	800c29e <Debug_LED_IncTic+0xce>
			case RED: 		{	GPIOC->MODER &= ~(GPIO_MODER_MODE4);
 800c22c:	4b4f      	ldr	r3, [pc, #316]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a4e      	ldr	r2, [pc, #312]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c232:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c236:	6013      	str	r3, [r2, #0]
								GPIOC->MODER |= GPIO_MODER_MODE13_0;	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); break;}
 800c238:	4b4c      	ldr	r3, [pc, #304]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	4a4b      	ldr	r2, [pc, #300]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c23e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c242:	6013      	str	r3, [r2, #0]
 800c244:	2201      	movs	r2, #1
 800c246:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c24a:	4848      	ldr	r0, [pc, #288]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c24c:	f7f6 fca5 	bl	8002b9a <HAL_GPIO_WritePin>
 800c250:	e025      	b.n	800c29e <Debug_LED_IncTic+0xce>
			case YELLOW: 	{	GPIOC->MODER |= GPIO_MODER_MODE4_0;		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800c252:	4b46      	ldr	r3, [pc, #280]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	4a45      	ldr	r2, [pc, #276]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c25c:	6013      	str	r3, [r2, #0]
 800c25e:	2201      	movs	r2, #1
 800c260:	2110      	movs	r1, #16
 800c262:	4842      	ldr	r0, [pc, #264]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c264:	f7f6 fc99 	bl	8002b9a <HAL_GPIO_WritePin>
								GPIOC->MODER |= GPIO_MODER_MODE13_0;	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); break;}
 800c268:	4b40      	ldr	r3, [pc, #256]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a3f      	ldr	r2, [pc, #252]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c26e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c272:	6013      	str	r3, [r2, #0]
 800c274:	2201      	movs	r2, #1
 800c276:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c27a:	483c      	ldr	r0, [pc, #240]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c27c:	f7f6 fc8d 	bl	8002b9a <HAL_GPIO_WritePin>
 800c280:	e00d      	b.n	800c29e <Debug_LED_IncTic+0xce>
			case BLACK: 	{ 	GPIOC->MODER &= ~(GPIO_MODER_MODE13);
 800c282:	4b3a      	ldr	r3, [pc, #232]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a39      	ldr	r2, [pc, #228]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c288:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800c28c:	6013      	str	r3, [r2, #0]
								GPIOC->MODER &= ~(GPIO_MODER_MODE4); break;}
 800c28e:	4b37      	ldr	r3, [pc, #220]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	4a36      	ldr	r2, [pc, #216]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c298:	6013      	str	r3, [r2, #0]
 800c29a:	e000      	b.n	800c29e <Debug_LED_IncTic+0xce>
			default:		{break;}
 800c29c:	bf00      	nop
		}
	}
	if (switch_timer == 0) {
 800c29e:	4b31      	ldr	r3, [pc, #196]	; (800c364 <Debug_LED_IncTic+0x194>)
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d15c      	bne.n	800c360 <Debug_LED_IncTic+0x190>
		switch (Debug_LED2) {
 800c2a6:	4b32      	ldr	r3, [pc, #200]	; (800c370 <Debug_LED_IncTic+0x1a0>)
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	2b03      	cmp	r3, #3
 800c2ac:	d854      	bhi.n	800c358 <Debug_LED_IncTic+0x188>
 800c2ae:	a201      	add	r2, pc, #4	; (adr r2, 800c2b4 <Debug_LED_IncTic+0xe4>)
 800c2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b4:	0800c33f 	.word	0x0800c33f
 800c2b8:	0800c2eb 	.word	0x0800c2eb
 800c2bc:	0800c30f 	.word	0x0800c30f
 800c2c0:	0800c2c5 	.word	0x0800c2c5
			case GREEN: 	{	GPIOC->MODER &= ~(GPIO_MODER_MODE4);
 800c2c4:	4b29      	ldr	r3, [pc, #164]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	4a28      	ldr	r2, [pc, #160]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c2ce:	6013      	str	r3, [r2, #0]
								GPIOC->MODER |= GPIO_MODER_MODE13_0; 	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); break;}
 800c2d0:	4b26      	ldr	r3, [pc, #152]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	4a25      	ldr	r2, [pc, #148]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c2da:	6013      	str	r3, [r2, #0]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c2e2:	4822      	ldr	r0, [pc, #136]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2e4:	f7f6 fc59 	bl	8002b9a <HAL_GPIO_WritePin>
 800c2e8:	e037      	b.n	800c35a <Debug_LED_IncTic+0x18a>
			case RED: 		{	GPIOC->MODER &= ~(GPIO_MODER_MODE13);
 800c2ea:	4b20      	ldr	r3, [pc, #128]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	4a1f      	ldr	r2, [pc, #124]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2f0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800c2f4:	6013      	str	r3, [r2, #0]
								GPIOC->MODER |= GPIO_MODER_MODE4_0;		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); break;}
 800c2f6:	4b1d      	ldr	r3, [pc, #116]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	4a1c      	ldr	r2, [pc, #112]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c2fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c300:	6013      	str	r3, [r2, #0]
 800c302:	2200      	movs	r2, #0
 800c304:	2110      	movs	r1, #16
 800c306:	4819      	ldr	r0, [pc, #100]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c308:	f7f6 fc47 	bl	8002b9a <HAL_GPIO_WritePin>
 800c30c:	e025      	b.n	800c35a <Debug_LED_IncTic+0x18a>
			case YELLOW: 	{	GPIOC->MODER |= GPIO_MODER_MODE13_0;	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800c30e:	4b17      	ldr	r3, [pc, #92]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	4a16      	ldr	r2, [pc, #88]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c314:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c318:	6013      	str	r3, [r2, #0]
 800c31a:	2200      	movs	r2, #0
 800c31c:	2110      	movs	r1, #16
 800c31e:	4813      	ldr	r0, [pc, #76]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c320:	f7f6 fc3b 	bl	8002b9a <HAL_GPIO_WritePin>
								GPIOC->MODER |= GPIO_MODER_MODE4_0;		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); break;}
 800c324:	4b11      	ldr	r3, [pc, #68]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	4a10      	ldr	r2, [pc, #64]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c32a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c32e:	6013      	str	r3, [r2, #0]
 800c330:	2200      	movs	r2, #0
 800c332:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c336:	480d      	ldr	r0, [pc, #52]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c338:	f7f6 fc2f 	bl	8002b9a <HAL_GPIO_WritePin>
 800c33c:	e00d      	b.n	800c35a <Debug_LED_IncTic+0x18a>
			case BLACK: 	{ 	GPIOC->MODER &= ~(GPIO_MODER_MODE13);
 800c33e:	4b0b      	ldr	r3, [pc, #44]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a0a      	ldr	r2, [pc, #40]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c344:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800c348:	6013      	str	r3, [r2, #0]
								GPIOC->MODER &= ~(GPIO_MODER_MODE4); break;}
 800c34a:	4b08      	ldr	r3, [pc, #32]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	4a07      	ldr	r2, [pc, #28]	; (800c36c <Debug_LED_IncTic+0x19c>)
 800c350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c354:	6013      	str	r3, [r2, #0]
 800c356:	e000      	b.n	800c35a <Debug_LED_IncTic+0x18a>
			default:		{break;}
 800c358:	bf00      	nop
		}
		switch_timer = 22;
 800c35a:	4b02      	ldr	r3, [pc, #8]	; (800c364 <Debug_LED_IncTic+0x194>)
 800c35c:	2216      	movs	r2, #22
 800c35e:	701a      	strb	r2, [r3, #0]
	}

}
 800c360:	bf00      	nop
 800c362:	bd80      	pop	{r7, pc}
 800c364:	2000015c 	.word	0x2000015c
 800c368:	20000709 	.word	0x20000709
 800c36c:	40020800 	.word	0x40020800
 800c370:	2000070a 	.word	0x2000070a

0800c374 <Debug_LED_Init>:

}



void Debug_LED_Init (void){
 800c374:	b480      	push	{r7}
 800c376:	af00      	add	r7, sp, #0

	Debug_LED1 = BLACK;
 800c378:	4b04      	ldr	r3, [pc, #16]	; (800c38c <Debug_LED_Init+0x18>)
 800c37a:	2200      	movs	r2, #0
 800c37c:	701a      	strb	r2, [r3, #0]
	Debug_LED2 = BLACK;
 800c37e:	4b04      	ldr	r3, [pc, #16]	; (800c390 <Debug_LED_Init+0x1c>)
 800c380:	2200      	movs	r2, #0
 800c382:	701a      	strb	r2, [r3, #0]
//	Debug_UART( "Debug_LED init\r\n", DBG_OK, 16);

}
 800c384:	bf00      	nop
 800c386:	46bd      	mov	sp, r7
 800c388:	bc80      	pop	{r7}
 800c38a:	4770      	bx	lr
 800c38c:	20000709 	.word	0x20000709
 800c390:	2000070a 	.word	0x2000070a

0800c394 <MM_Init>:
//{
//	__RBIT(data);
//        return data;
//};

void MM_Init(void){
 800c394:	b580      	push	{r7, lr}
 800c396:	af00      	add	r7, sp, #0

	Spi_LED_Init();
 800c398:	f000 f896 	bl	800c4c8 <Spi_LED_Init>
	Buttons_Init();
 800c39c:	f7ff fe84 	bl	800c0a8 <Buttons_Init>
	Debug_LED_Init();
 800c3a0:	f7ff ffe8 	bl	800c374 <Debug_LED_Init>
	Out_Init();
 800c3a4:	f000 f820 	bl	800c3e8 <Out_Init>

//	HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n\033[36mParametrica.ru\033[0m\r\n", 27, 5);
//	init_OK = 1;
}
 800c3a8:	bf00      	nop
 800c3aa:	bd80      	pop	{r7, pc}

0800c3ac <HAL_IncTick>:


void HAL_IncTick(void)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800c3b0:	4b0a      	ldr	r3, [pc, #40]	; (800c3dc <HAL_IncTick+0x30>)
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	4b0a      	ldr	r3, [pc, #40]	; (800c3e0 <HAL_IncTick+0x34>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	4413      	add	r3, r2
 800c3bc:	4a08      	ldr	r2, [pc, #32]	; (800c3e0 <HAL_IncTick+0x34>)
 800c3be:	6013      	str	r3, [r2, #0]
  if (init_OK){
 800c3c0:	4b08      	ldr	r3, [pc, #32]	; (800c3e4 <HAL_IncTick+0x38>)
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d007      	beq.n	800c3d8 <HAL_IncTick+0x2c>
	  Main_IncTic();
 800c3c8:	f7f4 fb86 	bl	8000ad8 <Main_IncTic>
	  Debug_LED_IncTic();
 800c3cc:	f7ff ff00 	bl	800c1d0 <Debug_LED_IncTic>
	  Button_IncTick();
 800c3d0:	f7ff fca6 	bl	800bd20 <Button_IncTick>
	  Spi_LED_IncTick();
 800c3d4:	f000 f82c 	bl	800c430 <Spi_LED_IncTick>

  }
}
 800c3d8:	bf00      	nop
 800c3da:	bd80      	pop	{r7, pc}
 800c3dc:	20000048 	.word	0x20000048
 800c3e0:	200006a4 	.word	0x200006a4
 800c3e4:	2000070b 	.word	0x2000070b

0800c3e8 <Out_Init>:
	if (Channel == P_OUT_1234){TIM4->PSC = volume;}
	if (Channel == P_OUT_567){TIM3->PSC = volume;}


}
void Out_Init(void){
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	af00      	add	r7, sp, #0
//	HAL_TIM_Base_Start(&htim4);
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	480e      	ldr	r0, [pc, #56]	; (800c428 <Out_Init+0x40>)
 800c3f0:	f7fa fb28 	bl	8006a44 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800c3f4:	2104      	movs	r1, #4
 800c3f6:	480c      	ldr	r0, [pc, #48]	; (800c428 <Out_Init+0x40>)
 800c3f8:	f7fa fb24 	bl	8006a44 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800c3fc:	2108      	movs	r1, #8
 800c3fe:	480a      	ldr	r0, [pc, #40]	; (800c428 <Out_Init+0x40>)
 800c400:	f7fa fb20 	bl	8006a44 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800c404:	210c      	movs	r1, #12
 800c406:	4808      	ldr	r0, [pc, #32]	; (800c428 <Out_Init+0x40>)
 800c408:	f7fa fb1c 	bl	8006a44 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800c40c:	2100      	movs	r1, #0
 800c40e:	4807      	ldr	r0, [pc, #28]	; (800c42c <Out_Init+0x44>)
 800c410:	f7fa fb18 	bl	8006a44 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800c414:	2108      	movs	r1, #8
 800c416:	4805      	ldr	r0, [pc, #20]	; (800c42c <Out_Init+0x44>)
 800c418:	f7fa fb14 	bl	8006a44 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800c41c:	210c      	movs	r1, #12
 800c41e:	4803      	ldr	r0, [pc, #12]	; (800c42c <Out_Init+0x44>)
 800c420:	f7fa fb10 	bl	8006a44 <HAL_TIM_PWM_Start>

//	Debug_UART((uint8_t *) "Out init\r\n", DBG_OK, 10);

}
 800c424:	bf00      	nop
 800c426:	bd80      	pop	{r7, pc}
 800c428:	200005d4 	.word	0x200005d4
 800c42c:	2000058c 	.word	0x2000058c

0800c430 <Spi_LED_IncTick>:


//=========================================================================================================

void Spi_LED_IncTick(void)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	af00      	add	r7, sp, #0

//-------------------------------------------------------------
	Frame_Delay--;
 800c434:	4b1e      	ldr	r3, [pc, #120]	; (800c4b0 <Spi_LED_IncTick+0x80>)
 800c436:	881b      	ldrh	r3, [r3, #0]
 800c438:	3b01      	subs	r3, #1
 800c43a:	b29a      	uxth	r2, r3
 800c43c:	4b1c      	ldr	r3, [pc, #112]	; (800c4b0 <Spi_LED_IncTick+0x80>)
 800c43e:	801a      	strh	r2, [r3, #0]

	if (Frame_Delay == 2) {
 800c440:	4b1b      	ldr	r3, [pc, #108]	; (800c4b0 <Spi_LED_IncTick+0x80>)
 800c442:	881b      	ldrh	r3, [r3, #0]
 800c444:	2b02      	cmp	r3, #2
 800c446:	d112      	bne.n	800c46e <Spi_LED_IncTick+0x3e>
		if (Spi_LED_Cmplt_Frame_Flag & 0x01){
 800c448:	4b1a      	ldr	r3, [pc, #104]	; (800c4b4 <Spi_LED_IncTick+0x84>)
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	f003 0301 	and.w	r3, r3, #1
 800c450:	2b00      	cmp	r3, #0
 800c452:	d00c      	beq.n	800c46e <Spi_LED_IncTick+0x3e>
			//HAL_SPI_Transmit(&hspi1, &OutputArray[0][0].Green , 9, 10);
			HAL_SPI_Transmit_DMA(&hspi1, &OutputArray[0][0].Green , LED_MAX * 3);
 800c454:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c458:	4917      	ldr	r1, [pc, #92]	; (800c4b8 <Spi_LED_IncTick+0x88>)
 800c45a:	4818      	ldr	r0, [pc, #96]	; (800c4bc <Spi_LED_IncTick+0x8c>)
 800c45c:	f7fa f8b2 	bl	80065c4 <HAL_SPI_Transmit_DMA>
			Spi_LED_Cmplt_Frame_Flag &= ~0x01;
 800c460:	4b14      	ldr	r3, [pc, #80]	; (800c4b4 <Spi_LED_IncTick+0x84>)
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	f023 0301 	bic.w	r3, r3, #1
 800c468:	b2da      	uxtb	r2, r3
 800c46a:	4b12      	ldr	r3, [pc, #72]	; (800c4b4 <Spi_LED_IncTick+0x84>)
 800c46c:	701a      	strb	r2, [r3, #0]
		}
	}
	if (Frame_Delay == 1) {
 800c46e:	4b10      	ldr	r3, [pc, #64]	; (800c4b0 <Spi_LED_IncTick+0x80>)
 800c470:	881b      	ldrh	r3, [r3, #0]
 800c472:	2b01      	cmp	r3, #1
 800c474:	d112      	bne.n	800c49c <Spi_LED_IncTick+0x6c>
		if (Spi_LED_Cmplt_Frame_Flag & 0x02){
 800c476:	4b0f      	ldr	r3, [pc, #60]	; (800c4b4 <Spi_LED_IncTick+0x84>)
 800c478:	781b      	ldrb	r3, [r3, #0]
 800c47a:	f003 0302 	and.w	r3, r3, #2
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00c      	beq.n	800c49c <Spi_LED_IncTick+0x6c>
			//HAL_SPI_Transmit(&hspi2, &OutputArray[0][0].Green , 9, 10);
			HAL_SPI_Transmit_DMA(&hspi2, &OutputArray[1][0].Green , LED_MAX * 3);
 800c482:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c486:	490e      	ldr	r1, [pc, #56]	; (800c4c0 <Spi_LED_IncTick+0x90>)
 800c488:	480e      	ldr	r0, [pc, #56]	; (800c4c4 <Spi_LED_IncTick+0x94>)
 800c48a:	f7fa f89b 	bl	80065c4 <HAL_SPI_Transmit_DMA>
			Spi_LED_Cmplt_Frame_Flag &= ~0x02;
 800c48e:	4b09      	ldr	r3, [pc, #36]	; (800c4b4 <Spi_LED_IncTick+0x84>)
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	f023 0302 	bic.w	r3, r3, #2
 800c496:	b2da      	uxtb	r2, r3
 800c498:	4b06      	ldr	r3, [pc, #24]	; (800c4b4 <Spi_LED_IncTick+0x84>)
 800c49a:	701a      	strb	r2, [r3, #0]
		}
	}
	if (Frame_Delay == 0) {
 800c49c:	4b04      	ldr	r3, [pc, #16]	; (800c4b0 <Spi_LED_IncTick+0x80>)
 800c49e:	881b      	ldrh	r3, [r3, #0]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d102      	bne.n	800c4aa <Spi_LED_IncTick+0x7a>
		Frame_Delay = 1000 / SPI_FREQ;
 800c4a4:	4b02      	ldr	r3, [pc, #8]	; (800c4b0 <Spi_LED_IncTick+0x80>)
 800c4a6:	2232      	movs	r2, #50	; 0x32
 800c4a8:	801a      	strh	r2, [r3, #0]
	}
}
 800c4aa:	bf00      	nop
 800c4ac:	bd80      	pop	{r7, pc}
 800c4ae:	bf00      	nop
 800c4b0:	2000015e 	.word	0x2000015e
 800c4b4:	2000070c 	.word	0x2000070c
 800c4b8:	20000710 	.word	0x20000710
 800c4bc:	200003c0 	.word	0x200003c0
 800c4c0:	200012c8 	.word	0x200012c8
 800c4c4:	20000418 	.word	0x20000418

0800c4c8 <Spi_LED_Init>:
//=========================================================================================================
void Spi_LED_Init(void){
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b082      	sub	sp, #8
 800c4cc:	af00      	add	r7, sp, #0
	Spi_LED_Cmplt_Frame_Flag |= 0x01 | 0x02;
 800c4ce:	4b2f      	ldr	r3, [pc, #188]	; (800c58c <Spi_LED_Init+0xc4>)
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	f043 0303 	orr.w	r3, r3, #3
 800c4d6:	b2da      	uxtb	r2, r3
 800c4d8:	4b2c      	ldr	r3, [pc, #176]	; (800c58c <Spi_LED_Init+0xc4>)
 800c4da:	701a      	strb	r2, [r3, #0]

	extern DMA_HandleTypeDef hdma_spi1_tx;
	extern DMA_HandleTypeDef hdma_spi2_tx;

	HAL_DMA_Init(&hdma_spi1_tx);
 800c4dc:	482c      	ldr	r0, [pc, #176]	; (800c590 <Spi_LED_Init+0xc8>)
 800c4de:	f7f5 fc4d 	bl	8001d7c <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_spi2_tx);
 800c4e2:	482c      	ldr	r0, [pc, #176]	; (800c594 <Spi_LED_Init+0xcc>)
 800c4e4:	f7f5 fc4a 	bl	8001d7c <HAL_DMA_Init>

	for (uint16_t i = 0; i < LED_MAX; i++){
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	80fb      	strh	r3, [r7, #6]
 800c4ec:	e01c      	b.n	800c528 <Spi_LED_Init+0x60>
		OutputArray[0][i].Green = g;
 800c4ee:	88fa      	ldrh	r2, [r7, #6]
 800c4f0:	4929      	ldr	r1, [pc, #164]	; (800c598 <Spi_LED_Init+0xd0>)
 800c4f2:	4613      	mov	r3, r2
 800c4f4:	005b      	lsls	r3, r3, #1
 800c4f6:	4413      	add	r3, r2
 800c4f8:	440b      	add	r3, r1
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	701a      	strb	r2, [r3, #0]
		OutputArray[0][i].Red 	= r;
 800c4fe:	88fa      	ldrh	r2, [r7, #6]
 800c500:	4925      	ldr	r1, [pc, #148]	; (800c598 <Spi_LED_Init+0xd0>)
 800c502:	4613      	mov	r3, r2
 800c504:	005b      	lsls	r3, r3, #1
 800c506:	4413      	add	r3, r2
 800c508:	440b      	add	r3, r1
 800c50a:	3301      	adds	r3, #1
 800c50c:	2200      	movs	r2, #0
 800c50e:	701a      	strb	r2, [r3, #0]
		OutputArray[0][i].Blue 	= b;
 800c510:	88fa      	ldrh	r2, [r7, #6]
 800c512:	4921      	ldr	r1, [pc, #132]	; (800c598 <Spi_LED_Init+0xd0>)
 800c514:	4613      	mov	r3, r2
 800c516:	005b      	lsls	r3, r3, #1
 800c518:	4413      	add	r3, r2
 800c51a:	440b      	add	r3, r1
 800c51c:	3302      	adds	r3, #2
 800c51e:	2200      	movs	r2, #0
 800c520:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < LED_MAX; i++){
 800c522:	88fb      	ldrh	r3, [r7, #6]
 800c524:	3301      	adds	r3, #1
 800c526:	80fb      	strh	r3, [r7, #6]
 800c528:	88fb      	ldrh	r3, [r7, #6]
 800c52a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c52e:	d3de      	bcc.n	800c4ee <Spi_LED_Init+0x26>
	}

	for (uint16_t i = 0; i < LED_MAX; i++){
 800c530:	2300      	movs	r3, #0
 800c532:	80bb      	strh	r3, [r7, #4]
 800c534:	e020      	b.n	800c578 <Spi_LED_Init+0xb0>
		OutputArray[1][i].Green =	g;
 800c536:	88ba      	ldrh	r2, [r7, #4]
 800c538:	4917      	ldr	r1, [pc, #92]	; (800c598 <Spi_LED_Init+0xd0>)
 800c53a:	4613      	mov	r3, r2
 800c53c:	005b      	lsls	r3, r3, #1
 800c53e:	4413      	add	r3, r2
 800c540:	440b      	add	r3, r1
 800c542:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 800c546:	2200      	movs	r2, #0
 800c548:	701a      	strb	r2, [r3, #0]
		OutputArray[1][i].Red 	=	r;
 800c54a:	88ba      	ldrh	r2, [r7, #4]
 800c54c:	4912      	ldr	r1, [pc, #72]	; (800c598 <Spi_LED_Init+0xd0>)
 800c54e:	4613      	mov	r3, r2
 800c550:	005b      	lsls	r3, r3, #1
 800c552:	4413      	add	r3, r2
 800c554:	440b      	add	r3, r1
 800c556:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 800c55a:	2200      	movs	r2, #0
 800c55c:	701a      	strb	r2, [r3, #0]
		OutputArray[1][i].Blue 	=	b;
 800c55e:	88ba      	ldrh	r2, [r7, #4]
 800c560:	490d      	ldr	r1, [pc, #52]	; (800c598 <Spi_LED_Init+0xd0>)
 800c562:	4613      	mov	r3, r2
 800c564:	005b      	lsls	r3, r3, #1
 800c566:	4413      	add	r3, r2
 800c568:	440b      	add	r3, r1
 800c56a:	f603 33ba 	addw	r3, r3, #3002	; 0xbba
 800c56e:	2200      	movs	r2, #0
 800c570:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < LED_MAX; i++){
 800c572:	88bb      	ldrh	r3, [r7, #4]
 800c574:	3301      	adds	r3, #1
 800c576:	80bb      	strh	r3, [r7, #4]
 800c578:	88bb      	ldrh	r3, [r7, #4]
 800c57a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c57e:	d3da      	bcc.n	800c536 <Spi_LED_Init+0x6e>


//	Debug_UART((uint8_t *) "SPI_LED init\r\n", DBG_OK, 14);


}
 800c580:	bf00      	nop
 800c582:	bf00      	nop
 800c584:	3708      	adds	r7, #8
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
 800c58a:	bf00      	nop
 800c58c:	2000070c 	.word	0x2000070c
 800c590:	200004c8 	.word	0x200004c8
 800c594:	20000528 	.word	0x20000528
 800c598:	20000710 	.word	0x20000710

0800c59c <HAL_SPI_TxCpltCallback>:
//=========================================================================================================
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 800c59c:	b480      	push	{r7}
 800c59e:	b083      	sub	sp, #12
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1){Spi_LED_Cmplt_Frame_Flag |= 0x01;}
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	4a0d      	ldr	r2, [pc, #52]	; (800c5e0 <HAL_SPI_TxCpltCallback+0x44>)
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d106      	bne.n	800c5bc <HAL_SPI_TxCpltCallback+0x20>
 800c5ae:	4b0d      	ldr	r3, [pc, #52]	; (800c5e4 <HAL_SPI_TxCpltCallback+0x48>)
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	f043 0301 	orr.w	r3, r3, #1
 800c5b6:	b2da      	uxtb	r2, r3
 800c5b8:	4b0a      	ldr	r3, [pc, #40]	; (800c5e4 <HAL_SPI_TxCpltCallback+0x48>)
 800c5ba:	701a      	strb	r2, [r3, #0]
	if (hspi->Instance == SPI2){Spi_LED_Cmplt_Frame_Flag |= 0x02;}
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4a09      	ldr	r2, [pc, #36]	; (800c5e8 <HAL_SPI_TxCpltCallback+0x4c>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d106      	bne.n	800c5d4 <HAL_SPI_TxCpltCallback+0x38>
 800c5c6:	4b07      	ldr	r3, [pc, #28]	; (800c5e4 <HAL_SPI_TxCpltCallback+0x48>)
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	f043 0302 	orr.w	r3, r3, #2
 800c5ce:	b2da      	uxtb	r2, r3
 800c5d0:	4b04      	ldr	r3, [pc, #16]	; (800c5e4 <HAL_SPI_TxCpltCallback+0x48>)
 800c5d2:	701a      	strb	r2, [r3, #0]
//	itoa(tmp, string + 2, 16);
//	string[14] = Spi_LED_Cmplt_Frame_Flag + 0x30;
//	if (string[15] == *" ") {string[15] = *".";} else {string[15] = *" ";}
//	HAL_UART_Transmit(&huart2, string, 16, 2);

}
 800c5d4:	bf00      	nop
 800c5d6:	370c      	adds	r7, #12
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bc80      	pop	{r7}
 800c5dc:	4770      	bx	lr
 800c5de:	bf00      	nop
 800c5e0:	40013000 	.word	0x40013000
 800c5e4:	2000070c 	.word	0x2000070c
 800c5e8:	40003800 	.word	0x40003800

0800c5ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	4912      	ldr	r1, [pc, #72]	; (800c63c <MX_USB_DEVICE_Init+0x50>)
 800c5f4:	4812      	ldr	r0, [pc, #72]	; (800c640 <MX_USB_DEVICE_Init+0x54>)
 800c5f6:	f7fe f977 	bl	800a8e8 <USBD_Init>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d001      	beq.n	800c604 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c600:	f7f4 fb1e 	bl	8000c40 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c604:	490f      	ldr	r1, [pc, #60]	; (800c644 <MX_USB_DEVICE_Init+0x58>)
 800c606:	480e      	ldr	r0, [pc, #56]	; (800c640 <MX_USB_DEVICE_Init+0x54>)
 800c608:	f7fe f999 	bl	800a93e <USBD_RegisterClass>
 800c60c:	4603      	mov	r3, r0
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d001      	beq.n	800c616 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c612:	f7f4 fb15 	bl	8000c40 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c616:	490c      	ldr	r1, [pc, #48]	; (800c648 <MX_USB_DEVICE_Init+0x5c>)
 800c618:	4809      	ldr	r0, [pc, #36]	; (800c640 <MX_USB_DEVICE_Init+0x54>)
 800c61a:	f7fe f8f9 	bl	800a810 <USBD_CDC_RegisterInterface>
 800c61e:	4603      	mov	r3, r0
 800c620:	2b00      	cmp	r3, #0
 800c622:	d001      	beq.n	800c628 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c624:	f7f4 fb0c 	bl	8000c40 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c628:	4805      	ldr	r0, [pc, #20]	; (800c640 <MX_USB_DEVICE_Init+0x54>)
 800c62a:	f7fe f9a1 	bl	800a970 <USBD_Start>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b00      	cmp	r3, #0
 800c632:	d001      	beq.n	800c638 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c634:	f7f4 fb04 	bl	8000c40 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c638:	bf00      	nop
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	20000170 	.word	0x20000170
 800c640:	20001e80 	.word	0x20001e80
 800c644:	20000058 	.word	0x20000058
 800c648:	20000160 	.word	0x20000160

0800c64c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c650:	2200      	movs	r2, #0
 800c652:	4905      	ldr	r1, [pc, #20]	; (800c668 <CDC_Init_FS+0x1c>)
 800c654:	4805      	ldr	r0, [pc, #20]	; (800c66c <CDC_Init_FS+0x20>)
 800c656:	f7fe f8f1 	bl	800a83c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c65a:	4905      	ldr	r1, [pc, #20]	; (800c670 <CDC_Init_FS+0x24>)
 800c65c:	4803      	ldr	r0, [pc, #12]	; (800c66c <CDC_Init_FS+0x20>)
 800c65e:	f7fe f906 	bl	800a86e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c662:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c664:	4618      	mov	r0, r3
 800c666:	bd80      	pop	{r7, pc}
 800c668:	20002944 	.word	0x20002944
 800c66c:	20001e80 	.word	0x20001e80
 800c670:	20002144 	.word	0x20002144

0800c674 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c674:	b480      	push	{r7}
 800c676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c678:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bc80      	pop	{r7}
 800c680:	4770      	bx	lr
	...

0800c684 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c684:	b480      	push	{r7}
 800c686:	b083      	sub	sp, #12
 800c688:	af00      	add	r7, sp, #0
 800c68a:	4603      	mov	r3, r0
 800c68c:	6039      	str	r1, [r7, #0]
 800c68e:	71fb      	strb	r3, [r7, #7]
 800c690:	4613      	mov	r3, r2
 800c692:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c694:	79fb      	ldrb	r3, [r7, #7]
 800c696:	2b23      	cmp	r3, #35	; 0x23
 800c698:	d84a      	bhi.n	800c730 <CDC_Control_FS+0xac>
 800c69a:	a201      	add	r2, pc, #4	; (adr r2, 800c6a0 <CDC_Control_FS+0x1c>)
 800c69c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6a0:	0800c731 	.word	0x0800c731
 800c6a4:	0800c731 	.word	0x0800c731
 800c6a8:	0800c731 	.word	0x0800c731
 800c6ac:	0800c731 	.word	0x0800c731
 800c6b0:	0800c731 	.word	0x0800c731
 800c6b4:	0800c731 	.word	0x0800c731
 800c6b8:	0800c731 	.word	0x0800c731
 800c6bc:	0800c731 	.word	0x0800c731
 800c6c0:	0800c731 	.word	0x0800c731
 800c6c4:	0800c731 	.word	0x0800c731
 800c6c8:	0800c731 	.word	0x0800c731
 800c6cc:	0800c731 	.word	0x0800c731
 800c6d0:	0800c731 	.word	0x0800c731
 800c6d4:	0800c731 	.word	0x0800c731
 800c6d8:	0800c731 	.word	0x0800c731
 800c6dc:	0800c731 	.word	0x0800c731
 800c6e0:	0800c731 	.word	0x0800c731
 800c6e4:	0800c731 	.word	0x0800c731
 800c6e8:	0800c731 	.word	0x0800c731
 800c6ec:	0800c731 	.word	0x0800c731
 800c6f0:	0800c731 	.word	0x0800c731
 800c6f4:	0800c731 	.word	0x0800c731
 800c6f8:	0800c731 	.word	0x0800c731
 800c6fc:	0800c731 	.word	0x0800c731
 800c700:	0800c731 	.word	0x0800c731
 800c704:	0800c731 	.word	0x0800c731
 800c708:	0800c731 	.word	0x0800c731
 800c70c:	0800c731 	.word	0x0800c731
 800c710:	0800c731 	.word	0x0800c731
 800c714:	0800c731 	.word	0x0800c731
 800c718:	0800c731 	.word	0x0800c731
 800c71c:	0800c731 	.word	0x0800c731
 800c720:	0800c731 	.word	0x0800c731
 800c724:	0800c731 	.word	0x0800c731
 800c728:	0800c731 	.word	0x0800c731
 800c72c:	0800c731 	.word	0x0800c731
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c730:	bf00      	nop
  }

  return (USBD_OK);
 800c732:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c734:	4618      	mov	r0, r3
 800c736:	370c      	adds	r7, #12
 800c738:	46bd      	mov	sp, r7
 800c73a:	bc80      	pop	{r7}
 800c73c:	4770      	bx	lr
 800c73e:	bf00      	nop

0800c740 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c74a:	6879      	ldr	r1, [r7, #4]
 800c74c:	4805      	ldr	r0, [pc, #20]	; (800c764 <CDC_Receive_FS+0x24>)
 800c74e:	f7fe f88e 	bl	800a86e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c752:	4804      	ldr	r0, [pc, #16]	; (800c764 <CDC_Receive_FS+0x24>)
 800c754:	f7fe f89e 	bl	800a894 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c758:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3708      	adds	r7, #8
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}
 800c762:	bf00      	nop
 800c764:	20001e80 	.word	0x20001e80

0800c768 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c768:	b480      	push	{r7}
 800c76a:	b083      	sub	sp, #12
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	4603      	mov	r3, r0
 800c770:	6039      	str	r1, [r7, #0]
 800c772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	2212      	movs	r2, #18
 800c778:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c77a:	4b03      	ldr	r3, [pc, #12]	; (800c788 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	370c      	adds	r7, #12
 800c780:	46bd      	mov	sp, r7
 800c782:	bc80      	pop	{r7}
 800c784:	4770      	bx	lr
 800c786:	bf00      	nop
 800c788:	2000018c 	.word	0x2000018c

0800c78c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c78c:	b480      	push	{r7}
 800c78e:	b083      	sub	sp, #12
 800c790:	af00      	add	r7, sp, #0
 800c792:	4603      	mov	r3, r0
 800c794:	6039      	str	r1, [r7, #0]
 800c796:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	2204      	movs	r2, #4
 800c79c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c79e:	4b03      	ldr	r3, [pc, #12]	; (800c7ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	370c      	adds	r7, #12
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bc80      	pop	{r7}
 800c7a8:	4770      	bx	lr
 800c7aa:	bf00      	nop
 800c7ac:	200001a0 	.word	0x200001a0

0800c7b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	6039      	str	r1, [r7, #0]
 800c7ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c7bc:	79fb      	ldrb	r3, [r7, #7]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d105      	bne.n	800c7ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c7c2:	683a      	ldr	r2, [r7, #0]
 800c7c4:	4907      	ldr	r1, [pc, #28]	; (800c7e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800c7c6:	4808      	ldr	r0, [pc, #32]	; (800c7e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800c7c8:	f7ff f884 	bl	800b8d4 <USBD_GetString>
 800c7cc:	e004      	b.n	800c7d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c7ce:	683a      	ldr	r2, [r7, #0]
 800c7d0:	4904      	ldr	r1, [pc, #16]	; (800c7e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800c7d2:	4805      	ldr	r0, [pc, #20]	; (800c7e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800c7d4:	f7ff f87e 	bl	800b8d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c7d8:	4b02      	ldr	r3, [pc, #8]	; (800c7e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c7da:	4618      	mov	r0, r3
 800c7dc:	3708      	adds	r7, #8
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}
 800c7e2:	bf00      	nop
 800c7e4:	20003144 	.word	0x20003144
 800c7e8:	0800d250 	.word	0x0800d250

0800c7ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b082      	sub	sp, #8
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	6039      	str	r1, [r7, #0]
 800c7f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c7f8:	683a      	ldr	r2, [r7, #0]
 800c7fa:	4904      	ldr	r1, [pc, #16]	; (800c80c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c7fc:	4804      	ldr	r0, [pc, #16]	; (800c810 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c7fe:	f7ff f869 	bl	800b8d4 <USBD_GetString>
  return USBD_StrDesc;
 800c802:	4b02      	ldr	r3, [pc, #8]	; (800c80c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c804:	4618      	mov	r0, r3
 800c806:	3708      	adds	r7, #8
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}
 800c80c:	20003144 	.word	0x20003144
 800c810:	0800d264 	.word	0x0800d264

0800c814 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b082      	sub	sp, #8
 800c818:	af00      	add	r7, sp, #0
 800c81a:	4603      	mov	r3, r0
 800c81c:	6039      	str	r1, [r7, #0]
 800c81e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	221a      	movs	r2, #26
 800c824:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c826:	f000 f843 	bl	800c8b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c82a:	4b02      	ldr	r3, [pc, #8]	; (800c834 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	3708      	adds	r7, #8
 800c830:	46bd      	mov	sp, r7
 800c832:	bd80      	pop	{r7, pc}
 800c834:	200001a4 	.word	0x200001a4

0800c838 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	4603      	mov	r3, r0
 800c840:	6039      	str	r1, [r7, #0]
 800c842:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c844:	79fb      	ldrb	r3, [r7, #7]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d105      	bne.n	800c856 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c84a:	683a      	ldr	r2, [r7, #0]
 800c84c:	4907      	ldr	r1, [pc, #28]	; (800c86c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c84e:	4808      	ldr	r0, [pc, #32]	; (800c870 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c850:	f7ff f840 	bl	800b8d4 <USBD_GetString>
 800c854:	e004      	b.n	800c860 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c856:	683a      	ldr	r2, [r7, #0]
 800c858:	4904      	ldr	r1, [pc, #16]	; (800c86c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c85a:	4805      	ldr	r0, [pc, #20]	; (800c870 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c85c:	f7ff f83a 	bl	800b8d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c860:	4b02      	ldr	r3, [pc, #8]	; (800c86c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c862:	4618      	mov	r0, r3
 800c864:	3708      	adds	r7, #8
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	20003144 	.word	0x20003144
 800c870:	0800d278 	.word	0x0800d278

0800c874 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af00      	add	r7, sp, #0
 800c87a:	4603      	mov	r3, r0
 800c87c:	6039      	str	r1, [r7, #0]
 800c87e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c880:	79fb      	ldrb	r3, [r7, #7]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d105      	bne.n	800c892 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	4907      	ldr	r1, [pc, #28]	; (800c8a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c88a:	4808      	ldr	r0, [pc, #32]	; (800c8ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c88c:	f7ff f822 	bl	800b8d4 <USBD_GetString>
 800c890:	e004      	b.n	800c89c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c892:	683a      	ldr	r2, [r7, #0]
 800c894:	4904      	ldr	r1, [pc, #16]	; (800c8a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c896:	4805      	ldr	r0, [pc, #20]	; (800c8ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c898:	f7ff f81c 	bl	800b8d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c89c:	4b02      	ldr	r3, [pc, #8]	; (800c8a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3708      	adds	r7, #8
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop
 800c8a8:	20003144 	.word	0x20003144
 800c8ac:	0800d284 	.word	0x0800d284

0800c8b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b084      	sub	sp, #16
 800c8b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c8b6:	4b0f      	ldr	r3, [pc, #60]	; (800c8f4 <Get_SerialNum+0x44>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c8bc:	4b0e      	ldr	r3, [pc, #56]	; (800c8f8 <Get_SerialNum+0x48>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c8c2:	4b0e      	ldr	r3, [pc, #56]	; (800c8fc <Get_SerialNum+0x4c>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d009      	beq.n	800c8ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c8d6:	2208      	movs	r2, #8
 800c8d8:	4909      	ldr	r1, [pc, #36]	; (800c900 <Get_SerialNum+0x50>)
 800c8da:	68f8      	ldr	r0, [r7, #12]
 800c8dc:	f000 f814 	bl	800c908 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c8e0:	2204      	movs	r2, #4
 800c8e2:	4908      	ldr	r1, [pc, #32]	; (800c904 <Get_SerialNum+0x54>)
 800c8e4:	68b8      	ldr	r0, [r7, #8]
 800c8e6:	f000 f80f 	bl	800c908 <IntToUnicode>
  }
}
 800c8ea:	bf00      	nop
 800c8ec:	3710      	adds	r7, #16
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	1fff7a10 	.word	0x1fff7a10
 800c8f8:	1fff7a14 	.word	0x1fff7a14
 800c8fc:	1fff7a18 	.word	0x1fff7a18
 800c900:	200001a6 	.word	0x200001a6
 800c904:	200001b6 	.word	0x200001b6

0800c908 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c908:	b480      	push	{r7}
 800c90a:	b087      	sub	sp, #28
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	60b9      	str	r1, [r7, #8]
 800c912:	4613      	mov	r3, r2
 800c914:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c916:	2300      	movs	r3, #0
 800c918:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c91a:	2300      	movs	r3, #0
 800c91c:	75fb      	strb	r3, [r7, #23]
 800c91e:	e027      	b.n	800c970 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	0f1b      	lsrs	r3, r3, #28
 800c924:	2b09      	cmp	r3, #9
 800c926:	d80b      	bhi.n	800c940 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	0f1b      	lsrs	r3, r3, #28
 800c92c:	b2da      	uxtb	r2, r3
 800c92e:	7dfb      	ldrb	r3, [r7, #23]
 800c930:	005b      	lsls	r3, r3, #1
 800c932:	4619      	mov	r1, r3
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	440b      	add	r3, r1
 800c938:	3230      	adds	r2, #48	; 0x30
 800c93a:	b2d2      	uxtb	r2, r2
 800c93c:	701a      	strb	r2, [r3, #0]
 800c93e:	e00a      	b.n	800c956 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	0f1b      	lsrs	r3, r3, #28
 800c944:	b2da      	uxtb	r2, r3
 800c946:	7dfb      	ldrb	r3, [r7, #23]
 800c948:	005b      	lsls	r3, r3, #1
 800c94a:	4619      	mov	r1, r3
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	440b      	add	r3, r1
 800c950:	3237      	adds	r2, #55	; 0x37
 800c952:	b2d2      	uxtb	r2, r2
 800c954:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	011b      	lsls	r3, r3, #4
 800c95a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c95c:	7dfb      	ldrb	r3, [r7, #23]
 800c95e:	005b      	lsls	r3, r3, #1
 800c960:	3301      	adds	r3, #1
 800c962:	68ba      	ldr	r2, [r7, #8]
 800c964:	4413      	add	r3, r2
 800c966:	2200      	movs	r2, #0
 800c968:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c96a:	7dfb      	ldrb	r3, [r7, #23]
 800c96c:	3301      	adds	r3, #1
 800c96e:	75fb      	strb	r3, [r7, #23]
 800c970:	7dfa      	ldrb	r2, [r7, #23]
 800c972:	79fb      	ldrb	r3, [r7, #7]
 800c974:	429a      	cmp	r2, r3
 800c976:	d3d3      	bcc.n	800c920 <IntToUnicode+0x18>
  }
}
 800c978:	bf00      	nop
 800c97a:	bf00      	nop
 800c97c:	371c      	adds	r7, #28
 800c97e:	46bd      	mov	sp, r7
 800c980:	bc80      	pop	{r7}
 800c982:	4770      	bx	lr

0800c984 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b08a      	sub	sp, #40	; 0x28
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c98c:	f107 0314 	add.w	r3, r7, #20
 800c990:	2200      	movs	r2, #0
 800c992:	601a      	str	r2, [r3, #0]
 800c994:	605a      	str	r2, [r3, #4]
 800c996:	609a      	str	r2, [r3, #8]
 800c998:	60da      	str	r2, [r3, #12]
 800c99a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c9a4:	d147      	bne.n	800ca36 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	613b      	str	r3, [r7, #16]
 800c9aa:	4b25      	ldr	r3, [pc, #148]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800c9ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ae:	4a24      	ldr	r2, [pc, #144]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800c9b0:	f043 0301 	orr.w	r3, r3, #1
 800c9b4:	6313      	str	r3, [r2, #48]	; 0x30
 800c9b6:	4b22      	ldr	r3, [pc, #136]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800c9b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ba:	f003 0301 	and.w	r3, r3, #1
 800c9be:	613b      	str	r3, [r7, #16]
 800c9c0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c9c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c9c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c9d0:	f107 0314 	add.w	r3, r7, #20
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	481b      	ldr	r0, [pc, #108]	; (800ca44 <HAL_PCD_MspInit+0xc0>)
 800c9d8:	f7f5 fe2c 	bl	8002634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c9dc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c9e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9e2:	2302      	movs	r3, #2
 800c9e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c9ea:	2303      	movs	r3, #3
 800c9ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c9ee:	230a      	movs	r3, #10
 800c9f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c9f2:	f107 0314 	add.w	r3, r7, #20
 800c9f6:	4619      	mov	r1, r3
 800c9f8:	4812      	ldr	r0, [pc, #72]	; (800ca44 <HAL_PCD_MspInit+0xc0>)
 800c9fa:	f7f5 fe1b 	bl	8002634 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c9fe:	4b10      	ldr	r3, [pc, #64]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800ca00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca02:	4a0f      	ldr	r2, [pc, #60]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800ca04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca08:	6353      	str	r3, [r2, #52]	; 0x34
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	60fb      	str	r3, [r7, #12]
 800ca0e:	4b0c      	ldr	r3, [pc, #48]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800ca10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca12:	4a0b      	ldr	r2, [pc, #44]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800ca14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ca18:	6453      	str	r3, [r2, #68]	; 0x44
 800ca1a:	4b09      	ldr	r3, [pc, #36]	; (800ca40 <HAL_PCD_MspInit+0xbc>)
 800ca1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ca22:	60fb      	str	r3, [r7, #12]
 800ca24:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ca26:	2200      	movs	r2, #0
 800ca28:	2100      	movs	r1, #0
 800ca2a:	2043      	movs	r0, #67	; 0x43
 800ca2c:	f7f5 f953 	bl	8001cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ca30:	2043      	movs	r0, #67	; 0x43
 800ca32:	f7f5 f96c 	bl	8001d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ca36:	bf00      	nop
 800ca38:	3728      	adds	r7, #40	; 0x28
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	40023800 	.word	0x40023800
 800ca44:	40020000 	.word	0x40020000

0800ca48 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ca5c:	4619      	mov	r1, r3
 800ca5e:	4610      	mov	r0, r2
 800ca60:	f7fd ffce 	bl	800aa00 <USBD_LL_SetupStage>
}
 800ca64:	bf00      	nop
 800ca66:	3708      	adds	r7, #8
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}

0800ca6c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b082      	sub	sp, #8
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	460b      	mov	r3, r1
 800ca76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800ca7e:	78fa      	ldrb	r2, [r7, #3]
 800ca80:	6879      	ldr	r1, [r7, #4]
 800ca82:	4613      	mov	r3, r2
 800ca84:	00db      	lsls	r3, r3, #3
 800ca86:	1a9b      	subs	r3, r3, r2
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	440b      	add	r3, r1
 800ca8c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	78fb      	ldrb	r3, [r7, #3]
 800ca94:	4619      	mov	r1, r3
 800ca96:	f7fe f800 	bl	800aa9a <USBD_LL_DataOutStage>
}
 800ca9a:	bf00      	nop
 800ca9c:	3708      	adds	r7, #8
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b082      	sub	sp, #8
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
 800caaa:	460b      	mov	r3, r1
 800caac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800cab4:	78fa      	ldrb	r2, [r7, #3]
 800cab6:	6879      	ldr	r1, [r7, #4]
 800cab8:	4613      	mov	r3, r2
 800caba:	00db      	lsls	r3, r3, #3
 800cabc:	1a9b      	subs	r3, r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	440b      	add	r3, r1
 800cac2:	3348      	adds	r3, #72	; 0x48
 800cac4:	681a      	ldr	r2, [r3, #0]
 800cac6:	78fb      	ldrb	r3, [r7, #3]
 800cac8:	4619      	mov	r1, r3
 800caca:	f7fe f857 	bl	800ab7c <USBD_LL_DataInStage>
}
 800cace:	bf00      	nop
 800cad0:	3708      	adds	r7, #8
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b082      	sub	sp, #8
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cae4:	4618      	mov	r0, r3
 800cae6:	f7fe f967 	bl	800adb8 <USBD_LL_SOF>
}
 800caea:	bf00      	nop
 800caec:	3708      	adds	r7, #8
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}

0800caf2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800caf2:	b580      	push	{r7, lr}
 800caf4:	b084      	sub	sp, #16
 800caf6:	af00      	add	r7, sp, #0
 800caf8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cafa:	2301      	movs	r3, #1
 800cafc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	68db      	ldr	r3, [r3, #12]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d102      	bne.n	800cb0c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cb06:	2300      	movs	r3, #0
 800cb08:	73fb      	strb	r3, [r7, #15]
 800cb0a:	e008      	b.n	800cb1e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	68db      	ldr	r3, [r3, #12]
 800cb10:	2b02      	cmp	r3, #2
 800cb12:	d102      	bne.n	800cb1a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cb14:	2301      	movs	r3, #1
 800cb16:	73fb      	strb	r3, [r7, #15]
 800cb18:	e001      	b.n	800cb1e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cb1a:	f7f4 f891 	bl	8000c40 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cb24:	7bfa      	ldrb	r2, [r7, #15]
 800cb26:	4611      	mov	r1, r2
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f7fe f90d 	bl	800ad48 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cb34:	4618      	mov	r0, r3
 800cb36:	f7fe f8c6 	bl	800acc6 <USBD_LL_Reset>
}
 800cb3a:	bf00      	nop
 800cb3c:	3710      	adds	r7, #16
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}
	...

0800cb44 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b082      	sub	sp, #8
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cb52:	4618      	mov	r0, r3
 800cb54:	f7fe f907 	bl	800ad66 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	687a      	ldr	r2, [r7, #4]
 800cb64:	6812      	ldr	r2, [r2, #0]
 800cb66:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cb6a:	f043 0301 	orr.w	r3, r3, #1
 800cb6e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6a1b      	ldr	r3, [r3, #32]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d005      	beq.n	800cb84 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cb78:	4b04      	ldr	r3, [pc, #16]	; (800cb8c <HAL_PCD_SuspendCallback+0x48>)
 800cb7a:	691b      	ldr	r3, [r3, #16]
 800cb7c:	4a03      	ldr	r2, [pc, #12]	; (800cb8c <HAL_PCD_SuspendCallback+0x48>)
 800cb7e:	f043 0306 	orr.w	r3, r3, #6
 800cb82:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cb84:	bf00      	nop
 800cb86:	3708      	adds	r7, #8
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	e000ed00 	.word	0xe000ed00

0800cb90 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b082      	sub	sp, #8
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f7fe f8f5 	bl	800ad8e <USBD_LL_Resume>
}
 800cba4:	bf00      	nop
 800cba6:	3708      	adds	r7, #8
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}

0800cbac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cbbe:	78fa      	ldrb	r2, [r7, #3]
 800cbc0:	4611      	mov	r1, r2
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f7fe f91e 	bl	800ae04 <USBD_LL_IsoOUTIncomplete>
}
 800cbc8:	bf00      	nop
 800cbca:	3708      	adds	r7, #8
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
 800cbd8:	460b      	mov	r3, r1
 800cbda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cbe2:	78fa      	ldrb	r2, [r7, #3]
 800cbe4:	4611      	mov	r1, r2
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f7fe f900 	bl	800adec <USBD_LL_IsoINIncomplete>
}
 800cbec:	bf00      	nop
 800cbee:	3708      	adds	r7, #8
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}

0800cbf4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b082      	sub	sp, #8
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7fe f90a 	bl	800ae1c <USBD_LL_DevConnected>
}
 800cc08:	bf00      	nop
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b082      	sub	sp, #8
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7fe f906 	bl	800ae30 <USBD_LL_DevDisconnected>
}
 800cc24:	bf00      	nop
 800cc26:	3708      	adds	r7, #8
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	bd80      	pop	{r7, pc}

0800cc2c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b082      	sub	sp, #8
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d139      	bne.n	800ccb0 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cc3c:	4a1f      	ldr	r2, [pc, #124]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	4a1d      	ldr	r2, [pc, #116]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc48:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cc4c:	4b1b      	ldr	r3, [pc, #108]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc4e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800cc52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800cc54:	4b19      	ldr	r3, [pc, #100]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc56:	2204      	movs	r2, #4
 800cc58:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800cc5a:	4b18      	ldr	r3, [pc, #96]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc5c:	2202      	movs	r2, #2
 800cc5e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cc60:	4b16      	ldr	r3, [pc, #88]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc62:	2200      	movs	r2, #0
 800cc64:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cc66:	4b15      	ldr	r3, [pc, #84]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc68:	2202      	movs	r2, #2
 800cc6a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cc6c:	4b13      	ldr	r3, [pc, #76]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc6e:	2200      	movs	r2, #0
 800cc70:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800cc72:	4b12      	ldr	r3, [pc, #72]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc74:	2200      	movs	r2, #0
 800cc76:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800cc78:	4b10      	ldr	r3, [pc, #64]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800cc7e:	4b0f      	ldr	r3, [pc, #60]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc80:	2200      	movs	r2, #0
 800cc82:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cc84:	480d      	ldr	r0, [pc, #52]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc86:	f7f6 f8e5 	bl	8002e54 <HAL_PCD_Init>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d001      	beq.n	800cc94 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800cc90:	f7f3 ffd6 	bl	8000c40 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800cc94:	2180      	movs	r1, #128	; 0x80
 800cc96:	4809      	ldr	r0, [pc, #36]	; (800ccbc <USBD_LL_Init+0x90>)
 800cc98:	f7f7 fa22 	bl	80040e0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cc9c:	2240      	movs	r2, #64	; 0x40
 800cc9e:	2100      	movs	r1, #0
 800cca0:	4806      	ldr	r0, [pc, #24]	; (800ccbc <USBD_LL_Init+0x90>)
 800cca2:	f7f7 f9d7 	bl	8004054 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cca6:	2280      	movs	r2, #128	; 0x80
 800cca8:	2101      	movs	r1, #1
 800ccaa:	4804      	ldr	r0, [pc, #16]	; (800ccbc <USBD_LL_Init+0x90>)
 800ccac:	f7f7 f9d2 	bl	8004054 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ccb0:	2300      	movs	r3, #0
}
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	3708      	adds	r7, #8
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}
 800ccba:	bf00      	nop
 800ccbc:	20003344 	.word	0x20003344

0800ccc0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b084      	sub	sp, #16
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cccc:	2300      	movs	r3, #0
 800ccce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	f7f6 f9d9 	bl	800308e <HAL_PCD_Start>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cce0:	7bfb      	ldrb	r3, [r7, #15]
 800cce2:	4618      	mov	r0, r3
 800cce4:	f000 f92e 	bl	800cf44 <USBD_Get_USB_Status>
 800cce8:	4603      	mov	r3, r0
 800ccea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ccec:	7bbb      	ldrb	r3, [r7, #14]
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3710      	adds	r7, #16
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}

0800ccf6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ccf6:	b580      	push	{r7, lr}
 800ccf8:	b084      	sub	sp, #16
 800ccfa:	af00      	add	r7, sp, #0
 800ccfc:	6078      	str	r0, [r7, #4]
 800ccfe:	4608      	mov	r0, r1
 800cd00:	4611      	mov	r1, r2
 800cd02:	461a      	mov	r2, r3
 800cd04:	4603      	mov	r3, r0
 800cd06:	70fb      	strb	r3, [r7, #3]
 800cd08:	460b      	mov	r3, r1
 800cd0a:	70bb      	strb	r3, [r7, #2]
 800cd0c:	4613      	mov	r3, r2
 800cd0e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd10:	2300      	movs	r3, #0
 800cd12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd14:	2300      	movs	r3, #0
 800cd16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cd1e:	78bb      	ldrb	r3, [r7, #2]
 800cd20:	883a      	ldrh	r2, [r7, #0]
 800cd22:	78f9      	ldrb	r1, [r7, #3]
 800cd24:	f7f6 fd9e 	bl	8003864 <HAL_PCD_EP_Open>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd2c:	7bfb      	ldrb	r3, [r7, #15]
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f000 f908 	bl	800cf44 <USBD_Get_USB_Status>
 800cd34:	4603      	mov	r3, r0
 800cd36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd38:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}

0800cd42 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd42:	b580      	push	{r7, lr}
 800cd44:	b084      	sub	sp, #16
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	6078      	str	r0, [r7, #4]
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cd5c:	78fa      	ldrb	r2, [r7, #3]
 800cd5e:	4611      	mov	r1, r2
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7f6 fde7 	bl	8003934 <HAL_PCD_EP_Close>
 800cd66:	4603      	mov	r3, r0
 800cd68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd6a:	7bfb      	ldrb	r3, [r7, #15]
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f000 f8e9 	bl	800cf44 <USBD_Get_USB_Status>
 800cd72:	4603      	mov	r3, r0
 800cd74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd76:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd78:	4618      	mov	r0, r3
 800cd7a:	3710      	adds	r7, #16
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	bd80      	pop	{r7, pc}

0800cd80 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b084      	sub	sp, #16
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd90:	2300      	movs	r3, #0
 800cd92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cd9a:	78fa      	ldrb	r2, [r7, #3]
 800cd9c:	4611      	mov	r1, r2
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f7f6 febe 	bl	8003b20 <HAL_PCD_EP_SetStall>
 800cda4:	4603      	mov	r3, r0
 800cda6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cda8:	7bfb      	ldrb	r3, [r7, #15]
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f000 f8ca 	bl	800cf44 <USBD_Get_USB_Status>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdb4:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3710      	adds	r7, #16
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}

0800cdbe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cdbe:	b580      	push	{r7, lr}
 800cdc0:	b084      	sub	sp, #16
 800cdc2:	af00      	add	r7, sp, #0
 800cdc4:	6078      	str	r0, [r7, #4]
 800cdc6:	460b      	mov	r3, r1
 800cdc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cdca:	2300      	movs	r3, #0
 800cdcc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cdd8:	78fa      	ldrb	r2, [r7, #3]
 800cdda:	4611      	mov	r1, r2
 800cddc:	4618      	mov	r0, r3
 800cdde:	f7f6 ff03 	bl	8003be8 <HAL_PCD_EP_ClrStall>
 800cde2:	4603      	mov	r3, r0
 800cde4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cde6:	7bfb      	ldrb	r3, [r7, #15]
 800cde8:	4618      	mov	r0, r3
 800cdea:	f000 f8ab 	bl	800cf44 <USBD_Get_USB_Status>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdf2:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	3710      	adds	r7, #16
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}

0800cdfc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	b085      	sub	sp, #20
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	460b      	mov	r3, r1
 800ce06:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ce0e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ce10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	da0b      	bge.n	800ce30 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ce18:	78fb      	ldrb	r3, [r7, #3]
 800ce1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce1e:	68f9      	ldr	r1, [r7, #12]
 800ce20:	4613      	mov	r3, r2
 800ce22:	00db      	lsls	r3, r3, #3
 800ce24:	1a9b      	subs	r3, r3, r2
 800ce26:	009b      	lsls	r3, r3, #2
 800ce28:	440b      	add	r3, r1
 800ce2a:	333e      	adds	r3, #62	; 0x3e
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	e00b      	b.n	800ce48 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ce30:	78fb      	ldrb	r3, [r7, #3]
 800ce32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce36:	68f9      	ldr	r1, [r7, #12]
 800ce38:	4613      	mov	r3, r2
 800ce3a:	00db      	lsls	r3, r3, #3
 800ce3c:	1a9b      	subs	r3, r3, r2
 800ce3e:	009b      	lsls	r3, r3, #2
 800ce40:	440b      	add	r3, r1
 800ce42:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ce46:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3714      	adds	r7, #20
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bc80      	pop	{r7}
 800ce50:	4770      	bx	lr

0800ce52 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ce52:	b580      	push	{r7, lr}
 800ce54:	b084      	sub	sp, #16
 800ce56:	af00      	add	r7, sp, #0
 800ce58:	6078      	str	r0, [r7, #4]
 800ce5a:	460b      	mov	r3, r1
 800ce5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce62:	2300      	movs	r3, #0
 800ce64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ce6c:	78fa      	ldrb	r2, [r7, #3]
 800ce6e:	4611      	mov	r1, r2
 800ce70:	4618      	mov	r0, r3
 800ce72:	f7f6 fcd2 	bl	800381a <HAL_PCD_SetAddress>
 800ce76:	4603      	mov	r3, r0
 800ce78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce7a:	7bfb      	ldrb	r3, [r7, #15]
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f000 f861 	bl	800cf44 <USBD_Get_USB_Status>
 800ce82:	4603      	mov	r3, r0
 800ce84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce86:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	3710      	adds	r7, #16
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b086      	sub	sp, #24
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	60f8      	str	r0, [r7, #12]
 800ce98:	607a      	str	r2, [r7, #4]
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	72fb      	strb	r3, [r7, #11]
 800cea0:	4613      	mov	r3, r2
 800cea2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cea4:	2300      	movs	r3, #0
 800cea6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ceb2:	893b      	ldrh	r3, [r7, #8]
 800ceb4:	7af9      	ldrb	r1, [r7, #11]
 800ceb6:	687a      	ldr	r2, [r7, #4]
 800ceb8:	f7f6 fde8 	bl	8003a8c <HAL_PCD_EP_Transmit>
 800cebc:	4603      	mov	r3, r0
 800cebe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cec0:	7dfb      	ldrb	r3, [r7, #23]
 800cec2:	4618      	mov	r0, r3
 800cec4:	f000 f83e 	bl	800cf44 <USBD_Get_USB_Status>
 800cec8:	4603      	mov	r3, r0
 800ceca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cecc:	7dbb      	ldrb	r3, [r7, #22]
}
 800cece:	4618      	mov	r0, r3
 800ced0:	3718      	adds	r7, #24
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}

0800ced6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ced6:	b580      	push	{r7, lr}
 800ced8:	b086      	sub	sp, #24
 800ceda:	af00      	add	r7, sp, #0
 800cedc:	60f8      	str	r0, [r7, #12]
 800cede:	607a      	str	r2, [r7, #4]
 800cee0:	461a      	mov	r2, r3
 800cee2:	460b      	mov	r3, r1
 800cee4:	72fb      	strb	r3, [r7, #11]
 800cee6:	4613      	mov	r3, r2
 800cee8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ceea:	2300      	movs	r3, #0
 800ceec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ceee:	2300      	movs	r3, #0
 800cef0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cef8:	893b      	ldrh	r3, [r7, #8]
 800cefa:	7af9      	ldrb	r1, [r7, #11]
 800cefc:	687a      	ldr	r2, [r7, #4]
 800cefe:	f7f6 fd63 	bl	80039c8 <HAL_PCD_EP_Receive>
 800cf02:	4603      	mov	r3, r0
 800cf04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf06:	7dfb      	ldrb	r3, [r7, #23]
 800cf08:	4618      	mov	r0, r3
 800cf0a:	f000 f81b 	bl	800cf44 <USBD_Get_USB_Status>
 800cf0e:	4603      	mov	r3, r0
 800cf10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf12:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf14:	4618      	mov	r0, r3
 800cf16:	3718      	adds	r7, #24
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	bd80      	pop	{r7, pc}

0800cf1c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
 800cf24:	460b      	mov	r3, r1
 800cf26:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf2e:	78fa      	ldrb	r2, [r7, #3]
 800cf30:	4611      	mov	r1, r2
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7f6 fd93 	bl	8003a5e <HAL_PCD_EP_GetRxCount>
 800cf38:	4603      	mov	r3, r0
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3708      	adds	r7, #8
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}
	...

0800cf44 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cf52:	79fb      	ldrb	r3, [r7, #7]
 800cf54:	2b03      	cmp	r3, #3
 800cf56:	d817      	bhi.n	800cf88 <USBD_Get_USB_Status+0x44>
 800cf58:	a201      	add	r2, pc, #4	; (adr r2, 800cf60 <USBD_Get_USB_Status+0x1c>)
 800cf5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf5e:	bf00      	nop
 800cf60:	0800cf71 	.word	0x0800cf71
 800cf64:	0800cf77 	.word	0x0800cf77
 800cf68:	0800cf7d 	.word	0x0800cf7d
 800cf6c:	0800cf83 	.word	0x0800cf83
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cf70:	2300      	movs	r3, #0
 800cf72:	73fb      	strb	r3, [r7, #15]
    break;
 800cf74:	e00b      	b.n	800cf8e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cf76:	2302      	movs	r3, #2
 800cf78:	73fb      	strb	r3, [r7, #15]
    break;
 800cf7a:	e008      	b.n	800cf8e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	73fb      	strb	r3, [r7, #15]
    break;
 800cf80:	e005      	b.n	800cf8e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cf82:	2302      	movs	r3, #2
 800cf84:	73fb      	strb	r3, [r7, #15]
    break;
 800cf86:	e002      	b.n	800cf8e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cf88:	2302      	movs	r3, #2
 800cf8a:	73fb      	strb	r3, [r7, #15]
    break;
 800cf8c:	bf00      	nop
  }
  return usb_status;
 800cf8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3714      	adds	r7, #20
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bc80      	pop	{r7}
 800cf98:	4770      	bx	lr
 800cf9a:	bf00      	nop

0800cf9c <malloc>:
 800cf9c:	4b02      	ldr	r3, [pc, #8]	; (800cfa8 <malloc+0xc>)
 800cf9e:	4601      	mov	r1, r0
 800cfa0:	6818      	ldr	r0, [r3, #0]
 800cfa2:	f000 b82b 	b.w	800cffc <_malloc_r>
 800cfa6:	bf00      	nop
 800cfa8:	2000020c 	.word	0x2000020c

0800cfac <free>:
 800cfac:	4b02      	ldr	r3, [pc, #8]	; (800cfb8 <free+0xc>)
 800cfae:	4601      	mov	r1, r0
 800cfb0:	6818      	ldr	r0, [r3, #0]
 800cfb2:	f000 b8f3 	b.w	800d19c <_free_r>
 800cfb6:	bf00      	nop
 800cfb8:	2000020c 	.word	0x2000020c

0800cfbc <sbrk_aligned>:
 800cfbc:	b570      	push	{r4, r5, r6, lr}
 800cfbe:	4e0e      	ldr	r6, [pc, #56]	; (800cff8 <sbrk_aligned+0x3c>)
 800cfc0:	460c      	mov	r4, r1
 800cfc2:	6831      	ldr	r1, [r6, #0]
 800cfc4:	4605      	mov	r5, r0
 800cfc6:	b911      	cbnz	r1, 800cfce <sbrk_aligned+0x12>
 800cfc8:	f000 f8ac 	bl	800d124 <_sbrk_r>
 800cfcc:	6030      	str	r0, [r6, #0]
 800cfce:	4621      	mov	r1, r4
 800cfd0:	4628      	mov	r0, r5
 800cfd2:	f000 f8a7 	bl	800d124 <_sbrk_r>
 800cfd6:	1c43      	adds	r3, r0, #1
 800cfd8:	d00a      	beq.n	800cff0 <sbrk_aligned+0x34>
 800cfda:	1cc4      	adds	r4, r0, #3
 800cfdc:	f024 0403 	bic.w	r4, r4, #3
 800cfe0:	42a0      	cmp	r0, r4
 800cfe2:	d007      	beq.n	800cff4 <sbrk_aligned+0x38>
 800cfe4:	1a21      	subs	r1, r4, r0
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	f000 f89c 	bl	800d124 <_sbrk_r>
 800cfec:	3001      	adds	r0, #1
 800cfee:	d101      	bne.n	800cff4 <sbrk_aligned+0x38>
 800cff0:	f04f 34ff 	mov.w	r4, #4294967295
 800cff4:	4620      	mov	r0, r4
 800cff6:	bd70      	pop	{r4, r5, r6, pc}
 800cff8:	20003748 	.word	0x20003748

0800cffc <_malloc_r>:
 800cffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d000:	1ccd      	adds	r5, r1, #3
 800d002:	f025 0503 	bic.w	r5, r5, #3
 800d006:	3508      	adds	r5, #8
 800d008:	2d0c      	cmp	r5, #12
 800d00a:	bf38      	it	cc
 800d00c:	250c      	movcc	r5, #12
 800d00e:	2d00      	cmp	r5, #0
 800d010:	4607      	mov	r7, r0
 800d012:	db01      	blt.n	800d018 <_malloc_r+0x1c>
 800d014:	42a9      	cmp	r1, r5
 800d016:	d905      	bls.n	800d024 <_malloc_r+0x28>
 800d018:	230c      	movs	r3, #12
 800d01a:	2600      	movs	r6, #0
 800d01c:	603b      	str	r3, [r7, #0]
 800d01e:	4630      	mov	r0, r6
 800d020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d024:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d0f8 <_malloc_r+0xfc>
 800d028:	f000 f868 	bl	800d0fc <__malloc_lock>
 800d02c:	f8d8 3000 	ldr.w	r3, [r8]
 800d030:	461c      	mov	r4, r3
 800d032:	bb5c      	cbnz	r4, 800d08c <_malloc_r+0x90>
 800d034:	4629      	mov	r1, r5
 800d036:	4638      	mov	r0, r7
 800d038:	f7ff ffc0 	bl	800cfbc <sbrk_aligned>
 800d03c:	1c43      	adds	r3, r0, #1
 800d03e:	4604      	mov	r4, r0
 800d040:	d155      	bne.n	800d0ee <_malloc_r+0xf2>
 800d042:	f8d8 4000 	ldr.w	r4, [r8]
 800d046:	4626      	mov	r6, r4
 800d048:	2e00      	cmp	r6, #0
 800d04a:	d145      	bne.n	800d0d8 <_malloc_r+0xdc>
 800d04c:	2c00      	cmp	r4, #0
 800d04e:	d048      	beq.n	800d0e2 <_malloc_r+0xe6>
 800d050:	6823      	ldr	r3, [r4, #0]
 800d052:	4631      	mov	r1, r6
 800d054:	4638      	mov	r0, r7
 800d056:	eb04 0903 	add.w	r9, r4, r3
 800d05a:	f000 f863 	bl	800d124 <_sbrk_r>
 800d05e:	4581      	cmp	r9, r0
 800d060:	d13f      	bne.n	800d0e2 <_malloc_r+0xe6>
 800d062:	6821      	ldr	r1, [r4, #0]
 800d064:	4638      	mov	r0, r7
 800d066:	1a6d      	subs	r5, r5, r1
 800d068:	4629      	mov	r1, r5
 800d06a:	f7ff ffa7 	bl	800cfbc <sbrk_aligned>
 800d06e:	3001      	adds	r0, #1
 800d070:	d037      	beq.n	800d0e2 <_malloc_r+0xe6>
 800d072:	6823      	ldr	r3, [r4, #0]
 800d074:	442b      	add	r3, r5
 800d076:	6023      	str	r3, [r4, #0]
 800d078:	f8d8 3000 	ldr.w	r3, [r8]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d038      	beq.n	800d0f2 <_malloc_r+0xf6>
 800d080:	685a      	ldr	r2, [r3, #4]
 800d082:	42a2      	cmp	r2, r4
 800d084:	d12b      	bne.n	800d0de <_malloc_r+0xe2>
 800d086:	2200      	movs	r2, #0
 800d088:	605a      	str	r2, [r3, #4]
 800d08a:	e00f      	b.n	800d0ac <_malloc_r+0xb0>
 800d08c:	6822      	ldr	r2, [r4, #0]
 800d08e:	1b52      	subs	r2, r2, r5
 800d090:	d41f      	bmi.n	800d0d2 <_malloc_r+0xd6>
 800d092:	2a0b      	cmp	r2, #11
 800d094:	d917      	bls.n	800d0c6 <_malloc_r+0xca>
 800d096:	1961      	adds	r1, r4, r5
 800d098:	42a3      	cmp	r3, r4
 800d09a:	6025      	str	r5, [r4, #0]
 800d09c:	bf18      	it	ne
 800d09e:	6059      	strne	r1, [r3, #4]
 800d0a0:	6863      	ldr	r3, [r4, #4]
 800d0a2:	bf08      	it	eq
 800d0a4:	f8c8 1000 	streq.w	r1, [r8]
 800d0a8:	5162      	str	r2, [r4, r5]
 800d0aa:	604b      	str	r3, [r1, #4]
 800d0ac:	4638      	mov	r0, r7
 800d0ae:	f104 060b 	add.w	r6, r4, #11
 800d0b2:	f000 f829 	bl	800d108 <__malloc_unlock>
 800d0b6:	f026 0607 	bic.w	r6, r6, #7
 800d0ba:	1d23      	adds	r3, r4, #4
 800d0bc:	1af2      	subs	r2, r6, r3
 800d0be:	d0ae      	beq.n	800d01e <_malloc_r+0x22>
 800d0c0:	1b9b      	subs	r3, r3, r6
 800d0c2:	50a3      	str	r3, [r4, r2]
 800d0c4:	e7ab      	b.n	800d01e <_malloc_r+0x22>
 800d0c6:	42a3      	cmp	r3, r4
 800d0c8:	6862      	ldr	r2, [r4, #4]
 800d0ca:	d1dd      	bne.n	800d088 <_malloc_r+0x8c>
 800d0cc:	f8c8 2000 	str.w	r2, [r8]
 800d0d0:	e7ec      	b.n	800d0ac <_malloc_r+0xb0>
 800d0d2:	4623      	mov	r3, r4
 800d0d4:	6864      	ldr	r4, [r4, #4]
 800d0d6:	e7ac      	b.n	800d032 <_malloc_r+0x36>
 800d0d8:	4634      	mov	r4, r6
 800d0da:	6876      	ldr	r6, [r6, #4]
 800d0dc:	e7b4      	b.n	800d048 <_malloc_r+0x4c>
 800d0de:	4613      	mov	r3, r2
 800d0e0:	e7cc      	b.n	800d07c <_malloc_r+0x80>
 800d0e2:	230c      	movs	r3, #12
 800d0e4:	4638      	mov	r0, r7
 800d0e6:	603b      	str	r3, [r7, #0]
 800d0e8:	f000 f80e 	bl	800d108 <__malloc_unlock>
 800d0ec:	e797      	b.n	800d01e <_malloc_r+0x22>
 800d0ee:	6025      	str	r5, [r4, #0]
 800d0f0:	e7dc      	b.n	800d0ac <_malloc_r+0xb0>
 800d0f2:	605b      	str	r3, [r3, #4]
 800d0f4:	deff      	udf	#255	; 0xff
 800d0f6:	bf00      	nop
 800d0f8:	20003744 	.word	0x20003744

0800d0fc <__malloc_lock>:
 800d0fc:	4801      	ldr	r0, [pc, #4]	; (800d104 <__malloc_lock+0x8>)
 800d0fe:	f000 b84b 	b.w	800d198 <__retarget_lock_acquire_recursive>
 800d102:	bf00      	nop
 800d104:	20003888 	.word	0x20003888

0800d108 <__malloc_unlock>:
 800d108:	4801      	ldr	r0, [pc, #4]	; (800d110 <__malloc_unlock+0x8>)
 800d10a:	f000 b846 	b.w	800d19a <__retarget_lock_release_recursive>
 800d10e:	bf00      	nop
 800d110:	20003888 	.word	0x20003888

0800d114 <memset>:
 800d114:	4603      	mov	r3, r0
 800d116:	4402      	add	r2, r0
 800d118:	4293      	cmp	r3, r2
 800d11a:	d100      	bne.n	800d11e <memset+0xa>
 800d11c:	4770      	bx	lr
 800d11e:	f803 1b01 	strb.w	r1, [r3], #1
 800d122:	e7f9      	b.n	800d118 <memset+0x4>

0800d124 <_sbrk_r>:
 800d124:	b538      	push	{r3, r4, r5, lr}
 800d126:	2300      	movs	r3, #0
 800d128:	4d05      	ldr	r5, [pc, #20]	; (800d140 <_sbrk_r+0x1c>)
 800d12a:	4604      	mov	r4, r0
 800d12c:	4608      	mov	r0, r1
 800d12e:	602b      	str	r3, [r5, #0]
 800d130:	f7f4 f98c 	bl	800144c <_sbrk>
 800d134:	1c43      	adds	r3, r0, #1
 800d136:	d102      	bne.n	800d13e <_sbrk_r+0x1a>
 800d138:	682b      	ldr	r3, [r5, #0]
 800d13a:	b103      	cbz	r3, 800d13e <_sbrk_r+0x1a>
 800d13c:	6023      	str	r3, [r4, #0]
 800d13e:	bd38      	pop	{r3, r4, r5, pc}
 800d140:	20003884 	.word	0x20003884

0800d144 <__errno>:
 800d144:	4b01      	ldr	r3, [pc, #4]	; (800d14c <__errno+0x8>)
 800d146:	6818      	ldr	r0, [r3, #0]
 800d148:	4770      	bx	lr
 800d14a:	bf00      	nop
 800d14c:	2000020c 	.word	0x2000020c

0800d150 <__libc_init_array>:
 800d150:	b570      	push	{r4, r5, r6, lr}
 800d152:	2600      	movs	r6, #0
 800d154:	4d0c      	ldr	r5, [pc, #48]	; (800d188 <__libc_init_array+0x38>)
 800d156:	4c0d      	ldr	r4, [pc, #52]	; (800d18c <__libc_init_array+0x3c>)
 800d158:	1b64      	subs	r4, r4, r5
 800d15a:	10a4      	asrs	r4, r4, #2
 800d15c:	42a6      	cmp	r6, r4
 800d15e:	d109      	bne.n	800d174 <__libc_init_array+0x24>
 800d160:	f000 f864 	bl	800d22c <_init>
 800d164:	2600      	movs	r6, #0
 800d166:	4d0a      	ldr	r5, [pc, #40]	; (800d190 <__libc_init_array+0x40>)
 800d168:	4c0a      	ldr	r4, [pc, #40]	; (800d194 <__libc_init_array+0x44>)
 800d16a:	1b64      	subs	r4, r4, r5
 800d16c:	10a4      	asrs	r4, r4, #2
 800d16e:	42a6      	cmp	r6, r4
 800d170:	d105      	bne.n	800d17e <__libc_init_array+0x2e>
 800d172:	bd70      	pop	{r4, r5, r6, pc}
 800d174:	f855 3b04 	ldr.w	r3, [r5], #4
 800d178:	4798      	blx	r3
 800d17a:	3601      	adds	r6, #1
 800d17c:	e7ee      	b.n	800d15c <__libc_init_array+0xc>
 800d17e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d182:	4798      	blx	r3
 800d184:	3601      	adds	r6, #1
 800d186:	e7f2      	b.n	800d16e <__libc_init_array+0x1e>
 800d188:	0800d4d0 	.word	0x0800d4d0
 800d18c:	0800d4d0 	.word	0x0800d4d0
 800d190:	0800d4d0 	.word	0x0800d4d0
 800d194:	0800d4d4 	.word	0x0800d4d4

0800d198 <__retarget_lock_acquire_recursive>:
 800d198:	4770      	bx	lr

0800d19a <__retarget_lock_release_recursive>:
 800d19a:	4770      	bx	lr

0800d19c <_free_r>:
 800d19c:	b538      	push	{r3, r4, r5, lr}
 800d19e:	4605      	mov	r5, r0
 800d1a0:	2900      	cmp	r1, #0
 800d1a2:	d040      	beq.n	800d226 <_free_r+0x8a>
 800d1a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1a8:	1f0c      	subs	r4, r1, #4
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	bfb8      	it	lt
 800d1ae:	18e4      	addlt	r4, r4, r3
 800d1b0:	f7ff ffa4 	bl	800d0fc <__malloc_lock>
 800d1b4:	4a1c      	ldr	r2, [pc, #112]	; (800d228 <_free_r+0x8c>)
 800d1b6:	6813      	ldr	r3, [r2, #0]
 800d1b8:	b933      	cbnz	r3, 800d1c8 <_free_r+0x2c>
 800d1ba:	6063      	str	r3, [r4, #4]
 800d1bc:	6014      	str	r4, [r2, #0]
 800d1be:	4628      	mov	r0, r5
 800d1c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1c4:	f7ff bfa0 	b.w	800d108 <__malloc_unlock>
 800d1c8:	42a3      	cmp	r3, r4
 800d1ca:	d908      	bls.n	800d1de <_free_r+0x42>
 800d1cc:	6820      	ldr	r0, [r4, #0]
 800d1ce:	1821      	adds	r1, r4, r0
 800d1d0:	428b      	cmp	r3, r1
 800d1d2:	bf01      	itttt	eq
 800d1d4:	6819      	ldreq	r1, [r3, #0]
 800d1d6:	685b      	ldreq	r3, [r3, #4]
 800d1d8:	1809      	addeq	r1, r1, r0
 800d1da:	6021      	streq	r1, [r4, #0]
 800d1dc:	e7ed      	b.n	800d1ba <_free_r+0x1e>
 800d1de:	461a      	mov	r2, r3
 800d1e0:	685b      	ldr	r3, [r3, #4]
 800d1e2:	b10b      	cbz	r3, 800d1e8 <_free_r+0x4c>
 800d1e4:	42a3      	cmp	r3, r4
 800d1e6:	d9fa      	bls.n	800d1de <_free_r+0x42>
 800d1e8:	6811      	ldr	r1, [r2, #0]
 800d1ea:	1850      	adds	r0, r2, r1
 800d1ec:	42a0      	cmp	r0, r4
 800d1ee:	d10b      	bne.n	800d208 <_free_r+0x6c>
 800d1f0:	6820      	ldr	r0, [r4, #0]
 800d1f2:	4401      	add	r1, r0
 800d1f4:	1850      	adds	r0, r2, r1
 800d1f6:	4283      	cmp	r3, r0
 800d1f8:	6011      	str	r1, [r2, #0]
 800d1fa:	d1e0      	bne.n	800d1be <_free_r+0x22>
 800d1fc:	6818      	ldr	r0, [r3, #0]
 800d1fe:	685b      	ldr	r3, [r3, #4]
 800d200:	4408      	add	r0, r1
 800d202:	6010      	str	r0, [r2, #0]
 800d204:	6053      	str	r3, [r2, #4]
 800d206:	e7da      	b.n	800d1be <_free_r+0x22>
 800d208:	d902      	bls.n	800d210 <_free_r+0x74>
 800d20a:	230c      	movs	r3, #12
 800d20c:	602b      	str	r3, [r5, #0]
 800d20e:	e7d6      	b.n	800d1be <_free_r+0x22>
 800d210:	6820      	ldr	r0, [r4, #0]
 800d212:	1821      	adds	r1, r4, r0
 800d214:	428b      	cmp	r3, r1
 800d216:	bf01      	itttt	eq
 800d218:	6819      	ldreq	r1, [r3, #0]
 800d21a:	685b      	ldreq	r3, [r3, #4]
 800d21c:	1809      	addeq	r1, r1, r0
 800d21e:	6021      	streq	r1, [r4, #0]
 800d220:	6063      	str	r3, [r4, #4]
 800d222:	6054      	str	r4, [r2, #4]
 800d224:	e7cb      	b.n	800d1be <_free_r+0x22>
 800d226:	bd38      	pop	{r3, r4, r5, pc}
 800d228:	20003744 	.word	0x20003744

0800d22c <_init>:
 800d22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d22e:	bf00      	nop
 800d230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d232:	bc08      	pop	{r3}
 800d234:	469e      	mov	lr, r3
 800d236:	4770      	bx	lr

0800d238 <_fini>:
 800d238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23a:	bf00      	nop
 800d23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d23e:	bc08      	pop	{r3}
 800d240:	469e      	mov	lr, r3
 800d242:	4770      	bx	lr
