// Seed: 3925449096
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    output logic id_4
);
  specify
    (id_5 => id_6) = 1;
    (id_7 => id_8) = (1  : 1  : id_5, id_6  : id_7  : id_5);
    (id_9 => id_10) = 1;
  endspecify
endmodule
