# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../vivado1/student/addsub8/addsub8.v"
verilog xil_defaultlib  "../../../../vivado1/student/addsub8/addsub8_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
