LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_SIGNED.all;


ENTITY powerup_gen IS
	PORT
		(
		clk, vert_sync, enable, reset : in std_logic;
		powerup_on : out std_logic; 
		
		
			));		
END pipe_gen;

architecture behavior of pipe_gen is

signal powerup_on : std_logic;
SIGNAL powerup_x_pos	: std_logic_vector(9 DOWNTO 0);
SiGNAL powerup_y_pos	: std_logic_vector(10 DOWNTO 0);
SIGNAL size : std_logic_vector(9 DOWNTO 0):= CONV_STD_LOGIC_VECTOR(50, 10);  

BEGIN     

powerup_on <= '1' when ('0' & powerup_x_pos <= '0' & pixel_column) and ('0' & pixel_column <= '0' & powerup_x_pos + size) 	-- x_pos - size <= pixel_column <= x_pos + size
					and ('0' & ball_y_pos <= pixel_row) and ('0' & pixel_row <= ball_y_pos + size))  else	-- y_pos - size <= pixel_row <= y_pos + size
			'0' ;      


END behavior;