// Seed: 639925145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1;
  uwire id_1 = id_1 - id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wand id_2;
  assign id_1 = id_2;
  tri0 id_3;
  assign id_2 = 1'b0;
  reg id_4, id_5;
  final $display;
  initial begin
    $display;
  end
  module_0(
      id_1, id_3, id_3, id_1, id_1, id_2, id_1, id_1, id_2
  ); id_6 :
  assert property (@(posedge 1'b0) id_1)
  else id_4 <= 1 == id_3;
endmodule
