<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/sunoumanu/src/mouseemul/impl/gwsynthesis/MouseEmul2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/sunoumanu/src/mouseemul/constraints/tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 22 21:12:57 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1578</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>769</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>clk_rst_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_rst_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>clk_rst_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_rst_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>clk_rst_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_rst_inst/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>92.445(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_rst_inst/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_rst_inst/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_rst_inst/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rst_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.016</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_0_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.782</td>
</tr>
<tr>
<td>2</td>
<td>10.127</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_5_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.671</td>
</tr>
<tr>
<td>3</td>
<td>10.200</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_4_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.598</td>
</tr>
<tr>
<td>4</td>
<td>10.200</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_7_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.598</td>
</tr>
<tr>
<td>5</td>
<td>10.341</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_3_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.457</td>
</tr>
<tr>
<td>6</td>
<td>10.525</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_1_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.274</td>
</tr>
<tr>
<td>7</td>
<td>10.525</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_6_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.274</td>
</tr>
<tr>
<td>8</td>
<td>10.526</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_pkt_end_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.273</td>
</tr>
<tr>
<td>9</td>
<td>10.532</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_2_s0/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.266</td>
</tr>
<tr>
<td>10</td>
<td>10.698</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_1_s2/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.101</td>
</tr>
<tr>
<td>11</td>
<td>10.698</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_2_s2/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.101</td>
</tr>
<tr>
<td>12</td>
<td>10.698</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_3_s2/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.101</td>
</tr>
<tr>
<td>13</td>
<td>10.698</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_4_s2/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.101</td>
</tr>
<tr>
<td>14</td>
<td>10.698</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_5_s2/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.101</td>
</tr>
<tr>
<td>15</td>
<td>10.705</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_0_s2/CE</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.093</td>
</tr>
<tr>
<td>16</td>
<td>10.750</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_3_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.048</td>
</tr>
<tr>
<td>17</td>
<td>10.792</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_2_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>10.006</td>
</tr>
<tr>
<td>18</td>
<td>10.859</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/sending_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.939</td>
</tr>
<tr>
<td>19</td>
<td>10.865</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/state_0_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>20</td>
<td>10.936</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_0_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.862</td>
</tr>
<tr>
<td>21</td>
<td>10.944</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/tx_data_3_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.855</td>
</tr>
<tr>
<td>22</td>
<td>10.985</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_1_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.813</td>
</tr>
<tr>
<td>23</td>
<td>10.985</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_4_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.813</td>
</tr>
<tr>
<td>24</td>
<td>10.985</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_5_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.813</td>
</tr>
<tr>
<td>25</td>
<td>11.171</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/data0_1_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>9.627</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.424</td>
<td>hb_cnt_3_s0/Q</td>
<td>hb_cnt_3_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>hb_cnt_7_s0/Q</td>
<td>hb_cnt_7_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.424</td>
<td>hb_cnt_9_s0/Q</td>
<td>hb_cnt_9_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>hb_cnt_13_s0/Q</td>
<td>hb_cnt_13_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>hb_cnt_15_s0/Q</td>
<td>hb_cnt_15_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>hb_cnt_19_s0/Q</td>
<td>hb_cnt_19_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>hb_cnt_21_s0/Q</td>
<td>hb_cnt_21_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/Q</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>usb_core/packet_handler/ones_cnt_1_s0/Q</td>
<td>usb_core/packet_handler/ones_cnt_1_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>usb_core/set_addr_pending_s6/Q</td>
<td>usb_core/set_addr_pending_s6/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>usb_core/ep1_data_toggle_s2/Q</td>
<td>usb_core/ep1_data_toggle_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>usb_core/desc_byte_index_0_s2/Q</td>
<td>usb_core/desc_byte_index_0_s2/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>pat_gen/step_cnt_6_s0/Q</td>
<td>pat_gen/step_cnt_6_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>pat_gen/tick_cnt_0_s0/Q</td>
<td>pat_gen/tick_cnt_0_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>pat_gen/tick_cnt_4_s0/Q</td>
<td>pat_gen/tick_cnt_4_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>pat_gen/tick_cnt_6_s0/Q</td>
<td>pat_gen/tick_cnt_6_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>pat_gen/tick_cnt_12_s0/Q</td>
<td>pat_gen/tick_cnt_12_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>pat_gen/tick_cnt_17_s0/Q</td>
<td>pat_gen/tick_cnt_17_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>pat_gen/tick_cnt_18_s0/Q</td>
<td>pat_gen/tick_cnt_18_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>hb_cnt_0_s0/Q</td>
<td>hb_cnt_0_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0/Q</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>usb_core/packet_handler/tx_stuffing_s0/Q</td>
<td>usb_core/packet_handler/tx_stuffing_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>usb_core/packet_handler/tx_state_2_s0/Q</td>
<td>usb_core/packet_handler/tx_state_2_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/D</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>18.531</td>
<td>clk_rst_inst/safe_rst_n_s0/Q</td>
<td>clk_rst_inst/rst_n_meta_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.267</td>
</tr>
<tr>
<td>2</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_state_0_s3/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>3</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_state_1_s3/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>4</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_state_0_s8/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>5</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/dp_sync_s0/PRESET</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>6</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/usb_dn_o_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>7</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/usb_dp_o_s0/PRESET</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>8</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>9</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>10</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>11</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_stuffing_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>12</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ready_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>13</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/usb_oe_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>14</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_state_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>15</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_state_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>16</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>17</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>18</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>19</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>20</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>21</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>22</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>23</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_3_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>24</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_4_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>25</td>
<td>19.045</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_5_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>1.754</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.887</td>
<td>clk_rst_inst/safe_rst_n_s0/Q</td>
<td>clk_rst_inst/rst_n_sync_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.898</td>
</tr>
<tr>
<td>2</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_state_0_s3/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>3</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_state_1_s3/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>4</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_state_0_s8/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>5</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/dp_sync_s0/PRESET</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>6</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/usb_dn_o_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>7</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/usb_dp_o_s0/PRESET</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>8</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>9</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>10</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>11</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_stuffing_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>12</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_ready_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>13</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/usb_oe_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>14</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_state_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>15</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_state_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>16</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>17</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>18</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>19</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>20</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>21</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_1_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>22</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_2_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>23</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_3_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>24</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_4_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>25</td>
<td>1.211</td>
<td>clk_rst_inst/rst_n_sync_s0/Q</td>
<td>usb_core/packet_handler/rx_shift_5_s0/CLEAR</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>hb_cnt_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>hb_cnt_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>hb_cnt_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>hb_cnt_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>hb_cnt_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>clk_rst_inst/reset_cnt_3_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>pat_gen/lfsr_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>usb_core/token_pid_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>usb_core/desc_byte_index_2_s2</td>
</tr>
<tr>
<td>10</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>usb_core/desc_byte_index_1_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.710</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">usb_core/tx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>usb_core/tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>usb_core/tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 34.915%; route: 6.786, 62.933%; tC2Q: 0.232, 2.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.600</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" font-weight:bold;">usb_core/tx_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>usb_core/tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>usb_core/tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 35.278%; route: 6.675, 62.548%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/tx_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>usb_core/tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>usb_core/tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 35.520%; route: 6.602, 62.291%; tC2Q: 0.232, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">usb_core/tx_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>usb_core/tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>usb_core/tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 35.520%; route: 6.602, 62.291%; tC2Q: 0.232, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.386</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">usb_core/tx_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>usb_core/tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>usb_core/tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 35.999%; route: 6.461, 61.782%; tC2Q: 0.232, 2.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.202</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">usb_core/tx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>usb_core/tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>usb_core/tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 36.643%; route: 6.277, 61.099%; tC2Q: 0.232, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.202</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">usb_core/tx_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>usb_core/tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>usb_core/tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 36.643%; route: 6.277, 61.099%; tC2Q: 0.232, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_pkt_end_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>usb_core/n936_s6/I0</td>
</tr>
<tr>
<td>16.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n936_s6/F</td>
</tr>
<tr>
<td>16.739</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>usb_core/n1252_s5/I3</td>
</tr>
<tr>
<td>17.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">usb_core/n1252_s5/F</td>
</tr>
<tr>
<td>17.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">usb_core/tx_pkt_end_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>usb_core/tx_pkt_end_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>usb_core/tx_pkt_end_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.862, 37.591%; route: 6.179, 60.150%; tC2Q: 0.232, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][B]</td>
<td>usb_core/tx_data_7_s2/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R22C29[3][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s2/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">usb_core/tx_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>usb_core/tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>usb_core/tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.765, 36.669%; route: 6.270, 61.071%; tC2Q: 0.232, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>usb_core/desc_byte_index_15_s5/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/desc_byte_index_15_s5/F</td>
</tr>
<tr>
<td>17.029</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>usb_core/desc_byte_index_1_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>usb_core/desc_byte_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.479%; route: 6.083, 60.224%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>usb_core/desc_byte_index_15_s5/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/desc_byte_index_15_s5/F</td>
</tr>
<tr>
<td>17.029</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>usb_core/desc_byte_index_2_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>usb_core/desc_byte_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.479%; route: 6.083, 60.224%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>usb_core/desc_byte_index_15_s5/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/desc_byte_index_15_s5/F</td>
</tr>
<tr>
<td>17.029</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>usb_core/desc_byte_index_3_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>usb_core/desc_byte_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.479%; route: 6.083, 60.224%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>usb_core/desc_byte_index_15_s5/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/desc_byte_index_15_s5/F</td>
</tr>
<tr>
<td>17.029</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>usb_core/desc_byte_index_4_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>usb_core/desc_byte_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.479%; route: 6.083, 60.224%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>usb_core/desc_byte_index_15_s5/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/desc_byte_index_15_s5/F</td>
</tr>
<tr>
<td>17.029</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>usb_core/desc_byte_index_5_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>usb_core/desc_byte_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.479%; route: 6.083, 60.224%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.083</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>usb_core/desc_byte_index_15_s5/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/desc_byte_index_15_s5/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.506%; route: 6.076, 60.195%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.514</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>usb_core/n1242_s8/I3</td>
</tr>
<tr>
<td>16.976</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">usb_core/n1242_s8/F</td>
</tr>
<tr>
<td>16.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>usb_core/desc_byte_index_3_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>usb_core/desc_byte_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.678, 36.600%; route: 6.138, 61.091%; tC2Q: 0.232, 2.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.364</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>usb_core/n1244_s9/I3</td>
</tr>
<tr>
<td>16.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">usb_core/n1244_s9/F</td>
</tr>
<tr>
<td>16.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>usb_core/desc_byte_index_2_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>usb_core/desc_byte_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 37.833%; route: 5.989, 59.849%; tC2Q: 0.232, 2.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/sending_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>usb_core/n936_s6/I0</td>
</tr>
<tr>
<td>16.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n936_s6/F</td>
</tr>
<tr>
<td>16.496</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>usb_core/n936_s4/I2</td>
</tr>
<tr>
<td>16.867</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">usb_core/n936_s4/F</td>
</tr>
<tr>
<td>16.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">usb_core/sending_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>usb_core/sending_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>usb_core/sending_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.771, 37.938%; route: 5.936, 59.728%; tC2Q: 0.232, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>usb_core/n936_s6/I0</td>
</tr>
<tr>
<td>16.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n936_s6/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>usb_core/n1036_s21/I0</td>
</tr>
<tr>
<td>16.861</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">usb_core/n1036_s21/F</td>
</tr>
<tr>
<td>16.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">usb_core/state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>usb_core/state_0_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>usb_core/state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.771, 37.960%; route: 5.931, 59.705%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>usb_core/n940_s6/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n940_s6/F</td>
</tr>
<tr>
<td>15.030</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>usb_core/n944_s2/I3</td>
</tr>
<tr>
<td>15.585</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n944_s2/F</td>
</tr>
<tr>
<td>16.241</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>usb_core/n944_s0/I1</td>
</tr>
<tr>
<td>16.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">usb_core/n944_s0/F</td>
</tr>
<tr>
<td>16.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">usb_core/tx_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>usb_core/tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>usb_core/tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.394, 34.410%; route: 6.237, 63.237%; tC2Q: 0.232, 2.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>usb_core/n940_s6/I0</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n940_s6/F</td>
</tr>
<tr>
<td>14.539</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>usb_core/n941_s8/I2</td>
</tr>
<tr>
<td>15.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n941_s8/F</td>
</tr>
<tr>
<td>15.491</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>usb_core/n941_s2/I3</td>
</tr>
<tr>
<td>16.061</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n941_s2/F</td>
</tr>
<tr>
<td>16.234</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>usb_core/n941_s0/I1</td>
</tr>
<tr>
<td>16.783</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">usb_core/n941_s0/F</td>
</tr>
<tr>
<td>16.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">usb_core/tx_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>usb_core/tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>usb_core/tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.964, 40.221%; route: 5.659, 57.425%; tC2Q: 0.232, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>usb_core/n1246_s8/I2</td>
</tr>
<tr>
<td>16.741</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">usb_core/n1246_s8/F</td>
</tr>
<tr>
<td>16.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>usb_core/desc_byte_index_1_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>usb_core/desc_byte_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 36.550%; route: 5.994, 61.086%; tC2Q: 0.232, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>usb_core/n1240_s8/I3</td>
</tr>
<tr>
<td>16.741</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n1240_s8/F</td>
</tr>
<tr>
<td>16.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>usb_core/desc_byte_index_4_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>usb_core/desc_byte_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 36.550%; route: 5.994, 61.086%; tC2Q: 0.232, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.285</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>usb_core/tx_data_7_s3/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">usb_core/tx_data_7_s3/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>usb_core/n1238_s8/I2</td>
</tr>
<tr>
<td>16.741</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n1238_s8/F</td>
</tr>
<tr>
<td>16.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>usb_core/desc_byte_index_5_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>usb_core/desc_byte_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 36.550%; route: 5.994, 61.086%; tC2Q: 0.232, 2.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/data0_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>9.358</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][B]</td>
<td>usb_core/n629_s32/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s32/COUT</td>
</tr>
<tr>
<td>9.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][A]</td>
<td>usb_core/descriptors/n5_s32/CIN</td>
</tr>
<tr>
<td>9.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s32/COUT</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[1][B]</td>
<td>usb_core/n629_s33/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s33/COUT</td>
</tr>
<tr>
<td>9.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][A]</td>
<td>usb_core/descriptors/n5_s33/CIN</td>
</tr>
<tr>
<td>9.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s33/COUT</td>
</tr>
<tr>
<td>9.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[2][B]</td>
<td>usb_core/n629_s34/CIN</td>
</tr>
<tr>
<td>9.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s34/COUT</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][A]</td>
<td>usb_core/descriptors/n5_s34/CIN</td>
</tr>
<tr>
<td>9.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s34/COUT</td>
</tr>
<tr>
<td>9.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>usb_core/n629_s35/CIN</td>
</tr>
<tr>
<td>9.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s35/COUT</td>
</tr>
<tr>
<td>9.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>usb_core/descriptors/n5_s35/CIN</td>
</tr>
<tr>
<td>9.976</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s35/COUT</td>
</tr>
<tr>
<td>9.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>usb_core/n629_s36/CIN</td>
</tr>
<tr>
<td>10.011</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s36/COUT</td>
</tr>
<tr>
<td>10.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>usb_core/descriptors/n5_s36/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s36/COUT</td>
</tr>
<tr>
<td>10.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>usb_core/n629_s37/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s37/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>usb_core/descriptors/n5_s37/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s37/COUT</td>
</tr>
<tr>
<td>10.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>usb_core/n629_s38/CIN</td>
</tr>
<tr>
<td>10.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n629_s38/COUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>usb_core/descriptors/n5_s38/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">usb_core/descriptors/n5_s38/COUT</td>
</tr>
<tr>
<td>11.070</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][B]</td>
<td>usb_core/n937_s21/I1</td>
</tr>
<tr>
<td>11.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C36[0][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s21/F</td>
</tr>
<tr>
<td>12.460</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>usb_core/n937_s22/I2</td>
</tr>
<tr>
<td>12.913</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C34[2][B]</td>
<td style=" background: #97FFFF;">usb_core/n937_s22/F</td>
</tr>
<tr>
<td>13.102</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>usb_core/n1262_s5/I2</td>
</tr>
<tr>
<td>13.657</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s5/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>usb_core/n1262_s2/I2</td>
</tr>
<tr>
<td>14.609</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">usb_core/n1262_s2/F</td>
</tr>
<tr>
<td>15.522</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>usb_core/n1250_s10/I0</td>
</tr>
<tr>
<td>16.092</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">usb_core/n1250_s10/F</td>
</tr>
<tr>
<td>16.094</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>usb_core/n1250_s8/I2</td>
</tr>
<tr>
<td>16.556</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">usb_core/n1250_s8/F</td>
</tr>
<tr>
<td>16.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">usb_core/data0_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>usb_core/data0_1_s2/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>usb_core/data0_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.877, 40.267%; route: 5.519, 57.324%; tC2Q: 0.232, 2.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>hb_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_3_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>n71_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">n71_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>hb_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>hb_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>hb_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_7_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C21[0][A]</td>
<td>n67_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" background: #97FFFF;">n67_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>hb_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>hb_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>hb_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_9_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C21[1][A]</td>
<td>n65_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>hb_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>hb_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>hb_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_13_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[0][A]</td>
<td>n61_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" background: #97FFFF;">n61_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>hb_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[0][A]</td>
<td>hb_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>hb_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_15_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td>n59_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">n59_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>hb_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>hb_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>hb_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_19_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C23[0][A]</td>
<td>n55_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">n55_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>hb_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>hb_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>hb_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_21_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td>n53_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">n53_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">hb_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>hb_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>hb_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_clk_div_1_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/n319_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n319_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_clk_div_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/ones_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/ones_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>usb_core/packet_handler/ones_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/ones_cnt_1_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>usb_core/packet_handler/n65_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n65_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/ones_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>usb_core/packet_handler/ones_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>usb_core/packet_handler/ones_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/set_addr_pending_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/set_addr_pending_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>usb_core/set_addr_pending_s6/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">usb_core/set_addr_pending_s6/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>usb_core/n2619_s6/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">usb_core/n2619_s6/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">usb_core/set_addr_pending_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>usb_core/set_addr_pending_s6/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>usb_core/set_addr_pending_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/ep1_data_toggle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/ep1_data_toggle_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>usb_core/ep1_data_toggle_s2/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">usb_core/ep1_data_toggle_s2/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>usb_core/n1280_s3/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">usb_core/n1280_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">usb_core/ep1_data_toggle_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>usb_core/ep1_data_toggle_s2/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>usb_core/ep1_data_toggle_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/n1248_s9/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">usb_core/n1248_s9/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">usb_core/desc_byte_index_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>usb_core/desc_byte_index_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/step_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/step_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>pat_gen/step_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">pat_gen/step_cnt_6_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>pat_gen/n135_s/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">pat_gen/n135_s/SUM</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">pat_gen/step_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>pat_gen/step_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>pat_gen/step_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/tick_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/tick_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>pat_gen/tick_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>pat_gen/n48_s3/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">pat_gen/n48_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>pat_gen/tick_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>pat_gen/tick_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/tick_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/tick_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>pat_gen/tick_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_4_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>pat_gen/n44_s2/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">pat_gen/n44_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>pat_gen/tick_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>pat_gen/tick_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/tick_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/tick_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>pat_gen/tick_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_6_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>pat_gen/n42_s2/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td style=" background: #97FFFF;">pat_gen/n42_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>pat_gen/tick_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>pat_gen/tick_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/tick_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/tick_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>pat_gen/tick_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_12_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>pat_gen/n36_s2/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" background: #97FFFF;">pat_gen/n36_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>pat_gen/tick_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>pat_gen/tick_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/tick_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/tick_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>pat_gen/tick_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_17_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>pat_gen/n31_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">pat_gen/n31_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>pat_gen/tick_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>pat_gen/tick_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>pat_gen/tick_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pat_gen/tick_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>pat_gen/tick_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_18_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>pat_gen/n30_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">pat_gen/n30_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">pat_gen/tick_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>pat_gen/tick_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>pat_gen/tick_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>hb_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hb_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>hb_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C20[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>n74_s2/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td style=" font-weight:bold;">hb_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>hb_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>hb_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>usb_core/packet_handler/n518_s14/I0</td>
</tr>
<tr>
<td>6.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n518_s14/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>usb_core/packet_handler/tx_bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/n505_s12/I0</td>
</tr>
<tr>
<td>6.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n505_s12/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_stuffing_s0/Q</td>
</tr>
<tr>
<td>6.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/n469_s3/I0</td>
</tr>
<tr>
<td>6.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n469_s3/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_stuffing_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_2_s0/Q</td>
</tr>
<tr>
<td>6.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/n498_s21/I1</td>
</tr>
<tr>
<td>6.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n498_s21/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.374</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/n201_s12/I1</td>
</tr>
<tr>
<td>6.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">usb_core/packet_handler/n201_s12/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/safe_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_rst_inst/rst_n_meta_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>clk_rst_inst/safe_rst_n_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td style=" font-weight:bold;">clk_rst_inst/safe_rst_n_s0/Q</td>
</tr>
<tr>
<td>9.196</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR30[A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_meta_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR30[A]</td>
<td>clk_rst_inst/rst_n_meta_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR30[A]</td>
<td>clk_rst_inst/rst_n_meta_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.035, 89.768%; tC2Q: 0.232, 10.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>usb_core/packet_handler/rx_state_0_s3/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>usb_core/packet_handler/rx_state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_state_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>usb_core/packet_handler/rx_state_1_s3/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>usb_core/packet_handler/rx_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_0_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>usb_core/packet_handler/tx_state_0_s8/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>usb_core/packet_handler/tx_state_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/dp_sync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/dp_sync_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>usb_core/packet_handler/dp_sync_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>usb_core/packet_handler/dp_sync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/usb_dn_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/usb_dn_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>usb_core/packet_handler/usb_dn_o_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>usb_core/packet_handler/usb_dn_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/usb_dp_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/usb_dp_o_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>usb_core/packet_handler/usb_dp_o_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>usb_core/packet_handler/usb_dp_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_stuffing_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>usb_core/packet_handler/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>usb_core/packet_handler/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/usb_oe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/usb_oe_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>usb_core/packet_handler/usb_oe_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>usb_core/packet_handler/usb_oe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>usb_core/packet_handler/tx_state_1_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>usb_core/packet_handler/tx_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_clk_div_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_clk_div_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>usb_core/packet_handler/rx_shift_1_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>usb_core/packet_handler/rx_shift_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>usb_core/packet_handler/rx_shift_2_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>usb_core/packet_handler/rx_shift_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>usb_core/packet_handler/rx_shift_3_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>usb_core/packet_handler/rx_shift_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>usb_core/packet_handler/rx_shift_4_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>usb_core/packet_handler/rx_shift_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>8.682</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.762</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>usb_core/packet_handler/rx_shift_5_s0/CLK</td>
</tr>
<tr>
<td>27.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>usb_core/packet_handler/rx_shift_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/safe_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>clk_rst_inst/safe_rst_n_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td style=" font-weight:bold;">clk_rst_inst/safe_rst_n_s0/Q</td>
</tr>
<tr>
<td>7.066</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 77.505%; tC2Q: 0.202, 22.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>usb_core/packet_handler/rx_state_0_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][A]</td>
<td>usb_core/packet_handler/rx_state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_state_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>usb_core/packet_handler/rx_state_1_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>usb_core/packet_handler/rx_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_0_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>usb_core/packet_handler/tx_state_0_s8/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>usb_core/packet_handler/tx_state_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/dp_sync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/dp_sync_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>usb_core/packet_handler/dp_sync_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>usb_core/packet_handler/dp_sync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/usb_dn_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/usb_dn_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>usb_core/packet_handler/usb_dn_o_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>usb_core/packet_handler/usb_dn_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/usb_dp_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/usb_dp_o_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>usb_core/packet_handler/usb_dp_o_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>usb_core/packet_handler/usb_dp_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>usb_core/packet_handler/tx_ones_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ones_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>usb_core/packet_handler/tx_ones_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_stuffing_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>usb_core/packet_handler/tx_stuffing_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>usb_core/packet_handler/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>usb_core/packet_handler/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/usb_oe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/usb_oe_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>usb_core/packet_handler/usb_oe_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>usb_core/packet_handler/usb_oe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>usb_core/packet_handler/tx_state_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>usb_core/packet_handler/tx_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>usb_core/packet_handler/tx_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_clk_div_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>usb_core/packet_handler/tx_clk_div_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/tx_clk_div_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>usb_core/packet_handler/tx_clk_div_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>usb_core/packet_handler/rx_bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_bit_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>usb_core/packet_handler/rx_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>usb_core/packet_handler/rx_shift_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>usb_core/packet_handler/rx_shift_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>usb_core/packet_handler/rx_shift_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>usb_core/packet_handler/rx_shift_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>usb_core/packet_handler/rx_shift_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>usb_core/packet_handler/rx_shift_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>usb_core/packet_handler/rx_shift_4_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>usb_core/packet_handler/rx_shift_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_rst_inst/rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb_core/packet_handler/rx_shift_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td>clk_rst_inst/rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>166</td>
<td>R30C50[0][A]</td>
<td style=" font-weight:bold;">clk_rst_inst/rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>7.390</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" font-weight:bold;">usb_core/packet_handler/rx_shift_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>329</td>
<td>PLL_L[1]</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>usb_core/packet_handler/rx_shift_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>usb_core/packet_handler/rx_shift_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hb_cnt_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hb_cnt_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hb_cnt_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hb_cnt_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hb_cnt_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hb_cnt_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hb_cnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hb_cnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hb_cnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hb_cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hb_cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hb_cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>hb_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>hb_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>hb_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_rst_inst/reset_cnt_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clk_rst_inst/reset_cnt_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clk_rst_inst/reset_cnt_3_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pat_gen/lfsr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>pat_gen/lfsr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>pat_gen/lfsr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>usb_core/token_pid_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>usb_core/token_pid_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>usb_core/token_pid_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>usb_core/desc_byte_index_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>usb_core/desc_byte_index_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>usb_core/desc_byte_index_2_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>usb_core/desc_byte_index_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.074</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>usb_core/desc_byte_index_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rst_inst/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.490</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rst_inst/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.001</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>usb_core/desc_byte_index_1_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>329</td>
<td>clk_48m</td>
<td>10.016</td>
<td>2.274</td>
</tr>
<tr>
<td>166</td>
<td>led_d_4[1]</td>
<td>16.345</td>
<td>1.770</td>
</tr>
<tr>
<td>85</td>
<td>pat_gen/step_cnt[3]</td>
<td>13.472</td>
<td>1.830</td>
</tr>
<tr>
<td>82</td>
<td>pat_gen/step_cnt[4]</td>
<td>13.005</td>
<td>1.632</td>
</tr>
<tr>
<td>80</td>
<td>pat_gen/step_cnt[2]</td>
<td>14.185</td>
<td>2.162</td>
</tr>
<tr>
<td>56</td>
<td>pat_gen/step_cnt[1]</td>
<td>13.832</td>
<td>1.347</td>
</tr>
<tr>
<td>56</td>
<td>pat_gen/step_cnt[5]</td>
<td>12.496</td>
<td>1.027</td>
</tr>
<tr>
<td>50</td>
<td>usb_core/desc_byte_index[1]</td>
<td>11.029</td>
<td>1.418</td>
</tr>
<tr>
<td>46</td>
<td>usb_core/desc_byte_index[3]</td>
<td>10.409</td>
<td>1.911</td>
</tr>
<tr>
<td>45</td>
<td>usb_core/desc_byte_index[4]</td>
<td>10.635</td>
<td>1.720</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R43C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
