

================================================================
== Vivado HLS Report for 'img_process'
================================================================
* Date:           Tue Nov  8 14:18:32 2016

* Version:        2015.2_hlssdsoc (Build 1277861 on Thu Jul 09 19:00:49 PM 2015)
* Project:        img_process
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.95|      5.05|        0.74|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  21687431|  21687431|  21687432|  21687432|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      6147|      6147|         7|          3|          1|  2048|    yes   |
        |- Loop 2     |      6147|      6147|         7|          3|          1|  2048|    yes   |
        |- Loop 3     |      2048|      2048|         2|          1|          1|  2048|    yes   |
        |- Loop 4     |  21671034|  21671034|     20103|          -|          -|  1078|    no    |
        | + Loop 4.1  |      6147|      6147|         7|          3|          1|  2048|    yes   |
        | + Loop 4.2  |      8190|      8190|        11|          4|          1|  2046|    yes   |
        | + Loop 4.3  |      5760|      5760|         3|          -|          -|  1920|    no    |
        |- Loop 5     |      2048|      2048|         2|          1|          1|  2048|    yes   |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    512|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    282|
|Register         |        -|      -|     581|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      3|     581|    795|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+
    |img_process_mac_muladd_6ns_8ns_9ns_13_3_U1  |img_process_mac_muladd_6ns_8ns_9ns_13_3  |        0|      1|  0|   0|
    |img_process_mac_muladd_6ns_8ns_9ns_13_3_U2  |img_process_mac_muladd_6ns_8ns_9ns_13_3  |        0|      1|  0|   0|
    |img_process_mac_muladd_6ns_8ns_9ns_13_3_U3  |img_process_mac_muladd_6ns_8ns_9ns_13_3  |        0|      1|  0|   0|
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+
    |Total                                       |                                         |        0|      3|  0|   0|
    +--------------------------------------------+-----------------------------------------+---------+-------+---+----+

    * Memory: 
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_U  |img_process_line_buffer  |        4|  0|   0|  6144|    8|     1|        49152|
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                         |        4|  0|   0|  6144|    8|     1|        49152|
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |edge_weight_fu_1104_p2       |     +    |      0|  0|  12|          12|          12|
    |p_23_rec_fu_838_p2           |     +    |      0|  0|  11|          11|           1|
    |p_rec3_fu_684_p2             |     +    |      0|  0|  12|          12|           1|
    |p_rec_fu_1233_p2             |     +    |      0|  0|  12|          12|           1|
    |pix_i_1_fu_1216_p2           |     +    |      0|  0|  11|          11|           1|
    |pix_j_2_fu_449_p2            |     +    |      0|  0|  12|          12|           1|
    |pix_j_6_fu_564_p2            |     +    |      0|  0|  12|          12|           1|
    |pix_j_7_fu_715_p2            |     +    |      0|  0|  12|          12|           1|
    |pix_j_8_fu_1184_p2           |     +    |      0|  0|  11|          11|           1|
    |pix_j_9_fu_855_p2            |     +    |      0|  0|  11|           1|          11|
    |tmp10_fu_643_p2              |     +    |      0|  0|   4|          16|          16|
    |tmp11_fu_618_p2              |     +    |      0|  0|   9|           8|           9|
    |tmp14_fu_757_p2              |     +    |      0|  0|  15|          15|          15|
    |tmp15_fu_788_p2              |     +    |      0|  0|   4|          16|          16|
    |tmp16_fu_763_p2              |     +    |      0|  0|   9|           8|           9|
    |tmp5_fu_612_p2               |     +    |      0|  0|  15|          15|          15|
    |tmp6_fu_491_p2               |     +    |      0|  0|  15|          15|          15|
    |tmp7_fu_522_p2               |     +    |      0|  0|   4|          16|          16|
    |tmp8_fu_497_p2               |     +    |      0|  0|   9|           8|           9|
    |tmp_12_fu_844_p2             |     +    |      0|  0|  11|           2|          11|
    |tmp_19_fu_957_p2             |     +    |      0|  0|  11|          11|          11|
    |tmp_21_fu_981_p2             |     +    |      0|  0|   9|           9|           9|
    |tmp_8_i1_fu_652_p2           |     +    |      0|  0|   4|          16|          16|
    |tmp_8_i2_fu_797_p2           |     +    |      0|  0|   4|          16|          16|
    |tmp_8_i_fu_531_p2            |     +    |      0|  0|   4|          16|          16|
    |x_weight_fu_1008_p2          |     +    |      0|  0|   4|          11|          11|
    |y_1_fu_668_p2                |     +    |      0|  0|   8|           5|           8|
    |y_2_fu_813_p2                |     +    |      0|  0|   8|           5|           8|
    |y_fu_547_p2                  |     +    |      0|  0|   8|           5|           8|
    |y_weight_fu_1057_p2          |     +    |      0|  0|  11|          11|          11|
    |tmp2_fu_1022_p2              |     -    |      0|  0|   9|           9|           9|
    |tmp_18_fu_947_p2             |     -    |      0|  0|   9|           9|           9|
    |tmp_20_fu_1003_p2            |     -    |      0|  0|   4|          11|          11|
    |tmp_22_fu_1031_p2            |     -    |      0|  0|   4|          10|          10|
    |tmp_24_fu_1037_p2            |     -    |      0|  0|   4|          10|          10|
    |tmp_26_fu_1068_p2            |     -    |      0|  0|  11|           1|          11|
    |tmp_28_fu_1089_p2            |     -    |      0|  0|  11|           1|          11|
    |tmp_fu_910_p2                |     -    |      0|  0|   9|           9|           9|
    |edge_val1_fu_1124_p3         |  Select  |      0|  0|   8|           1|           8|
    |edge_val_2_fu_1156_p3        |  Select  |      0|  0|   8|           1|           8|
    |p_edge_val_fu_1145_p3        |  Select  |      0|  0|   2|           1|           2|
    |tmp_9_cast_fu_695_p3         |  Select  |      0|  0|   2|           1|           2|
    |x_weight_1_fu_1073_p3        |  Select  |      0|  0|  11|           1|          11|
    |y_weight_1_fu_1094_p3        |  Select  |      0|  0|  11|           1|          11|
    |ap_sig_bdd_214               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_257               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_282               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_336               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_387               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_468               |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_558_p2          |   icmp   |      0|  0|   5|          12|          13|
    |exitcond2_fu_678_p2          |   icmp   |      0|  0|   5|          12|          13|
    |exitcond3_fu_703_p2          |   icmp   |      0|  0|   4|          11|          11|
    |exitcond4_fu_709_p2          |   icmp   |      0|  0|   5|          12|          13|
    |exitcond5_fu_1178_p2         |   icmp   |      0|  0|   4|          11|           9|
    |exitcond6_fu_832_p2          |   icmp   |      0|  0|   4|          11|           3|
    |exitcond8_fu_1227_p2         |   icmp   |      0|  0|   5|          12|          13|
    |exitcond_fu_443_p2           |   icmp   |      0|  0|   5|          12|          13|
    |not_tmp_8_fu_690_p2          |   icmp   |      0|  0|  11|          32|           1|
    |tmp_25_fu_1063_p2            |   icmp   |      0|  0|   4|          11|           1|
    |tmp_27_fu_1080_p2            |   icmp   |      0|  0|   4|          11|           1|
    |tmp_29_fu_1114_p2            |   icmp   |      0|  0|   5|          12|           8|
    |tmp_32_fu_1135_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_33_fu_1140_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_34_fu_1152_p2            |    or    |      0|  0|   1|           1|           1|
    |edge_val_1_fu_1163_p2        |    xor   |      0|  0|   8|           8|           8|
    |edge_val_fu_1119_p2          |    xor   |      0|  0|   8|           8|           2|
    |line_buffer_addr1_fu_570_p2  |    xor   |      0|  0|  16|          12|          13|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 512|         654|         591|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|         25|    1|         25|
    |ap_reg_ppiten_pp0_it2      |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2      |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it2      |   1|          2|    1|          2|
    |ap_reg_ppiten_pp4_it2      |   1|          2|    1|          2|
    |line_buffer_address0       |  26|         10|   13|        130|
    |line_buffer_address1       |  13|          7|   13|         91|
    |line_buffer_d0             |   8|          5|    8|         40|
    |p_01_rec_reg_318           |  12|          2|   12|         24|
    |p_12_pn_rec_phi_fu_369_p4  |  11|          2|   11|         22|
    |p_12_pn_rec_reg_365        |  11|          2|   11|         22|
    |p_34_rec_reg_388           |  12|          2|   12|         24|
    |pix_i_reg_329              |  11|          2|   11|         22|
    |pix_j_1_phi_fu_311_p4      |  12|          2|   12|         24|
    |pix_j_1_reg_307            |  12|          2|   12|         24|
    |pix_j_3_phi_fu_345_p4      |  12|          2|   12|         24|
    |pix_j_3_reg_341            |  12|          2|   12|         24|
    |pix_j_4_phi_fu_357_p4      |  11|          2|   11|         22|
    |pix_j_4_reg_353            |  11|          2|   11|         22|
    |pix_j_5_reg_376            |  11|          2|   11|         22|
    |pix_j_phi_fu_299_p4        |  12|          2|   12|         24|
    |pix_j_reg_295              |  12|          2|   12|         24|
    |reg_431                    |   8|          2|    8|         16|
    |reg_437                    |   8|          2|    8|         16|
    |rgb_data_out_din           |  32|          3|   32|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 282|         90|  249|        746|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  24|   0|   24|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp5_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp5_it1                            |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_1313_pp1_it1          |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_1365_pp3_it1          |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_1284_pp0_it1           |   1|   0|    1|          0|
    |ap_reg_ppstg_line_buffer_addr1_reg_1322_pp1_it1  |  12|   0|   12|          0|
    |ap_reg_ppstg_pix_j_3_reg_341_pp3_it1             |  12|   0|   12|          0|
    |ap_reg_ppstg_pix_j_reg_295_pp0_it1               |  12|   0|   12|          0|
    |edge_val1_reg_1514                               |   8|   0|    8|          0|
    |edge_val_1_reg_1531                              |   8|   0|    8|          0|
    |edge_weight_reg_1504                             |  12|   0|   12|          0|
    |exitcond1_reg_1313                               |   1|   0|    1|          0|
    |exitcond2_reg_1347                               |   1|   0|    1|          0|
    |exitcond4_reg_1365                               |   1|   0|    1|          0|
    |exitcond6_reg_1394                               |   1|   0|    1|          0|
    |exitcond8_reg_1562                               |   1|   0|    1|          0|
    |exitcond_reg_1284                                |   1|   0|    1|          0|
    |line_buffer_addr1_reg_1322                       |  12|   0|   12|          0|
    |line_buffer_addr_11_reg_1546                     |  11|   0|   13|          2|
    |p_01_rec_reg_318                                 |  12|   0|   12|          0|
    |p_12_pn_rec_reg_365                              |  11|   0|   11|          0|
    |p_23_rec_reg_1398                                |  11|   0|   11|          0|
    |p_34_rec_reg_388                                 |  12|   0|   12|          0|
    |pix_i_reg_329                                    |  11|   0|   11|          0|
    |pix_j_1_reg_307                                  |  12|   0|   12|          0|
    |pix_j_2_reg_1288                                 |  12|   0|   12|          0|
    |pix_j_3_reg_341                                  |  12|   0|   12|          0|
    |pix_j_4_reg_353                                  |  11|   0|   11|          0|
    |pix_j_5_reg_376                                  |  11|   0|   11|          0|
    |pix_j_6_reg_1317                                 |  12|   0|   12|          0|
    |pix_j_7_reg_1369                                 |  12|   0|   12|          0|
    |pix_j_8_reg_1541                                 |  11|   0|   11|          0|
    |pix_j_9_reg_1414                                 |  11|   0|   11|          0|
    |pix_j_reg_295                                    |  12|   0|   12|          0|
    |pixel_fu_140                                     |  32|   0|   32|          0|
    |reg_427                                          |   8|   0|    8|          0|
    |reg_431                                          |   8|   0|    8|          0|
    |reg_437                                          |   8|   0|    8|          0|
    |tmp12_reg_1337                                   |  13|   0|   13|          0|
    |tmp14_reg_1379                                   |  14|   0|   15|          1|
    |tmp17_reg_1384                                   |  13|   0|   13|          0|
    |tmp2_reg_1478                                    |   9|   0|    9|          0|
    |tmp5_reg_1332                                    |  14|   0|   15|          1|
    |tmp6_reg_1298                                    |  14|   0|   15|          1|
    |tmp9_reg_1303                                    |  13|   0|   13|          0|
    |tmp_12_reg_1403                                  |  11|   0|   11|          0|
    |tmp_19_reg_1451                                  |  11|   0|   11|          0|
    |tmp_21_reg_1466                                  |   9|   0|    9|          0|
    |tmp_24_reg_1483                                  |  10|   0|   10|          0|
    |tmp_27_reg_1499                                  |   1|   0|    1|          0|
    |tmp_32_reg_1520                                  |   1|   0|    1|          0|
    |tmp_33_reg_1526                                  |   1|   0|    1|          0|
    |tmp_39_reg_1509                                  |   8|   0|    8|          0|
    |tmp_9_cast_reg_1356                              |   8|   0|    8|          0|
    |tmp_i1_reg_1342                                  |   8|   0|    8|          0|
    |tmp_i2_reg_1389                                  |   8|   0|    8|          0|
    |tmp_i_reg_1308                                   |   8|   0|    8|          0|
    |tmp_reg_1441                                     |   9|   0|    9|          0|
    |x_weight_1_reg_1494                              |  11|   0|   11|          0|
    |x_weight_reg_1471                                |  11|   0|   11|          0|
    |y_weight_reg_1488                                |  11|   0|   11|          0|
    |exitcond6_reg_1394                               |   0|   1|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 581|   1|  587|          5|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      img_process     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      img_process     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      img_process     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      img_process     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      img_process     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      img_process     | return value |
|rgb_data_in_dout      |  in |   32|   ap_fifo  |      rgb_data_in     |    pointer   |
|rgb_data_in_empty_n   |  in |    1|   ap_fifo  |      rgb_data_in     |    pointer   |
|rgb_data_in_read      | out |    1|   ap_fifo  |      rgb_data_in     |    pointer   |
|rgb_data_out_din      | out |   32|   ap_fifo  |     rgb_data_out     |    pointer   |
|rgb_data_out_full_n   |  in |    1|   ap_fifo  |     rgb_data_out     |    pointer   |
|rgb_data_out_write    | out |    1|   ap_fifo  |     rgb_data_out     |    pointer   |
|isobelInvert          |  in |   32|   ap_none  |     isobelInvert     |    scalar    |
|iminsobelSensitivity  |  in |   32|   ap_none  | iminsobelSensitivity |    scalar    |
|imaxsobelSensitivity  |  in |   32|   ap_none  | imaxsobelSensitivity |    scalar    |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7
  * Pipeline-1: initiation interval (II) = 3, depth = 7
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 3, depth = 7
  * Pipeline-4: initiation interval (II) = 4, depth = 11
  * Pipeline-5: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 45
* Pipeline: 6
  Pipeline-0: II = 3, D = 7, States = { 2 3 4 5 6 7 8 }
  Pipeline-1: II = 3, D = 7, States = { 9 10 11 12 13 14 15 }
  Pipeline-2: II = 1, D = 2, States = { 16 17 }
  Pipeline-3: II = 3, D = 7, States = { 20 21 22 23 24 25 26 }
  Pipeline-4: II = 4, D = 11, States = { 28 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-5: II = 1, D = 2, States = { 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	16  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	9  / true
16 --> 
	18  / (exitcond2)
	17  / (!exitcond2)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	43  / (exitcond3)
	20  / (!exitcond3)
20 --> 
	27  / (exitcond4)
	21  / (!exitcond4)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	20  / true
27 --> 
	28  / true
28 --> 
	39  / (exitcond6)
	29  / (!exitcond6)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	28  / true
39 --> 
	40  / true
40 --> 
	41  / (!exitcond5)
	19  / (exitcond5)
41 --> 
	42  / true
42 --> 
	40  / true
43 --> 
	45  / (exitcond8)
	44  / (!exitcond8)
44 --> 
	43  / true
45 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rgb_data_in), !map !9

ST_1: stg_47 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rgb_data_out), !map !15

ST_1: stg_48 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %isobelInvert) nounwind, !map !19

ST_1: stg_49 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iminsobelSensitivity) nounwind, !map !25

ST_1: stg_50 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imaxsobelSensitivity) nounwind, !map !29

ST_1: stg_51 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @img_process_str) nounwind

ST_1: imaxsobelSensitivity_read [1/1] 0.00ns
:6  %imaxsobelSensitivity_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imaxsobelSensitivity)

ST_1: iminsobelSensitivity_read [1/1] 0.00ns
:7  %iminsobelSensitivity_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %iminsobelSensitivity)

ST_1: isobelInvert_read [1/1] 0.00ns
:8  %isobelInvert_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %isobelInvert)

ST_1: pixel [1/1] 0.00ns
:9  %pixel = alloca i32, align 4

ST_1: stg_56 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

ST_1: stg_57 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %rgb_data_out, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_58 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %rgb_data_in, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_59 [1/1] 1.57ns
:13  br label %1


 <State 2>: 3.71ns
ST_2: pix_j [1/1] 0.00ns
:0  %pix_j = phi i12 [ 0, %0 ], [ %pix_j_2, %2 ]

ST_2: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %pix_j, -2048

ST_2: pix_j_2 [1/1] 1.84ns
:2  %pix_j_2 = add i12 %pix_j, 1

ST_2: stg_63 [1/1] 1.57ns
:3  br i1 %exitcond, label %.preheader31, label %2


 <State 3>: 4.17ns
ST_3: pixel_1 [1/1] 2.60ns
:3  %pixel_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %rgb_data_in)

ST_3: stg_65 [1/1] 1.57ns
:4  store volatile i32 %pixel_1, i32* %pixel, align 4


 <State 4>: 1.05ns
ST_4: pixel_load [1/1] 0.00ns
:5  %pixel_load = load volatile i32* %pixel, align 4

ST_4: in_B [1/1] 0.00ns
:6  %in_B = trunc i32 %pixel_load to i8

ST_4: tmp_4_i_cast [1/1] 0.00ns
:18  %tmp_4_i_cast = zext i8 %in_B to i13

ST_4: tmp_5_i [3/3] 1.05ns
:19  %tmp_5_i = mul i13 25, %tmp_4_i_cast


 <State 5>: 1.05ns
ST_5: pixel_load_1 [1/1] 0.00ns
:7  %pixel_load_1 = load volatile i32* %pixel, align 4

ST_5: in_G [1/1] 0.00ns
:8  %in_G = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_1, i32 8, i32 15)

ST_5: tmp_5_i [2/3] 1.05ns
:19  %tmp_5_i = mul i13 25, %tmp_4_i_cast


 <State 6>: 4.86ns
ST_6: pixel_load_2 [1/1] 0.00ns
:9  %pixel_load_2 = load volatile i32* %pixel, align 4

ST_6: tmp_1 [1/1] 0.00ns
:10  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_2, i32 16, i32 23)

ST_6: p_shl1_i [1/1] 0.00ns
:11  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_1, i6 0)

ST_6: p_shl1_i_cast [1/1] 0.00ns
:12  %p_shl1_i_cast = zext i14 %p_shl1_i to i15

ST_6: p_shl2_i [1/1] 0.00ns
:13  %p_shl2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

ST_6: p_shl2_i_cast [1/1] 0.00ns
:14  %p_shl2_i_cast = zext i9 %p_shl2_i to i15

ST_6: tmp_2_i_cast1 [1/1] 0.00ns
:15  %tmp_2_i_cast1 = zext i8 %in_G to i9

ST_6: tmp_5_i [1/3] 0.00ns
:19  %tmp_5_i = mul i13 25, %tmp_4_i_cast

ST_6: tmp6 [1/1] 1.96ns
:20  %tmp6 = add i15 %p_shl1_i_cast, %p_shl2_i_cast

ST_6: tmp8 [1/1] 1.84ns
:23  %tmp8 = add i9 128, %tmp_2_i_cast1

ST_6: tmp22_cast [1/1] 0.00ns
:24  %tmp22_cast = zext i9 %tmp8 to i13

ST_6: tmp9 [1/1] 3.02ns
:25  %tmp9 = add i13 %tmp_5_i, %tmp22_cast


 <State 7>: 3.46ns
ST_7: p_shl_i [1/1] 0.00ns
:16  %p_shl_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %in_G, i7 0)

ST_7: p_shl_i_cast [1/1] 0.00ns
:17  %p_shl_i_cast = zext i15 %p_shl_i to i16

ST_7: tmp20_cast [1/1] 0.00ns
:21  %tmp20_cast = zext i15 %tmp6 to i16

ST_7: tmp7 [1/1] 1.73ns
:22  %tmp7 = add i16 %p_shl_i_cast, %tmp20_cast

ST_7: tmp21_cast [1/1] 0.00ns
:26  %tmp21_cast = zext i13 %tmp9 to i16

ST_7: tmp_8_i [1/1] 1.73ns
:27  %tmp_8_i = add i16 %tmp7, %tmp21_cast

ST_7: tmp_i [1/1] 0.00ns
:28  %tmp_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i, i32 8, i32 15)


 <State 8>: 4.43ns
ST_8: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

ST_8: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

ST_8: stg_94 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: y [1/1] 1.72ns
:29  %y = add i8 16, %tmp_i

ST_8: tmp_5 [1/1] 0.00ns
:30  %tmp_5 = zext i12 %pix_j to i64

ST_8: line_buffer_addr [1/1] 0.00ns
:31  %line_buffer_addr = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_5

ST_8: stg_98 [1/1] 2.71ns
:32  store i8 %y, i8* %line_buffer_addr, align 1

ST_8: empty_7 [1/1] 0.00ns
:33  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

ST_8: stg_100 [1/1] 0.00ns
:34  br label %1


 <State 9>: 3.71ns
ST_9: pix_j_1 [1/1] 0.00ns
.preheader31:0  %pix_j_1 = phi i12 [ %pix_j_6, %3 ], [ 0, %1 ]

ST_9: exitcond1 [1/1] 2.14ns
.preheader31:1  %exitcond1 = icmp eq i12 %pix_j_1, -2048

ST_9: pix_j_6 [1/1] 1.84ns
.preheader31:2  %pix_j_6 = add i12 %pix_j_1, 1

ST_9: stg_104 [1/1] 1.57ns
.preheader31:3  br i1 %exitcond1, label %.preheader28, label %3

ST_9: line_buffer_addr1 [1/1] 1.37ns
:30  %line_buffer_addr1 = xor i12 %pix_j_1, -2048


 <State 10>: 4.17ns
ST_10: pixel_2 [1/1] 2.60ns
:3  %pixel_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %rgb_data_in)

ST_10: stg_107 [1/1] 1.57ns
:4  store volatile i32 %pixel_2, i32* %pixel, align 4


 <State 11>: 1.05ns
ST_11: pixel_load_3 [1/1] 0.00ns
:5  %pixel_load_3 = load volatile i32* %pixel, align 4

ST_11: in_B_1 [1/1] 0.00ns
:6  %in_B_1 = trunc i32 %pixel_load_3 to i8

ST_11: tmp_4_i1_cast [1/1] 0.00ns
:18  %tmp_4_i1_cast = zext i8 %in_B_1 to i13

ST_11: tmp_5_i1 [3/3] 1.05ns
:19  %tmp_5_i1 = mul i13 25, %tmp_4_i1_cast


 <State 12>: 1.05ns
ST_12: pixel_load_4 [1/1] 0.00ns
:7  %pixel_load_4 = load volatile i32* %pixel, align 4

ST_12: in_G_1 [1/1] 0.00ns
:8  %in_G_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_4, i32 8, i32 15)

ST_12: tmp_5_i1 [2/3] 1.05ns
:19  %tmp_5_i1 = mul i13 25, %tmp_4_i1_cast


 <State 13>: 4.86ns
ST_13: pixel_load_5 [1/1] 0.00ns
:9  %pixel_load_5 = load volatile i32* %pixel, align 4

ST_13: tmp_7 [1/1] 0.00ns
:10  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_5, i32 16, i32 23)

ST_13: p_shl1_i1 [1/1] 0.00ns
:11  %p_shl1_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_7, i6 0)

ST_13: p_shl1_i1_cast [1/1] 0.00ns
:12  %p_shl1_i1_cast = zext i14 %p_shl1_i1 to i15

ST_13: p_shl2_i1 [1/1] 0.00ns
:13  %p_shl2_i1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_7, i1 false)

ST_13: p_shl2_i1_cast [1/1] 0.00ns
:14  %p_shl2_i1_cast = zext i9 %p_shl2_i1 to i15

ST_13: tmp_2_i1_cast1 [1/1] 0.00ns
:15  %tmp_2_i1_cast1 = zext i8 %in_G_1 to i9

ST_13: tmp_5_i1 [1/3] 0.00ns
:19  %tmp_5_i1 = mul i13 25, %tmp_4_i1_cast

ST_13: tmp5 [1/1] 1.96ns
:20  %tmp5 = add i15 %p_shl2_i1_cast, %p_shl1_i1_cast

ST_13: tmp11 [1/1] 1.84ns
:23  %tmp11 = add i9 128, %tmp_2_i1_cast1

ST_13: tmp26_cast [1/1] 0.00ns
:24  %tmp26_cast = zext i9 %tmp11 to i13

ST_13: tmp12 [1/1] 3.02ns
:25  %tmp12 = add i13 %tmp26_cast, %tmp_5_i1


 <State 14>: 3.46ns
ST_14: p_shl_i1 [1/1] 0.00ns
:16  %p_shl_i1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %in_G_1, i7 0)

ST_14: p_shl_i1_cast [1/1] 0.00ns
:17  %p_shl_i1_cast = zext i15 %p_shl_i1 to i16

ST_14: tmp24_cast [1/1] 0.00ns
:21  %tmp24_cast = zext i15 %tmp5 to i16

ST_14: tmp10 [1/1] 1.73ns
:22  %tmp10 = add i16 %tmp24_cast, %p_shl_i1_cast

ST_14: tmp25_cast [1/1] 0.00ns
:26  %tmp25_cast = zext i13 %tmp12 to i16

ST_14: tmp_8_i1 [1/1] 1.73ns
:27  %tmp_8_i1 = add i16 %tmp25_cast, %tmp10

ST_14: tmp_i1 [1/1] 0.00ns
:28  %tmp_i1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i1, i32 8, i32 15)


 <State 15>: 4.43ns
ST_15: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

ST_15: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

ST_15: stg_136 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_15: y_1 [1/1] 1.72ns
:29  %y_1 = add i8 16, %tmp_i1

ST_15: tmp_3 [1/1] 0.00ns
:31  %tmp_3 = zext i12 %line_buffer_addr1 to i64

ST_15: line_buffer_addr_1 [1/1] 0.00ns
:32  %line_buffer_addr_1 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_3

ST_15: stg_140 [1/1] 2.71ns
:33  store i8 %y_1, i8* %line_buffer_addr_1, align 1

ST_15: empty_9 [1/1] 0.00ns
:34  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6) nounwind

ST_15: stg_142 [1/1] 0.00ns
:35  br label %.preheader31


 <State 16>: 2.14ns
ST_16: p_01_rec [1/1] 0.00ns
.preheader28:0  %p_01_rec = phi i12 [ %p_rec3, %4 ], [ 0, %.preheader31 ]

ST_16: exitcond2 [1/1] 2.14ns
.preheader28:1  %exitcond2 = icmp eq i12 %p_01_rec, -2048

ST_16: p_rec3 [1/1] 1.84ns
.preheader28:2  %p_rec3 = add i12 %p_01_rec, 1

ST_16: stg_146 [1/1] 0.00ns
.preheader28:3  br i1 %exitcond2, label %.preheader26.preheader, label %4


 <State 17>: 2.60ns
ST_17: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

ST_17: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_17: stg_149 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_17: stg_150 [1/1] 2.60ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

ST_17: empty_11 [1/1] 0.00ns
:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8) nounwind

ST_17: stg_152 [1/1] 0.00ns
:5  br label %.preheader28


 <State 18>: 3.89ns
ST_18: not_tmp_8 [1/1] 2.52ns
.preheader26.preheader:0  %not_tmp_8 = icmp ne i32 %isobelInvert_read, 0

ST_18: tmp_9_cast [1/1] 1.37ns
.preheader26.preheader:1  %tmp_9_cast = select i1 %not_tmp_8, i8 -1, i8 0

ST_18: stg_155 [1/1] 1.57ns
.preheader26.preheader:2  br label %.preheader26


 <State 19>: 3.68ns
ST_19: pix_i [1/1] 0.00ns
.preheader26:0  %pix_i = phi i11 [ %pix_i_1, %11 ], [ 2, %.preheader26.preheader ]

ST_19: exitcond3 [1/1] 2.11ns
.preheader26:1  %exitcond3 = icmp eq i11 %pix_i, -968

ST_19: stg_158 [1/1] 1.57ns
.preheader26:2  br i1 %exitcond3, label %.preheader, label %.preheader23.preheader

ST_19: empty_12 [1/1] 0.00ns
.preheader23.preheader:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind

ST_19: stg_160 [1/1] 1.57ns
.preheader23.preheader:1  br label %.preheader23


 <State 20>: 2.14ns
ST_20: pix_j_3 [1/1] 0.00ns
.preheader23:0  %pix_j_3 = phi i12 [ %pix_j_7, %5 ], [ 0, %.preheader23.preheader ]

ST_20: exitcond4 [1/1] 2.14ns
.preheader23:1  %exitcond4 = icmp eq i12 %pix_j_3, -2048

ST_20: pix_j_7 [1/1] 1.84ns
.preheader23:2  %pix_j_7 = add i12 %pix_j_3, 1

ST_20: stg_164 [1/1] 0.00ns
.preheader23:3  br i1 %exitcond4, label %6, label %5


 <State 21>: 4.17ns
ST_21: pixel_3 [1/1] 2.60ns
:3  %pixel_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %rgb_data_in)

ST_21: stg_166 [1/1] 1.57ns
:4  store volatile i32 %pixel_3, i32* %pixel, align 4


 <State 22>: 1.05ns
ST_22: pixel_load_6 [1/1] 0.00ns
:5  %pixel_load_6 = load volatile i32* %pixel, align 4

ST_22: in_B_2 [1/1] 0.00ns
:6  %in_B_2 = trunc i32 %pixel_load_6 to i8

ST_22: tmp_4_i2_cast [1/1] 0.00ns
:18  %tmp_4_i2_cast = zext i8 %in_B_2 to i13

ST_22: tmp_5_i2 [3/3] 1.05ns
:19  %tmp_5_i2 = mul i13 25, %tmp_4_i2_cast


 <State 23>: 1.05ns
ST_23: pixel_load_7 [1/1] 0.00ns
:7  %pixel_load_7 = load volatile i32* %pixel, align 4

ST_23: in_G_2 [1/1] 0.00ns
:8  %in_G_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_7, i32 8, i32 15)

ST_23: tmp_5_i2 [2/3] 1.05ns
:19  %tmp_5_i2 = mul i13 25, %tmp_4_i2_cast


 <State 24>: 4.86ns
ST_24: pixel_load_8 [1/1] 0.00ns
:9  %pixel_load_8 = load volatile i32* %pixel, align 4

ST_24: tmp_4 [1/1] 0.00ns
:10  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pixel_load_8, i32 16, i32 23)

ST_24: p_shl1_i2 [1/1] 0.00ns
:11  %p_shl1_i2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_4, i6 0)

ST_24: p_shl1_i2_cast [1/1] 0.00ns
:12  %p_shl1_i2_cast = zext i14 %p_shl1_i2 to i15

ST_24: p_shl2_i2 [1/1] 0.00ns
:13  %p_shl2_i2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_4, i1 false)

ST_24: p_shl2_i2_cast [1/1] 0.00ns
:14  %p_shl2_i2_cast = zext i9 %p_shl2_i2 to i15

ST_24: tmp_2_i2_cast1 [1/1] 0.00ns
:15  %tmp_2_i2_cast1 = zext i8 %in_G_2 to i9

ST_24: tmp_5_i2 [1/3] 0.00ns
:19  %tmp_5_i2 = mul i13 25, %tmp_4_i2_cast

ST_24: tmp14 [1/1] 1.96ns
:20  %tmp14 = add i15 %p_shl1_i2_cast, %p_shl2_i2_cast

ST_24: tmp16 [1/1] 1.84ns
:23  %tmp16 = add i9 128, %tmp_2_i2_cast1

ST_24: tmp30_cast [1/1] 0.00ns
:24  %tmp30_cast = zext i9 %tmp16 to i13

ST_24: tmp17 [1/1] 3.02ns
:25  %tmp17 = add i13 %tmp_5_i2, %tmp30_cast


 <State 25>: 3.46ns
ST_25: p_shl_i2 [1/1] 0.00ns
:16  %p_shl_i2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %in_G_2, i7 0)

ST_25: p_shl_i2_cast [1/1] 0.00ns
:17  %p_shl_i2_cast = zext i15 %p_shl_i2 to i16

ST_25: tmp28_cast [1/1] 0.00ns
:21  %tmp28_cast = zext i15 %tmp14 to i16

ST_25: tmp15 [1/1] 1.73ns
:22  %tmp15 = add i16 %p_shl_i2_cast, %tmp28_cast

ST_25: tmp29_cast [1/1] 0.00ns
:26  %tmp29_cast = zext i13 %tmp17 to i16

ST_25: tmp_8_i2 [1/1] 1.73ns
:27  %tmp_8_i2 = add i16 %tmp15, %tmp29_cast

ST_25: tmp_i2 [1/1] 0.00ns
:28  %tmp_i2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i2, i32 8, i32 15)


 <State 26>: 4.43ns
ST_26: empty_13 [1/1] 0.00ns
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

ST_26: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_26: stg_195 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_26: y_2 [1/1] 1.72ns
:29  %y_2 = add i8 16, %tmp_i2

ST_26: line_buffer_addr2 [1/1] 0.00ns
:30  %line_buffer_addr2 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 1, i12 %pix_j_3)

ST_26: tmp_10 [1/1] 0.00ns
:31  %tmp_10 = zext i32 %line_buffer_addr2 to i64

ST_26: line_buffer_addr_2 [1/1] 0.00ns
:32  %line_buffer_addr_2 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_10

ST_26: stg_200 [1/1] 2.71ns
:33  store i8 %y_2, i8* %line_buffer_addr_2, align 1

ST_26: empty_14 [1/1] 0.00ns
:34  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s) nounwind

ST_26: stg_202 [1/1] 0.00ns
:35  br label %.preheader23


 <State 27>: 2.60ns
ST_27: stg_203 [1/1] 2.60ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

ST_27: stg_204 [1/1] 1.57ns
:1  br label %7


 <State 28>: 4.55ns
ST_28: pix_j_4 [1/1] 0.00ns
:0  %pix_j_4 = phi i11 [ 1, %6 ], [ %pix_j_9, %_ifconv ]

ST_28: p_12_pn_rec [1/1] 0.00ns
:1  %p_12_pn_rec = phi i11 [ 0, %6 ], [ %p_23_rec, %_ifconv ]

ST_28: exitcond6 [1/1] 2.11ns
:2  %exitcond6 = icmp eq i11 %p_12_pn_rec, -2

ST_28: p_23_rec [1/1] 1.84ns
:3  %p_23_rec = add i11 %p_12_pn_rec, 1

ST_28: stg_209 [1/1] 0.00ns
:4  br i1 %exitcond6, label %8, label %_ifconv

ST_28: tmp_12 [1/1] 1.84ns
_ifconv:3  %tmp_12 = add i11 -1, %pix_j_4

ST_28: tmp_13 [1/1] 0.00ns
_ifconv:4  %tmp_13 = zext i11 %tmp_12 to i64

ST_28: line_buffer_addr_3 [1/1] 0.00ns
_ifconv:5  %line_buffer_addr_3 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_13

ST_28: line_buffer_load [2/2] 2.71ns
_ifconv:6  %line_buffer_load = load i8* %line_buffer_addr_3, align 1

ST_28: pix_j_9 [1/1] 1.84ns
_ifconv:8  %pix_j_9 = add i11 1, %pix_j_4

ST_28: tmp_14 [1/1] 0.00ns
_ifconv:9  %tmp_14 = zext i11 %pix_j_9 to i64

ST_28: line_buffer_addr_4 [1/1] 0.00ns
_ifconv:10  %line_buffer_addr_4 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_14

ST_28: line_buffer_load_1 [2/2] 2.71ns
_ifconv:11  %line_buffer_load_1 = load i8* %line_buffer_addr_4, align 1


 <State 29>: 2.71ns
ST_29: line_buffer_load [1/2] 2.71ns
_ifconv:6  %line_buffer_load = load i8* %line_buffer_addr_3, align 1

ST_29: line_buffer_load_1 [1/2] 2.71ns
_ifconv:11  %line_buffer_load_1 = load i8* %line_buffer_addr_4, align 1

ST_29: line_buffer_addr5 [1/1] 0.00ns
_ifconv:13  %line_buffer_addr5 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 1, i11 %tmp_12)

ST_29: tmp_15 [1/1] 0.00ns
_ifconv:14  %tmp_15 = zext i32 %line_buffer_addr5 to i64

ST_29: line_buffer_addr_5 [1/1] 0.00ns
_ifconv:15  %line_buffer_addr_5 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_15

ST_29: line_buffer_load_2 [2/2] 2.71ns
_ifconv:16  %line_buffer_load_2 = load i8* %line_buffer_addr_5, align 1

ST_29: line_buffer_addr6 [1/1] 0.00ns
_ifconv:18  %line_buffer_addr6 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 1, i11 %pix_j_9)

ST_29: tmp_16 [1/1] 0.00ns
_ifconv:19  %tmp_16 = zext i32 %line_buffer_addr6 to i64

ST_29: line_buffer_addr_6 [1/1] 0.00ns
_ifconv:20  %line_buffer_addr_6 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_16

ST_29: line_buffer_load_3 [2/2] 2.71ns
_ifconv:21  %line_buffer_load_3 = load i8* %line_buffer_addr_6, align 1


 <State 30>: 4.43ns
ST_30: line_buffer_load_2 [1/2] 2.71ns
_ifconv:16  %line_buffer_load_2 = load i8* %line_buffer_addr_5, align 1

ST_30: tmp_19_cast [1/1] 0.00ns
_ifconv:17  %tmp_19_cast = zext i8 %line_buffer_load_2 to i9

ST_30: line_buffer_load_3 [1/2] 2.71ns
_ifconv:21  %line_buffer_load_3 = load i8* %line_buffer_addr_6, align 1

ST_30: tmp_20_cast [1/1] 0.00ns
_ifconv:22  %tmp_20_cast = zext i8 %line_buffer_load_3 to i9

ST_30: line_buffer_addr7 [1/1] 0.00ns
_ifconv:23  %line_buffer_addr7 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %tmp_12)

ST_30: tmp_17 [1/1] 0.00ns
_ifconv:24  %tmp_17 = zext i32 %line_buffer_addr7 to i64

ST_30: line_buffer_addr_7 [1/1] 0.00ns
_ifconv:25  %line_buffer_addr_7 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_17

ST_30: line_buffer_load_4 [2/2] 2.71ns
_ifconv:26  %line_buffer_load_4 = load i8* %line_buffer_addr_7, align 1

ST_30: tmp [1/1] 1.72ns
_ifconv:29  %tmp = sub i9 %tmp_20_cast, %tmp_19_cast

ST_30: line_buffer_addr8 [1/1] 0.00ns
_ifconv:32  %line_buffer_addr8 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %pix_j_9)

ST_30: tmp_30 [1/1] 0.00ns
_ifconv:33  %tmp_30 = zext i32 %line_buffer_addr8 to i64

ST_30: line_buffer_addr_8 [1/1] 0.00ns
_ifconv:34  %line_buffer_addr_8 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_30

ST_30: line_buffer_load_5 [2/2] 2.71ns
_ifconv:35  %line_buffer_load_5 = load i8* %line_buffer_addr_8, align 1


 <State 31>: 3.56ns
ST_31: tmp_16_cast [1/1] 0.00ns
_ifconv:7  %tmp_16_cast = zext i8 %line_buffer_load to i9

ST_31: tmp_18_cast [1/1] 0.00ns
_ifconv:12  %tmp_18_cast = zext i8 %line_buffer_load_1 to i9

ST_31: line_buffer_load_4 [1/2] 2.71ns
_ifconv:26  %line_buffer_load_4 = load i8* %line_buffer_addr_7, align 1

ST_31: tmp_23 [1/1] 0.00ns
_ifconv:30  %tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp, i1 false)

ST_31: tmp1_cast [1/1] 0.00ns
_ifconv:31  %tmp1_cast = sext i10 %tmp_23 to i11

ST_31: line_buffer_load_5 [1/2] 2.71ns
_ifconv:35  %line_buffer_load_5 = load i8* %line_buffer_addr_8, align 1

ST_31: tmp_18 [1/1] 1.72ns
_ifconv:38  %tmp_18 = sub i9 %tmp_18_cast, %tmp_16_cast

ST_31: tmp_23_cast_cast [1/1] 0.00ns
_ifconv:39  %tmp_23_cast_cast = sext i9 %tmp_18 to i11

ST_31: tmp_19 [1/1] 1.84ns
_ifconv:40  %tmp_19 = add i11 %tmp1_cast, %tmp_23_cast_cast

ST_31: tmp_36 [1/1] 0.00ns
_ifconv:43  %tmp_36 = zext i11 %pix_j_4 to i64

ST_31: line_buffer_addr_9 [1/1] 0.00ns
_ifconv:44  %line_buffer_addr_9 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_36

ST_31: line_buffer_load_6 [2/2] 2.71ns
_ifconv:45  %line_buffer_load_6 = load i8* %line_buffer_addr_9, align 1

ST_31: line_buffer_addr10 [1/1] 0.00ns
_ifconv:47  %line_buffer_addr10 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %pix_j_4)

ST_31: tmp_37 [1/1] 0.00ns
_ifconv:48  %tmp_37 = zext i32 %line_buffer_addr10 to i64

ST_31: line_buffer_addr_10 [1/1] 0.00ns
_ifconv:49  %line_buffer_addr_10 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_37

ST_31: line_buffer_load_7 [2/2] 2.71ns
_ifconv:50  %line_buffer_load_7 = load i8* %line_buffer_addr_10, align 1

ST_31: tmp_21 [1/1] 1.72ns
_ifconv:55  %tmp_21 = add i9 %tmp_16_cast, %tmp_18_cast


 <State 32>: 4.43ns
ST_32: tmp_14_cast [1/1] 0.00ns
_ifconv:27  %tmp_14_cast = zext i8 %line_buffer_load_4 to i11

ST_32: tmp_21_cast [1/1] 0.00ns
_ifconv:28  %tmp_21_cast = zext i8 %line_buffer_load_4 to i10

ST_32: tmp_16_cast1 [1/1] 0.00ns
_ifconv:36  %tmp_16_cast1 = zext i8 %line_buffer_load_5 to i11

ST_32: tmp_22_cast [1/1] 0.00ns
_ifconv:37  %tmp_22_cast = zext i8 %line_buffer_load_5 to i10

ST_32: tmp_20 [1/1] 1.37ns
_ifconv:41  %tmp_20 = sub i11 %tmp_19, %tmp_14_cast

ST_32: x_weight [1/1] 1.37ns
_ifconv:42  %x_weight = add i11 %tmp_20, %tmp_16_cast1

ST_32: line_buffer_load_6 [1/2] 2.71ns
_ifconv:45  %line_buffer_load_6 = load i8* %line_buffer_addr_9, align 1

ST_32: tmp_27_cast [1/1] 0.00ns
_ifconv:46  %tmp_27_cast = zext i8 %line_buffer_load_6 to i9

ST_32: line_buffer_load_7 [1/2] 2.71ns
_ifconv:50  %line_buffer_load_7 = load i8* %line_buffer_addr_10, align 1

ST_32: tmp_28_cast [1/1] 0.00ns
_ifconv:51  %tmp_28_cast = zext i8 %line_buffer_load_7 to i9

ST_32: tmp2 [1/1] 1.72ns
_ifconv:52  %tmp2 = sub i9 %tmp_27_cast, %tmp_28_cast

ST_32: tmp_29_cast [1/1] 0.00ns
_ifconv:56  %tmp_29_cast = zext i9 %tmp_21 to i10

ST_32: tmp_22 [1/1] 1.37ns
_ifconv:57  %tmp_22 = sub i10 %tmp_29_cast, %tmp_21_cast

ST_32: tmp_24 [1/1] 1.37ns
_ifconv:58  %tmp_24 = sub i10 %tmp_22, %tmp_22_cast


 <State 33>: 3.95ns
ST_33: tmp_38 [1/1] 0.00ns
_ifconv:53  %tmp_38 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp2, i1 false)

ST_33: tmp3_cast [1/1] 0.00ns
_ifconv:54  %tmp3_cast = sext i10 %tmp_38 to i11

ST_33: tmp_31_cast_cast [1/1] 0.00ns
_ifconv:59  %tmp_31_cast_cast = sext i10 %tmp_24 to i11

ST_33: y_weight [1/1] 1.84ns
_ifconv:60  %y_weight = add i11 %tmp3_cast, %tmp_31_cast_cast

ST_33: tmp_25 [1/1] 2.11ns
_ifconv:61  %tmp_25 = icmp sgt i11 %x_weight, 0

ST_33: tmp_26 [1/1] 1.84ns
_ifconv:62  %tmp_26 = sub i11 0, %x_weight

ST_33: x_weight_1 [1/1] 1.37ns
_ifconv:63  %x_weight_1 = select i1 %tmp_25, i11 %x_weight, i11 %tmp_26

ST_33: tmp_27 [1/1] 2.11ns
_ifconv:65  %tmp_27 = icmp sgt i11 %y_weight, 0


 <State 34>: 5.05ns
ST_34: x_weight_1_cast [1/1] 0.00ns
_ifconv:64  %x_weight_1_cast = sext i11 %x_weight_1 to i12

ST_34: tmp_28 [1/1] 1.84ns
_ifconv:66  %tmp_28 = sub i11 0, %y_weight

ST_34: y_weight_1 [1/1] 1.37ns
_ifconv:67  %y_weight_1 = select i1 %tmp_27, i11 %y_weight, i11 %tmp_28

ST_34: y_weight_1_cast [1/1] 0.00ns
_ifconv:68  %y_weight_1_cast = sext i11 %y_weight_1 to i12

ST_34: edge_weight [1/1] 1.84ns
_ifconv:69  %edge_weight = add i12 %x_weight_1_cast, %y_weight_1_cast

ST_34: tmp_39 [1/1] 0.00ns
_ifconv:71  %tmp_39 = trunc i12 %edge_weight to i8


 <State 35>: 3.51ns
ST_35: tmp_29 [1/1] 2.14ns
_ifconv:70  %tmp_29 = icmp slt i12 %edge_weight, 255

ST_35: edge_val [1/1] 1.37ns
_ifconv:72  %edge_val = xor i8 %tmp_39, -1

ST_35: edge_val1 [1/1] 1.37ns
_ifconv:73  %edge_val1 = select i1 %tmp_29, i8 %edge_val, i8 0


 <State 36>: 2.52ns
ST_36: tmp_31 [1/1] 0.00ns
_ifconv:74  %tmp_31 = zext i8 %edge_val1 to i32

ST_36: tmp_32 [1/1] 2.52ns
_ifconv:75  %tmp_32 = icmp sgt i32 %tmp_31, %imaxsobelSensitivity_read

ST_36: tmp_33 [1/1] 2.52ns
_ifconv:76  %tmp_33 = icmp slt i32 %tmp_31, %iminsobelSensitivity_read


 <State 37>: 4.11ns
ST_37: p_edge_val [1/1] 1.37ns
_ifconv:77  %p_edge_val = select i1 %tmp_32, i8 -1, i8 0

ST_37: tmp_34 [1/1] 1.37ns
_ifconv:78  %tmp_34 = or i1 %tmp_32, %tmp_33

ST_37: edge_val_2 [1/1] 1.37ns
_ifconv:79  %edge_val_2 = select i1 %tmp_34, i8 %p_edge_val, i8 %edge_val1

ST_37: edge_val_1 [1/1] 1.37ns
_ifconv:80  %edge_val_1 = xor i8 %edge_val_2, %tmp_9_cast


 <State 38>: 2.60ns
ST_38: empty_15 [1/1] 0.00ns
_ifconv:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2046, i64 2046, i64 2046) nounwind

ST_38: tmp_11 [1/1] 0.00ns
_ifconv:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_38: stg_298 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_38: tmp_35 [1/1] 0.00ns
_ifconv:81  %tmp_35 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 -1, i8 %edge_val_1, i8 %edge_val_1, i8 %edge_val_1)

ST_38: stg_300 [1/1] 2.60ns
_ifconv:82  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 %tmp_35)

ST_38: empty_16 [1/1] 0.00ns
_ifconv:83  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_11) nounwind

ST_38: stg_302 [1/1] 0.00ns
_ifconv:84  br label %7


 <State 39>: 2.60ns
ST_39: stg_303 [1/1] 2.60ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

ST_39: stg_304 [1/1] 1.57ns
:1  br label %9


 <State 40>: 3.48ns
ST_40: pix_j_5 [1/1] 0.00ns
:0  %pix_j_5 = phi i11 [ 0, %8 ], [ %pix_j_8, %10 ]

ST_40: exitcond5 [1/1] 2.11ns
:1  %exitcond5 = icmp eq i11 %pix_j_5, -128

ST_40: empty_17 [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

ST_40: pix_j_8 [1/1] 1.84ns
:3  %pix_j_8 = add i11 %pix_j_5, 1

ST_40: stg_309 [1/1] 0.00ns
:4  br i1 %exitcond5, label %11, label %10

ST_40: line_buffer_addr11 [1/1] 0.00ns
:0  %line_buffer_addr11 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 1, i11 %pix_j_5)

ST_40: tmp_40 [1/1] 0.00ns
:1  %tmp_40 = zext i32 %line_buffer_addr11 to i64

ST_40: line_buffer_addr_11 [1/1] 0.00ns
:2  %line_buffer_addr_11 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_40

ST_40: line_buffer_load_8 [2/2] 2.71ns
:3  %line_buffer_load_8 = load i8* %line_buffer_addr_11, align 1

ST_40: line_buffer_addr13 [1/1] 0.00ns
:7  %line_buffer_addr13 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 2, i11 %pix_j_5)

ST_40: tmp_42 [1/1] 0.00ns
:8  %tmp_42 = zext i32 %line_buffer_addr13 to i64

ST_40: line_buffer_addr_13 [1/1] 0.00ns
:9  %line_buffer_addr_13 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_42

ST_40: line_buffer_load_9 [2/2] 2.71ns
:10  %line_buffer_load_9 = load i8* %line_buffer_addr_13, align 1

ST_40: pix_i_1 [1/1] 1.84ns
:0  %pix_i_1 = add i11 %pix_i, 1

ST_40: stg_319 [1/1] 0.00ns
:1  br label %.preheader26


 <State 41>: 2.71ns
ST_41: line_buffer_load_8 [1/2] 2.71ns
:3  %line_buffer_load_8 = load i8* %line_buffer_addr_11, align 1

ST_41: line_buffer_load_9 [1/2] 2.71ns
:10  %line_buffer_load_9 = load i8* %line_buffer_addr_13, align 1


 <State 42>: 2.71ns
ST_42: tmp_41 [1/1] 0.00ns
:4  %tmp_41 = zext i11 %pix_j_5 to i64

ST_42: line_buffer_addr_12 [1/1] 0.00ns
:5  %line_buffer_addr_12 = getelementptr [6144 x i8]* @line_buffer, i64 0, i64 %tmp_41

ST_42: stg_324 [1/1] 2.71ns
:6  store i8 %line_buffer_load_8, i8* %line_buffer_addr_12, align 1

ST_42: stg_325 [1/1] 2.71ns
:11  store i8 %line_buffer_load_9, i8* %line_buffer_addr_11, align 1

ST_42: stg_326 [1/1] 0.00ns
:12  br label %9


 <State 43>: 2.14ns
ST_43: p_34_rec [1/1] 0.00ns
.preheader:0  %p_34_rec = phi i12 [ %p_rec, %12 ], [ 0, %.preheader26 ]

ST_43: exitcond8 [1/1] 2.14ns
.preheader:1  %exitcond8 = icmp eq i12 %p_34_rec, -2048

ST_43: p_rec [1/1] 1.84ns
.preheader:2  %p_rec = add i12 %p_34_rec, 1

ST_43: stg_330 [1/1] 0.00ns
.preheader:3  br i1 %exitcond8, label %13, label %12


 <State 44>: 2.60ns
ST_44: empty_18 [1/1] 0.00ns
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

ST_44: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_44: stg_333 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_44: stg_334 [1/1] 2.60ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %rgb_data_out, i32 0)

ST_44: empty_19 [1/1] 0.00ns
:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_9) nounwind

ST_44: stg_336 [1/1] 0.00ns
:5  br label %.preheader


 <State 45>: 0.00ns
ST_45: stg_337 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rgb_data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7fee66775ee0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgb_data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7fee66bad840; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ isobelInvert]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fee669cf980; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iminsobelSensitivity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fee6684db00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imaxsobelSensitivity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fee6680be80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x7fee66d5b300; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_46                    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
stg_47                    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
stg_48                    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
stg_49                    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
stg_50                    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
stg_51                    (spectopmodule    ) [ 0000000000000000000000000000000000000000000000]
imaxsobelSensitivity_read (read             ) [ 0011111111111111111111111111111111111111111000]
iminsobelSensitivity_read (read             ) [ 0011111111111111111111111111111111111111111000]
isobelInvert_read         (read             ) [ 0011111111111111111000000000000000000000000000]
pixel                     (alloca           ) [ 0011111111111111111111111111111111111111111000]
stg_56                    (speclatency      ) [ 0000000000000000000000000000000000000000000000]
stg_57                    (specinterface    ) [ 0000000000000000000000000000000000000000000000]
stg_58                    (specinterface    ) [ 0000000000000000000000000000000000000000000000]
stg_59                    (br               ) [ 0111111110000000000000000000000000000000000000]
pix_j                     (phi              ) [ 0011111110000000000000000000000000000000000000]
exitcond                  (icmp             ) [ 0011111111111111000000000000000000000000000000]
pix_j_2                   (add              ) [ 0111111110000000000000000000000000000000000000]
stg_63                    (br               ) [ 0011111111111111000000000000000000000000000000]
pixel_1                   (read             ) [ 0000000000000000000000000000000000000000000000]
stg_65                    (store            ) [ 0000000000000000000000000000000000000000000000]
pixel_load                (load             ) [ 0000000000000000000000000000000000000000000000]
in_B                      (trunc            ) [ 0000000000000000000000000000000000000000000000]
tmp_4_i_cast              (zext             ) [ 0011011000000000000000000000000000000000000000]
pixel_load_1              (load             ) [ 0000000000000000000000000000000000000000000000]
in_G                      (partselect       ) [ 0001101100000000000000000000000000000000000000]
pixel_load_2              (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_1                     (partselect       ) [ 0000000000000000000000000000000000000000000000]
p_shl1_i                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl1_i_cast             (zext             ) [ 0000000000000000000000000000000000000000000000]
p_shl2_i                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl2_i_cast             (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_2_i_cast1             (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_5_i                   (mul              ) [ 0000000000000000000000000000000000000000000000]
tmp6                      (add              ) [ 0000100100000000000000000000000000000000000000]
tmp8                      (add              ) [ 0000000000000000000000000000000000000000000000]
tmp22_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp9                      (add              ) [ 0000100100000000000000000000000000000000000000]
p_shl_i                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl_i_cast              (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp20_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp7                      (add              ) [ 0000000000000000000000000000000000000000000000]
tmp21_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_8_i                   (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_i                     (partselect       ) [ 0010000010000000000000000000000000000000000000]
empty                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_2                     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
stg_94                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
y                         (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_5                     (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
stg_98                    (store            ) [ 0000000000000000000000000000000000000000000000]
empty_7                   (specregionend    ) [ 0000000000000000000000000000000000000000000000]
stg_100                   (br               ) [ 0111111110000000000000000000000000000000000000]
pix_j_1                   (phi              ) [ 0000000001000000000000000000000000000000000000]
exitcond1                 (icmp             ) [ 0000000001111111110000000000000000000000000000]
pix_j_6                   (add              ) [ 0010000001111111000000000000000000000000000000]
stg_104                   (br               ) [ 0000000001111111110000000000000000000000000000]
line_buffer_addr1         (xor              ) [ 0000000001111111000000000000000000000000000000]
pixel_2                   (read             ) [ 0000000000000000000000000000000000000000000000]
stg_107                   (store            ) [ 0000000000000000000000000000000000000000000000]
pixel_load_3              (load             ) [ 0000000000000000000000000000000000000000000000]
in_B_1                    (trunc            ) [ 0000000000000000000000000000000000000000000000]
tmp_4_i1_cast             (zext             ) [ 0000000001101100000000000000000000000000000000]
pixel_load_4              (load             ) [ 0000000000000000000000000000000000000000000000]
in_G_1                    (partselect       ) [ 0000000000110110000000000000000000000000000000]
pixel_load_5              (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_7                     (partselect       ) [ 0000000000000000000000000000000000000000000000]
p_shl1_i1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl1_i1_cast            (zext             ) [ 0000000000000000000000000000000000000000000000]
p_shl2_i1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl2_i1_cast            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_2_i1_cast1            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_5_i1                  (mul              ) [ 0000000000000000000000000000000000000000000000]
tmp5                      (add              ) [ 0000000000010010000000000000000000000000000000]
tmp11                     (add              ) [ 0000000000000000000000000000000000000000000000]
tmp26_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp12                     (add              ) [ 0000000000010010000000000000000000000000000000]
p_shl_i1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl_i1_cast             (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp24_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp10                     (add              ) [ 0000000000000000000000000000000000000000000000]
tmp25_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_8_i1                  (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_i1                    (partselect       ) [ 0000000001000001000000000000000000000000000000]
empty_8                   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_6                     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
stg_136                   (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
y_1                       (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_3                     (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
stg_140                   (store            ) [ 0000000000000000000000000000000000000000000000]
empty_9                   (specregionend    ) [ 0000000000000000000000000000000000000000000000]
stg_142                   (br               ) [ 0010000001111111000000000000000000000000000000]
p_01_rec                  (phi              ) [ 0000000000000000100000000000000000000000000000]
exitcond2                 (icmp             ) [ 0000000000000000110000000000000000000000000000]
p_rec3                    (add              ) [ 0000000001000000110000000000000000000000000000]
stg_146                   (br               ) [ 0000000000000000000000000000000000000000000000]
empty_10                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_8                     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
stg_149                   (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
stg_150                   (write            ) [ 0000000000000000000000000000000000000000000000]
empty_11                  (specregionend    ) [ 0000000000000000000000000000000000000000000000]
stg_152                   (br               ) [ 0000000001000000110000000000000000000000000000]
not_tmp_8                 (icmp             ) [ 0000000000000000000000000000000000000000000000]
tmp_9_cast                (select           ) [ 0000000000000000000111111111111111111111111000]
stg_155                   (br               ) [ 0000000000000000001111111111111111111111111000]
pix_i                     (phi              ) [ 0000000000000000000111111111111111111111111000]
exitcond3                 (icmp             ) [ 0000000000000000000111111111111111111111111110]
stg_158                   (br               ) [ 0000000000000000000111111111111111111111111110]
empty_12                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
stg_160                   (br               ) [ 0000000000000000000111111111111111111111111000]
pix_j_3                   (phi              ) [ 0000000000000000000011111110000000000000000000]
exitcond4                 (icmp             ) [ 0000000000000000000111111111111111111111111000]
pix_j_7                   (add              ) [ 0000000000000000000111111111111111111111111000]
stg_164                   (br               ) [ 0000000000000000000000000000000000000000000000]
pixel_3                   (read             ) [ 0000000000000000000000000000000000000000000000]
stg_166                   (store            ) [ 0000000000000000000000000000000000000000000000]
pixel_load_6              (load             ) [ 0000000000000000000000000000000000000000000000]
in_B_2                    (trunc            ) [ 0000000000000000000000000000000000000000000000]
tmp_4_i2_cast             (zext             ) [ 0000000000000000000011011000000000000000000000]
pixel_load_7              (load             ) [ 0000000000000000000000000000000000000000000000]
in_G_2                    (partselect       ) [ 0000000000000000000001101100000000000000000000]
pixel_load_8              (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_4                     (partselect       ) [ 0000000000000000000000000000000000000000000000]
p_shl1_i2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl1_i2_cast            (zext             ) [ 0000000000000000000000000000000000000000000000]
p_shl2_i2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl2_i2_cast            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_2_i2_cast1            (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_5_i2                  (mul              ) [ 0000000000000000000000000000000000000000000000]
tmp14                     (add              ) [ 0000000000000000000000100100000000000000000000]
tmp16                     (add              ) [ 0000000000000000000000000000000000000000000000]
tmp30_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp17                     (add              ) [ 0000000000000000000000100100000000000000000000]
p_shl_i2                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
p_shl_i2_cast             (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp28_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp15                     (add              ) [ 0000000000000000000000000000000000000000000000]
tmp29_cast                (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_8_i2                  (add              ) [ 0000000000000000000000000000000000000000000000]
tmp_i2                    (partselect       ) [ 0000000000000000000010000010000000000000000000]
empty_13                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_s                     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
stg_195                   (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
y_2                       (add              ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr2         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_10                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
stg_200                   (store            ) [ 0000000000000000000000000000000000000000000000]
empty_14                  (specregionend    ) [ 0000000000000000000000000000000000000000000000]
stg_202                   (br               ) [ 0000000000000000000111111111111111111111111000]
stg_203                   (write            ) [ 0000000000000000000000000000000000000000000000]
stg_204                   (br               ) [ 0000000000000000000111111111111111111111111000]
pix_j_4                   (phi              ) [ 0000000000000000000000000000111100000000000000]
p_12_pn_rec               (phi              ) [ 0000000000000000000000000000100000000000000000]
exitcond6                 (icmp             ) [ 0000000000000000000111111111111111111111111000]
p_23_rec                  (add              ) [ 0000000000000000000111111111111111111111111000]
stg_209                   (br               ) [ 0000000000000000000000000000000000000000000000]
tmp_12                    (add              ) [ 0000000000000000000000000000011000000000000000]
tmp_13                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_3        (getelementptr    ) [ 0000000000000000000000000000010000000000000000]
pix_j_9                   (add              ) [ 0000000000000000000111111111111111111111111000]
tmp_14                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_4        (getelementptr    ) [ 0000000000000000000000000000010000000000000000]
line_buffer_load          (load             ) [ 0000000000000000000000000000001100000000000000]
line_buffer_load_1        (load             ) [ 0000000000000000000000000000001100000000000000]
line_buffer_addr5         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_15                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_5        (getelementptr    ) [ 0000000000000000000000000000001000000000000000]
line_buffer_addr6         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_16                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_6        (getelementptr    ) [ 0000000000000000000000000000001000000000000000]
line_buffer_load_2        (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_19_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_load_3        (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_20_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr7         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_17                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_7        (getelementptr    ) [ 0000000000000000000000000000000100000000000000]
tmp                       (sub              ) [ 0000000000000000000000000000000100000000000000]
line_buffer_addr8         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_30                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_8        (getelementptr    ) [ 0000000000000000000000000000000100000000000000]
tmp_16_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_18_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_load_4        (load             ) [ 0000000000000000000000000000100010000000000000]
tmp_23                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp1_cast                 (sext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_load_5        (load             ) [ 0000000000000000000000000000100010000000000000]
tmp_18                    (sub              ) [ 0000000000000000000000000000000000000000000000]
tmp_23_cast_cast          (sext             ) [ 0000000000000000000000000000000000000000000000]
tmp_19                    (add              ) [ 0000000000000000000000000000100010000000000000]
tmp_36                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_9        (getelementptr    ) [ 0000000000000000000000000000100010000000000000]
line_buffer_addr10        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_37                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_10       (getelementptr    ) [ 0000000000000000000000000000100010000000000000]
tmp_21                    (add              ) [ 0000000000000000000000000000100010000000000000]
tmp_14_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_21_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_16_cast1              (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_22_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_20                    (sub              ) [ 0000000000000000000000000000000000000000000000]
x_weight                  (add              ) [ 0000000000000000000000000000010001000000000000]
line_buffer_load_6        (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_27_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_load_7        (load             ) [ 0000000000000000000000000000000000000000000000]
tmp_28_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp2                      (sub              ) [ 0000000000000000000000000000010001000000000000]
tmp_29_cast               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_22                    (sub              ) [ 0000000000000000000000000000000000000000000000]
tmp_24                    (sub              ) [ 0000000000000000000000000000010001000000000000]
tmp_38                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp3_cast                 (sext             ) [ 0000000000000000000000000000000000000000000000]
tmp_31_cast_cast          (sext             ) [ 0000000000000000000000000000000000000000000000]
y_weight                  (add              ) [ 0000000000000000000000000000001000100000000000]
tmp_25                    (icmp             ) [ 0000000000000000000000000000000000000000000000]
tmp_26                    (sub              ) [ 0000000000000000000000000000000000000000000000]
x_weight_1                (select           ) [ 0000000000000000000000000000001000100000000000]
tmp_27                    (icmp             ) [ 0000000000000000000000000000001000100000000000]
x_weight_1_cast           (sext             ) [ 0000000000000000000000000000000000000000000000]
tmp_28                    (sub              ) [ 0000000000000000000000000000000000000000000000]
y_weight_1                (select           ) [ 0000000000000000000000000000000000000000000000]
y_weight_1_cast           (sext             ) [ 0000000000000000000000000000000000000000000000]
edge_weight               (add              ) [ 0000000000000000000000000000000100010000000000]
tmp_39                    (trunc            ) [ 0000000000000000000000000000000100010000000000]
tmp_29                    (icmp             ) [ 0000000000000000000000000000000000000000000000]
edge_val                  (xor              ) [ 0000000000000000000000000000000000000000000000]
edge_val1                 (select           ) [ 0000000000000000000000000000110000001100000000]
tmp_31                    (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_32                    (icmp             ) [ 0000000000000000000000000000010000000100000000]
tmp_33                    (icmp             ) [ 0000000000000000000000000000010000000100000000]
p_edge_val                (select           ) [ 0000000000000000000000000000000000000000000000]
tmp_34                    (or               ) [ 0000000000000000000000000000000000000000000000]
edge_val_2                (select           ) [ 0000000000000000000000000000000000000000000000]
edge_val_1                (xor              ) [ 0000000000000000000000000000001000000010000000]
empty_15                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_11                    (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
stg_298                   (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
tmp_35                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
stg_300                   (write            ) [ 0000000000000000000000000000000000000000000000]
empty_16                  (specregionend    ) [ 0000000000000000000000000000000000000000000000]
stg_302                   (br               ) [ 0000000000000000000111111111111111111111111000]
stg_303                   (write            ) [ 0000000000000000000000000000000000000000000000]
stg_304                   (br               ) [ 0000000000000000000111111111111111111111111000]
pix_j_5                   (phi              ) [ 0000000000000000000000000000000000000000111000]
exitcond5                 (icmp             ) [ 0000000000000000000111111111111111111111111000]
empty_17                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
pix_j_8                   (add              ) [ 0000000000000000000111111111111111111111111000]
stg_309                   (br               ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr11        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_40                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_11       (getelementptr    ) [ 0000000000000000000000000000000000000000011000]
line_buffer_addr13        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
tmp_42                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_13       (getelementptr    ) [ 0000000000000000000000000000000000000000010000]
pix_i_1                   (add              ) [ 0000000000000000001111111111111111111111111000]
stg_319                   (br               ) [ 0000000000000000001111111111111111111111111000]
line_buffer_load_8        (load             ) [ 0000000000000000000000000000000000000000001000]
line_buffer_load_9        (load             ) [ 0000000000000000000000000000000000000000001000]
tmp_41                    (zext             ) [ 0000000000000000000000000000000000000000000000]
line_buffer_addr_12       (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
stg_324                   (store            ) [ 0000000000000000000000000000000000000000000000]
stg_325                   (store            ) [ 0000000000000000000000000000000000000000000000]
stg_326                   (br               ) [ 0000000000000000000111111111111111111111111000]
p_34_rec                  (phi              ) [ 0000000000000000000000000000000000000000000100]
exitcond8                 (icmp             ) [ 0000000000000000000000000000000000000000000110]
p_rec                     (add              ) [ 0000000000000000000100000000000000000000000110]
stg_330                   (br               ) [ 0000000000000000000000000000000000000000000000]
empty_18                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_9                     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
stg_333                   (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
stg_334                   (write            ) [ 0000000000000000000000000000000000000000000000]
empty_19                  (specregionend    ) [ 0000000000000000000000000000000000000000000000]
stg_336                   (br               ) [ 0000000000000000000100000000000000000000000110]
stg_337                   (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rgb_data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rgb_data_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_data_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="isobelInvert">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="isobelInvert"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="iminsobelSensitivity">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iminsobelSensitivity"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imaxsobelSensitivity">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imaxsobelSensitivity"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_process_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i21.i11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="pixel_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="imaxsobelSensitivity_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imaxsobelSensitivity_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="iminsobelSensitivity_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iminsobelSensitivity_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="isobelInvert_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="isobelInvert_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_1/3 pixel_2/10 pixel_3/21 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_150/17 stg_203/27 stg_300/38 stg_303/39 stg_334/44 "/>
</bind>
</comp>

<comp id="176" class="1004" name="line_buffer_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="13" slack="0"/>
<pin id="220" dir="0" index="4" bw="8" slack="1"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_98/8 stg_140/15 stg_200/26 line_buffer_load/28 line_buffer_load_1/28 line_buffer_load_2/29 line_buffer_load_3/29 line_buffer_load_4/30 line_buffer_load_5/30 line_buffer_load_6/31 line_buffer_load_7/31 line_buffer_load_8/40 line_buffer_load_9/40 stg_324/42 stg_325/42 "/>
</bind>
</comp>

<comp id="188" class="1004" name="line_buffer_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="12" slack="0"/>
<pin id="192" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_1/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="line_buffer_addr_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_2/26 "/>
</bind>
</comp>

<comp id="204" class="1004" name="line_buffer_addr_3_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_3/28 "/>
</bind>
</comp>

<comp id="212" class="1004" name="line_buffer_addr_4_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_4/28 "/>
</bind>
</comp>

<comp id="223" class="1004" name="line_buffer_addr_5_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_5/29 "/>
</bind>
</comp>

<comp id="231" class="1004" name="line_buffer_addr_6_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_6/29 "/>
</bind>
</comp>

<comp id="239" class="1004" name="line_buffer_addr_7_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_7/30 "/>
</bind>
</comp>

<comp id="247" class="1004" name="line_buffer_addr_8_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_8/30 "/>
</bind>
</comp>

<comp id="255" class="1004" name="line_buffer_addr_9_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="11" slack="0"/>
<pin id="259" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_9/31 "/>
</bind>
</comp>

<comp id="263" class="1004" name="line_buffer_addr_10_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_10/31 "/>
</bind>
</comp>

<comp id="271" class="1004" name="line_buffer_addr_11_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_11/40 "/>
</bind>
</comp>

<comp id="279" class="1004" name="line_buffer_addr_13_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_13/40 "/>
</bind>
</comp>

<comp id="287" class="1004" name="line_buffer_addr_12_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="11" slack="0"/>
<pin id="291" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr_12/42 "/>
</bind>
</comp>

<comp id="295" class="1005" name="pix_j_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="1"/>
<pin id="297" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_j (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="pix_j_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="12" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_j/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="pix_j_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="1"/>
<pin id="309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_j_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="pix_j_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_j_1/9 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_01_rec_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="1"/>
<pin id="320" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_01_rec_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/16 "/>
</bind>
</comp>

<comp id="329" class="1005" name="pix_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pix_i (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="pix_i_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="3" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_i/19 "/>
</bind>
</comp>

<comp id="341" class="1005" name="pix_j_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="1"/>
<pin id="343" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_j_3 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="pix_j_3_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_j_3/20 "/>
</bind>
</comp>

<comp id="353" class="1005" name="pix_j_4_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="1"/>
<pin id="355" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pix_j_4 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="pix_j_4_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="11" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_j_4/28 "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_12_pn_rec_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="1"/>
<pin id="367" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_12_pn_rec (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_12_pn_rec_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="11" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_12_pn_rec/28 "/>
</bind>
</comp>

<comp id="376" class="1005" name="pix_j_5_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="1"/>
<pin id="378" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pix_j_5 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="pix_j_5_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="11" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_j_5/40 "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_34_rec_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="1"/>
<pin id="390" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_34_rec (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_34_rec_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_34_rec/43 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="2"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/3 stg_107/10 stg_166/21 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="3"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_load/4 pixel_load_1/5 pixel_load_2/6 pixel_load_3/11 pixel_load_4/12 pixel_load_5/13 pixel_load_6/22 pixel_load_7/23 pixel_load_8/24 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="5" slack="0"/>
<pin id="412" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_G/5 in_G_1/12 in_G_2/23 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 tmp_7/13 tmp_4/24 "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_G in_G_1 in_G_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load line_buffer_load_4 line_buffer_load_8 "/>
</bind>
</comp>

<comp id="437" class="1005" name="reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_load_1 line_buffer_load_5 line_buffer_load_9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exitcond_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="pix_j_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix_j_2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="in_B_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_B/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_4_i_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_shl1_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_shl1_i_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i_cast/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_shl2_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_shl2_i_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_i_cast/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_2_i_cast1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_cast1/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp22_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="0"/>
<pin id="505" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp22_cast/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_shl_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="2"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_shl_i_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="15" slack="0"/>
<pin id="517" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp20_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="15" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp20_cast/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="0"/>
<pin id="524" dir="0" index="1" bw="15" slack="0"/>
<pin id="525" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp21_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp21_cast/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_8_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="13" slack="0"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="y_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="1"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="6"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="exitcond1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="0" index="1" bw="12" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="pix_j_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix_j_6/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="line_buffer_addr1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="0" index="1" bw="12" slack="0"/>
<pin id="573" dir="1" index="2" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="line_buffer_addr1/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="in_B_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_B_1/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_4_i1_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i1_cast/11 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_shl1_i1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i1/13 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_shl1_i1_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="0"/>
<pin id="594" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i1_cast/13 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_shl2_i1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i1/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_shl2_i1_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_i1_cast/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_2_i1_cast1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i1_cast1/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="0"/>
<pin id="614" dir="0" index="1" bw="14" slack="0"/>
<pin id="615" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp11_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/13 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp26_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp26_cast/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_shl_i1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="15" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="2"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i1/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_shl_i1_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i1_cast/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp24_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="15" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp24_cast/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp10_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="15" slack="0"/>
<pin id="645" dir="0" index="1" bw="15" slack="0"/>
<pin id="646" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp25_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="13" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp25_cast/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_8_i1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="13" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i1/14 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_i1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="16" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="0" index="3" bw="5" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i1/14 "/>
</bind>
</comp>

<comp id="668" class="1004" name="y_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="1"/>
<pin id="671" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/15 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="6"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="678" class="1004" name="exitcond2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="0" index="1" bw="12" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/16 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_rec3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec3/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="not_tmp_8_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="4"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_8/18 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_9_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="8" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_cast/18 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/19 "/>
</bind>
</comp>

<comp id="709" class="1004" name="exitcond4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="0"/>
<pin id="711" dir="0" index="1" bw="12" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/20 "/>
</bind>
</comp>

<comp id="715" class="1004" name="pix_j_7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix_j_7/20 "/>
</bind>
</comp>

<comp id="721" class="1004" name="in_B_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_B_2/22 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_4_i2_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i2_cast/22 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_shl1_i2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="14" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i2/24 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_shl1_i2_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i2_cast/24 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_shl2_i2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="9" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i2/24 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_shl2_i2_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_i2_cast/24 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_2_i2_cast1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="1"/>
<pin id="755" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i2_cast1/24 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp14_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="0"/>
<pin id="759" dir="0" index="1" bw="9" slack="0"/>
<pin id="760" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/24 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp16_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/24 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp30_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="0"/>
<pin id="771" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp30_cast/24 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_shl_i2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="15" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="2"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i2/25 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_shl_i2_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="15" slack="0"/>
<pin id="783" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i2_cast/25 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp28_cast_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="15" slack="1"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp28_cast/25 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp15_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="15" slack="0"/>
<pin id="790" dir="0" index="1" bw="15" slack="0"/>
<pin id="791" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/25 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp29_cast_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="13" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp29_cast/25 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_8_i2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="0" index="1" bw="13" slack="0"/>
<pin id="800" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i2/25 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_i2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="0" index="2" bw="5" slack="0"/>
<pin id="807" dir="0" index="3" bw="5" slack="0"/>
<pin id="808" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i2/25 "/>
</bind>
</comp>

<comp id="813" class="1004" name="y_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="1"/>
<pin id="816" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/26 "/>
</bind>
</comp>

<comp id="819" class="1004" name="line_buffer_addr2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="0" index="2" bw="12" slack="6"/>
<pin id="823" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr2/26 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_10_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/26 "/>
</bind>
</comp>

<comp id="832" class="1004" name="exitcond6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="11" slack="0"/>
<pin id="834" dir="0" index="1" bw="11" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/28 "/>
</bind>
</comp>

<comp id="838" class="1004" name="p_23_rec_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="11" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_23_rec/28 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_12_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="11" slack="0"/>
<pin id="847" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/28 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_13_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="11" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/28 "/>
</bind>
</comp>

<comp id="855" class="1004" name="pix_j_9_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="11" slack="0"/>
<pin id="858" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix_j_9/28 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_14_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="0"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/28 "/>
</bind>
</comp>

<comp id="866" class="1004" name="line_buffer_addr5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="0" index="2" bw="11" slack="1"/>
<pin id="870" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr5/29 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_15_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/29 "/>
</bind>
</comp>

<comp id="878" class="1004" name="line_buffer_addr6_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="11" slack="1"/>
<pin id="882" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr6/29 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_16_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_19_cast_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/30 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_20_cast_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/30 "/>
</bind>
</comp>

<comp id="898" class="1004" name="line_buffer_addr7_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="3" slack="0"/>
<pin id="901" dir="0" index="2" bw="11" slack="2"/>
<pin id="902" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr7/30 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_17_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/30 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="0"/>
<pin id="913" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="916" class="1004" name="line_buffer_addr8_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="3" slack="0"/>
<pin id="919" dir="0" index="2" bw="11" slack="2"/>
<pin id="920" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr8/30 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_30_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/30 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_16_cast_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="2"/>
<pin id="930" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/31 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_18_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="2"/>
<pin id="934" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/31 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_23_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="10" slack="0"/>
<pin id="938" dir="0" index="1" bw="9" slack="1"/>
<pin id="939" dir="0" index="2" bw="1" slack="0"/>
<pin id="940" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/31 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp1_cast_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="10" slack="0"/>
<pin id="945" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/31 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_18_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/31 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_23_cast_cast_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="9" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast_cast/31 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_19_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="9" slack="0"/>
<pin id="960" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/31 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_36_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="3"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/31 "/>
</bind>
</comp>

<comp id="968" class="1004" name="line_buffer_addr10_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="3" slack="0"/>
<pin id="971" dir="0" index="2" bw="11" slack="3"/>
<pin id="972" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr10/31 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_37_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/31 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_21_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/31 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_14_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/32 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_21_cast_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/32 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_16_cast1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast1/32 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_22_cast_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/32 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_20_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="1"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/32 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="x_weight_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="0"/>
<pin id="1010" dir="0" index="1" bw="8" slack="0"/>
<pin id="1011" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight/32 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_27_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/32 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_28_cast_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="0"/>
<pin id="1020" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/32 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="8" slack="0"/>
<pin id="1025" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp2/32 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_29_cast_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="9" slack="1"/>
<pin id="1030" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/32 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_22_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="9" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="0"/>
<pin id="1034" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/32 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_24_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="0"/>
<pin id="1040" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/32 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_38_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="0"/>
<pin id="1045" dir="0" index="1" bw="9" slack="1"/>
<pin id="1046" dir="0" index="2" bw="1" slack="0"/>
<pin id="1047" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/33 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp3_cast_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="0"/>
<pin id="1052" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/33 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_31_cast_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="1"/>
<pin id="1056" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast_cast/33 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="y_weight_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="0"/>
<pin id="1059" dir="0" index="1" bw="10" slack="0"/>
<pin id="1060" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight/33 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_25_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="1"/>
<pin id="1065" dir="0" index="1" bw="11" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/33 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_26_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="11" slack="1"/>
<pin id="1071" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/33 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="x_weight_1_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="11" slack="1"/>
<pin id="1076" dir="0" index="2" bw="11" slack="0"/>
<pin id="1077" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_weight_1/33 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_27_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="11" slack="0"/>
<pin id="1082" dir="0" index="1" bw="11" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/33 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="x_weight_1_cast_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="11" slack="1"/>
<pin id="1088" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_weight_1_cast/34 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_28_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="11" slack="1"/>
<pin id="1092" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/34 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="y_weight_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="0" index="1" bw="11" slack="1"/>
<pin id="1097" dir="0" index="2" bw="11" slack="0"/>
<pin id="1098" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_weight_1/34 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="y_weight_1_cast_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="11" slack="0"/>
<pin id="1102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="y_weight_1_cast/34 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="edge_weight_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="11" slack="0"/>
<pin id="1106" dir="0" index="1" bw="11" slack="0"/>
<pin id="1107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="edge_weight/34 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_39_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="0"/>
<pin id="1112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/34 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_29_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="12" slack="1"/>
<pin id="1116" dir="0" index="1" bw="12" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/35 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="edge_val_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="1"/>
<pin id="1121" dir="0" index="1" bw="8" slack="0"/>
<pin id="1122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/35 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="edge_val1_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="0" index="2" bw="8" slack="0"/>
<pin id="1128" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val1/35 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_31_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/36 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_32_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="0" index="1" bw="32" slack="16"/>
<pin id="1138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/36 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_33_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="16"/>
<pin id="1143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/36 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="p_edge_val_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="0" index="1" bw="8" slack="0"/>
<pin id="1148" dir="0" index="2" bw="8" slack="0"/>
<pin id="1149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_edge_val/37 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_34_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="0" index="1" bw="1" slack="1"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/37 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="edge_val_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="0" index="2" bw="8" slack="2"/>
<pin id="1160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val_2/37 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="edge_val_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="0" index="1" bw="8" slack="13"/>
<pin id="1166" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val_1/37 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_35_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="0" index="2" bw="8" slack="1"/>
<pin id="1172" dir="0" index="3" bw="8" slack="1"/>
<pin id="1173" dir="0" index="4" bw="8" slack="1"/>
<pin id="1174" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/38 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="exitcond5_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="0"/>
<pin id="1180" dir="0" index="1" bw="11" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/40 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="pix_j_8_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="11" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix_j_8/40 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="line_buffer_addr11_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="0" index="2" bw="11" slack="0"/>
<pin id="1194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr11/40 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_40_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="0"/>
<pin id="1200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/40 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="line_buffer_addr13_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="0" index="1" bw="3" slack="0"/>
<pin id="1206" dir="0" index="2" bw="11" slack="0"/>
<pin id="1207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="line_buffer_addr13/40 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_42_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/40 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="pix_i_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="11" slack="5"/>
<pin id="1218" dir="0" index="1" bw="1" slack="0"/>
<pin id="1219" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix_i_1/40 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_41_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="11" slack="2"/>
<pin id="1224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/42 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="exitcond8_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="12" slack="0"/>
<pin id="1229" dir="0" index="1" bw="12" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/43 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="p_rec_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="12" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/43 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="grp_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="6" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="0" index="2" bw="9" slack="0"/>
<pin id="1243" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5_i2/22 tmp17/24 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="6" slack="0"/>
<pin id="1249" dir="0" index="1" bw="8" slack="0"/>
<pin id="1250" dir="0" index="2" bw="9" slack="0"/>
<pin id="1251" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5_i1/11 tmp12/13 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="grp_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="6" slack="0"/>
<pin id="1257" dir="0" index="1" bw="8" slack="0"/>
<pin id="1258" dir="0" index="2" bw="9" slack="0"/>
<pin id="1259" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5_i/4 tmp9/6 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="imaxsobelSensitivity_read_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="16"/>
<pin id="1265" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="imaxsobelSensitivity_read "/>
</bind>
</comp>

<comp id="1268" class="1005" name="iminsobelSensitivity_read_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="16"/>
<pin id="1270" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="iminsobelSensitivity_read "/>
</bind>
</comp>

<comp id="1273" class="1005" name="isobelInvert_read_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="4"/>
<pin id="1275" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="isobelInvert_read "/>
</bind>
</comp>

<comp id="1278" class="1005" name="pixel_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="2"/>
<pin id="1280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pixel "/>
</bind>
</comp>

<comp id="1284" class="1005" name="exitcond_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="1"/>
<pin id="1286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1288" class="1005" name="pix_j_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="12" slack="0"/>
<pin id="1290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="pix_j_2 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_4_i_cast_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="13" slack="1"/>
<pin id="1295" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_cast "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp6_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="15" slack="1"/>
<pin id="1300" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp9_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="13" slack="1"/>
<pin id="1305" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_i_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1313" class="1005" name="exitcond1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="pix_j_6_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="12" slack="0"/>
<pin id="1319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="pix_j_6 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="line_buffer_addr1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="12" slack="6"/>
<pin id="1324" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="line_buffer_addr1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_4_i1_cast_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="13" slack="1"/>
<pin id="1329" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i1_cast "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp5_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="15" slack="1"/>
<pin id="1334" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp12_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="13" slack="1"/>
<pin id="1339" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_i1_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="1"/>
<pin id="1344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="exitcond2_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="p_rec3_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="0"/>
<pin id="1353" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_rec3 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_9_cast_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="13"/>
<pin id="1358" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="1361" class="1005" name="exitcond3_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="1"/>
<pin id="1363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="exitcond4_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="1"/>
<pin id="1367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="pix_j_7_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="12" slack="0"/>
<pin id="1371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="pix_j_7 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_4_i2_cast_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="13" slack="1"/>
<pin id="1376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i2_cast "/>
</bind>
</comp>

<comp id="1379" class="1005" name="tmp14_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="15" slack="1"/>
<pin id="1381" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp14 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp17_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="13" slack="1"/>
<pin id="1386" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="tmp_i2_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="1"/>
<pin id="1391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="exitcond6_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="1"/>
<pin id="1396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="p_23_rec_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="11" slack="0"/>
<pin id="1400" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_23_rec "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_12_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="11" slack="1"/>
<pin id="1405" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="line_buffer_addr_3_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="13" slack="1"/>
<pin id="1411" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_3 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="pix_j_9_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="11" slack="0"/>
<pin id="1416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="pix_j_9 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="line_buffer_addr_4_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="13" slack="1"/>
<pin id="1423" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_4 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="line_buffer_addr_5_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="13" slack="1"/>
<pin id="1428" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_5 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="line_buffer_addr_6_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="13" slack="1"/>
<pin id="1433" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_6 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="line_buffer_addr_7_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="13" slack="1"/>
<pin id="1438" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_7 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="tmp_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="1"/>
<pin id="1443" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1446" class="1005" name="line_buffer_addr_8_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="13" slack="1"/>
<pin id="1448" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_8 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="tmp_19_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="11" slack="1"/>
<pin id="1453" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="line_buffer_addr_9_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="13" slack="1"/>
<pin id="1458" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_9 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="line_buffer_addr_10_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="13" slack="1"/>
<pin id="1463" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_10 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_21_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="9" slack="1"/>
<pin id="1468" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="x_weight_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="11" slack="1"/>
<pin id="1473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_weight "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp2_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="9" slack="1"/>
<pin id="1480" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="tmp_24_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="10" slack="1"/>
<pin id="1485" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="y_weight_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="11" slack="1"/>
<pin id="1490" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="y_weight "/>
</bind>
</comp>

<comp id="1494" class="1005" name="x_weight_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="11" slack="1"/>
<pin id="1496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_1 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_27_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="1"/>
<pin id="1501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="edge_weight_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="12" slack="1"/>
<pin id="1506" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="edge_weight "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_39_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="1"/>
<pin id="1511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="edge_val1_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="1"/>
<pin id="1516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="tmp_32_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="1"/>
<pin id="1522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp_33_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="edge_val_1_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="1"/>
<pin id="1533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="pix_j_8_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="11" slack="0"/>
<pin id="1543" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="pix_j_8 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="line_buffer_addr_11_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="13" slack="1"/>
<pin id="1548" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_11 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="line_buffer_addr_13_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="13" slack="1"/>
<pin id="1554" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_addr_13 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="pix_i_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="11" slack="1"/>
<pin id="1559" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pix_i_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="exitcond8_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="1"/>
<pin id="1564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="p_rec_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="12" slack="0"/>
<pin id="1568" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="92" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="84" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="84" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="84" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="84" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="84" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="84" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="98" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="110" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="112" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="112" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="380" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="162" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="430"><net_src comp="407" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="183" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="183" pin="5"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="440"><net_src comp="183" pin="5"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="183" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="447"><net_src comp="299" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="299" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="404" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="417" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="417" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="427" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="471" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="483" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="487" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="427" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="68" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="515" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="547" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="556"><net_src comp="295" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="562"><net_src comp="311" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="38" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="311" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="40" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="311" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="38" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="404" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="417" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="417" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="62" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="427" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="604" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="592" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="64" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="608" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="66" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="427" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="68" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="636" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="643" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="48" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="50" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="672"><net_src comp="82" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="668" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="682"><net_src comp="322" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="322" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="40" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="34" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="96" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="333" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="100" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="345" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="38" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="345" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="40" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="404" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="56" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="417" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="58" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="60" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="417" pin="4"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="62" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="427" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="737" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="749" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="64" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="753" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="66" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="427" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="68" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="792"><net_src comp="781" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="70" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="48" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="50" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="817"><net_src comp="82" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="813" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="824"><net_src comp="106" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="108" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="341" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="830"><net_src comp="819" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="836"><net_src comp="369" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="114" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="369" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="110" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="116" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="357" pin="4"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="859"><net_src comp="110" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="357" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="871"><net_src comp="118" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="120" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="866" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="883"><net_src comp="118" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="120" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="878" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="893"><net_src comp="183" pin="5"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="183" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="118" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="122" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="914"><net_src comp="894" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="890" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="921"><net_src comp="118" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="122" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="916" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="931"><net_src comp="431" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="437" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="124" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="62" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="946"><net_src comp="936" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="932" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="928" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="943" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="353" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="973"><net_src comp="118" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="122" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="353" pin="1"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="985"><net_src comp="928" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="932" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="431" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="431" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="437" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="437" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="987" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="995" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="183" pin="5"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="183" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1014" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1035"><net_src comp="1028" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="991" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="999" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="124" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="62" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1053"><net_src comp="1043" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1061"><net_src comp="1050" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="112" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="112" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1078"><net_src comp="1063" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=2"/></net>

<net id="1084"><net_src comp="1057" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="112" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1093"><net_src comp="112" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1099"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=2"/></net>

<net id="1103"><net_src comp="1094" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1086" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1100" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="126" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1123"><net_src comp="94" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1114" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="1119" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="96" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1139"><net_src comp="1132" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1144"><net_src comp="1132" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1150"><net_src comp="94" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1151"><net_src comp="96" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1161"><net_src comp="1152" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1145" pin="3"/><net_sink comp="1156" pin=1"/></net>

<net id="1167"><net_src comp="1156" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1175"><net_src comp="132" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="94" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1177"><net_src comp="1168" pin="5"/><net_sink comp="168" pin=2"/></net>

<net id="1182"><net_src comp="380" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="134" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="380" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="110" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1195"><net_src comp="118" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="120" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="380" pin="4"/><net_sink comp="1190" pin=2"/></net>

<net id="1201"><net_src comp="1190" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1208"><net_src comp="118" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="122" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1210"><net_src comp="380" pin="4"/><net_sink comp="1203" pin=2"/></net>

<net id="1214"><net_src comp="1203" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1220"><net_src comp="329" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="110" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1225"><net_src comp="376" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1231"><net_src comp="392" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="38" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="392" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="40" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1244"><net_src comp="44" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="725" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="769" pin="1"/><net_sink comp="1239" pin=2"/></net>

<net id="1252"><net_src comp="44" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="580" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="624" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1260"><net_src comp="44" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="459" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1262"><net_src comp="503" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="1266"><net_src comp="144" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1271"><net_src comp="150" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1276"><net_src comp="156" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1281"><net_src comp="140" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1287"><net_src comp="443" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="449" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1296"><net_src comp="459" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1301"><net_src comp="491" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1306"><net_src comp="1255" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1311"><net_src comp="537" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1316"><net_src comp="558" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="564" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1325"><net_src comp="570" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1330"><net_src comp="580" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1335"><net_src comp="612" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1340"><net_src comp="1247" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1345"><net_src comp="658" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1350"><net_src comp="678" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="684" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1359"><net_src comp="695" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1364"><net_src comp="703" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="709" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1372"><net_src comp="715" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1377"><net_src comp="725" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1382"><net_src comp="757" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1387"><net_src comp="1239" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1392"><net_src comp="803" pin="4"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1397"><net_src comp="832" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="838" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1406"><net_src comp="844" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="1408"><net_src comp="1403" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="1412"><net_src comp="204" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1417"><net_src comp="855" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1420"><net_src comp="1414" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1424"><net_src comp="212" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="1429"><net_src comp="223" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="1434"><net_src comp="231" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1439"><net_src comp="239" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="1444"><net_src comp="910" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1449"><net_src comp="247" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1454"><net_src comp="957" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1459"><net_src comp="255" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="1464"><net_src comp="263" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1469"><net_src comp="981" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1474"><net_src comp="1008" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1477"><net_src comp="1471" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1481"><net_src comp="1022" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1486"><net_src comp="1037" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1491"><net_src comp="1057" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1497"><net_src comp="1073" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1502"><net_src comp="1080" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1507"><net_src comp="1104" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1512"><net_src comp="1110" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1517"><net_src comp="1124" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="1156" pin=2"/></net>

<net id="1523"><net_src comp="1135" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1529"><net_src comp="1140" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1534"><net_src comp="1163" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1168" pin=2"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1168" pin=3"/></net>

<net id="1537"><net_src comp="1531" pin="1"/><net_sink comp="1168" pin=4"/></net>

<net id="1544"><net_src comp="1184" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1549"><net_src comp="271" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1555"><net_src comp="279" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1560"><net_src comp="1216" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1565"><net_src comp="1227" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="1233" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="392" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rgb_data_out | {17 27 38 39 44 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		pix_j_2 : 1
		stg_63 : 2
	State 3
	State 4
		in_B : 1
		tmp_4_i_cast : 2
		tmp_5_i : 3
	State 5
		in_G : 1
	State 6
		tmp_1 : 1
		p_shl1_i : 2
		p_shl1_i_cast : 3
		p_shl2_i : 2
		p_shl2_i_cast : 3
		tmp6 : 4
		tmp8 : 1
		tmp22_cast : 2
		tmp9 : 3
	State 7
		p_shl_i_cast : 1
		tmp7 : 2
		tmp_8_i : 3
		tmp_i : 4
	State 8
		line_buffer_addr : 1
		stg_98 : 2
		empty_7 : 1
	State 9
		exitcond1 : 1
		pix_j_6 : 1
		stg_104 : 2
		line_buffer_addr1 : 1
	State 10
	State 11
		in_B_1 : 1
		tmp_4_i1_cast : 2
		tmp_5_i1 : 3
	State 12
		in_G_1 : 1
	State 13
		tmp_7 : 1
		p_shl1_i1 : 2
		p_shl1_i1_cast : 3
		p_shl2_i1 : 2
		p_shl2_i1_cast : 3
		tmp5 : 4
		tmp11 : 1
		tmp26_cast : 2
		tmp12 : 3
	State 14
		p_shl_i1_cast : 1
		tmp10 : 2
		tmp_8_i1 : 3
		tmp_i1 : 4
	State 15
		line_buffer_addr_1 : 1
		stg_140 : 2
		empty_9 : 1
	State 16
		exitcond2 : 1
		p_rec3 : 1
		stg_146 : 2
	State 17
		empty_11 : 1
	State 18
		tmp_9_cast : 1
	State 19
		exitcond3 : 1
		stg_158 : 2
	State 20
		exitcond4 : 1
		pix_j_7 : 1
		stg_164 : 2
	State 21
	State 22
		in_B_2 : 1
		tmp_4_i2_cast : 2
		tmp_5_i2 : 3
	State 23
		in_G_2 : 1
	State 24
		tmp_4 : 1
		p_shl1_i2 : 2
		p_shl1_i2_cast : 3
		p_shl2_i2 : 2
		p_shl2_i2_cast : 3
		tmp14 : 4
		tmp16 : 1
		tmp30_cast : 2
		tmp17 : 3
	State 25
		p_shl_i2_cast : 1
		tmp15 : 2
		tmp_8_i2 : 3
		tmp_i2 : 4
	State 26
		tmp_10 : 1
		line_buffer_addr_2 : 2
		stg_200 : 3
		empty_14 : 1
	State 27
	State 28
		exitcond6 : 1
		p_23_rec : 1
		stg_209 : 2
		tmp_12 : 1
		tmp_13 : 2
		line_buffer_addr_3 : 3
		line_buffer_load : 4
		pix_j_9 : 1
		tmp_14 : 2
		line_buffer_addr_4 : 3
		line_buffer_load_1 : 4
	State 29
		tmp_15 : 1
		line_buffer_addr_5 : 2
		line_buffer_load_2 : 3
		tmp_16 : 1
		line_buffer_addr_6 : 2
		line_buffer_load_3 : 3
	State 30
		tmp_19_cast : 1
		tmp_20_cast : 1
		tmp_17 : 1
		line_buffer_addr_7 : 2
		line_buffer_load_4 : 3
		tmp : 2
		tmp_30 : 1
		line_buffer_addr_8 : 2
		line_buffer_load_5 : 3
	State 31
		tmp1_cast : 1
		tmp_18 : 1
		tmp_23_cast_cast : 2
		tmp_19 : 3
		line_buffer_addr_9 : 1
		line_buffer_load_6 : 2
		tmp_37 : 1
		line_buffer_addr_10 : 2
		line_buffer_load_7 : 3
		tmp_21 : 1
	State 32
		tmp_20 : 1
		x_weight : 2
		tmp_27_cast : 1
		tmp_28_cast : 1
		tmp2 : 2
		tmp_22 : 1
		tmp_24 : 2
	State 33
		tmp3_cast : 1
		y_weight : 2
		x_weight_1 : 1
		tmp_27 : 3
	State 34
		y_weight_1 : 1
		y_weight_1_cast : 2
		edge_weight : 3
		tmp_39 : 4
	State 35
	State 36
		tmp_32 : 1
		tmp_33 : 1
	State 37
		edge_val_1 : 1
	State 38
		stg_300 : 1
		empty_16 : 1
	State 39
	State 40
		exitcond5 : 1
		pix_j_8 : 1
		stg_309 : 2
		line_buffer_addr11 : 1
		tmp_40 : 2
		line_buffer_addr_11 : 3
		line_buffer_load_8 : 4
		line_buffer_addr13 : 1
		tmp_42 : 2
		line_buffer_addr_13 : 3
		line_buffer_load_9 : 4
	State 41
	State 42
		line_buffer_addr_12 : 1
		stg_324 : 2
	State 43
		exitcond8 : 1
		p_rec : 1
		stg_330 : 2
	State 44
		empty_19 : 1
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |             pix_j_2_fu_449            |    0    |    0    |    12   |
|          |              tmp6_fu_491              |    0    |    0    |    14   |
|          |              tmp8_fu_497              |    0    |    0    |    9    |
|          |              tmp7_fu_522              |    0    |    0    |   4.5   |
|          |             tmp_8_i_fu_531            |    0    |    0    |   4.5   |
|          |                y_fu_547               |    0    |    0    |    8    |
|          |             pix_j_6_fu_564            |    0    |    0    |    12   |
|          |              tmp5_fu_612              |    0    |    0    |    14   |
|          |              tmp11_fu_618             |    0    |    0    |    9    |
|          |              tmp10_fu_643             |    0    |    0    |   4.5   |
|          |            tmp_8_i1_fu_652            |    0    |    0    |   4.5   |
|          |               y_1_fu_668              |    0    |    0    |    8    |
|          |             p_rec3_fu_684             |    0    |    0    |    12   |
|          |             pix_j_7_fu_715            |    0    |    0    |    12   |
|    add   |              tmp14_fu_757             |    0    |    0    |    14   |
|          |              tmp16_fu_763             |    0    |    0    |    9    |
|          |              tmp15_fu_788             |    0    |    0    |   4.5   |
|          |            tmp_8_i2_fu_797            |    0    |    0    |   4.5   |
|          |               y_2_fu_813              |    0    |    0    |    8    |
|          |            p_23_rec_fu_838            |    0    |    0    |    11   |
|          |             tmp_12_fu_844             |    0    |    0    |    11   |
|          |             pix_j_9_fu_855            |    0    |    0    |    11   |
|          |             tmp_19_fu_957             |    0    |    0    |    10   |
|          |             tmp_21_fu_981             |    0    |    0    |    8    |
|          |            x_weight_fu_1008           |    0    |    0    |   4.5   |
|          |            y_weight_fu_1057           |    0    |    0    |    10   |
|          |          edge_weight_fu_1104          |    0    |    0    |    11   |
|          |            pix_j_8_fu_1184            |    0    |    0    |    11   |
|          |            pix_i_1_fu_1216            |    0    |    0    |    11   |
|          |             p_rec_fu_1233             |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |            exitcond_fu_443            |    0    |    0    |    5    |
|          |            exitcond1_fu_558           |    0    |    0    |    5    |
|          |            exitcond2_fu_678           |    0    |    0    |    5    |
|          |            not_tmp_8_fu_690           |    0    |    0    |    11   |
|          |            exitcond3_fu_703           |    0    |    0    |    4    |
|          |            exitcond4_fu_709           |    0    |    0    |    5    |
|   icmp   |            exitcond6_fu_832           |    0    |    0    |    4    |
|          |             tmp_25_fu_1063            |    0    |    0    |    4    |
|          |             tmp_27_fu_1080            |    0    |    0    |    4    |
|          |             tmp_29_fu_1114            |    0    |    0    |    5    |
|          |             tmp_32_fu_1135            |    0    |    0    |    11   |
|          |             tmp_33_fu_1140            |    0    |    0    |    11   |
|          |           exitcond5_fu_1178           |    0    |    0    |    4    |
|          |           exitcond8_fu_1227           |    0    |    0    |    5    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_910              |    0    |    0    |    8    |
|          |             tmp_18_fu_947             |    0    |    0    |    8    |
|          |             tmp_20_fu_1003            |    0    |    0    |   4.5   |
|    sub   |              tmp2_fu_1022             |    0    |    0    |    8    |
|          |             tmp_22_fu_1031            |    0    |    0    |   4.5   |
|          |             tmp_24_fu_1037            |    0    |    0    |   4.5   |
|          |             tmp_26_fu_1068            |    0    |    0    |    11   |
|          |             tmp_28_fu_1089            |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|          |           tmp_9_cast_fu_695           |    0    |    0    |    8    |
|          |           x_weight_1_fu_1073          |    0    |    0    |    11   |
|  select  |           y_weight_1_fu_1094          |    0    |    0    |    11   |
|          |           edge_val1_fu_1124           |    0    |    0    |    8    |
|          |           p_edge_val_fu_1145          |    0    |    0    |    8    |
|          |           edge_val_2_fu_1156          |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |        line_buffer_addr1_fu_570       |    0    |    0    |    14   |
|    xor   |            edge_val_fu_1119           |    0    |    0    |    8    |
|          |           edge_val_1_fu_1163          |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |              grp_fu_1239              |    1    |    0    |    0    |
|  muladd  |              grp_fu_1247              |    1    |    0    |    0    |
|          |              grp_fu_1255              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|    or    |             tmp_34_fu_1152            |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          | imaxsobelSensitivity_read_read_fu_144 |    0    |    0    |    0    |
|   read   | iminsobelSensitivity_read_read_fu_150 |    0    |    0    |    0    |
|          |     isobelInvert_read_read_fu_156     |    0    |    0    |    0    |
|          |            grp_read_fu_162            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |            grp_write_fu_168           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_407              |    0    |    0    |    0    |
|          |               grp_fu_417              |    0    |    0    |    0    |
|partselect|              tmp_i_fu_537             |    0    |    0    |    0    |
|          |             tmp_i1_fu_658             |    0    |    0    |    0    |
|          |             tmp_i2_fu_803             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              in_B_fu_455              |    0    |    0    |    0    |
|   trunc  |             in_B_1_fu_576             |    0    |    0    |    0    |
|          |             in_B_2_fu_721             |    0    |    0    |    0    |
|          |             tmp_39_fu_1110            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |          tmp_4_i_cast_fu_459          |    0    |    0    |    0    |
|          |          p_shl1_i_cast_fu_471         |    0    |    0    |    0    |
|          |          p_shl2_i_cast_fu_483         |    0    |    0    |    0    |
|          |          tmp_2_i_cast1_fu_487         |    0    |    0    |    0    |
|          |           tmp22_cast_fu_503           |    0    |    0    |    0    |
|          |          p_shl_i_cast_fu_515          |    0    |    0    |    0    |
|          |           tmp20_cast_fu_519           |    0    |    0    |    0    |
|          |           tmp21_cast_fu_528           |    0    |    0    |    0    |
|          |              tmp_5_fu_553             |    0    |    0    |    0    |
|          |          tmp_4_i1_cast_fu_580         |    0    |    0    |    0    |
|          |         p_shl1_i1_cast_fu_592         |    0    |    0    |    0    |
|          |         p_shl2_i1_cast_fu_604         |    0    |    0    |    0    |
|          |         tmp_2_i1_cast1_fu_608         |    0    |    0    |    0    |
|          |           tmp26_cast_fu_624           |    0    |    0    |    0    |
|          |          p_shl_i1_cast_fu_636         |    0    |    0    |    0    |
|          |           tmp24_cast_fu_640           |    0    |    0    |    0    |
|          |           tmp25_cast_fu_649           |    0    |    0    |    0    |
|          |              tmp_3_fu_674             |    0    |    0    |    0    |
|          |          tmp_4_i2_cast_fu_725         |    0    |    0    |    0    |
|          |         p_shl1_i2_cast_fu_737         |    0    |    0    |    0    |
|          |         p_shl2_i2_cast_fu_749         |    0    |    0    |    0    |
|          |         tmp_2_i2_cast1_fu_753         |    0    |    0    |    0    |
|          |           tmp30_cast_fu_769           |    0    |    0    |    0    |
|          |          p_shl_i2_cast_fu_781         |    0    |    0    |    0    |
|   zext   |           tmp28_cast_fu_785           |    0    |    0    |    0    |
|          |           tmp29_cast_fu_794           |    0    |    0    |    0    |
|          |             tmp_10_fu_827             |    0    |    0    |    0    |
|          |             tmp_13_fu_850             |    0    |    0    |    0    |
|          |             tmp_14_fu_861             |    0    |    0    |    0    |
|          |             tmp_15_fu_873             |    0    |    0    |    0    |
|          |             tmp_16_fu_885             |    0    |    0    |    0    |
|          |           tmp_19_cast_fu_890          |    0    |    0    |    0    |
|          |           tmp_20_cast_fu_894          |    0    |    0    |    0    |
|          |             tmp_17_fu_905             |    0    |    0    |    0    |
|          |             tmp_30_fu_923             |    0    |    0    |    0    |
|          |           tmp_16_cast_fu_928          |    0    |    0    |    0    |
|          |           tmp_18_cast_fu_932          |    0    |    0    |    0    |
|          |             tmp_36_fu_963             |    0    |    0    |    0    |
|          |             tmp_37_fu_976             |    0    |    0    |    0    |
|          |           tmp_14_cast_fu_987          |    0    |    0    |    0    |
|          |           tmp_21_cast_fu_991          |    0    |    0    |    0    |
|          |          tmp_16_cast1_fu_995          |    0    |    0    |    0    |
|          |           tmp_22_cast_fu_999          |    0    |    0    |    0    |
|          |          tmp_27_cast_fu_1014          |    0    |    0    |    0    |
|          |          tmp_28_cast_fu_1018          |    0    |    0    |    0    |
|          |          tmp_29_cast_fu_1028          |    0    |    0    |    0    |
|          |             tmp_31_fu_1132            |    0    |    0    |    0    |
|          |             tmp_40_fu_1198            |    0    |    0    |    0    |
|          |             tmp_42_fu_1211            |    0    |    0    |    0    |
|          |             tmp_41_fu_1222            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            p_shl1_i_fu_463            |    0    |    0    |    0    |
|          |            p_shl2_i_fu_475            |    0    |    0    |    0    |
|          |             p_shl_i_fu_507            |    0    |    0    |    0    |
|          |            p_shl1_i1_fu_584           |    0    |    0    |    0    |
|          |            p_shl2_i1_fu_596           |    0    |    0    |    0    |
|          |            p_shl_i1_fu_628            |    0    |    0    |    0    |
|          |            p_shl1_i2_fu_729           |    0    |    0    |    0    |
|          |            p_shl2_i2_fu_741           |    0    |    0    |    0    |
|          |            p_shl_i2_fu_773            |    0    |    0    |    0    |
|bitconcatenate|        line_buffer_addr2_fu_819       |    0    |    0    |    0    |
|          |        line_buffer_addr5_fu_866       |    0    |    0    |    0    |
|          |        line_buffer_addr6_fu_878       |    0    |    0    |    0    |
|          |        line_buffer_addr7_fu_898       |    0    |    0    |    0    |
|          |        line_buffer_addr8_fu_916       |    0    |    0    |    0    |
|          |             tmp_23_fu_936             |    0    |    0    |    0    |
|          |       line_buffer_addr10_fu_968       |    0    |    0    |    0    |
|          |             tmp_38_fu_1043            |    0    |    0    |    0    |
|          |             tmp_35_fu_1168            |    0    |    0    |    0    |
|          |       line_buffer_addr11_fu_1190      |    0    |    0    |    0    |
|          |       line_buffer_addr13_fu_1203      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            tmp1_cast_fu_943           |    0    |    0    |    0    |
|          |        tmp_23_cast_cast_fu_953        |    0    |    0    |    0    |
|   sext   |           tmp3_cast_fu_1050           |    0    |    0    |    0    |
|          |        tmp_31_cast_cast_fu_1054       |    0    |    0    |    0    |
|          |        x_weight_1_cast_fu_1086        |    0    |    0    |    0    |
|          |        y_weight_1_cast_fu_1100        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    3    |    0    |   506   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|line_buffer|    4   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        edge_val1_reg_1514        |    8   |
|        edge_val_1_reg_1531       |    8   |
|       edge_weight_reg_1504       |   12   |
|        exitcond1_reg_1313        |    1   |
|        exitcond2_reg_1347        |    1   |
|        exitcond3_reg_1361        |    1   |
|        exitcond4_reg_1365        |    1   |
|        exitcond6_reg_1394        |    1   |
|        exitcond8_reg_1562        |    1   |
|         exitcond_reg_1284        |    1   |
|imaxsobelSensitivity_read_reg_1263|   32   |
|iminsobelSensitivity_read_reg_1268|   32   |
|    isobelInvert_read_reg_1273    |   32   |
|    line_buffer_addr1_reg_1322    |   12   |
|   line_buffer_addr_10_reg_1461   |   13   |
|   line_buffer_addr_11_reg_1546   |   13   |
|   line_buffer_addr_13_reg_1552   |   13   |
|    line_buffer_addr_3_reg_1409   |   13   |
|    line_buffer_addr_4_reg_1421   |   13   |
|    line_buffer_addr_5_reg_1426   |   13   |
|    line_buffer_addr_6_reg_1431   |   13   |
|    line_buffer_addr_7_reg_1436   |   13   |
|    line_buffer_addr_8_reg_1446   |   13   |
|    line_buffer_addr_9_reg_1456   |   13   |
|         p_01_rec_reg_318         |   12   |
|        p_12_pn_rec_reg_365       |   11   |
|         p_23_rec_reg_1398        |   11   |
|         p_34_rec_reg_388         |   12   |
|          p_rec3_reg_1351         |   12   |
|          p_rec_reg_1566          |   12   |
|         pix_i_1_reg_1557         |   11   |
|           pix_i_reg_329          |   11   |
|          pix_j_1_reg_307         |   12   |
|         pix_j_2_reg_1288         |   12   |
|          pix_j_3_reg_341         |   12   |
|          pix_j_4_reg_353         |   11   |
|          pix_j_5_reg_376         |   11   |
|         pix_j_6_reg_1317         |   12   |
|         pix_j_7_reg_1369         |   12   |
|         pix_j_8_reg_1541         |   11   |
|         pix_j_9_reg_1414         |   11   |
|           pix_j_reg_295          |   12   |
|          pixel_reg_1278          |   32   |
|              reg_427             |    8   |
|              reg_431             |    8   |
|              reg_437             |    8   |
|          tmp12_reg_1337          |   13   |
|          tmp14_reg_1379          |   15   |
|          tmp17_reg_1384          |   13   |
|           tmp2_reg_1478          |    9   |
|           tmp5_reg_1332          |   15   |
|           tmp6_reg_1298          |   15   |
|           tmp9_reg_1303          |   13   |
|          tmp_12_reg_1403         |   11   |
|          tmp_19_reg_1451         |   11   |
|          tmp_21_reg_1466         |    9   |
|          tmp_24_reg_1483         |   10   |
|          tmp_27_reg_1499         |    1   |
|          tmp_32_reg_1520         |    1   |
|          tmp_33_reg_1526         |    1   |
|          tmp_39_reg_1509         |    8   |
|      tmp_4_i1_cast_reg_1327      |   13   |
|      tmp_4_i2_cast_reg_1374      |   13   |
|       tmp_4_i_cast_reg_1293      |   13   |
|        tmp_9_cast_reg_1356       |    8   |
|          tmp_i1_reg_1342         |    8   |
|          tmp_i2_reg_1389         |    8   |
|          tmp_i_reg_1308          |    8   |
|           tmp_reg_1441           |    9   |
|        x_weight_1_reg_1494       |   11   |
|         x_weight_reg_1471        |   11   |
|         y_weight_reg_1488        |   11   |
+----------------------------------+--------+
|               Total              |   795  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_168 |  p2  |   2  |  32  |   64   ||    32   |
| grp_access_fu_183 |  p0  |  14  |  13  |   182  ||    39   |
| grp_access_fu_183 |  p1  |   4  |   8  |   32   ||    8    |
| grp_access_fu_183 |  p3  |  11  |  13  |   143  ||    26   |
|   pix_j_reg_295   |  p0  |   2  |  12  |   24   ||    12   |
|   pix_i_reg_329   |  p0  |   2  |  11  |   22   ||    11   |
|  pix_j_3_reg_341  |  p0  |   2  |  12  |   24   ||    12   |
|  pix_j_4_reg_353  |  p0  |   2  |  11  |   22   ||    11   |
|  pix_j_5_reg_376  |  p0  |   2  |  11  |   22   ||    11   |
|      reg_431      |  p0  |   2  |   8  |   16   ||    8    |
|      reg_437      |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1239    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_1247    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_1255    |  p1  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   615  ||  23.322 ||   202   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   506  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   202  |
|  Register |    -   |    -   |    -   |   795  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   23   |   795  |   708  |
+-----------+--------+--------+--------+--------+--------+
