Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      227 LCs used as LUT4 only
Info:       64 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       24 LCs used as DFF only
Info: Packing carries..
Info:       56 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 90)
Info: promoting $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3692 [cen] (fanout 22)
Info: promoting $abc$5138$auto$dff2dffe.cc:158:make_patterns_logic$3572 [cen] (fanout 16)
Info: promoting $abc$5138$auto$dff2dffe.cc:175:make_patterns_logic$3838 [cen] (fanout 16)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x94151b5b

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xa62eda38

Info: Device utilisation:
Info: 	         ICESTORM_LC:   387/ 1280    30%
Info: 	        ICESTORM_RAM:     2/   16    12%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 297 cells, random placement wirelen = 4547.
Info:     at initial placer iter 0, wirelen = 85
Info:     at initial placer iter 1, wirelen = 71
Info:     at initial placer iter 2, wirelen = 77
Info:     at initial placer iter 3, wirelen = 71
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 128, spread = 1400, legal = 1452; time = 0.04s
Info:     at iteration #1, type SB_GB: wirelen solved = 1447, spread = 1481, legal = 1484; time = 0.01s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 1472, spread = 1485, legal = 1514; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 76, spread = 1727, legal = 1840; time = 0.13s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 258, spread = 1178, legal = 1233; time = 0.06s
Info:     at iteration #2, type SB_GB: wirelen solved = 1210, spread = 1233, legal = 1233; time = 0.01s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 1185, spread = 1185, legal = 1238; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 84, spread = 1291, legal = 1432; time = 0.10s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 221, spread = 1319, legal = 1400; time = 0.18s
Info:     at iteration #3, type SB_GB: wirelen solved = 1364, spread = 1383, legal = 1383; time = 0.03s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 1324, spread = 1324, legal = 1358; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 130, spread = 1156, legal = 1318; time = 0.07s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 198, spread = 1201, legal = 1281; time = 0.07s
Info:     at iteration #4, type SB_GB: wirelen solved = 1264, spread = 1283, legal = 1281; time = 0.01s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 1206, spread = 1206, legal = 1262; time = 0.03s
Info:     at iteration #4, type ALL: wirelen solved = 132, spread = 1154, legal = 1320; time = 0.06s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 219, spread = 1108, legal = 1236; time = 0.07s
Info:     at iteration #5, type SB_GB: wirelen solved = 1202, spread = 1223, legal = 1228; time = 0.01s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 1170, spread = 1170, legal = 1199; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 152, spread = 1094, legal = 1217; time = 0.08s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 266, spread = 1104, legal = 1268; time = 0.08s
Info:     at iteration #6, type SB_GB: wirelen solved = 1246, spread = 1289, legal = 1281; time = 0.13s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 1237, spread = 1237, legal = 1267; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 164, spread = 1035, legal = 1186; time = 0.33s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 246, spread = 1045, legal = 1140; time = 0.14s
Info:     at iteration #7, type SB_GB: wirelen solved = 1122, spread = 1141, legal = 1143; time = 0.03s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 1083, spread = 1083, legal = 1125; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 274, spread = 996, legal = 1169; time = 0.10s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 351, spread = 1115, legal = 1252; time = 0.04s
Info:     at iteration #8, type SB_GB: wirelen solved = 1219, spread = 1254, legal = 1257; time = 0.01s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 1205, spread = 1205, legal = 1249; time = 0.05s
Info:     at iteration #8, type ALL: wirelen solved = 275, spread = 947, legal = 1149; time = 0.08s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 392, spread = 991, legal = 1063; time = 0.11s
Info:     at iteration #9, type SB_GB: wirelen solved = 1051, spread = 1062, legal = 1063; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 1025, spread = 1025, legal = 1059; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 277, spread = 934, legal = 1108; time = 0.10s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 342, spread = 1022, legal = 1193; time = 0.08s
Info:     at iteration #10, type SB_GB: wirelen solved = 1179, spread = 1212, legal = 1204; time = 0.01s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 1167, spread = 1167, legal = 1196; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 275, spread = 886, legal = 1134; time = 0.08s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 389, spread = 1015, legal = 1123; time = 0.09s
Info:     at iteration #11, type SB_GB: wirelen solved = 1108, spread = 1124, legal = 1120; time = 0.03s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 1078, spread = 1078, legal = 1112; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 269, spread = 989, legal = 1157; time = 0.11s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 385, spread = 948, legal = 1143; time = 0.09s
Info:     at iteration #12, type SB_GB: wirelen solved = 1127, spread = 1143, legal = 1143; time = 0.03s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 1092, spread = 1092, legal = 1134; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 283, spread = 899, legal = 1113; time = 0.10s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 410, spread = 989, legal = 1114; time = 0.07s
Info:     at iteration #13, type SB_GB: wirelen solved = 1095, spread = 1113, legal = 1115; time = 0.02s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 1072, spread = 1072, legal = 1131; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 309, spread = 925, legal = 1099; time = 0.05s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 461, spread = 958, legal = 1123; time = 0.07s
Info:     at iteration #14, type SB_GB: wirelen solved = 1109, spread = 1110, legal = 1127; time = 0.01s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 1064, spread = 1064, legal = 1112; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 327, spread = 875, legal = 1090; time = 0.08s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 456, spread = 995, legal = 1104; time = 0.06s
Info:     at iteration #15, type SB_GB: wirelen solved = 1091, spread = 1091, legal = 1104; time = 0.01s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 1070, spread = 1074, legal = 1104; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 373, spread = 910, legal = 1121; time = 0.06s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 508, spread = 1002, legal = 1092; time = 0.07s
Info:     at iteration #16, type SB_GB: wirelen solved = 1074, spread = 1105, legal = 1097; time = 0.01s
Info:     at iteration #16, type ICESTORM_RAM: wirelen solved = 1040, spread = 1040, legal = 1089; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 383, spread = 941, legal = 1086; time = 0.10s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 451, spread = 1004, legal = 1058; time = 0.08s
Info:     at iteration #17, type SB_GB: wirelen solved = 1043, spread = 1065, legal = 1073; time = 0.01s
Info:     at iteration #17, type ICESTORM_RAM: wirelen solved = 1005, spread = 1020, legal = 1135; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 361, spread = 863, legal = 1121; time = 0.18s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 540, spread = 925, legal = 1077; time = 0.07s
Info:     at iteration #18, type SB_GB: wirelen solved = 1065, spread = 1088, legal = 1082; time = 0.01s
Info:     at iteration #18, type ICESTORM_RAM: wirelen solved = 1013, spread = 1026, legal = 1082; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 401, spread = 894, legal = 1083; time = 0.06s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 491, spread = 888, legal = 1053; time = 0.06s
Info:     at iteration #19, type SB_GB: wirelen solved = 1039, spread = 1040, legal = 1053; time = 0.02s
Info:     at iteration #19, type ICESTORM_RAM: wirelen solved = 1005, spread = 1005, legal = 1053; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 415, spread = 938, legal = 1108; time = 0.07s
Info:     at iteration #20, type ICESTORM_LC: wirelen solved = 496, spread = 1038, legal = 1104; time = 0.15s
Info:     at iteration #20, type SB_GB: wirelen solved = 1089, spread = 1120, legal = 1104; time = 0.03s
Info:     at iteration #20, type ICESTORM_RAM: wirelen solved = 1033, spread = 1033, legal = 1080; time = 0.01s
Info:     at iteration #20, type ALL: wirelen solved = 388, spread = 865, legal = 1094; time = 0.08s
Info:     at iteration #21, type ICESTORM_LC: wirelen solved = 519, spread = 862, legal = 1016; time = 0.11s
Info:     at iteration #21, type SB_GB: wirelen solved = 1004, spread = 1005, legal = 1020; time = 0.01s
Info:     at iteration #21, type ICESTORM_RAM: wirelen solved = 961, spread = 961, legal = 1003; time = 0.01s
Info:     at iteration #21, type ALL: wirelen solved = 417, spread = 843, legal = 1100; time = 0.13s
Info:     at iteration #22, type ICESTORM_LC: wirelen solved = 471, spread = 961, legal = 1085; time = 0.10s
Info:     at iteration #22, type SB_GB: wirelen solved = 1073, spread = 1101, legal = 1105; time = 0.01s
Info:     at iteration #22, type ICESTORM_RAM: wirelen solved = 1072, spread = 1072, legal = 1117; time = 0.03s
Info:     at iteration #22, type ALL: wirelen solved = 387, spread = 951, legal = 1105; time = 0.09s
Info:     at iteration #23, type ICESTORM_LC: wirelen solved = 487, spread = 1012, legal = 1128; time = 0.06s
Info:     at iteration #23, type SB_GB: wirelen solved = 1111, spread = 1133, legal = 1130; time = 0.02s
Info:     at iteration #23, type ICESTORM_RAM: wirelen solved = 1073, spread = 1073, legal = 1130; time = 0.01s
Info:     at iteration #23, type ALL: wirelen solved = 420, spread = 870, legal = 1136; time = 0.08s
Info: HeAP Placer Time: 7.06s
Info:   of which solving equations: 5.02s
Info:   of which spreading cells: 0.29s
Info:   of which strict legalisation: 0.25s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 164, wirelen = 1083
Info:   at iteration #5: temp = 0.000000, timing cost = 107, wirelen = 877
Info:   at iteration #10: temp = 0.000000, timing cost = 82, wirelen = 831
Info:   at iteration #15: temp = 0.000000, timing cost = 109, wirelen = 808
Info:   at iteration #18: temp = 0.000000, timing cost = 104, wirelen = 799 
Info: SA placement time 1.43s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 67.31 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 5.71 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 12921,  13576) |* 
Info: [ 13576,  14231) |** 
Info: [ 14231,  14886) |**************************** 
Info: [ 14886,  15541) |************************** 
Info: [ 15541,  16196) |**** 
Info: [ 16196,  16851) |*********************************** 
Info: [ 16851,  17506) |************************************************ 
Info: [ 17506,  18161) |*************** 
Info: [ 18161,  18816) |*********************** 
Info: [ 18816,  19471) |****** 
Info: [ 19471,  20126) |********** 
Info: [ 20126,  20781) |************* 
Info: [ 20781,  21436) |******* 
Info: [ 21436,  22091) |*************************** 
Info: [ 22091,  22746) |********* 
Info: [ 22746,  23401) |** 
Info: [ 23401,  24056) |********** 
Info: [ 24056,  24711) |******** 
Info: [ 24711,  25366) |******* 
Info: [ 25366,  26021) |************************************** 
Info: Checksum: 0xe7f4fe25

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1188 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       73        844 |   73   844 |       270|       0.61       0.61|
Info:       1315 |      114       1119 |   41   275 |         0|       0.22       0.83|
Info: Routing complete.
Info: Router1 time 0.83s
Info: Checksum: 0xf6c12d6c

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$5138$auto$blifparse.cc:492:parse_blif$5294_LC.O
Info:  1.9  2.7    Net delay[2] budget 0.000000 ns (1,4) -> (1,1)
Info:                Sink $abc$5138$auto$blifparse.cc:492:parse_blif$5363_LC.I0
Info:                Defined in:
Info:                  demo.v:58
Info:  0.7  3.3  Source $abc$5138$auto$blifparse.cc:492:parse_blif$5363_LC.O
Info:  1.9  5.2    Net $abc$5138$auto$alumacc.cc:474:replace_alu$757.BB[2] budget 0.000000 ns (1,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[2].carry$CARRY.I2
Info:                Defined in:
Info:                  demo.v:642
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:42
Info:  0.3  5.6  Source $auto$alumacc.cc:474:replace_alu$786.slice[2].carry$CARRY.COUT
Info:  0.0  5.6    Net $auto$alumacc.cc:474:replace_alu$786.C[3] budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.8  Source $auto$alumacc.cc:474:replace_alu$786.slice[3].carry$CARRY.COUT
Info:  0.0  5.8    Net $auto$alumacc.cc:474:replace_alu$786.C[4] budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$786.slice[4].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$786.C[5] budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$786.slice[5].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$786.C[6] budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$786.slice[6].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$786.C[7] budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$786.slice[7].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$786.C[8] budget 0.000000 ns (4,1) -> (4,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$786.slice[8].carry$CARRY.COUT
Info:  0.3  7.0    Net $auto$alumacc.cc:474:replace_alu$786.C[9] budget 0.290000 ns (4,1) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.2  Source $auto$alumacc.cc:474:replace_alu$786.slice[9].carry$CARRY.COUT
Info:  0.0  7.2    Net $auto$alumacc.cc:474:replace_alu$786.C[10] budget 0.000000 ns (4,2) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.3  Source $auto$alumacc.cc:474:replace_alu$786.slice[10].carry$CARRY.COUT
Info:  0.0  7.3    Net $auto$alumacc.cc:474:replace_alu$786.C[11] budget 0.000000 ns (4,2) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.5  Source $auto$alumacc.cc:474:replace_alu$786.slice[11].carry$CARRY.COUT
Info:  0.0  7.5    Net $auto$alumacc.cc:474:replace_alu$786.C[12] budget 0.000000 ns (4,2) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.7  Source $auto$alumacc.cc:474:replace_alu$786.slice[12].carry$CARRY.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$786.C[13] budget 0.000000 ns (4,2) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.9  Source $auto$alumacc.cc:474:replace_alu$786.slice[13].carry$CARRY.COUT
Info:  0.0  7.9    Net $auto$alumacc.cc:474:replace_alu$786.C[14] budget 0.000000 ns (4,2) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  8.1  Source $auto$alumacc.cc:474:replace_alu$786.slice[14].carry$CARRY.COUT
Info:  0.0  8.1    Net $auto$alumacc.cc:474:replace_alu$786.C[15] budget 0.000000 ns (4,2) -> (4,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$786.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:215
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  8.3  Source $auto$alumacc.cc:474:replace_alu$786.slice[15].carry$CARRY.COUT
Info:  0.4  8.7    Net $nextpnr_ICESTORM_LC_6$I3 budget 0.380000 ns (4,2) -> (4,2)
Info:                Sink $nextpnr_ICESTORM_LC_6.I3
Info:  0.5  9.1  Source $nextpnr_ICESTORM_LC_6.O
Info:  1.9 11.0    Net $abc$5138$auto$alumacc.cc:491:replace_alu$788[15] budget 12.552000 ns (4,2) -> (1,6)
Info:                Sink $abc$5138$auto$blifparse.cc:492:parse_blif$5166_LC.I2
Info:  0.6 11.6  Source $abc$5138$auto$blifparse.cc:492:parse_blif$5166_LC.O
Info:  0.9 12.4    Net $abc$5138$procmux$609.B_AND_S[66]_new_ budget 4.183000 ns (1,6) -> (1,6)
Info:                Sink $abc$5138$auto$blifparse.cc:492:parse_blif$5332_LC.I0
Info:                Defined in:
Info:                  demo.v:639
Info:                  demo.v:173
Info:                  /usr/bin/../share/yosys/techmap.v:432
Info:  0.7 13.1  Source $abc$5138$auto$blifparse.cc:492:parse_blif$5332_LC.O
Info:  0.9 14.0    Net $abc$5138$new_n444_ budget 4.183000 ns (1,6) -> (2,7)
Info:                Sink $abc$5138$auto$blifparse.cc:492:parse_blif$5326_LC.I1
Info:  0.6 14.6  Setup $abc$5138$auto$blifparse.cc:492:parse_blif$5326_LC.I1
Info: 6.5 ns logic, 8.1 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $abc$5138$auto$blifparse.cc:492:parse_blif$5384_LC.O
Info:  1.8  2.6    Net $abc$5138$auto$ice40_ffinit.cc:141:execute$5096 budget 13.161000 ns (6,6) -> (12,6)
Info:                Sink $abc$5138$auto$blifparse.cc:492:parse_blif$5353_LC.I0
Info:  0.7  3.3  Source $abc$5138$auto$blifparse.cc:492:parse_blif$5353_LC.O
Info:  2.4  5.7    Net MOSI$SB_IO_OUT budget 13.160000 ns (12,6) -> (13,11)
Info:                Sink MOSI$sb_io.D_OUT_0
Info:                Defined in:
Info:                  demo.v:64
Info: 1.5 ns logic, 4.2 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 68.63 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 5.68 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 13207,  13848) |*** 
Info: [ 13848,  14489) |* 
Info: [ 14489,  15130) |************************************* 
Info: [ 15130,  15771) |*** 
Info: [ 15771,  16412) |************************** 
Info: [ 16412,  17053) |************ 
Info: [ 17053,  17694) |******************************** 
Info: [ 17694,  18335) |********* 
Info: [ 18335,  18976) |**************************************** 
Info: [ 18976,  19617) |***************************** 
Info: [ 19617,  20258) |************* 
Info: [ 20258,  20899) |*********** 
Info: [ 20899,  21540) |******* 
Info: [ 21540,  22181) |********************* 
Info: [ 22181,  22822) |********* 
Info: [ 22822,  23463) |** 
Info: [ 23463,  24104) |************ 
Info: [ 24104,  24745) |******** 
Info: [ 24745,  25386) |****** 
Info: [ 25386,  26027) |************************************** 

Info: Program finished normally.
