Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 6ad63c80d201465087a74b59905df876 --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_1 -L gtwizard_ultrascale_v1_5_4 -L unisims_ver -L unimacro_ver -L secureip --snapshot Pico_Toplevel_behav xil_defaultlib.Pico_Toplevel xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 22 differs from formal bit length 1 for port m_axis_rc_tready [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:296]
WARNING: [VRFC 10-278] actual bit length 22 differs from formal bit length 1 for port m_axis_cq_tready [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:303]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port cfg_function_status [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:329]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 12 for port cfg_function_power_state [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:330]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port cfg_vf_status [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:331]
WARNING: [VRFC 10-278] actual bit length 18 differs from formal bit length 24 for port cfg_vf_power_state [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:332]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port cfg_rcb_status [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:343]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port cfg_dpa_substate_change [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:344]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port cfg_tph_requester_enable [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:348]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 12 for port cfg_tph_st_mode [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:349]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port cfg_vf_tph_requester_enable [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:350]
WARNING: [VRFC 10-278] actual bit length 18 differs from formal bit length 24 for port cfg_vf_tph_st_mode [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:351]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port cfg_per_function_number [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:391]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port cfg_flr_in_process [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:401]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port cfg_vf_flr_in_process [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:403]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port cfg_interrupt_msi_enable [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:436]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port cfg_interrupt_msi_vf_enable [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:437]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 12 for port cfg_interrupt_msi_mmenable [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:438]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RST_QPLL0LOCK [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_wrapper.v:492]
WARNING: [VRFC 10-278] actual bit length 41 differs from formal bit length 128 for port din [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:272]
WARNING: [VRFC 10-278] actual bit length 72 differs from formal bit length 128 for port dout [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:275]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:8054]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:8104]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v" Line 41. Module PicoFrameworkM510_KU060_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v" Line 4. Module xilinx_pcie_3_0_7vx(C_DATA_WIDTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v" Line 6. Module FIFO(DATA_WIDTH=142,ALMOST_FULL=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Stream2PicoBus.v" Line 17. Module Stream2PicoBus(STREAM_ID=126,W=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v" Line 7. Module PicoStreamOut(ID=126) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v" Line 7. Module PicoStreamIn(ID=126) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v" Line 19. Module StreamToPicoBus(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v" Line 15. Module CounterClkGen(OUT_CLK_FREQ=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v" Line 6. Module FIFO(SYNC=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v" Line 6. Module FIFO(SYNC=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v" Line 13. Module SystemMonitor32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v" Line 7. Module TestCounter32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128(ALMOST_FULL_OFFSET=13'b0100000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PCIeHdrAlignSplit.v" Line 16. Module PCIeHdrAlignSplit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Reorder.v" Line 7. Module Reorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v" Line 8. Module UserWrapper_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v" Line 7. Module PicoStreamIn(ID=8'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v" Line 7. Module PicoStreamOut(ID=8'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/StreamLoopback128.v" Line 9. Module StreamLoopback128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v" Line 41. Module PicoFrameworkM510_KU060_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v" Line 4. Module xilinx_pcie_3_0_7vx(C_DATA_WIDTH=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v" Line 6. Module FIFO(DATA_WIDTH=142,ALMOST_FULL=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Stream2PicoBus.v" Line 17. Module Stream2PicoBus(STREAM_ID=126,W=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v" Line 7. Module PicoStreamOut(ID=126) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v" Line 7. Module PicoStreamIn(ID=126) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v" Line 19. Module StreamToPicoBus(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v" Line 15. Module CounterClkGen(OUT_CLK_FREQ=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v" Line 6. Module FIFO(SYNC=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v" Line 6. Module FIFO(SYNC=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v" Line 13. Module SystemMonitor32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v" Line 7. Module TestCounter32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128(ALMOST_FULL_OFFSET=13'b0100000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PCIeHdrAlignSplit.v" Line 16. Module PCIeHdrAlignSplit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Reorder.v" Line 7. Module Reorder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v" Line 8. Module UserWrapper_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v" Line 7. Module PicoStreamIn(ID=8'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v" Line 7. Module PicoStreamOut(ID=8'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v" Line 12. Module fifo_512x128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/micron/OriginalStreamLoopback128/firmware/StreamLoopback128.v" Line 9. Module StreamLoopback128 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS(CAPACITANCE="DONT_CARE",D...
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xil_defaultlib.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync_cell...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(STAG...
Compiling module xil_defaultlib.pcie3_ultrascale_0_rxcdrhold
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_clk
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(WIDT...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(WIDT...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_rst(PHY_L...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync_cell...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(WIDT...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(WIDT...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(WIDT...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_txeq(PHY_...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_sync(WIDT...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_rxeq(PHY_...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG0=16'b0,BIA...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_5_4_gthe3...
Compiling module xil_defaultlib.pcie3_ultrascale_0_gt_gthe3_comm...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ACJTAG_DEBUG_MODE=...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_5_4_gthe3...
Compiling module xil_defaultlib.pcie3_ultrascale_0_gt_gthe3_chan...
Compiling module xil_defaultlib.pcie3_ultrascale_0_gt_gtwizard_g...
Compiling module xil_defaultlib.pcie3_ultrascale_0_gt_gtwizard_t...
Compiling module xil_defaultlib.pcie3_ultrascale_0_gt
Compiling module xil_defaultlib.pcie3_ultrascale_0_gtwizard_top(...
Compiling module xil_defaultlib.pcie3_ultrascale_0_phy_wrapper(P...
Compiling module xil_defaultlib.pcie3_ultrascale_0_init_ctrl(TCQ...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.pcie3_ultrascale_0_tph_tbl(TCQ=1...
Compiling module xil_defaultlib.pcie3_ultrascale_0_pipe_misc(TCQ...
Compiling module xil_defaultlib.pcie3_ultrascale_0_pipe_lane(TCQ...
Compiling module xil_defaultlib.pcie3_ultrascale_0_pipe_pipeline...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram_rep_8k(T...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram_rep(TCQ=...
Compiling module unisims_ver.RAMB18E2(INIT_A=18'b0,INIT_B=18'...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram_req_8k(T...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram_req(TCQ=...
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram_16k(TCQ=...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram_cpl(TCQ=...
Compiling module xil_defaultlib.pcie3_ultrascale_0_bram(TCQ=100,...
Compiling secureip modules ...
Compiling module unisims_ver.PCIE_3_1(ARI_CAP_ENABLE="FALSE",...
Compiling module xil_defaultlib.pcie3_ultrascale_0_pcie3_uscale_...
Compiling module xil_defaultlib.pcie3_ultrascale_0_pcie3_uscale_...
Compiling module xil_defaultlib.pcie3_ultrascale_0_pcie3_uscale_...
Compiling module xil_defaultlib.pcie3_ultrascale_0
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=142,ALMOST_FULL=...
Compiling module xil_defaultlib.pcie3_7x_to_v1_6(C_DATA_WIDTH=12...
Compiling module xil_defaultlib.xilinx_pcie_3_0_7vx(C_DATA_WIDTH...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.coregen_fifo_32x128
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.fifo_512x128
Compiling module xil_defaultlib.PicoStreamOut(ID=126)
Compiling module xil_defaultlib.PicoStreamIn(ID=126)
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CounterClkGen(OUT_CLK_FREQ=4)
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.FIFO(SYNC=0)
Compiling module xil_defaultlib.StreamToPicoBus(WIDTH=32)
Compiling module xil_defaultlib.Stream2PicoBus(STREAM_ID=126,W=3...
Compiling module xil_defaultlib.CardInfo32
Compiling module unisims_ver.XADC(INIT_40=16'b011000000000000...
Compiling module unisims_ver.SYSMON(INIT_40=16'b0110000000000...
Compiling module xil_defaultlib.SystemMonitor32
Compiling module xil_defaultlib.TestCounter32
Compiling module unisims_ver.FIFO18E2(FIRST_WORD_FALL_THROUGH...
Compiling module xil_defaultlib.TagFIFO
Compiling module xil_defaultlib.fifo_512x128(ALMOST_FULL_OFFSET=...
Compiling module xil_defaultlib.PCIeHdrAlignSplit
Compiling module xil_defaultlib.Reorder
Compiling module xil_defaultlib.PIO_128_RX_ENGINE(C_DATA_WIDTH=1...
Compiling module xil_defaultlib.PIO_128_TX_ENGINE(C_DATA_WIDTH=1...
Compiling module xil_defaultlib.PIO_EP(C_DATA_WIDTH=128,STRB_WID...
Compiling module xil_defaultlib.pcie_app_v6(C_DATA_WIDTH=128,STR...
Compiling module xil_defaultlib.PicoFrameworkM510_KU060_default
Compiling module xil_defaultlib.PicoStreamIn(ID=8'b01)
Compiling module xil_defaultlib.PicoStreamOut(ID=8'b01)
Compiling module xil_defaultlib.StreamLoopback128
Compiling module xil_defaultlib.UserWrapper_default
Compiling module xil_defaultlib.RGBBlink(LED_NUM=1)
Compiling module xil_defaultlib.Pico_Toplevel
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pico_Toplevel_behav
