<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.996+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.891+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.799+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.724+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.645+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.562+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.474+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:38.380+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:37.232+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:33.221+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.862+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.740+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.616+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.508+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.274+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.166+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:32.046+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.934+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.818+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.707+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.587+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.452+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.345+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.228+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2023-03-12T03:22:31.103+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:47.631+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:47.373+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:47.250+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:47.144+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:47.057+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:46.947+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:46.863+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:46.763+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:45.462+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:41.149+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:40.577+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:40.450+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:40.311+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:40.181+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:40.072+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.946+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.830+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.717+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.596+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.468+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.388+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.219+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:39.103+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:38.996+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2023-03-12T03:18:38.876+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
