#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 25 09:50:12 2023
# Process ID: 14536
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10312 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\transmitter\transmitter.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/transmitter/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/transmitter/transmitter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.301 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as transmitter C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter -force
WARNING: [IP_Flow 19-3571] IP 'system_counter_trig_0_1' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_GPIO_change_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_GPIO_change_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_red_pitaya_adc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_red_pitaya_adc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_red_pitaya_dac_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_red_pitaya_dac_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_counter_trig_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_counter_trig_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_counter_trig_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_counter_trig_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_ps7_0_125M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_ps7_0_125M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_s00_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_s00_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_signal_combine_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_signal_combine_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_signal_split_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_signal_split_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_util_ds_buf_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_util_ds_buf_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_util_ds_buf_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_util_ds_buf_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
open_bd_design {C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:module_ref:signal_combine:1.0 - signal_combine_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port2/s_aresetn(rst) and /FIFO_delay_port2/counter_trig_PORT2/areset(undef)
Adding component instance block -- xilinx.com:module_ref:GPIO_change:1.0 - GPIO_change_0
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT1
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT1
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port1/s_aresetn(rst) and /FIFO_delay_port1/counter_trig_PORT1/areset(undef)
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port1/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port2/s_aresetn(rst)
Successfully read diagram <system> from BD file <C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 25 10:08:19 2023...
