{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 14:20:12 2014 " "Info: Processing started: Mon Sep 29 14:20:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off guitarEffects -c guitarEffects " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off guitarEffects -c guitarEffects" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 152 232 400 168 "clk_in" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clk " "Info: Detected ripple clock \"clk_div:inst\|clk\" as buffer" {  } { { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register debounce:inst9\|flipflops\[0\] register clk_div:inst\|counter\[2\] 40.65 MHz 24.6 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 40.65 MHz between source register \"debounce:inst9\|flipflops\[0\]\" and destination register \"clk_div:inst\|counter\[2\]\" (period= 24.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.400 ns + Longest register register " "Info: + Longest register to register delay is 13.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst9\|flipflops\[0\] 1 REG LC50 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC50; Fanout = 7; REG Node = 'debounce:inst9\|flipflops\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst9|flipflops[0] } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.200 ns) 3.700 ns clk_div:inst\|Equal1~87 2 COMB LC6 1 " "Info: 2: + IC(2.500 ns) + CELL(1.200 ns) = 3.700 ns; Loc. = LC6; Fanout = 1; COMB Node = 'clk_div:inst\|Equal1~87'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { debounce:inst9|flipflops[0] clk_div:inst|Equal1~87 } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 7.900 ns clk_div:inst\|Equal1~84 3 COMB LC7 10 " "Info: 3: + IC(0.000 ns) + CELL(4.200 ns) = 7.900 ns; Loc. = LC7; Fanout = 10; COMB Node = 'clk_div:inst\|Equal1~84'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clk_div:inst|Equal1~87 clk_div:inst|Equal1~84 } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 13.400 ns clk_div:inst\|counter\[2\] 4 REG LC61 65 " "Info: 4: + IC(2.300 ns) + CELL(3.200 ns) = 13.400 ns; Loc. = LC61; Fanout = 65; REG Node = 'clk_div:inst\|counter\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_div:inst|Equal1~84 clk_div:inst|counter[2] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 64.18 % ) " "Info: Total cell delay = 8.600 ns ( 64.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 35.82 % ) " "Info: Total interconnect delay = 4.800 ns ( 35.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { debounce:inst9|flipflops[0] clk_div:inst|Equal1~87 clk_div:inst|Equal1~84 clk_div:inst|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { debounce:inst9|flipflops[0] {} clk_div:inst|Equal1~87 {} clk_div:inst|Equal1~84 {} clk_div:inst|counter[2] {} } { 0.000ns 2.500ns 0.000ns 2.300ns } { 0.000ns 1.200ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.700 ns - Smallest " "Info: - Smallest clock skew is -6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 6.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk_in 1 CLK PIN_24 34 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 34; CLK Node = 'clk_in'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 152 232 400 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.500 ns) 6.400 ns clk_div:inst\|counter\[2\] 2 REG LC61 65 " "Info: 2: + IC(2.500 ns) + CELL(2.500 ns) = 6.400 ns; Loc. = LC61; Fanout = 65; REG Node = 'clk_div:inst\|counter\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk_in clk_div:inst|counter[2] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 60.94 % ) " "Info: Total cell delay = 3.900 ns ( 60.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 39.06 % ) " "Info: Total interconnect delay = 2.500 ns ( 39.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clk_in clk_div:inst|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { clk_in {} clk_in~out {} clk_div:inst|counter[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 13.100 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk_in 1 CLK PIN_24 34 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 34; CLK Node = 'clk_in'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 152 232 400 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 8.000 ns clk_div:inst\|clk 2 REG LC51 25 " "Info: 2: + IC(2.500 ns) + CELL(4.100 ns) = 8.000 ns; Loc. = LC51; Fanout = 25; REG Node = 'clk_div:inst\|clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { clk_in clk_div:inst|clk } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.500 ns) 13.100 ns debounce:inst9\|flipflops\[0\] 3 REG LC50 7 " "Info: 3: + IC(2.600 ns) + CELL(2.500 ns) = 13.100 ns; Loc. = LC50; Fanout = 7; REG Node = 'debounce:inst9\|flipflops\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 61.07 % ) " "Info: Total cell delay = 8.000 ns ( 61.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 38.93 % ) " "Info: Total interconnect delay = 5.100 ns ( 38.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clk_in clk_div:inst|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { clk_in {} clk_in~out {} clk_div:inst|counter[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 2.500ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.400 ns" { debounce:inst9|flipflops[0] clk_div:inst|Equal1~87 clk_div:inst|Equal1~84 clk_div:inst|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.400 ns" { debounce:inst9|flipflops[0] {} clk_div:inst|Equal1~87 {} clk_div:inst|Equal1~84 {} clk_div:inst|counter[2] {} } { 0.000ns 2.500ns 0.000ns 2.300ns } { 0.000ns 1.200ns 4.200ns 3.200ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clk_in clk_div:inst|counter[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { clk_in {} clk_in~out {} clk_div:inst|counter[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 2.500ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:inst9\|flipflops\[0\] GPIO_14 clk_in 7.400 ns register " "Info: tsu for register \"debounce:inst9\|flipflops\[0\]\" (data pin = \"GPIO_14\", clock pin = \"clk_in\") is 7.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.600 ns + Longest pin register " "Info: + Longest pin to register delay is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns GPIO_14 1 PIN PIN_12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_12; Fanout = 2; PIN Node = 'GPIO_14'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_14 } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 416 168 336 432 "GPIO_14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 7.600 ns xor8:inst11\|50~2 2 COMB SEXP52 1 " "Info: 2: + IC(2.300 ns) + CELL(3.900 ns) = 7.600 ns; Loc. = SEXP52; Fanout = 1; COMB Node = 'xor8:inst11\|50~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { GPIO_14 xor8:inst11|50~2 } "NODE_NAME" } } { "xor8.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/xor8.bdf" { { 80 608 672 120 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 12.100 ns xor8:inst11\|50~3 3 COMB LC53 1 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 12.100 ns; Loc. = LC53; Fanout = 1; COMB Node = 'xor8:inst11\|50~3'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { xor8:inst11|50~2 xor8:inst11|50~3 } "NODE_NAME" } } { "xor8.bdf" "" { Schematic "e:/altera/91sp2/quartus/libraries/others/maxplus2/xor8.bdf" { { 80 608 672 120 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 17.600 ns debounce:inst9\|flipflops\[0\] 4 REG LC50 7 " "Info: 4: + IC(2.300 ns) + CELL(3.200 ns) = 17.600 ns; Loc. = LC50; Fanout = 7; REG Node = 'debounce:inst9\|flipflops\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { xor8:inst11|50~3 debounce:inst9|flipflops[0] } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.000 ns ( 73.86 % ) " "Info: Total cell delay = 13.000 ns ( 73.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 26.14 % ) " "Info: Total interconnect delay = 4.600 ns ( 26.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { GPIO_14 xor8:inst11|50~2 xor8:inst11|50~3 debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { GPIO_14 {} GPIO_14~out {} xor8:inst11|50~2 {} xor8:inst11|50~3 {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.300ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.900ns 4.500ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 13.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk_in 1 CLK PIN_24 34 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 34; CLK Node = 'clk_in'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 152 232 400 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 8.000 ns clk_div:inst\|clk 2 REG LC51 25 " "Info: 2: + IC(2.500 ns) + CELL(4.100 ns) = 8.000 ns; Loc. = LC51; Fanout = 25; REG Node = 'clk_div:inst\|clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { clk_in clk_div:inst|clk } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.500 ns) 13.100 ns debounce:inst9\|flipflops\[0\] 3 REG LC50 7 " "Info: 3: + IC(2.600 ns) + CELL(2.500 ns) = 13.100 ns; Loc. = LC50; Fanout = 7; REG Node = 'debounce:inst9\|flipflops\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 61.07 % ) " "Info: Total cell delay = 8.000 ns ( 61.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 38.93 % ) " "Info: Total interconnect delay = 5.100 ns ( 38.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { GPIO_14 xor8:inst11|50~2 xor8:inst11|50~3 debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { GPIO_14 {} GPIO_14~out {} xor8:inst11|50~2 {} xor8:inst11|50~3 {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.300ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.900ns 4.500ns 3.200ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in xintrup debounce:inst9\|result 16.500 ns register " "Info: tco from clock \"clk_in\" to destination pin \"xintrup\" through register \"debounce:inst9\|result\" is 16.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 13.100 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk_in 1 CLK PIN_24 34 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 34; CLK Node = 'clk_in'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 152 232 400 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 8.000 ns clk_div:inst\|clk 2 REG LC51 25 " "Info: 2: + IC(2.500 ns) + CELL(4.100 ns) = 8.000 ns; Loc. = LC51; Fanout = 25; REG Node = 'clk_div:inst\|clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { clk_in clk_div:inst|clk } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.500 ns) 13.100 ns debounce:inst9\|result 3 REG LC25 2 " "Info: 3: + IC(2.600 ns) + CELL(2.500 ns) = 13.100 ns; Loc. = LC25; Fanout = 2; REG Node = 'debounce:inst9\|result'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk_div:inst|clk debounce:inst9|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 61.07 % ) " "Info: Total cell delay = 8.000 ns ( 61.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 38.93 % ) " "Info: Total interconnect delay = 5.100 ns ( 38.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|result } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|result {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst9\|result 1 REG LC25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC25; Fanout = 2; REG Node = 'debounce:inst9\|result'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst9|result } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns xintrup 2 PIN PIN_16 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'xintrup'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { debounce:inst9|result xintrup } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 272 720 896 288 "xintrup" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { debounce:inst9|result xintrup } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { debounce:inst9|result {} xintrup {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|result } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|result {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { debounce:inst9|result xintrup } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { debounce:inst9|result {} xintrup {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst9\|flipflops\[0\] GPIO_10 clk_in 7.500 ns register " "Info: th for register \"debounce:inst9\|flipflops\[0\]\" (data pin = \"GPIO_10\", clock pin = \"clk_in\") is 7.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 13.100 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk_in 1 CLK PIN_24 34 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 34; CLK Node = 'clk_in'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 152 232 400 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.100 ns) 8.000 ns clk_div:inst\|clk 2 REG LC51 25 " "Info: 2: + IC(2.500 ns) + CELL(4.100 ns) = 8.000 ns; Loc. = LC51; Fanout = 25; REG Node = 'clk_div:inst\|clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { clk_in clk_div:inst|clk } "NODE_NAME" } } { "clk_div.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/clk_div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.500 ns) 13.100 ns debounce:inst9\|flipflops\[0\] 3 REG LC50 7 " "Info: 3: + IC(2.600 ns) + CELL(2.500 ns) = 13.100 ns; Loc. = LC50; Fanout = 7; REG Node = 'debounce:inst9\|flipflops\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 61.07 % ) " "Info: Total cell delay = 8.000 ns ( 61.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 38.93 % ) " "Info: Total interconnect delay = 5.100 ns ( 38.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns GPIO_10 1 PIN PIN_6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_6; Fanout = 4; PIN Node = 'GPIO_10'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_10 } "NODE_NAME" } } { "gutiarEffects.bdf" "" { Schematic "E:/Documents/Clone/guitarEffects/Quartus/gutiarEffects.bdf" { { 352 168 336 368 "GPIO_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns debounce:inst9\|flipflops\[0\] 2 REG LC50 7 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC50; Fanout = 7; REG Node = 'debounce:inst9\|flipflops\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { GPIO_10 debounce:inst9|flipflops[0] } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/Documents/Clone/guitarEffects/Quartus/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { GPIO_10 debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { GPIO_10 {} GPIO_10~out {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { clk_in clk_div:inst|clk debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { clk_in {} clk_in~out {} clk_div:inst|clk {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 1.400ns 4.100ns 2.500ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { GPIO_10 debounce:inst9|flipflops[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { GPIO_10 {} GPIO_10~out {} debounce:inst9|flipflops[0] {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 14:20:12 2014 " "Info: Processing ended: Mon Sep 29 14:20:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
