{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633358916032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358916042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:48:35 2021 " "Processing started: Mon Oct  4 16:48:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358916042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633358916042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633358916042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633358916287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_assembly " "Found design unit 1: micro_assembly" {  } { { "Instruction.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Instruction.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tset_tse_tes_s " "Found design unit 1: test-tset_tse_tes_s" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_rf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916856 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_rf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-test " "Found design unit 1: test_datapath-test" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_datapath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916857 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ALU-test " "Found design unit 1: test_ALU-test" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916859 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ALU " "Found entity 1: test_ALU" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rf " "Found design unit 1: Register_File-rf" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-dp " "Found design unit 1: Datapath-dp" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-count " "Found design unit 1: Clock_Divider-count" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MCU_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MCU_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU_FSM-mcu " "Found design unit 1: MCU_FSM-mcu" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916865 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU_FSM " "Found entity 1: MCU_FSM" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Micro_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Micro_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_code-ROM " "Found design unit 1: micro_code-ROM" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916867 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro_code " "Found entity 1: micro_code" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358916867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358916867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_FSM " "Elaborating entity \"MCU_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633358916954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel MCU_FSM.vhd(83) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(83): object \"sel\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z MCU_FSM.vhd(87) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(87): object \"Z\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Neg MCU_FSM.vhd(87) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(87): object \"Neg\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O MCU_FSM.vhd(87) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(87): object \"O\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_N_O MCU_FSM.vhd(88) " "VHDL Signal Declaration warning at MCU_FSM.vhd(88): used implicit default value for signal \"Z_N_O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Din MCU_FSM.vhd(92) " "VHDL Signal Declaration warning at MCU_FSM.vhd(92): used implicit default value for signal \"Din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OFFSET MCU_FSM.vhd(94) " "VHDL Signal Declaration warning at MCU_FSM.vhd(94): used implicit default value for signal \"OFFSET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916958 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RA MCU_FSM.vhd(99) " "VHDL Signal Declaration warning at MCU_FSM.vhd(99): used implicit default value for signal \"RA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916959 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RB MCU_FSM.vhd(100) " "VHDL Signal Declaration warning at MCU_FSM.vhd(100): used implicit default value for signal \"RB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916959 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WAddr MCU_FSM.vhd(101) " "VHDL Signal Declaration warning at MCU_FSM.vhd(101): used implicit default value for signal \"WAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916959 "|MCU_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dp\"" {  } { { "MCU_FSM.vhd" "dp" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358916987 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk1hz Datapath.vhd(93) " "VHDL Signal Declaration warning at Datapath.vhd(93): used implicit default value for signal \"clk1hz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358916988 "|MCU_FSM|Datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath:dp\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Datapath:dp\|Register_File:rf\"" {  } { { "Datapath.vhd" "rf" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358916998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:dp\|ALU:the_best_alu_in_kista " "Elaborating entity \"ALU\" for hierarchy \"Datapath:dp\|ALU:the_best_alu_in_kista\"" {  } { { "Datapath.vhd" "the_best_alu_in_kista" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358917026 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_overflow ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): inferring latch(es) for signal or variable \"sub_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633358917028 "|MCU_FSM|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_overflow ALU.vhd(60) " "Inferred latch for \"sub_overflow\" at ALU.vhd(60)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633358917030 "|MCU_FSM|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_code micro_code:ucode " "Elaborating entity \"micro_code\" for hierarchy \"micro_code:ucode\"" {  } { { "MCU_FSM.vhd" "ucode" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358917038 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADD_INSTRUCTION Micro_code.vhd(28) " "VHDL Signal Declaration warning at Micro_code.vhd(28): used explicit default value for signal \"ADD_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917039 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SUB_INSTRUCTION Micro_code.vhd(35) " "VHDL Signal Declaration warning at Micro_code.vhd(35): used explicit default value for signal \"SUB_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917040 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "AND_INSTRUCTION Micro_code.vhd(42) " "VHDL Signal Declaration warning at Micro_code.vhd(42): used explicit default value for signal \"AND_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917040 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OR_INSTRUCTION Micro_code.vhd(49) " "VHDL Signal Declaration warning at Micro_code.vhd(49): used explicit default value for signal \"OR_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917040 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "XOR_INSTRUCTION Micro_code.vhd(56) " "VHDL Signal Declaration warning at Micro_code.vhd(56): used explicit default value for signal \"XOR_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917040 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NOR_INSTRUCTION Micro_code.vhd(63) " "VHDL Signal Declaration warning at Micro_code.vhd(63): used explicit default value for signal \"NOR_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917040 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MOV_INSTRUCTION Micro_code.vhd(70) " "VHDL Signal Declaration warning at Micro_code.vhd(70): used explicit default value for signal \"MOV_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917040 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NOP_INSTRUCTION Micro_code.vhd(77) " "VHDL Signal Declaration warning at Micro_code.vhd(77): used explicit default value for signal \"NOP_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LD_INSTRUCTION Micro_code.vhd(84) " "VHDL Signal Declaration warning at Micro_code.vhd(84): used explicit default value for signal \"LD_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ST_INSTRUCTION Micro_code.vhd(91) " "VHDL Signal Declaration warning at Micro_code.vhd(91): used explicit default value for signal \"ST_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LDI_INSTRUCTION Micro_code.vhd(98) " "VHDL Signal Declaration warning at Micro_code.vhd(98): used explicit default value for signal \"LDI_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRZ_INSTRUCTION_NO_Z Micro_code.vhd(105) " "VHDL Signal Declaration warning at Micro_code.vhd(105): used explicit default value for signal \"BRZ_INSTRUCTION_NO_Z\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRZ_INSTRUCTION_Z Micro_code.vhd(112) " "VHDL Signal Declaration warning at Micro_code.vhd(112): used explicit default value for signal \"BRZ_INSTRUCTION_Z\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRN_INSTRUCTION_NO_N Micro_code.vhd(119) " "VHDL Signal Declaration warning at Micro_code.vhd(119): used explicit default value for signal \"BRN_INSTRUCTION_NO_N\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRN_INSTRUCTION_N Micro_code.vhd(126) " "VHDL Signal Declaration warning at Micro_code.vhd(126): used explicit default value for signal \"BRN_INSTRUCTION_N\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917041 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRO_INSTRUCTION_NO_O Micro_code.vhd(133) " "VHDL Signal Declaration warning at Micro_code.vhd(133): used explicit default value for signal \"BRO_INSTRUCTION_NO_O\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917042 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRO_INSTRUCTION_O Micro_code.vhd(140) " "VHDL Signal Declaration warning at Micro_code.vhd(140): used explicit default value for signal \"BRO_INSTRUCTION_O\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917042 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRA_INSTRUCTION Micro_code.vhd(147) " "VHDL Signal Declaration warning at Micro_code.vhd(147): used explicit default value for signal \"BRA_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358917042 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"1111-\" Micro_code.vhd(201) " "VHDL Choice warning at Micro_code.vhd(201): ignored choice containing meta-value \"\"1111-\"\"" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 201 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358917043 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[1\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[1\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[0\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[0\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[2\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[2\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[3\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[3\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[4\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[4\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[5\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[5\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[6\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[6\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[7\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[7\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[8\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[8\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[9\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[9\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[10\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[10\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[11\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[11\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[12\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[12\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[13\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[13\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[14\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[14\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[15\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[15\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358917296 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1633358917296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[0\] GND " "Pin \"Data_out\[0\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[1\] GND " "Pin \"Data_out\[1\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[2\] GND " "Pin \"Data_out\[2\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[3\] GND " "Pin \"Data_out\[3\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[4\] GND " "Pin \"Data_out\[4\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[5\] GND " "Pin \"Data_out\[5\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[6\] GND " "Pin \"Data_out\[6\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[7\] GND " "Pin \"Data_out\[7\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[8\] GND " "Pin \"Data_out\[8\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[9\] GND " "Pin \"Data_out\[9\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[10\] GND " "Pin \"Data_out\[10\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[11\] GND " "Pin \"Data_out\[11\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[12\] GND " "Pin \"Data_out\[12\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[13\] GND " "Pin \"Data_out\[13\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[14\] GND " "Pin \"Data_out\[14\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[15\] GND " "Pin \"Data_out\[15\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[0\] GND " "Pin \"Address_out\[0\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[1\] GND " "Pin \"Address_out\[1\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[2\] GND " "Pin \"Address_out\[2\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[3\] GND " "Pin \"Address_out\[3\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[4\] GND " "Pin \"Address_out\[4\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[5\] GND " "Pin \"Address_out\[5\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[6\] GND " "Pin \"Address_out\[6\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[7\] GND " "Pin \"Address_out\[7\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[8\] GND " "Pin \"Address_out\[8\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[9\] GND " "Pin \"Address_out\[9\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[10\] GND " "Pin \"Address_out\[10\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[11\] GND " "Pin \"Address_out\[11\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[12\] GND " "Pin \"Address_out\[12\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[13\] GND " "Pin \"Address_out\[13\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[14\] GND " "Pin \"Address_out\[14\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[15\] GND " "Pin \"Address_out\[15\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358917681 "|MCU_FSM|Address_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633358917681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633358917821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633358918113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "No output dependent on input pin \"Instruction\[0\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "No output dependent on input pin \"Instruction\[1\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "No output dependent on input pin \"Instruction\[2\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "No output dependent on input pin \"Instruction\[3\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "No output dependent on input pin \"Instruction\[4\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "No output dependent on input pin \"Instruction\[5\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "No output dependent on input pin \"Instruction\[6\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "No output dependent on input pin \"Instruction\[7\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "No output dependent on input pin \"Instruction\[8\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "No output dependent on input pin \"Instruction\[9\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "No output dependent on input pin \"Instruction\[10\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "No output dependent on input pin \"Instruction\[11\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358918197 "|MCU_FSM|Instruction[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633358918197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633358918198 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633358918198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633358918198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633358918198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358918212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:48:38 2021 " "Processing ended: Mon Oct  4 16:48:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358918212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358918212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358918212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633358918212 ""}
