{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636045020911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636045020912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 12:57:00 2021 " "Processing started: Thu Nov 04 12:57:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636045020912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045020912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c_loop_w_memory -c c_loop_w_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off c_loop_w_memory -c c_loop_w_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045020912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636045021412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636045021412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals_w_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045030595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045030595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers " "Found entity 1: numbers" {  } { { "numbers.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/numbers.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045030608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045030608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045030622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045030622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045030636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045030636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "c_loop_w_memory.v(84) " "Verilog HDL information at c_loop_w_memory.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636045030886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUM sum c_loop_w_memory.v(52) " "Verilog HDL Declaration information at c_loop_w_memory.v(52): object \"SUM\" differs only in case from object \"sum\" in the same scope" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636045030886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c_loop_w_memory.v 1 1 " "Using design file c_loop_w_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 c_loop_w_memory " "Found entity 1: c_loop_w_memory" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045030888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636045030888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c_loop_w_memory " "Elaborating entity \"c_loop_w_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636045030889 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c_loop_w_memory.v(95) " "Verilog HDL Case Statement information at c_loop_w_memory.v(95): all case item expressions in this case statement are onehot" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1636045030891 "|c_loop_w_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c_loop_w_memory.v(134) " "Verilog HDL Case Statement information at c_loop_w_memory.v(134): all case item expressions in this case statement are onehot" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1636045030891 "|c_loop_w_memory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done c_loop_w_memory.v(6) " "Output port \"done\" at c_loop_w_memory.v(6) has no driver" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1636045030892 "|c_loop_w_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers numbers:memory " "Elaborating entity \"numbers\" for hierarchy \"numbers:memory\"" {  } { { "c_loop_w_memory.v" "memory" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045030934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram numbers:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"numbers:memory\|altsyncram:altsyncram_component\"" {  } { { "numbers.v" "altsyncram_component" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/numbers.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numbers:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"numbers:memory\|altsyncram:altsyncram_component\"" {  } { { "numbers.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/numbers.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numbers:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"numbers:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Milf1.mif " "Parameter \"init_file\" = \"Milf1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031022 ""}  } { { "numbers.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/numbers.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636045031022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30i1 " "Found entity 1: altsyncram_30i1" {  } { { "db/altsyncram_30i1.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/altsyncram_30i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30i1 numbers:memory\|altsyncram:altsyncram_component\|altsyncram_30i1:auto_generated " "Elaborating entity \"altsyncram_30i1\" for hierarchy \"numbers:memory\|altsyncram:altsyncram_component\|altsyncram_30i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals_w_neg three_decimal_vals_w_neg:two_d " "Elaborating entity \"three_decimal_vals_w_neg\" for hierarchy \"three_decimal_vals_w_neg:two_d\"" {  } { { "c_loop_w_memory.v" "two_d" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 three_decimal_vals_w_neg.v(23) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(23): truncated value with size 8 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636045031125 "|c_loop_w_memory|three_decimal_vals_w_neg:two_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 three_decimal_vals_w_neg.v(24) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(24): truncated value with size 8 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636045031125 "|c_loop_w_memory|three_decimal_vals_w_neg:two_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 three_decimal_vals_w_neg.v(25) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(25): truncated value with size 8 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636045031125 "|c_loop_w_memory|three_decimal_vals_w_neg:two_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 three_decimal_vals_w_neg.v(31) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(31): truncated value with size 8 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636045031125 "|c_loop_w_memory|three_decimal_vals_w_neg:two_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 three_decimal_vals_w_neg.v(32) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(32): truncated value with size 8 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636045031126 "|c_loop_w_memory|three_decimal_vals_w_neg:two_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 three_decimal_vals_w_neg.v(33) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(33): truncated value with size 8 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636045031126 "|c_loop_w_memory|three_decimal_vals_w_neg:two_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_negative three_decimal_vals_w_neg:two_d\|seven_segment_negative:neg " "Elaborating entity \"seven_segment_negative\" for hierarchy \"three_decimal_vals_w_neg:two_d\|seven_segment_negative:neg\"" {  } { { "three_decimal_vals_w_neg.v" "neg" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals_w_neg:two_d\|seven_segment:hundreds " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals_w_neg:two_d\|seven_segment:hundreds\"" {  } { { "three_decimal_vals_w_neg.v" "hundreds" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031139 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "numbers:memory\|altsyncram:altsyncram_component\|altsyncram_30i1:auto_generated\|q_a\[7\] " "Synthesized away node \"numbers:memory\|altsyncram:altsyncram_component\|altsyncram_30i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_30i1.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/altsyncram_30i1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "numbers.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/numbers.v" 86 0 0 } } { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636045031240 "|c_loop_w_memory|numbers:memory|altsyncram:altsyncram_component|altsyncram_30i1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1636045031240 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1636045031240 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:two_d\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:two_d\|Div2\"" {  } { { "three_decimal_vals_w_neg.v" "Div2" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636045031441 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:two_d\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:two_d\|Div3\"" {  } { { "three_decimal_vals_w_neg.v" "Div3" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636045031441 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:two_d\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:two_d\|Mod2\"" {  } { { "three_decimal_vals_w_neg.v" "Mod2" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636045031441 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:two_d\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:two_d\|Mod3\"" {  } { { "three_decimal_vals_w_neg.v" "Mod3" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636045031441 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1636045031441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:two_d\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:two_d\|lpm_divide:Div2\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:two_d\|lpm_divide:Div2 " "Instantiated megafunction \"three_decimal_vals_w_neg:two_d\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031513 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636045031513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:two_d\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:two_d\|lpm_divide:Div3\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045031855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:two_d\|lpm_divide:Div3 " "Instantiated megafunction \"three_decimal_vals_w_neg:two_d\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045031855 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636045031855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045031999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045031999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:two_d\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:two_d\|lpm_divide:Mod2\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045032027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:two_d\|lpm_divide:Mod2 " "Instantiated megafunction \"three_decimal_vals_w_neg:two_d\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032027 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636045032027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636045032090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045032090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:two_d\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:two_d\|lpm_divide:Mod3\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045032121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:two_d\|lpm_divide:Mod3 " "Instantiated megafunction \"three_decimal_vals_w_neg:two_d\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636045032121 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636045032121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636045032430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "c_loop_w_memory.v" "" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636045032499 "|c_loop_w_memory|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636045032499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636045032607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636045033018 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "three_decimal_vals_w_neg:two_d\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"three_decimal_vals_w_neg:two_d\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636045033023 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1636045033023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.map.smsg " "Generated suppressed messages file //Mac/Home/Documents/ECE_205/c_loop_w_memory/c_loop_w_memory/c_loop_w_memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045033070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636045033260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636045033260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636045033374 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636045033374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636045033374 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636045033374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636045033374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636045033402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 12:57:13 2021 " "Processing ended: Thu Nov 04 12:57:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636045033402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636045033402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636045033402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636045033402 ""}
