<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005807A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005807</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17931828</doc-number><date>20220913</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>31</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>56</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>538</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>498</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3128</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>82</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>561</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>5389</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>13</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>11</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>5384</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49811</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>17</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>19</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3114</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>94</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>15313</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">Zinc Layer For A Semiconductor Die Pillar</invention-title><us-related-documents><division><relation><parent-doc><document-id><country>US</country><doc-number>15909679</doc-number><date>20180301</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11443996</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17931828</doc-number></document-id></child-doc></relation></division></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>TEXAS INSTRUMENTS INCORPORATED</orgname><address><city>Dallas</city><state>TX</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Dadvand</last-name><first-name>Nazila</first-name><address><city>Richardson</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Johnson</last-name><first-name>Keith Edward</first-name><address><city>Garland</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Manack</last-name><first-name>Christopher Daniel</first-name><address><city>Flower Mound</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Pavone</last-name><first-name>Salvatore Frank</first-name><address><city>Murphy</city><state>TX</state><country>US</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>TEXAS INSTRUMENTS INCORPORATED</orgname><role>02</role><address><city>Dallas</city><state>TX</state><country>US</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A device includes a semiconductor die including a via, a layer of titanium tungsten (TiW) in contact with the via, and a copper pillar including a top portion and a bottom portion. The bottom portion is in contact with the layer of TiW. The copper pillar includes interdiffused zinc within the bottom portion.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="93.30mm" wi="154.01mm" file="US20230005807A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="253.66mm" wi="168.99mm" file="US20230005807A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="259.59mm" wi="165.44mm" file="US20230005807A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="234.53mm" wi="170.35mm" file="US20230005807A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="236.56mm" wi="170.18mm" file="US20230005807A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="253.66mm" wi="169.08mm" file="US20230005807A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="230.55mm" wi="168.99mm" file="US20230005807A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="234.53mm" wi="170.86mm" file="US20230005807A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="230.55mm" wi="170.18mm" file="US20230005807A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CLAIM TO PRIORITY OF NONPROVISIONAL APPLICATION</heading><p id="p-0002" num="0001">This application is a division of patent application Ser. No. 15/909,679, filed Mar. 1, 2018 (now U.S. Pat. No. 11,443,996), which claims the benefit under 35 U.S.C. 119(e) of U.S. Provisional Application No. 62/568,484, filed Oct. 5, 2017, Attorney Docket No. TI-78926PS, the content of which is incorporated by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND OF THE INVENTION</heading><p id="p-0003" num="0002">This invention relates to the fabrication of a pillar over a via of a semiconductor die.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0004" num="0003"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view of a packaged semiconductor device in accordance with the present invention.</p><p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a method for fabricating the packaged semiconductor device of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0006" num="0005"><figref idref="DRAWINGS">FIGS. <b>3</b>-<b>11</b></figref> are cross-sectional diagrams of selected steps of the method of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of an alternative packaged semiconductor device in accordance with the present invention.</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a method for fabricating the alternative packaged semiconductor device of <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIGS. <b>14</b>-<b>24</b></figref> are cross-sectional diagrams of selected steps of the alternative method of <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0004" level="1">DETAILED DESCRIPTION OF THE INVENTION</heading><p id="p-0010" num="0009">The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the invention. One skilled in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.</p><p id="p-0011" num="0010">Referring to the drawings, <figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view of a packaged semiconductor device <b>10</b> in accordance with an example embodiment. In this example, the packaged semiconductor device <b>10</b> contains a semiconductor die <b>20</b> that has copper vias <b>30</b> connected to electrical circuitry (not shown) within the semiconductor die <b>20</b>. The copper vias <b>30</b> may be formed with a conventional process, such as etching via holes into the surface of the semiconductor die <b>20</b>, coating the surface of the semiconductor die <b>20</b> with titanium tungsten (TiW), coating the TiW surface with copper, using an electroplating process to fill the via holes with copper, and then polishing the TiW and Cu off the surface of the semiconductor die <b>20</b>. Alternatively, the vias may be formed by depositing tungsten (W) instead of Cu into the via holes (over the coating of TiW).</p><p id="p-0012" num="0011">The semiconductor die <b>20</b> is electrically and physically attached to a multi-layered solder resist printed circuit board (PCB) <b>40</b>. The PCB <b>40</b> contains multiple layers of electrical traces that properly direct electrical signals within the PCB. In addition, the PCB <b>40</b> contains leads <b>50</b> that electrically connect the PCB <b>40</b> and the semiconductor die <b>20</b> to other electrical devices (not shown) within an electrical system. The semiconductor die <b>20</b> is attached to pads <b>35</b> of the PCB through a layer of TiW <b>60</b>, a copper pillar <b>70</b>, and solder resist <b>80</b>. Molding compound <b>90</b> encapsulates the semiconductor die <b>20</b> and portions of the PCB <b>40</b>. Note that the surface of leads <b>50</b> is often left unencapsulated to facilitate their electrical interconnection to other electrical devices.</p><p id="p-0013" num="0012">In accordance with the example embodiment, the copper pillar <b>70</b> has a bottom portion <b>75</b> that includes interdiffused zinc (the top portion is pure copper). Therefore, the bottom portion <b>75</b> of the copper pillar <b>70</b> may contain brass (as explained more fully below).</p><p id="p-0014" num="0013">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, it is within the scope of the invention to create a layer of TiW and a copper pillar <b>70</b>/<b>75</b> that has a perimeter <b>100</b> that extends beyond the location of vias <b>30</b>. This extended perimeter of elements <b>60</b>, <b>70</b>/<b>75</b> may increase the likelihood that the entire surface of each via <b>30</b> is in electrical contact with elements <b>60</b>, <b>70</b>/<b>75</b> (which may improve the reliability of the packaged semiconductor device <b>10</b>).</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows an example method <b>200</b> for fabricating the packaged semiconductor device <b>10</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIGS. <b>3</b>-<b>11</b></figref> illustrate selected steps of method <b>200</b>. The example method <b>200</b> is exemplary but not restrictive of alternative ways of implementing the principles of the invention. Moreover, features and procedures whose implementations are well known to those skilled in the art are omitted for brevity. For example, the implementation of common fabrication steps lies within the ability of those skilled in the art and accordingly any detailed discussion thereof may be omitted.</p><p id="p-0016" num="0015">Step <b>210</b> is the provision of a fully processed semiconductor wafer <b>110</b>, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. The semiconductor wafer <b>110</b> contains numerous completed semiconductor dies <b>20</b>. The semiconductor dies <b>20</b> may contain any combination of active and passive electrical circuitry, such as CMOS, BiCMOS and bipolar junction transistors - as well as capacitors, optoelectronic devices, inductors, resistors, and diodes. In addition, the semiconductor dies <b>20</b> include vias <b>30</b> that are connected to the electrical circuitry (not shown) within the semiconductor die <b>20</b>. In method <b>200</b> the vias include copper; however, the vias may contain other suitable materials such as tungsten.</p><p id="p-0017" num="0016">The semiconductor dies <b>20</b> are spaced apart from each other on the semiconductor wafer <b>110</b> by zones <b>120</b> of unprocessed semiconductor material. These zones <b>120</b> of unprocessed semiconductor material are mostly destroyed by a rotating saw blade during the singulation process (as explained below). Therefore, the zones <b>120</b> of unprocessed semiconductor material are often called &#x201c;saw streets&#x201d; because they form a grid between all of the semiconductor dies <b>20</b> on the semiconductor wafer <b>110</b> that is largely destroyed by the saw during the dicing process.</p><p id="p-0018" num="0017">The next step in the fabrication process is the formation of a layer of TiW <b>60</b> over the semiconductor wafer <b>110</b>. As shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, a layer of TIW is coated over the semiconductor wafer in step <b>220</b>. In the example method <b>200</b>, the layer of TiW <b>60</b> is formed by sputtering; however, any acceptable method of deposition may be used. The thickness of the layer of TiW <b>60</b> may range from 100-400 nm. It is within the scope of the invention to use other acceptable materials that are a diffusion barrier and adhesion promoter. For example, a layer of Ti or TaN may be used instead of TiW <b>60</b>.</p><p id="p-0019" num="0018">In accordance with the example method <b>200</b>, step <b>230</b> is the formation of a layer of Zn <b>130</b> over the layer of TiW <b>60</b>. Step <b>230</b> is shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>. The thickness of the layer of Zn <b>130</b> may range from 100 nm-20 &#x3bc;m. Zn <b>130</b> is sputtered over the layer of TiW <b>60</b> in step <b>230</b>; however, another acceptable coating method may be used (such as electroplating).</p><p id="p-0020" num="0019">Next, a patterned photoresist <b>140</b> is formed in step <b>240</b>. As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the patterned photoresist <b>140</b> has openings <b>150</b> over the vias <b>30</b>. These openings <b>150</b> will be used to create the copper pillars <b>70</b> in the next step of the fabrication process. In the example method <b>200</b>, the openings <b>150</b> are large enough to create copper pillars <b>70</b> with a perimeter <b>100</b> that exceeds the width of vias <b>30</b>. As stated previously, copper pillars <b>70</b> having a perimeter <b>100</b> that exceeds the width of vias <b>30</b> may improve the reliability of the packaged semiconductor device <b>10</b>.</p><p id="p-0021" num="0020">Step <b>250</b> is the formation of copper pillars <b>70</b>. As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the copper pillars <b>70</b> are formed over vias <b>30</b>. More specifically, the copper pillars <b>70</b> are formed on the exposed layers of Zn <b>130</b> by a standard electroplating process and then the patterned photoresist <b>140</b> is removed (using solvent or a plasma etch).</p><p id="p-0022" num="0021">Method <b>200</b> continues with an anneal of the semiconductor wafer <b>110</b>. In step <b>260</b>, the annealing process will cause the layer of Zn <b>130</b> to interdiffuse with the adjoining copper pillar <b>70</b>. The diffusion process is likely to result in the formation of brass (Cu-20 wt % Zn) in the majority of the bottom portion <b>75</b> of the copper pillar <b>70</b>, as illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref>. (The top portion of copper pillar <b>70</b> will remain pure cupper.)</p><p id="p-0023" num="0022">In step <b>270</b> the remaining layer of zinc <b>130</b> is removed, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>. The remaining layer of Zn <b>130</b> may be removed by any acceptable process such as a wet etch using diluted hydrochloric acid. As shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the layer <b>60</b> of TiW located outside the perimeter <b>100</b> of the copper pillars <b>70</b> is also removed by any acceptable process such as a wet etch using hydrogen peroxide. It is to be noted that there will be minimal undercutting below the outer corners of portion <b>75</b> of the copper pillar <b>70</b> during the wet etch of the layer of Zn <b>130</b>. However, there may be a slight amount of undercutting (less than 3%) under the copper pillar <b>70</b>/<b>75</b> during the wet etch of the layer of TiW <b>60</b>.</p><p id="p-0024" num="0023">The semiconductor wafer <b>110</b> is singulated in step <b>290</b>, as shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>. A rotating saw blade <b>160</b> is typically used to cut through the saw street zones <b>120</b> during the dicing process. This singulation process creates individual semiconductor dies <b>20</b> that can be further fabricated into a packaged semiconductor die <b>10</b> using conventional manufacturing steps. For example, the individual semiconductor dies <b>20</b> may be connected to the PCB <b>40</b> using any acceptable conventional manufacturing process. In the example step <b>295</b>, solder resist <b>80</b> (such as SnAg) is placed on the exposed top portion of the copper pillar <b>70</b> and then a robotic pick-and-place machine may be used to attach the copper pillars <b>70</b> to the pads <b>35</b> of the PCB <b>40</b>. Later, the semiconductor die <b>20</b> and portions of the PCB <b>40</b> are encapsulated with molding compound to create the packaged semiconductor device <b>10</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0025" num="0024">The formation of brass at the interface <b>75</b> between the copper pillar <b>70</b> and the layer of TiW <b>60</b> (that is located above the vias <b>30</b>) may provide desired corrosion resistance for the copper pillar <b>70</b>. In addition, the presence of brass at the interface <b>75</b> between the copper pillar <b>70</b> and the layer of TiW <b>60</b> may provide electromigration improvements; thereby increasing the electrical reliability of the packaged semiconductor device <b>10</b>.</p><p id="p-0026" num="0025">Referring again to the drawings, <figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of a packaged semiconductor device <b>10</b> in accordance with an alternative embodiment. As noted above, like reference numerals are used throughout the figures to designate similar or equivalent elements. As with the embodiment shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor die <b>20</b> has copper vias <b>30</b> that are connected to electrical circuitry (not shown) within the semiconductor die <b>20</b>. The copper vias <b>30</b> may be formed with a conventional process, such as etching via holes into the surface of the semiconductor die <b>20</b>, coating the surface of the semiconductor die <b>20</b> with TiW, coating the TiW surface with copper, using an electroplating process to fill the via holes with copper, and then polishing the TiW and Cu off the surface of the semiconductor die <b>20</b>. Alternatively, the vias may be formed by depositing W instead of Cu into the via holes (over the coating of TiW).</p><p id="p-0027" num="0026">Also similar to the embodiment shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor die <b>20</b> of <figref idref="DRAWINGS">FIG. <b>12</b></figref> is electrically and physically attached to a multi-layered solder resist PCB <b>40</b>. The PCB <b>40</b> contains multiple layers of electrical traces that properly direct electrical signals within the PCB. In addition, the PCB <b>40</b> contains leads <b>50</b> that electrically connect the circuitry of the PCB <b>40</b> and the semiconductor die <b>20</b> to other electrical devices (not shown) within an electrical system.</p><p id="p-0028" num="0027">In accordance with the alternative embodiment shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the semiconductor die <b>20</b> is attached to the pads <b>35</b> of the PCB <b>40</b> through a layer of TiW <b>60</b>, a copper pillar <b>70</b>, and solder resist <b>80</b>. Molding compound <b>90</b> encapsulates the semiconductor die <b>20</b> and portions of the PCB <b>40</b>.</p><p id="p-0029" num="0028">The copper pillar <b>70</b> in the alternative embodiment is pure copper throughout (therefore, there is no bottom portion <b>75</b> that includes interdiffused zinc). The use of both positive tone photoresist and negative tone photoresist during the fabrication process <b>300</b> (described more fully below) may prevent the formation of a layer of Zn at the interface between the layer of TiW <b>60</b> and the copper pillar <b>70</b>.</p><p id="p-0030" num="0029">As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, it is within the scope of the invention to create a layer of TiW and a copper pillar <b>70</b> that has a perimeter <b>100</b> that extends beyond the location of vias <b>30</b>. This extended perimeter of elements <b>60</b>, <b>70</b> may increase the likelihood that the entire surface of each via <b>30</b> is in electrical contact with elements <b>60</b>, <b>70</b> (which may improve the reliability of the packaged semiconductor device <b>10</b>).</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>13</b></figref> shows an alternative method <b>300</b> for fabricating the packaged semiconductor device <b>10</b> of <figref idref="DRAWINGS">FIG. <b>12</b></figref>. <figref idref="DRAWINGS">FIGS. <b>14</b>-<b>24</b></figref> illustrate selected steps of method <b>300</b>. The example method <b>300</b> is exemplary but not restrictive of alternative ways of implementing the principles of the invention.</p><p id="p-0032" num="0031">Step <b>310</b> is the provision of a fully processed semiconductor wafer <b>110</b>, as shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>. The semiconductor wafer <b>110</b> contains numerous completed semiconductor dies <b>20</b>. The semiconductor dies may contain any combination of active and passive electrical circuitry (not shown), such as CMOS, BiCMOS and bipolar junction transistors - as well as capacitors, optoelectronic devices, inductors, resistors, and diodes. In addition, the semiconductor dies <b>20</b> include vias <b>30</b> that are connected to the electrical circuitry within the semiconductor die <b>20</b>. In method <b>300</b> the vias include copper; however, the vias may contain other suitable materials such as tungsten.</p><p id="p-0033" num="0032">The semiconductor dies <b>20</b> are spaced apart from each other on the semiconductor wafer <b>110</b> by zones <b>120</b> of unprocessed semiconductor material. These zones <b>120</b> of unprocessed semiconductor material are mostly destroyed by a rotating saw blade during the singulation process.</p><p id="p-0034" num="0033">The next step in the fabrication process is the formation of a layer of TiW <b>60</b> over the semiconductor wafer <b>110</b>. As shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, a layer of TIW is coated over the semiconductor wafer in step <b>320</b>. In the example method <b>300</b>, the layer of TiW <b>60</b> is formed by sputtering; however, any acceptable method of deposition may be used. The thickness of the layer of TiW <b>60</b> may range from 100-400 nm. It is within the scope of the invention to use other acceptable materials that are a diffusion barrier and adhesion promoter. For example, a layer of Ti or TaN may be used instead of TiW <b>60</b>.</p><p id="p-0035" num="0034">In accordance with the alternative method <b>300</b>, step <b>330</b> is the formation of a first patterned photoresist <b>170</b> over the vias <b>30</b>. As shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, negative tone photoresist <b>170</b> is formed over the vias <b>30</b> of the semiconductor wafer <b>110</b>. As known in the art, negative tone photoresist <b>170</b> becomes crosslinked (polymerized) when exposed to light. Therefore, negative tone photoresist <b>170</b> more difficult to dissolve in photoresist developer.</p><p id="p-0036" num="0035">In step <b>335</b>, shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, the semiconductor wafer <b>110</b> is coated with a layer of Zn <b>130</b>. The thickness of the layer of Zn <b>130</b> may range from 100 nm-20 &#x3bc;m. The layer of Zn <b>130</b> is sputtered over the layer of TiW <b>60</b> in step <b>335</b>; however, another acceptable coating method may be used (such as electroplating). As shown in <figref idref="DRAWINGS">FIG. <b>18</b></figref>, step <b>340</b> is the removal of the first patterned photoresist <b>170</b> (using solvent or a plasma etch).</p><p id="p-0037" num="0036">The next step <b>350</b>, shown in <figref idref="DRAWINGS">FIG. <b>19</b></figref>, is the formation of a second patterned photoresist <b>180</b> over the layer of Zn <b>130</b>. In accordance with the alternative method <b>300</b>, the second patterned photoresist <b>180</b> is positive tone photoresist. As known in the art, the portion of positive tone photoresist that is exposed to light becomes soluble to the photoresist developer. (The unexposed portion of the positive tone photoresist remains insoluble to the photoresist developer). Therefore, a single mask (reticle) can be used for steps <b>330</b> and <b>350</b>, which may reduce the cost of manufacturing the packaged semiconductor device <b>10</b>.</p><p id="p-0038" num="0037">Step <b>355</b> is the formation of copper pillars <b>70</b>. As shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, the copper pillars <b>70</b> are formed over vias <b>30</b>. More specifically, the copper pillars <b>70</b> are formed on the exposed layers of TiW <b>60</b> by a standard electroplating process and then the patterned photoresist <b>140</b> is removed (using solvent or a plasma etch) in step <b>360</b>, as shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>.</p><p id="p-0039" num="0038">The next step <b>365</b> in the alternative method <b>300</b> is the removal of the layer of Zn <b>130</b>, as shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>. The layer of Zn <b>130</b> may be removed by any acceptable process such as a wet etch using diluted hydrochloric acid. Because the layer of Zn <b>130</b> is in contact with the copper pillar <b>70</b>, the layer of Zn <b>130</b> will act as a cathodic protection component. As a result, the copper pillar <b>70</b> will not dissolve before the complete dissolution of the layer of Zn <b>130</b>. Therefore, the layer of Zn <b>130</b> is a sacrificial layer that may prevent any corrosion of the copper pillar <b>70</b>. Moreover, the use of the layer of Zn <b>130</b> instead of the copper seed layer that is currently used during the fabrication of copper pillars <b>70</b> results in minimal undercutting below the outer corners of the copper pillar <b>70</b> during the wet etch of the layer of Zn <b>130</b>.</p><p id="p-0040" num="0039">As shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, the layer <b>60</b> of TiW located outside the perimeter <b>100</b> of the copper pillars <b>70</b> is removed in step <b>370</b> by any acceptable process such as a wet etch using hydrogen peroxide. It is to be noted that there may be a slight amount of undercutting (less than 3%) under the outer corners of the copper pillar <b>70</b> during the wet etch of the layer of TiW <b>60</b>.</p><p id="p-0041" num="0040">The semiconductor wafer <b>110</b> is singulated in step <b>380</b>, as shown in <figref idref="DRAWINGS">FIG. <b>24</b></figref>. A rotating saw blade <b>160</b> is typically used to cut through the saw street zones <b>120</b> during the dicing process. This singulation process creates individual semiconductor dies <b>20</b> that can be further fabricated into a packaged semiconductor die <b>10</b> using conventional manufacturing steps. The individual semiconductor dies <b>20</b> may be connected to the PCB <b>40</b> using any acceptable conventional manufacturing process. In the example step <b>390</b>, solder resist <b>80</b> (such as SnAg) is placed on the exposed top portion of the copper pillar <b>70</b> and then a robotic pick-and-place machine may be used to attach the copper pillars <b>70</b> to the pads <b>35</b> of the PCB <b>40</b>. Later, the semiconductor die <b>20</b> and portions of the PCB <b>40</b> are encapsulated with molding compound to create the packaged semiconductor device <b>10</b>, as shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0042" num="0041">Various additional modifications to the invention as described above are within the scope of the claimed invention. As an example, it may be desirable to clean the semiconductor wafer <b>110</b> after the copper leads <b>30</b> have been exposed in while patterning the photoresist layer <b>140</b>. The wafer clean may be used to remove any copper oxide that may have formed on the copper leads <b>30</b> before the sputtering the copper pillars <b>70</b>. Similarly, it may be desirable to clean the semiconductor wafer <b>110</b> following the etching steps <b>270</b>, <b>280</b> to remove any unwanted debris created by those etching processes.</p><p id="p-0043" num="0042">While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device, comprising:<claim-text>a semiconductor die including a via;</claim-text><claim-text>a layer of titanium tungsten (TiW) in contact with the via; and</claim-text><claim-text>a copper pillar including a top portion and a bottom portion, the bottom portion in contact with the layer of TiW, the copper pillar including zinc within the bottom portion.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the layer of TiW contacts portions of the semiconductor die.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the via includes copper.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a lateral width of the layer of TiW is more than a lateral width of the via.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref> further including mold compound in contact with the semiconductor die, the layer of TiW, and the copper pillar.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the via includes copper.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. A packaged semiconductor device, comprising:<claim-text>a semiconductor die including a via;</claim-text><claim-text>a layer of titanium tungsten (TiW) coupled to the via;</claim-text><claim-text>a copper pillar including a top portion and a bottom portion, the bottom portion in contact with the layer of TiW;</claim-text><claim-text>a substrate coupled to the copper pillar; and</claim-text><claim-text>molding compound covering portions of the semiconductor die, the copper pillar, the layer of TiW, and the substrate.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The packaged semiconductor device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the layer of TiW contacts portions of the semiconductor die.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The packaged semiconductor device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the via includes copper.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The packaged semiconductor device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the copper pillar includes interdiffused zinc within the bottom portion.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A semiconductor device, comprising:<claim-text>a semiconductor die including a via;</claim-text><claim-text>a layer of titanium tungsten (TiW) in contact with the via; and</claim-text><claim-text>a copper pillar including a top portion and a bottom portion, the bottom portion in contact with the layer of TiW.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the layer of TiW contacts portions of the semiconductor die.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the via includes copper.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein a lateral width of the layer of TiW is more than a lateral width of the via.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref> further including mold compound in contact with the semiconductor die, the layer of TiW, and the copper pillar.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the via includes copper.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The packaged semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the copper pillar includes zinc within the bottom portion.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The packaged semiconductor device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the zinc is interdiffused zinc.</claim-text></claim></claims></us-patent-application>