# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK1(R)->ALU_CLK(R)	10.284   */-0.210        */0.230         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.274   */1.967         */0.239         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.108   */2.034         */0.405         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.113   */2.258         */0.400         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.114   */2.711         */0.399         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.114   */3.055         */0.400         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.263   */3.109         */0.251         U0_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.822    3.317/*         0.291/*         U1_clock_divider/o_div_clk_reg_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	10.114   */3.407         */0.400         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.112   */3.592         */0.402         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.106   */3.895         */0.407         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.212   4.012/*         0.300/*         U0_ALU/\ALU_OUT_reg[8] /D    1
DFTCLK(R)->DFTCLK(R)	9.822    4.113/*         0.291/*         U0_clock_divider/o_div_clk_reg_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	10.090   */4.180         */0.423         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.086   */4.182         */0.427         U0_ALU/\ALU_OUT_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.787   */4.411         */0.396         U1_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.789   */4.414         */0.396         U1_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */4.418         */0.395         U1_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.789   */4.420         */0.395         U1_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */4.420         */0.395         U1_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */4.423         */0.394         U1_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */4.424         */0.394         U1_clock_divider/\counter_reg[3] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.083   */4.655         */0.430         U0_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.787   */4.695         */0.397         U1_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.711   */5.026         */0.404         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.707   */5.121         */0.408         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.708   */5.127         */0.407         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */5.142         */0.405         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */5.147         */0.404         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */5.147         */0.404         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.711   */5.149         */0.404         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */5.205         */0.405         U0_RX_TOP/FSM_RX1/\cs_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.085   */5.208         */0.429         U0_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */5.215         */0.395         U0_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.808   5.216/*         0.307/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */5.217         */0.395         U0_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */5.218         */0.395         U0_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */5.218         */0.395         U0_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.791   */5.220         */0.394         U0_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */5.221         */0.394         U0_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.790   */5.221         */0.394         U0_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.808   5.222/*         0.306/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.702   */5.222         */0.411         U0_RX_TOP/parity_check_RX1/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.810   5.229/*         0.304/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.814   5.244/*         0.301/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.814   5.246/*         0.300/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.815   5.250/*         0.299/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.081   */5.272         */0.432         U0_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.792   5.323/*         0.323/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.708   */5.388         */0.406         U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.703   */5.401         */0.411         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.454/*         2.000/*         SO[4]    1
DFTCLK(R)->DFTCLK(R)	10.787   */5.481         */0.399         U0_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.715   */5.499         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.718   */5.506         */0.397         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.718   */5.509         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.719   */5.513         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.719   */5.513         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.819   5.518/*         0.296/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.544/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	10.720   */5.562         */0.395         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.850   5.569/*         0.265/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/D    1
DFTCLK(R)->DFTCLK(R)	10.706   */5.581         */0.435         U0_TOP_TX/SER/\data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.712   */5.593         */0.402         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.126   5.600/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   5.600/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.603/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.603/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.603/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.603/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.603/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.603/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.604/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.604/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.605/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.606/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.607/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.607/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.614/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.617/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   5.620/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.621/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.621/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.623/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   5.624/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   5.624/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   5.624/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   5.625/*         0.367/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   5.627/*         0.367/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.150   5.627/*         0.367/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   5.627/*         0.367/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.151   5.627/*         0.367/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.151   5.627/*         0.367/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.628/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   5.628/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   5.629/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.629/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   5.629/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.630/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.630/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.633/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   5.633/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.153   5.634/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   5.634/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.634/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   5.634/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.154   5.635/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.635/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.637/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.155   5.638/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   5.641/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.833   5.643/*         0.282/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.124   5.647/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   5.650/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.650/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   5.654/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   5.654/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN    1
DFTCLK(R)->DFTCLK(R)	7.800    5.665/*         2.000/*         SO[1]    1
REF_CLK1(R)->REF_CLK1(R)	10.133   5.675/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   5.684/*         0.364/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.136   5.687/*         0.365/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   5.697/*         0.364/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.158   5.698/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.158   5.703/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.158   5.705/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.157   5.707/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.158   5.708/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.712   */5.729         */0.429         U0_TOP_TX/SER/\data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.734/*         2.000/*         SO[0]    1
DFTCLK(R)->DFTCLK(R)	10.714   */5.736         */0.427         U0_TOP_TX/SER/\data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */5.737         */0.427         U0_TOP_TX/SER/\data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */5.738         */0.426         U0_TOP_TX/SER/\data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.715   */5.738         */0.426         U0_TOP_TX/SER/\data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.715   */5.751         */0.428         U0_TOP_TX/SER/\data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */5.752         */0.427         U0_TOP_TX/SER/\data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.764/*         2.000/*         SO[2]    1
REF_CLK1(R)->REF_CLK1(R)	10.089   */5.777         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */5.782         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */5.787         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */5.787         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */5.788         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */5.788         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   */5.789         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   */5.790         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */5.794         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */5.795         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.795         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.092   */5.796         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */5.797         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.797         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.090   */5.797         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */5.799         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.799         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   */5.801         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.801         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */5.802         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */5.803         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */5.803         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */5.803         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.804         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */5.805         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.805         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.805         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */5.805         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */5.806         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */5.806         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.806         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.090   */5.806         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */5.806         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */5.807         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.095   */5.809         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */5.809         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */5.809         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */5.809         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.810         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */5.810         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */5.811         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */5.811         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */5.814         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */5.815         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.816         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */5.816         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.107   */5.817         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */5.817         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */5.818         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.075   */5.818         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */5.818         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.082   */5.819         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   */5.819         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */5.820         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.820         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.078   */5.821         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */5.821         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.082   */5.822         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.824         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.107   */5.827         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */5.827         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */5.828         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.829         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.078   */5.832         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */5.833         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.833         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */5.834         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */5.835         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */5.836         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */5.836         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.080   */5.837         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */5.839         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.841         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.080   */5.841         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.844         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */5.844         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.077   */5.844         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.845         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */5.846         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.847         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.085   */5.847         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.848         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.085   */5.850         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.851         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.852         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */5.853         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.854         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.083   */5.854         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */5.858         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.859         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */5.860         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.861         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.861         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */5.863         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.090   */5.865         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */5.868         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */5.871         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.090   */5.871         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.089   */5.871         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */5.872         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.092   */5.873         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.089   */5.873         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */5.874         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */5.875         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */5.876         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */5.879         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */5.881         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */5.883         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */5.884         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */5.885         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */5.886         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */5.887         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */5.887         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */5.888         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.075   */5.888         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */5.889         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */5.891         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.114   */5.893         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */5.895         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.895         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */5.895         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */5.895         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.080   */5.903         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.903         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.082   */5.905         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */5.907         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.081   */5.907         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.080   */5.907         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.724   */6.062         */0.418         U0_TOP_TX/mux/TX_OUT_mux_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.082   */6.086         */0.423         U0_Register_File/\regfile_reg[2][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.063   */6.091         */0.441         U0_Register_File/\regfile_reg[2][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.078   */6.105         */0.437         U0_Register_File/\regfile_reg[2][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */6.107         */0.418         U0_Register_File/\regfile_reg[2][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.095   */6.111         */0.416         U0_Register_File/\regfile_reg[2][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.125         */0.414         U0_Register_File/\regfile_reg[2][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.136         */0.410         U0_Register_File/\regfile_reg[2][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.094   */6.136         */0.412         U0_Register_File/\regfile_reg[2][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.149         */0.419         U0_Register_File/\regfile_reg[12][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */6.153         */0.417         U0_Register_File/\regfile_reg[12][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */6.155         */0.417         U0_Register_File/\regfile_reg[12][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.092   */6.172         */0.414         U0_Register_File/\regfile_reg[12][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.173         */0.410         U0_Register_File/\regfile_reg[12][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */6.176         */0.414         U0_Register_File/\regfile_reg[7][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.177         */0.411         U0_Register_File/\regfile_reg[6][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.178         */0.412         U0_Register_File/\regfile_reg[12][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.178         */0.412         U0_Register_File/\regfile_reg[6][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.180         */0.413         U0_Register_File/\regfile_reg[0][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.181         */0.411         U0_Register_File/\regfile_reg[6][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */6.181         */0.411         U0_Register_File/\regfile_reg[0][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.182         */0.412         U0_Register_File/\regfile_reg[0][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */6.182         */0.415         U0_Register_File/\regfile_reg[7][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.092   */6.184         */0.415         U0_Register_File/\regfile_reg[14][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */6.186         */0.409         U0_Register_File/\regfile_reg[6][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */6.189         */0.410         U0_Register_File/\regfile_reg[6][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.189         */0.409         U0_Register_File/\regfile_reg[12][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.190         */0.407         U0_Register_File/\regfile_reg[12][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.190         */0.412         U0_Register_File/\regfile_reg[7][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */6.190         */0.412         U0_Register_File/\regfile_reg[7][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */6.191         */0.410         U0_Register_File/\regfile_reg[6][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */6.191         */0.414         U0_Register_File/\regfile_reg[5][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */6.191         */0.413         U0_Register_File/\regfile_reg[7][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.193         */0.414         U0_Register_File/\regfile_reg[10][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */6.193         */0.411         U0_Register_File/\regfile_reg[10][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.089   */6.193         */0.417         U0_Register_File/\regfile_reg[14][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.196         */0.406         U0_Register_File/\regfile_reg[6][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.196         */0.412         U0_Register_File/\regfile_reg[4][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.196         */0.413         U0_Register_File/\regfile_reg[5][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.197         */0.412         U0_Register_File/\regfile_reg[10][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.114   */6.197         */0.409         U0_Register_File/\regfile_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */6.198         */0.403         U0_TOP_TX/PAR/\par_data_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */6.198         */0.414         U0_Register_File/\regfile_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.198         */0.403         U0_TOP_TX/PAR/\par_data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */6.199         */0.403         U0_TOP_TX/PAR/\par_data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */6.201         */0.403         U0_TOP_TX/PAR/\par_data_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.107   */6.201         */0.413         U0_Register_File/\regfile_reg[4][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.201         */0.413         U0_Register_File/\regfile_reg[10][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.202         */0.415         U0_Register_File/\regfile_reg[14][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.203         */0.414         U0_Register_File/\regfile_reg[14][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */6.204         */0.411         U0_Register_File/\regfile_reg[7][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.204         */0.411         U0_Register_File/\regfile_reg[10][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */6.205         */0.410         U0_Register_File/\regfile_reg[5][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */6.205         */0.413         U0_Register_File/\regfile_reg[4][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */6.206         */0.414         U0_Register_File/\regfile_reg[13][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.206         */0.410         U0_Register_File/\regfile_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.207         */0.402         U0_TOP_TX/PAR/\par_data_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */6.208         */0.412         U0_Register_File/\regfile_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.208         */0.402         U0_TOP_TX/PAR/\par_data_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.209         */0.411         U0_Register_File/\regfile_reg[5][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.210         */0.411         U0_Register_File/\regfile_reg[10][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.090   */6.210         */0.411         U0_Register_File/\regfile_reg[14][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.211         */0.415         U0_Register_File/\regfile_reg[13][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.212         */0.415         U0_Register_File/\regfile_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.212         */0.401         U0_TOP_TX/PAR/\par_data_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.212         */0.409         U0_Register_File/\regfile_reg[4][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */6.213         */0.408         U0_Register_File/\regfile_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.213         */0.401         U0_TOP_TX/PAR/\par_data_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.213         */0.415         U0_Register_File/\regfile_reg[13][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.214         */0.407         U0_Register_File/\regfile_reg[5][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.114   */6.216         */0.405         U0_Register_File/\regfile_reg[7][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */6.216         */0.409         U0_Register_File/\regfile_reg[4][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.217         */0.410         U0_Register_File/\regfile_reg[4][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.217         */0.407         U0_Register_File/\regfile_reg[5][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.115   */6.217         */0.408         U0_Register_File/\regfile_reg[7][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.218         */0.409         U0_Register_File/\regfile_reg[14][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.218         */0.408         U0_Register_File/\regfile_reg[4][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.219         */0.409         U0_Register_File/\regfile_reg[5][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.166   */6.222         */0.346         U0_Register_File/\regfile_reg[0][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.222         */0.411         U0_Register_File/\regfile_reg[13][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   */6.222         */0.411         U0_Register_File/\regfile_reg[13][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */6.223         */0.417         U0_Register_File/\regfile_reg[15][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.223         */0.407         U0_Register_File/\regfile_reg[4][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.168   */6.224         */0.347         U0_Register_File/\regfile_reg[0][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.089   */6.225         */0.417         U0_Register_File/\regfile_reg[3][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */6.225         */0.409         U0_Register_File/\regfile_reg[14][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */6.225         */0.414         U0_Register_File/\regfile_reg[8][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.168   */6.227         */0.344         U0_Register_File/\regfile_reg[0][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.230         */0.410         U0_Register_File/\regfile_reg[13][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */6.230         */0.415         U0_Register_File/\regfile_reg[15][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.230         */0.415         U0_Register_File/\regfile_reg[15][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.085   */6.230         */0.434         U0_Register_File/\regfile_reg[3][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.232         */0.409         U0_Register_File/\regfile_reg[13][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.233         */0.410         U0_Register_File/\regfile_reg[8][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */6.234         */0.415         U0_Register_File/\regfile_reg[15][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */6.236         */0.411         U0_Register_File/\regfile_reg[8][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.093   */6.241         */0.413         U0_Register_File/\regfile_reg[3][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.242         */0.414         U0_Register_File/\regfile_reg[9][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.243         */0.412         U0_Register_File/\regfile_reg[9][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.174   */6.243         */0.341         U0_Register_File/\regfile_reg[0][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */6.245         */0.414         U0_Register_File/\regfile_reg[11][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.174   */6.245         */0.340         U0_Register_File/\regfile_reg[0][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.247         */0.408         U0_Register_File/\regfile_reg[8][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.094   */6.248         */0.412         U0_Register_File/\regfile_reg[3][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.248         */0.411         U0_Register_File/\regfile_reg[15][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.248         */0.405         U0_Register_File/\regfile_reg[8][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */6.249         */0.408         U0_Register_File/\regfile_reg[8][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   */6.249         */0.414         U0_Register_File/\regfile_reg[9][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */6.250         */0.408         U0_Register_File/\regfile_reg[8][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.107   */6.250         */0.407         U0_Register_File/\regfile_reg[8][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.251         */0.409         U0_Register_File/\regfile_reg[3][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.251         */0.413         U0_Register_File/\regfile_reg[9][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.252         */0.409         U0_Register_File/\regfile_reg[15][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.099   */6.252         */0.412         U0_Register_File/\regfile_reg[11][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.252         */0.410         U0_Register_File/\regfile_reg[15][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */6.254         */0.410         U0_Register_File/\regfile_reg[3][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.100   */6.255         */0.409         U0_Register_File/\regfile_reg[15][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.255         */0.413         U0_Register_File/\regfile_reg[9][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.256         */0.409         U0_Register_File/\regfile_reg[3][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   */6.257         */0.409         U0_Register_File/\regfile_reg[11][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.260         */0.410         U0_Register_File/\regfile_reg[11][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.103   */6.261         */0.410         U0_Register_File/\regfile_reg[11][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */6.262         */0.410         U0_Register_File/\regfile_reg[11][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.168   */6.265         */0.347         U0_Register_File/\regfile_reg[1][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.265         */0.408         U0_Register_File/\regfile_reg[3][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.104   */6.265         */0.409         U0_Register_File/\regfile_reg[9][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   */6.266         */0.408         U0_Register_File/\regfile_reg[11][5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.268         */0.405         U0_Register_File/\regfile_reg[11][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   */6.269         */0.410         U0_Register_File/\regfile_reg[9][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */6.273         */0.408         U0_Register_File/\regfile_reg[9][6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   */6.288         */0.400         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.176   */6.291         */0.339         U0_Register_File/\regfile_reg[1][7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.117   */6.302         */0.396         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.825   6.307/*         0.289/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.237   */6.336         */0.274         U0_Register_File/\regfile_reg[1][3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.243   */6.344         */0.271         U0_Register_File/\regfile_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.701   */6.347         */0.413         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.249   */6.353         */0.266         U0_Register_File/\regfile_reg[1][0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.245   */6.354         */0.269         U0_Register_File/\regfile_reg[1][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.246   */6.359         */0.268         U0_Register_File/\regfile_reg[1][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.249   */6.364         */0.265         U0_Register_File/\regfile_reg[1][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.128   6.368/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   6.368/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   6.371/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   6.372/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.136   6.373/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   6.373/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   6.373/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   6.373/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   6.373/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   6.374/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   6.375/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   6.375/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   6.376/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.379/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.135   6.379/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.379/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   6.380/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   6.382/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   6.382/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   6.382/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   6.382/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   6.382/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   6.383/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   6.386/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.386/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   6.387/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   6.388/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   6.388/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.389/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   6.392/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.392/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.393/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.395/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.395/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.395/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.395/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.395/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.396/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.396/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.399/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   6.400/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.401/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.403/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.404/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.405/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.405/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.405/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.405/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.405/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.406/*         0.371/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.406/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.406/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   6.409/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   6.412/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.413/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   6.414/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.415/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   6.418/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   6.419/*         0.387/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.420/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.421/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.423/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.423/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.424/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.429/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.429/*         0.377/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   6.432/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.733   */6.432         */0.406         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */6.436         */0.403         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */6.437         */0.406         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.142   6.438/*         0.371/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.737   */6.447         */0.404         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */6.450         */0.401         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.723   */6.467         */0.416         U0_TOP_TX/FSM1/BUSY_FSM_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.057   */6.479         */0.439         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.687   */6.495         */0.427         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */6.525         */0.409         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */6.539         */0.405         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */6.547         */0.403         U0_Register_File/\RdData_reg[5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.567         */0.401         U0_Register_File/\RdData_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.571         */0.401         U0_Register_File/\RdData_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */6.572         */0.409         U0_Register_File/\RdData_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */6.585         */0.403         U0_Register_File/\RdData_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */6.615         */0.402         U0_Register_File/\RdData_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.625         */0.401         U0_Register_File/\RdData_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.727   */6.635         */0.413         U0_TOP_TX/FSM1/\cs_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */6.647         */0.403         U0_Register_File/\RdData_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */6.883         */0.401         U0_Register_File/RdData_valid_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.101   */7.235         */0.410         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.272/*         0.375/*         U0_Register_File/\regfile_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.273/*         0.375/*         U0_Register_File/\regfile_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.150   7.288/*         0.371/*         U0_Register_File/\regfile_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.150   7.288/*         0.371/*         U0_Register_File/\regfile_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.151   7.288/*         0.371/*         U0_Register_File/\regfile_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.151   7.288/*         0.371/*         U0_Register_File/\regfile_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.151   7.288/*         0.371/*         U0_Register_File/\regfile_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.151   7.288/*         0.371/*         U0_Register_File/\regfile_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   7.289/*         0.371/*         U0_Register_File/\regfile_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.150   7.289/*         0.371/*         U0_Register_File/\regfile_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   7.289/*         0.371/*         U0_Register_File/\regfile_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   7.289/*         0.371/*         U0_Register_File/\regfile_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   7.289/*         0.371/*         U0_Register_File/\regfile_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   7.289/*         0.371/*         U0_Register_File/\regfile_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   7.290/*         0.371/*         U0_Register_File/\regfile_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   7.291/*         0.371/*         U0_Register_File/\regfile_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   7.293/*         0.371/*         U0_Register_File/\regfile_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   7.293/*         0.371/*         U0_Register_File/\regfile_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   7.294/*         0.371/*         U0_Register_File/\regfile_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   7.296/*         0.371/*         U0_Register_File/\regfile_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   7.296/*         0.371/*         U0_Register_File/\regfile_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   7.296/*         0.371/*         U0_Register_File/\regfile_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   7.296/*         0.371/*         U0_Register_File/\regfile_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   7.297/*         0.371/*         U0_Register_File/\regfile_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.144   7.298/*         0.371/*         U0_Register_File/\regfile_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   7.298/*         0.371/*         U0_Register_File/\regfile_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   7.300/*         0.371/*         U0_Register_File/\regfile_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.145   7.301/*         0.371/*         U0_Register_File/\regfile_reg[10][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.301/*         0.371/*         U0_Register_File/\regfile_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   7.301/*         0.371/*         U0_Register_File/\regfile_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   7.302/*         0.371/*         U0_Register_File/\regfile_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.152   7.302/*         0.371/*         U0_Register_File/\regfile_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.303/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.303/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.304/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.304/*         0.371/*         U0_Register_File/\regfile_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.306/*         0.371/*         U0_Register_File/\regfile_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.306/*         0.371/*         U0_Register_File/\regfile_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.307/*         0.371/*         U0_Register_File/\regfile_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.307/*         0.378/*         U0_SYS_CTRL/second_frame_reg_inst/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.308/*         0.378/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.310/*         0.371/*         U0_Register_File/\regfile_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.310/*         0.371/*         U0_Register_File/\regfile_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.311/*         0.378/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.311/*         0.378/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.312/*         0.378/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.312/*         0.378/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.314/*         0.372/*         U0_Register_File/\regfile_reg[9][5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.126   7.315/*         0.387/*         U0_ALU/valid_data_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.315/*         0.371/*         U0_Register_File/\regfile_reg[10][5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.316/*         0.379/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.316/*         0.372/*         U0_Register_File/\regfile_reg[8][4] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.316/*         0.379/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.135   7.318/*         0.379/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.135   7.318/*         0.379/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.318/*         0.379/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.318/*         0.379/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.318/*         0.379/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.318/*         0.379/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.319/*         0.379/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.319/*         0.379/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.321/*         0.372/*         U0_Register_File/\regfile_reg[11][4] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.322/*         0.379/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.134   7.323/*         0.379/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.326/*         0.371/*         U0_Register_File/\regfile_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.326/*         0.372/*         U0_Register_File/\regfile_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.326/*         0.371/*         U0_Register_File/\regfile_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.326/*         0.372/*         U0_Register_File/\regfile_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.326/*         0.371/*         U0_Register_File/\regfile_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.326/*         0.371/*         U0_Register_File/\regfile_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.326/*         0.372/*         U0_Register_File/\regfile_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.326/*         0.371/*         U0_Register_File/\regfile_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.326/*         0.372/*         U0_Register_File/\regfile_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.326/*         0.371/*         U0_Register_File/\regfile_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.327/*         0.372/*         U0_Register_File/\regfile_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.328/*         0.371/*         U0_Register_File/\regfile_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.330/*         0.372/*         U0_Register_File/\regfile_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.136   7.332/*         0.372/*         U0_Register_File/\regfile_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.136   7.332/*         0.372/*         U0_Register_File/\regfile_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   7.334/*         0.372/*         U0_Register_File/\regfile_reg[10][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.336/*         0.371/*         U0_Register_File/\regfile_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.337/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.338/*         0.373/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.338/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.338/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.338/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   7.338/*         0.372/*         U0_Register_File/\regfile_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.338/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.339/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.340/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.340/*         0.373/*         U0_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.340/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.340/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.341/*         0.372/*         U0_Register_File/\regfile_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.341/*         0.373/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.342/*         0.372/*         U0_Register_File/\regfile_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.344/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.344/*         0.373/*         U0_DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.344/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.344/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.344/*         0.373/*         U0_DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.140   7.344/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.345/*         0.373/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.345/*         0.373/*         U0_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.345/*         0.372/*         U0_Register_File/\regfile_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.141   7.345/*         0.372/*         U0_Register_File/\regfile_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.346/*         0.373/*         U0_Register_File/\regfile_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   7.346/*         0.373/*         U0_Register_File/\regfile_reg[2][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.347/*         0.372/*         U0_Register_File/\regfile_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   7.348/*         0.373/*         U0_Register_File/\regfile_reg[12][4] /RN    1
DFTCLK(R)->DFTCLK(R)	10.729   */7.349         */0.413         U0_TOP_TX/SER/\counter_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.350/*         0.372/*         U0_Register_File/\regfile_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   7.350/*         0.372/*         U0_Register_File/\regfile_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.351/*         0.373/*         U0_SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   7.351/*         0.372/*         U0_Register_File/\regfile_reg[0][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.353/*         0.373/*         U0_Register_File/\regfile_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */7.357         */0.408         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.139   7.358/*         0.373/*         U0_Register_File/\regfile_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   */7.452         */0.405         U0_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */7.474         */0.404         U0_SYS_CTRL/\Address_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.480/*         0.375/*         U0_SYS_CTRL/second_frame_reg_inst/D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */7.487         */0.401         U0_SYS_CTRL/\Address_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */7.489         */0.402         U0_SYS_CTRL/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */7.528         */0.408         U0_TOP_TX/SER/\counter_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.115   */7.552         */0.396         U0_SYS_CTRL/\Address_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.425   7.634/*         0.088/*         U0_Register_File/\regfile_reg[1][1] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.454   7.636/*         0.060/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.453   7.636/*         0.060/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.454   7.636/*         0.060/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.443   7.650/*         0.071/*         U0_Register_File/\regfile_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.443   7.652/*         0.071/*         U0_Register_File/\regfile_reg[1][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.949    7.683/*         0.107/*         U0_CLK_gating/U_LATNCAX2M/E    1
DFTCLK(R)->DFTCLK(R)	10.855   7.770/*         0.286/*         U0_TOP_TX/PAR/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.632    */7.774         */0.480         U0_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.634    */7.782         */0.479         U1_clock_divider/o_div_clk_reg_reg/SI    1
REF_CLK1(R)->ALU_CLK(R)	10.143   7.787/*         0.370/*         U0_ALU/valid_data_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.743   */7.839         */0.399         U0_TOP_TX/SER/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */7.845         */0.398         U0_TOP_TX/SER/\counter_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.236   7.898/*         0.279/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */8.033         */0.418         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.816   8.180/*         0.326/*         U0_TOP_TX/FSM1/\cs_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.212/*         0.371/*         U0_Register_File/\RdData_reg[7] /RN    1
REF_CLK1(R)->ALU_CLK(R)	10.141   8.227/*         0.372/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.149   8.231/*         0.366/*         U0_Register_File/\regfile_reg[0][2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.589   */8.231         */0.610         U0_Register_File/\regfile_reg[0][3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.106   */8.232         */0.406         U0_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.235/*         0.366/*         U0_Register_File/RdData_valid_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.235/*         0.366/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.235/*         0.365/*         U0_Register_File/\RdData_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.235/*         0.365/*         U0_Register_File/\RdData_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.235/*         0.365/*         U0_Register_File/\RdData_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.237/*         0.365/*         U0_Register_File/\RdData_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.237/*         0.365/*         U0_Register_File/\RdData_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.238/*         0.365/*         U0_Register_File/\RdData_reg[6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.150   8.238/*         0.365/*         U0_Register_File/\regfile_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   8.238/*         0.365/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   8.238/*         0.365/*         U0_SYS_CTRL/\Address_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.142   8.238/*         0.365/*         U0_Register_File/\regfile_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.143   8.239/*         0.365/*         U0_Register_File/\regfile_reg[14][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.240/*         0.365/*         U0_Register_File/\RdData_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.240/*         0.365/*         U0_SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.240/*         0.365/*         U0_SYS_CTRL/\Address_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.791   */8.242         */0.408         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.242/*         0.368/*         U0_Register_File/\regfile_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.242/*         0.365/*         U0_Register_File/\regfile_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.243/*         0.365/*         U0_Register_File/\regfile_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.244/*         0.365/*         U0_Register_File/\regfile_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.245/*         0.367/*         U0_Register_File/\regfile_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.245/*         0.367/*         U0_Register_File/\regfile_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   8.245/*         0.367/*         U0_Register_File/\regfile_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.246/*         0.365/*         U0_Register_File/\regfile_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.147   8.247/*         0.365/*         U0_Register_File/\regfile_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.148   8.248/*         0.365/*         U0_Register_File/\regfile_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.249/*         0.367/*         U0_Register_File/\regfile_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.251/*         0.367/*         U0_Register_File/\regfile_reg[13][4] /RN    1
@(R)->DFTCLK(R)	9.785    8.251/*         0.328/*         U1_clock_divider/o_div_clk_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.251/*         0.367/*         U0_Register_File/\regfile_reg[15][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.252/*         0.367/*         U0_Register_File/\regfile_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */8.253         */0.402         U0_DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.254/*         0.367/*         U0_Register_File/\regfile_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.254/*         0.367/*         U0_Register_File/\regfile_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.254/*         0.367/*         U0_Register_File/\regfile_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.254/*         0.367/*         U0_Register_File/\regfile_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.254/*         0.367/*         U0_Register_File/\regfile_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.139   8.254/*         0.367/*         U0_Register_File/\regfile_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.255/*         0.367/*         U0_Register_File/\regfile_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.255/*         0.367/*         U0_Register_File/\regfile_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   */8.256         */0.402         U0_DATA_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */8.258         */0.412         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.258/*         0.367/*         U0_Register_File/\regfile_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.146   8.258/*         0.364/*         U0_Register_File/\regfile_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   8.259/*         0.367/*         U0_Register_File/\regfile_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   8.260/*         0.367/*         U0_Register_File/\regfile_reg[12][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.135   8.261/*         0.367/*         U0_Register_File/\regfile_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.111   */8.261         */0.401         U0_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.135   8.261/*         0.367/*         U0_Register_File/\regfile_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */8.265         */0.401         U0_DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.112   */8.265         */0.401         U0_DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */8.268         */0.400         U0_DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.137   8.268/*         0.367/*         U0_Register_File/\regfile_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   */8.268         */0.400         U0_DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.137   8.269/*         0.367/*         U0_Register_File/\regfile_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.156   8.270/*         0.363/*         U0_Register_File/\regfile_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.156   8.270/*         0.363/*         U0_Register_File/\regfile_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.156   8.270/*         0.363/*         U0_Register_File/\regfile_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.137   8.275/*         0.367/*         U0_Register_File/\regfile_reg[12][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.138   8.282/*         0.367/*         U0_Register_File/\regfile_reg[2][3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.794   */8.351         */0.405         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.727   */8.397         */0.415         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.726   */8.407         */0.416         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.598   */8.429         */0.598         U0_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.733   */8.462         */0.409         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.727   */8.502         */0.415         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.434   8.516/*         0.076/*         U0_Register_File/\regfile_reg[1][3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.633   */8.518         */0.565         U0_SYS_CTRL/\Address_reg[2] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.438   8.520/*         0.076/*         U0_Register_File/\regfile_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.438   8.521/*         0.076/*         U0_Register_File/\regfile_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.438   8.522/*         0.076/*         U0_Register_File/\regfile_reg[1][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.439   8.526/*         0.076/*         U0_Register_File/\regfile_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.561   */8.530         */0.554         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/SI    1
REF_CLK1(R)->REF_CLK1(R)	10.450   8.532/*         0.061/*         U0_Register_File/\regfile_reg[0][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.450   8.532/*         0.061/*         U0_Register_File/\regfile_reg[0][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.573   */8.535         */0.567         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.453   8.536/*         0.061/*         U0_Register_File/\regfile_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.454   8.539/*         0.061/*         U0_Register_File/\regfile_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.454   8.539/*         0.061/*         U0_Register_File/\regfile_reg[0][7] /RN    1
DFTCLK(R)->DFTCLK(R)	10.550   */8.544         */0.565         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	10.569   */8.557         */0.571         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.563         */0.563         U0_Register_File/\regfile_reg[0][1] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.472   8.564/*         0.043/*         U0_Register_File/\regfile_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	10.582   */8.569         */0.559         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.571         */0.511         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.573         */0.559         U0_SYS_CTRL/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.579         */0.559         U0_SYS_CTRL/\Address_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.458   8.584/*         0.046/*         U0_Register_File/\regfile_reg[2][7] /SN    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.585         */0.520         U0_SYS_CTRL/second_frame_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.590         */0.514         U0_SYS_CTRL/\current_state_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.479   8.594/*         0.040/*         U0_Register_File/\regfile_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.595         */0.556         U0_Register_File/\regfile_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.597         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.109   */8.618         */0.405         U0_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.854   8.624/*         0.288/*         U0_TOP_TX/FSM1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.627         */0.548         U0_Register_File/\regfile_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.630         */0.550         U0_Register_File/\regfile_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.635         */0.549         U0_Register_File/\regfile_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.637         */0.508         U0_Register_File/\regfile_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.643         */0.563         U0_Register_File/\regfile_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.656         */0.505         U0_Register_File/\regfile_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.668         */0.541         U0_Register_File/\regfile_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.676         */0.511         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.575   */8.676         */0.540         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.614   */8.677         */0.567         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.687         */0.530         U0_Register_File/\regfile_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.695         */0.533         U0_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.697         */0.539         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.701         */0.514         U0_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.709         */0.544         U0_Register_File/\regfile_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.714         */0.504         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.722         */0.507         U0_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.584   */8.722         */0.531         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.615   */8.725         */0.524         U0_TOP_TX/FSM1/BUSY_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.726         */0.525         U0_Register_File/\regfile_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.727         */0.526         U0_Register_File/\regfile_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.728         */0.525         U0_Register_File/\regfile_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.729         */0.513         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.733         */0.521         U0_Register_File/\regfile_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.738         */0.512         U0_TOP_TX/PAR/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.739         */0.527         U0_Register_File/\regfile_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.605   */8.740         */0.509         U0_RX_TOP/FSM_RX1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.600   */8.745         */0.515         U0_RX_TOP/FSM_RX1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.589   */8.748         */0.525         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.748         */0.516         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.753         */0.524         U0_Register_File/\regfile_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.675   */8.755         */0.510         U0_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.756         */0.520         U0_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.756         */0.520         U0_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.676   */8.758         */0.509         U0_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.625   */8.758         */0.515         U0_PULSE_GEN/LVL_SIG_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.759         */0.507         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.759         */0.522         U0_Register_File/\regfile_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.592   */8.759         */0.523         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.760         */0.525         U1_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.760         */0.530         U0_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.760         */0.521         U0_RX_TOP/parity_check_RX1/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.761         */0.519         U0_Register_File/\regfile_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.762         */0.522         U0_Register_File/\regfile_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.763         */0.519         U0_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.763         */0.520         U0_Register_File/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.763         */0.519         U0_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.765         */0.524         U0_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.765         */0.524         U0_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.767         */0.522         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.767         */0.523         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.768         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.771         */0.507         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.771         */0.517         U0_DATA_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.775         */0.521         U0_DATA_SYNC/enable_pulse_gen_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.605   */8.775         */0.535         U0_TOP_TX/SER/\data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.676   */8.776         */0.508         U1_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.777         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.620   */8.780         */0.522         U0_TOP_TX/SER/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.780         */0.516         U0_Register_File/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.780         */0.524         U1_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.596   */8.781         */0.519         U0_RX_TOP/FSM_RX1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.618   */8.782         */0.522         U0_TOP_TX/FSM1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.782         */0.515         U0_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.782         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.783         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.783         */0.509         U0_TOP_TX/SER/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.783         */0.534         U0_TOP_TX/SER/\data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.784         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.597   */8.786         */0.518         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.787         */0.520         U1_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.788         */0.516         U0_SYS_CTRL/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.622   */8.788         */0.521         U0_TOP_TX/SER/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.789         */0.533         U0_TOP_TX/SER/\data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.789         */0.534         U0_TOP_TX/SER/\data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.622   */8.790         */0.520         U0_TOP_TX/FSM1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.672   */8.791         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.791         */0.533         U0_TOP_TX/SER/\data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.791         */0.519         U1_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.791         */0.506         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.794         */0.533         U0_TOP_TX/SER/\data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.794         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.794         */0.518         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.672   */8.794         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.795         */0.533         U0_TOP_TX/SER/\data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.795         */0.513         U0_Register_File/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.795         */0.519         U0_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.795         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.796         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.797         */0.506         U1_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.582   */8.797         */0.532         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.799         */0.512         U0_Register_File/\regfile_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.799         */0.510         U0_Register_File/\regfile_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.799         */0.512         U0_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.598   */8.800         */0.516         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.800         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.800         */0.535         U0_TOP_TX/SER/\data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.800         */0.512         U0_Register_File/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.599   */8.801         */0.516         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.801         */0.512         U0_Register_File/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.599   */8.802         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.803         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.803         */0.517         U0_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.803         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.803         */0.514         U0_Register_File/\regfile_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.803         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.675   */8.804         */0.513         U0_Register_File/\regfile_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.676   */8.804         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.804         */0.513         U0_Register_File/\regfile_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.600   */8.804         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.805         */0.511         U0_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.805         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.805         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.805         */0.510         U0_Register_File/\regfile_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.600   */8.805         */0.515         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.805         */0.514         U0_Register_File/\regfile_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.600   */8.805         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.806         */0.509         U0_Register_File/\regfile_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.611   */8.806         */0.504         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.675   */8.807         */0.515         U0_Register_File/\regfile_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.807         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.683   */8.808         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.808         */0.511         U0_Register_File/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.808         */0.512         U0_TOP_TX/FSM1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.808         */0.511         U0_Register_File/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.808         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.808         */0.508         U0_Register_File/\regfile_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.808         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.808         */0.514         U0_Register_File/\regfile_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.809         */0.512         U0_Register_File/\regfile_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.809         */0.512         U0_Register_File/\regfile_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.809         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.676   */8.809         */0.514         U0_Register_File/\regfile_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.809         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.695   */8.809         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.623   */8.809         */0.516         U0_TOP_TX/PAR/\par_data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.809         */0.516         U1_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.809         */0.510         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.809         */0.517         U0_TOP_TX/SER/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.809         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.809         */0.510         U0_Register_File/\regfile_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.810         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.810         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.611   */8.810         */0.503         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.810         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.810         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.811         */0.509         U0_Register_File/\regfile_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.676   */8.811         */0.514         U0_Register_File/\regfile_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.811         */0.510         U0_Register_File/\regfile_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.811         */0.516         U0_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.811         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.811         */0.509         U0_Register_File/\regfile_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.811         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.811         */0.509         U0_Register_File/\regfile_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.812         */0.510         U0_Register_File/\regfile_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.812         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.812         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.812         */0.509         U0_Register_File/\regfile_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.672   */8.812         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.813         */0.509         U0_Register_File/\regfile_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.813         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.813         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.813         */0.510         U0_Register_File/\regfile_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.813         */0.509         U0_Register_File/\regfile_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.813         */0.509         U0_Register_File/\regfile_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.813         */0.509         U0_Register_File/\regfile_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.683   */8.813         */0.509         U0_Register_File/\regfile_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.813         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.813         */0.509         U0_Register_File/\regfile_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.814         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.814         */0.512         U0_Register_File/\regfile_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.814         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.814         */0.513         U0_Register_File/\regfile_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.814         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.814         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.814         */0.509         U0_Register_File/\regfile_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.814         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.815         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.815         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.815         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.815         */0.513         U0_Register_File/\regfile_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.815         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.815         */0.510         U0_Register_File/\regfile_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.699   */8.815         */0.508         U0_Register_File/\regfile_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.816         */0.513         U0_Register_File/\regfile_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.816         */0.509         U0_Register_File/\regfile_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.816         */0.509         U0_Register_File/\regfile_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.816         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.816         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.697   */8.816         */0.509         U0_Register_File/\regfile_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.695   */8.816         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.816         */0.506         U0_Register_File/\regfile_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.816         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.696   */8.817         */0.509         U0_Register_File/\regfile_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.817         */0.508         U0_Register_File/\regfile_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.818         */0.508         U0_Register_File/\regfile_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.818         */0.509         U0_Register_File/\regfile_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.818         */0.520         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.818         */0.509         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.818         */0.508         U0_Register_File/\regfile_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.683   */8.818         */0.509         U0_Register_File/\regfile_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.678   */8.819         */0.512         U0_Register_File/\regfile_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.722   */8.819         */0.419         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.819         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.819         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.672   */8.819         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.819         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.819         */0.509         U0_Register_File/\regfile_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.819         */0.509         U0_Register_File/\regfile_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.820         */0.507         U0_Register_File/\regfile_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.820         */0.509         U0_Register_File/\regfile_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.820         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.820         */0.513         U0_Register_File/\regfile_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.820         */0.509         U0_Register_File/\regfile_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.820         */0.508         U0_Register_File/\regfile_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.820         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.820         */0.508         U0_Register_File/\regfile_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.821         */0.512         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.821         */0.514         U1_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.821         */0.508         U0_Register_File/\regfile_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.821         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.821         */0.507         U0_Register_File/\regfile_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.696   */8.821         */0.508         U0_Register_File/\regfile_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.821         */0.508         U0_Register_File/\regfile_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.821         */0.509         U0_Register_File/\regfile_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.821         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.821         */0.508         U0_Register_File/\regfile_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.699   */8.821         */0.508         U0_Register_File/\regfile_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.695   */8.821         */0.508         U0_Register_File/\regfile_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.821         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.821         */0.508         U0_Register_File/\regfile_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.822         */0.510         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.822         */0.507         U0_Register_File/\regfile_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.822         */0.509         U0_Register_File/\regfile_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.822         */0.509         U0_Register_File/\regfile_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.822         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.822         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.822         */0.509         U0_Register_File/\regfile_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.697   */8.822         */0.508         U0_Register_File/\regfile_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.822         */0.507         U0_Register_File/\regfile_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.697   */8.823         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.823         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.823         */0.508         U0_Register_File/\regfile_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.823         */0.507         U0_Register_File/\regfile_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.824         */0.515         U0_TOP_TX/PAR/\par_data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.824         */0.508         U0_Register_File/\regfile_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.824         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.824         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.824         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.824         */0.509         U0_Register_File/\regfile_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.824         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.825         */0.514         U0_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.825         */0.507         U0_Register_File/\regfile_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.825         */0.511         U0_Register_File/\regfile_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.696   */8.825         */0.506         U0_Register_File/\regfile_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.825         */0.512         U0_Register_File/\regfile_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.695   */8.825         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.674   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.825         */0.507         U0_Register_File/\regfile_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.825         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.825         */0.507         U0_Register_File/\regfile_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.674   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.826         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.625   */8.826         */0.515         U0_TOP_TX/PAR/\par_data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.695   */8.826         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.826         */0.508         U0_Register_File/\regfile_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.827         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.827         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.696   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.827         */0.514         U0_TOP_TX/PAR/\par_data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.827         */0.509         U0_Register_File/\regfile_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.697   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.828         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.828         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.828         */0.507         U0_Register_File/\regfile_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.828         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.699   */8.828         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.828         */0.511         U0_Register_File/\regfile_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.674   */8.828         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.674   */8.828         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.828         */0.514         U0_TOP_TX/PAR/\par_data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.828         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.829         */0.506         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.829         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.696   */8.829         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.830         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.830         */0.511         U0_Register_File/RdData_valid_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.830         */0.514         U0_TOP_TX/PAR/\par_data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.673   */8.830         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.830         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.830         */0.514         U0_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.830         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.830         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.831         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.831         */0.506         U0_Register_File/\regfile_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.700   */8.831         */0.507         U0_Register_File/\regfile_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.831         */0.510         U0_Register_File/\regfile_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.831         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.831         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.702   */8.832         */0.506         U0_Register_File/\regfile_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.832         */0.508         U0_Register_File/\regfile_reg[14][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.832         */0.513         U0_ALU/\ALU_OUT_reg[8] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.832         */0.514         U0_TOP_TX/PAR/\par_data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.672   */8.832         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.675   */8.832         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.833         */0.506         U0_Register_File/\regfile_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.833         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.699   */8.833         */0.506         U0_Register_File/\regfile_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.833         */0.514         U0_TOP_TX/PAR/\par_data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.833         */0.506         U0_Register_File/\regfile_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.833         */0.506         U0_Register_File/\regfile_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.833         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.834         */0.507         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.834         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.834         */0.510         U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.690   */8.835         */0.507         U0_Register_File/\regfile_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.836         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.836         */0.513         U0_ALU/\ALU_OUT_reg[9] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.836         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.837         */0.512         U0_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.838         */0.511         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.696   */8.838         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.838         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.838         */0.506         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.840         */0.512         U0_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	10.672   */8.841         */0.518         U0_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.697   */8.842         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.842         */0.512         U0_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.843         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.843         */0.511         U0_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.843         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.844         */0.511         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.554    */8.844         */0.511         U0_ALU/\ALU_OUT_reg[10] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.844         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.845         */0.505         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.845         */0.505         U0_DATA_SYNC/enable_pulse_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.554    */8.846         */0.511         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.846         */0.511         U0_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.693   */8.846         */0.505         U0_DATA_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.677   */8.849         */0.507         U1_RST_SYN/\rst_shift_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.557    */8.850         */0.507         U0_ALU/valid_data_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.852         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.692   */8.853         */0.507         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.854         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.860         */0.509         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.687   */8.863         */0.502         U0_RST_SYN/\rst_shift_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.694   */8.869         */0.505         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.683   */8.873         */0.515         U0_Register_File/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.680   */8.874         */0.520         U0_Register_File/\regfile_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.877         */0.483         U0_Register_File/\regfile_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.883         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.741   */8.887         */0.399         U0_PULSE_GEN/LVL_SIG_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.896         */0.480         U0_Register_File/\regfile_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.721   */8.899         */0.479         U0_Register_File/\regfile_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.718   */8.901         */0.478         U0_Register_File/\regfile_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.735   */8.902         */0.464         U0_Register_File/\regfile_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.721   */8.907         */0.478         U0_Register_File/\regfile_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.735   */8.910         */0.463         U0_Register_File/\regfile_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.723   */8.910         */0.476         U0_Register_File/\regfile_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.740   */8.919         */0.460         U0_Register_File/\regfile_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.786   */8.928         */0.413         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.114   */8.931         */0.400         U0_DATA_SYNC/enable_pulse_gen_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.942         */0.480         U0_Register_File/\regfile_reg[1][3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.117   */8.947         */0.397         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.094   */8.947         */0.402         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */8.951         */0.403         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */8.951         */0.403         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.118   */8.953         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.118   */8.953         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.720   */8.953         */0.478         U0_Register_File/\regfile_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.782   */8.953         */0.402         U1_RST_SYN/\rst_shift_reg_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.117   */8.955         */0.396         U0_DATA_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */8.961         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */8.963         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   */8.968         */0.397         U0_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */8.969         */0.400         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.118   */8.978         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.727   */8.981         */0.472         U0_Register_File/\regfile_reg[1][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.982         */0.514         U0_ALU/\ALU_OUT_reg[3] /SI    1
@(R)->DFTCLK(R)	9.779    9.027/*         0.333/*         U0_clock_divider/o_div_clk_reg_reg/RN    1
DFTCLK(R)->DFTCLK(R)	10.799   */9.029         */0.398         U0_DATA_SYNC/\sync_reg_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.655    */9.059         */0.410         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.660    */9.086         */0.406         U0_ALU/\ALU_OUT_reg[2] /SI    1
@(R)->DFTCLK(R)	10.750   9.214/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	10.751   9.214/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	10.751   9.214/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	10.750   9.214/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	10.751   9.214/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	10.751   9.214/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	10.750   9.214/*         0.364/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.750   9.215/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	10.751   9.217/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	10.751   9.217/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	10.751   9.219/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	10.751   9.221/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	10.751   9.225/*         0.364/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	10.776   9.248/*         0.366/*         U0_TOP_TX/SER/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.775   9.249/*         0.366/*         U0_TOP_TX/FSM1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	10.776   9.249/*         0.366/*         U0_TOP_TX/SER/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.776   9.253/*         0.366/*         U0_TOP_TX/FSM1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	10.776   9.254/*         0.366/*         U0_TOP_TX/SER/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.776   9.256/*         0.366/*         U0_TOP_TX/SER/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.773   9.261/*         0.367/*         U0_TOP_TX/PAR/\par_data_reg[0] /RN    1
@(R)->DFTCLK(R)	10.773   9.261/*         0.367/*         U0_TOP_TX/FSM1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	10.773   9.261/*         0.367/*         U0_TOP_TX/PAR/\par_data_reg[6] /RN    1
@(R)->DFTCLK(R)	10.774   9.262/*         0.366/*         U0_TOP_TX/PAR/par_bit_reg/RN    1
@(R)->DFTCLK(R)	10.776   9.265/*         0.366/*         U0_TOP_TX/PAR/\par_data_reg[7] /RN    1
@(R)->DFTCLK(R)	10.817   9.280/*         0.366/*         U1_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.819   9.283/*         0.366/*         U1_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.818   9.283/*         0.366/*         U1_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	10.818   9.283/*         0.366/*         U1_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	10.819   9.283/*         0.366/*         U1_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.818   9.284/*         0.366/*         U1_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.818   9.284/*         0.366/*         U1_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	10.818   9.284/*         0.366/*         U1_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	11.068   9.533/*         0.046/*         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SN    1
@(R)->DFTCLK(R)	11.097   9.573/*         0.045/*         U0_TOP_TX/SER/\data_reg[0] /SN    1
@(R)->DFTCLK(R)	11.094   9.577/*         0.046/*         U0_TOP_TX/SER/\data_reg[2] /SN    1
@(R)->DFTCLK(R)	11.095   9.579/*         0.046/*         U0_TOP_TX/SER/\data_reg[1] /SN    1
@(R)->DFTCLK(R)	11.095   9.580/*         0.046/*         U0_TOP_TX/SER/\data_reg[3] /SN    1
@(R)->DFTCLK(R)	11.095   9.580/*         0.046/*         U0_TOP_TX/SER/\data_reg[4] /SN    1
@(R)->DFTCLK(R)	11.096   9.581/*         0.046/*         U0_TOP_TX/SER/\data_reg[5] /SN    1
@(R)->DFTCLK(R)	11.096   9.584/*         0.046/*         U0_TOP_TX/SER/\data_reg[7] /SN    1
DFTCLK(R)->DFTCLK(R)	10.641   */9.716         */0.500         U0_TOP_TX/mux/TX_OUT_mux_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.682   */9.771         */0.502         U1_RST_SYN/\rst_shift_reg_reg[0] /SI    1
@(R)->REF_CLK1(R)	10.180   9.912/*         0.325/*         U0_RST_SYN/\rst_shift_reg_reg[1] /RN    1
@(R)->REF_CLK1(R)	10.187   9.919/*         0.318/*         U0_RST_SYN/\rst_shift_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	10.745   9.953/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /RN    1
@(R)->DFTCLK(R)	10.745   9.953/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /RN    1
@(R)->DFTCLK(R)	10.745   9.954/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /RN    1
@(R)->DFTCLK(R)	10.745   9.958/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /RN    1
@(R)->DFTCLK(R)	10.745   9.958/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /RN    1
@(R)->DFTCLK(R)	10.745   9.960/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /RN    1
@(R)->DFTCLK(R)	10.744   9.961/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /RN    1
@(R)->DFTCLK(R)	10.744   9.963/*         0.370/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /RN    1
@(R)->DFTCLK(R)	10.743   9.966/*         0.370/*         U0_RX_TOP/parity_check_RX1/par_err_reg/RN    1
@(R)->DFTCLK(R)	10.767   9.967/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	10.767   9.967/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	10.767   9.967/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[3] /RN    1
@(R)->DFTCLK(R)	10.767   9.967/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[4] /RN    1
@(R)->DFTCLK(R)	10.766   9.967/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[2] /RN    1
@(R)->DFTCLK(R)	10.766   9.967/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.769   9.969/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[5] /RN    1
@(R)->DFTCLK(R)	10.744   9.970/*         0.370/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	10.769   9.970/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	10.769   9.970/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /RN    1
@(R)->DFTCLK(R)	10.769   9.970/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /RN    1
@(R)->DFTCLK(R)	10.769   9.970/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /RN    1
@(R)->DFTCLK(R)	10.744   9.970/*         0.370/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	10.769   9.970/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /RN    1
@(R)->DFTCLK(R)	10.768   9.970/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /RN    1
@(R)->DFTCLK(R)	10.769   9.971/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /RN    1
@(R)->DFTCLK(R)	10.769   9.971/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /RN    1
@(R)->DFTCLK(R)	10.769   9.971/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /RN    1
@(R)->DFTCLK(R)	10.768   9.971/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /RN    1
@(R)->DFTCLK(R)	10.766   9.971/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[1] /RN    1
@(R)->DFTCLK(R)	10.767   9.971/*         0.373/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/RN    1
@(R)->DFTCLK(R)	10.768   9.972/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /RN    1
@(R)->DFTCLK(R)	10.768   9.972/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /RN    1
@(R)->DFTCLK(R)	10.767   9.973/*         0.373/*         U0_PULSE_GEN/LVL_SIG_reg_reg/RN    1
@(R)->DFTCLK(R)	10.744   9.973/*         0.370/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/RN    1
@(R)->DFTCLK(R)	10.745   9.975/*         0.370/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/RN    1
@(R)->DFTCLK(R)	10.745   9.981/*         0.370/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/RN    1
@(R)->DFTCLK(R)	10.745   9.984/*         0.370/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/RN    1
@(R)->DFTCLK(R)	10.769   9.985/*         0.373/*         U0_TOP_TX/mux/TX_OUT_mux_reg/RN    1
@(R)->DFTCLK(R)	10.745   9.989/*         0.370/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	10.745   9.989/*         0.370/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	10.812   10.060/*        0.372/*         U0_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.812   10.060/*        0.372/*         U0_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.813   10.060/*        0.372/*         U0_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	10.813   10.061/*        0.372/*         U0_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	10.813   10.061/*        0.372/*         U0_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	10.813   10.061/*        0.372/*         U0_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.813   10.061/*        0.372/*         U0_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.813   10.061/*        0.372/*         U0_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	11.088   10.288/*        0.054/*         U0_TOP_TX/SER/\data_reg[6] /SN    1
@(R)->DFTCLK(R)	10.856   10.572/*        0.328/*         U1_RST_SYN/\rst_shift_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.864   10.580/*        0.320/*         U1_RST_SYN/\rst_shift_reg_reg[0] /RN    1
RX_CLOCK(R)->RX_CLOCK(R)	217.726  214.821/*       54.254/*        framing_error    1
RX_CLOCK(R)->RX_CLOCK(R)	217.726  215.539/*       54.254/*        parity_error    1
TX_CLOCK(R)->TX_CLOCK(R)	6945.113 6942.238/*      1736.110/*      UART_TX_O    1
