
KY023_Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002564  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002704  08002704  00003704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002774  08002774  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002774  08002774  00003774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800277c  0800277c  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800277c  0800277c  0000377c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002780  08002780  00003780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002784  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000068  080027ec  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  080027ec  000041e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000408e  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000115e  00000000  00000000  00008126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004f8  00000000  00000000  00009288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000390  00000000  00000000  00009780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015ee4  00000000  00000000  00009b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005fb2  00000000  00000000  0001f9f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084ddd  00000000  00000000  000259a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aa783  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001974  00000000  00000000  000aa7c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000ac13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080026ec 	.word	0x080026ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080026ec 	.word	0x080026ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fbb2 	bl	8000d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f876 	bl	80006a4 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  GPIO_Init();
 80005b8:	f000 f8d2 	bl	8000760 <GPIO_Init>
  ADC_Scan_Init();
 80005bc:	f000 fa48 	bl	8000a50 <ADC_Scan_Init>
  DMA2_Stream0_Init();
 80005c0:	f000 fae6 	bl	8000b90 <DMA2_Stream0_Init>
  USART2_Init();
 80005c4:	f000 fb4a 	bl	8000c5c <USART2_Init>
  delay_ms_init();
 80005c8:	f000 fa8a 	bl	8000ae0 <delay_ms_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  joystick_x = adc_buffer[0];
 80005cc:	4b2f      	ldr	r3, [pc, #188]	@ (800068c <main+0xe0>)
 80005ce:	881a      	ldrh	r2, [r3, #0]
 80005d0:	4b2f      	ldr	r3, [pc, #188]	@ (8000690 <main+0xe4>)
 80005d2:	801a      	strh	r2, [r3, #0]
	  printf("Joystick X: %d mV ", joystick_x);
 80005d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000690 <main+0xe4>)
 80005d6:	881b      	ldrh	r3, [r3, #0]
 80005d8:	4619      	mov	r1, r3
 80005da:	482e      	ldr	r0, [pc, #184]	@ (8000694 <main+0xe8>)
 80005dc:	f001 fa1a 	bl	8001a14 <iprintf>
	  if (joystick_x > 3500)
 80005e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000690 <main+0xe4>)
 80005e2:	881b      	ldrh	r3, [r3, #0]
 80005e4:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d907      	bls.n	80005fc <main+0x50>
	  {
		  GPIOA->BSRR = (1 << (8 + 16)); // output LOW
 80005ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000698 <main+0xec>)
 80005ee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80005f2:	619a      	str	r2, [r3, #24]
		  GPIOA->BSRR = (1 << 6); // output HIGH
 80005f4:	4b28      	ldr	r3, [pc, #160]	@ (8000698 <main+0xec>)
 80005f6:	2240      	movs	r2, #64	@ 0x40
 80005f8:	619a      	str	r2, [r3, #24]
 80005fa:	e015      	b.n	8000628 <main+0x7c>
	  }
	  else if (joystick_x < 1000)
 80005fc:	4b24      	ldr	r3, [pc, #144]	@ (8000690 <main+0xe4>)
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000604:	d208      	bcs.n	8000618 <main+0x6c>
	  {
		  GPIOA->BSRR = (1 << (6 + 16)); // output LOW
 8000606:	4b24      	ldr	r3, [pc, #144]	@ (8000698 <main+0xec>)
 8000608:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800060c:	619a      	str	r2, [r3, #24]
		  GPIOA->BSRR = (1 << 8); // output HIGH
 800060e:	4b22      	ldr	r3, [pc, #136]	@ (8000698 <main+0xec>)
 8000610:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000614:	619a      	str	r2, [r3, #24]
 8000616:	e007      	b.n	8000628 <main+0x7c>
	  }
	  else
	  {
		  GPIOA->BSRR = (1 << (6 + 16)); // output LOW
 8000618:	4b1f      	ldr	r3, [pc, #124]	@ (8000698 <main+0xec>)
 800061a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800061e:	619a      	str	r2, [r3, #24]
		  GPIOA->BSRR = (1 << (8 + 16)); // output LOW
 8000620:	4b1d      	ldr	r3, [pc, #116]	@ (8000698 <main+0xec>)
 8000622:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000626:	619a      	str	r2, [r3, #24]
	  }
	  joystick_y = adc_buffer[1];
 8000628:	4b18      	ldr	r3, [pc, #96]	@ (800068c <main+0xe0>)
 800062a:	885a      	ldrh	r2, [r3, #2]
 800062c:	4b1b      	ldr	r3, [pc, #108]	@ (800069c <main+0xf0>)
 800062e:	801a      	strh	r2, [r3, #0]
	  printf("Joystick Y: %d mV \r\n", joystick_y);
 8000630:	4b1a      	ldr	r3, [pc, #104]	@ (800069c <main+0xf0>)
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	4619      	mov	r1, r3
 8000636:	481a      	ldr	r0, [pc, #104]	@ (80006a0 <main+0xf4>)
 8000638:	f001 f9ec 	bl	8001a14 <iprintf>
	  if (joystick_y > 3500)
 800063c:	4b17      	ldr	r3, [pc, #92]	@ (800069c <main+0xf0>)
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8000644:	4293      	cmp	r3, r2
 8000646:	d907      	bls.n	8000658 <main+0xac>
	  {
		  GPIOA->BSRR = (1 << (5 + 16)); // output LOW
 8000648:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <main+0xec>)
 800064a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800064e:	619a      	str	r2, [r3, #24]
		  GPIOA->BSRR = (1 << 7); // output HIGH
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <main+0xec>)
 8000652:	2280      	movs	r2, #128	@ 0x80
 8000654:	619a      	str	r2, [r3, #24]
 8000656:	e014      	b.n	8000682 <main+0xd6>
	  }
	  else if (joystick_y < 1000)
 8000658:	4b10      	ldr	r3, [pc, #64]	@ (800069c <main+0xf0>)
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000660:	d207      	bcs.n	8000672 <main+0xc6>
	  {
		  GPIOA->BSRR = (1 << (7 + 16)); // output LOW
 8000662:	4b0d      	ldr	r3, [pc, #52]	@ (8000698 <main+0xec>)
 8000664:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000668:	619a      	str	r2, [r3, #24]
		  GPIOA->BSRR = (1 << 5); // output HIGH
 800066a:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <main+0xec>)
 800066c:	2220      	movs	r2, #32
 800066e:	619a      	str	r2, [r3, #24]
 8000670:	e007      	b.n	8000682 <main+0xd6>
	  }
	  else
	  {
		  GPIOA->BSRR = (1 << (5 + 16)); // output LOW
 8000672:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <main+0xec>)
 8000674:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000678:	619a      	str	r2, [r3, #24]
		  GPIOA->BSRR = (1 << (7 + 16)); // output LOW
 800067a:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <main+0xec>)
 800067c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000680:	619a      	str	r2, [r3, #24]
	  }
	  delay_ms(50);
 8000682:	2032      	movs	r0, #50	@ 0x32
 8000684:	f000 fa44 	bl	8000b10 <delay_ms>
	  joystick_x = adc_buffer[0];
 8000688:	e7a0      	b.n	80005cc <main+0x20>
 800068a:	bf00      	nop
 800068c:	20000084 	.word	0x20000084
 8000690:	20000088 	.word	0x20000088
 8000694:	08002704 	.word	0x08002704
 8000698:	40020000 	.word	0x40020000
 800069c:	2000008a 	.word	0x2000008a
 80006a0:	08002718 	.word	0x08002718

080006a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b094      	sub	sp, #80	@ 0x50
 80006a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006aa:	f107 0320 	add.w	r3, r7, #32
 80006ae:	2230      	movs	r2, #48	@ 0x30
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f001 fa03 	bl	8001abe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b8:	f107 030c 	add.w	r3, r7, #12
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]
 80006c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c8:	2300      	movs	r3, #0
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <SystemClock_Config+0xb4>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d0:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <SystemClock_Config+0xb4>)
 80006d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <SystemClock_Config+0xb4>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e4:	2300      	movs	r3, #0
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <SystemClock_Config+0xb8>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a1b      	ldr	r2, [pc, #108]	@ (800075c <SystemClock_Config+0xb8>)
 80006ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006f2:	6013      	str	r3, [r2, #0]
 80006f4:	4b19      	ldr	r3, [pc, #100]	@ (800075c <SystemClock_Config+0xb8>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000700:	2302      	movs	r3, #2
 8000702:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000704:	2301      	movs	r3, #1
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000708:	2310      	movs	r3, #16
 800070a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800070c:	2300      	movs	r3, #0
 800070e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 0320 	add.w	r3, r7, #32
 8000714:	4618      	mov	r0, r3
 8000716:	f000 fc57 	bl	8000fc8 <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000720:	f000 f85a 	bl	80007d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000724:	230f      	movs	r3, #15
 8000726:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000738:	f107 030c 	add.w	r3, r7, #12
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f000 feba 	bl	80014b8 <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800074a:	f000 f845 	bl	80007d8 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	@ 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <GPIO_Init>:

/* USER CODE BEGIN 4 */
void GPIO_Init(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
	// Defining pins PA5, PA6, PA7 and PA8 as output with push-pull configuration
	RCC->AHB1ENR |= (1 << 0);	// enabling PORT A clock
 8000764:	4b1a      	ldr	r3, [pc, #104]	@ (80007d0 <GPIO_Init+0x70>)
 8000766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000768:	4a19      	ldr	r2, [pc, #100]	@ (80007d0 <GPIO_Init+0x70>)
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~((3 << 2*5) | (3 << 2*6) | (3 << 2*7) | (3 << 2*8)); // sets to 0 the bits that are going to be written
 8000770:	4b18      	ldr	r3, [pc, #96]	@ (80007d4 <GPIO_Init+0x74>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a17      	ldr	r2, [pc, #92]	@ (80007d4 <GPIO_Init+0x74>)
 8000776:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 800077a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= ((1 << 2*5) | (1 << 2*6)| (1 << 2*7)| (1 << 2*8)); // pin PA5 defined as output
 800077c:	4b15      	ldr	r3, [pc, #84]	@ (80007d4 <GPIO_Init+0x74>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a14      	ldr	r2, [pc, #80]	@ (80007d4 <GPIO_Init+0x74>)
 8000782:	f443 33aa 	orr.w	r3, r3, #87040	@ 0x15400
 8000786:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~((1 << 2*5) | (1 << 2*6)| (1 << 2*7)| (1 << 2*8)); // output with push-pull configuration
 8000788:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <GPIO_Init+0x74>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	4a11      	ldr	r2, [pc, #68]	@ (80007d4 <GPIO_Init+0x74>)
 800078e:	f423 33aa 	bic.w	r3, r3, #87040	@ 0x15400
 8000792:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~((3 << 2*5) | (3 << 2*6) | (3 << 2*7) | (3 << 2*8)); // pin speed definition (inverse)
 8000794:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <GPIO_Init+0x74>)
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	4a0e      	ldr	r2, [pc, #56]	@ (80007d4 <GPIO_Init+0x74>)
 800079a:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 800079e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~((3 << 2*5) | (3 << 2*6) | (3 << 2*7) | (3 << 2*8));
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <GPIO_Init+0x74>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	4a0b      	ldr	r2, [pc, #44]	@ (80007d4 <GPIO_Init+0x74>)
 80007a6:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 80007aa:	60d3      	str	r3, [r2, #12]

	// Defining pin PA0 as analog input without internal pull-up/down resistors, as the joystick already have them
	GPIOA->MODER |= ((3 << (0 * 2)) | (3 << (1 * 2))); // pin PA0 defined as analog input
 80007ac:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <GPIO_Init+0x74>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a08      	ldr	r2, [pc, #32]	@ (80007d4 <GPIO_Init+0x74>)
 80007b2:	f043 030f 	orr.w	r3, r3, #15
 80007b6:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(3 << (0 * 2) | (3 << (1 * 2))); // no pull-up/pull-down resistor for PA0
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <GPIO_Init+0x74>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	4a05      	ldr	r2, [pc, #20]	@ (80007d4 <GPIO_Init+0x74>)
 80007be:	f023 030f 	bic.w	r3, r3, #15
 80007c2:	60d3      	str	r3, [r2, #12]
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40020000 	.word	0x40020000

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <Error_Handler+0x8>

080007e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	4b10      	ldr	r3, [pc, #64]	@ (8000830 <HAL_MspInit+0x4c>)
 80007f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000830 <HAL_MspInit+0x4c>)
 80007f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <HAL_MspInit+0x4c>)
 80007fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	603b      	str	r3, [r7, #0]
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <HAL_MspInit+0x4c>)
 800080c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080e:	4a08      	ldr	r2, [pc, #32]	@ (8000830 <HAL_MspInit+0x4c>)
 8000810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000814:	6413      	str	r3, [r2, #64]	@ 0x40
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <HAL_MspInit+0x4c>)
 8000818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000822:	2007      	movs	r0, #7
 8000824:	f000 fb9c 	bl	8000f60 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40023800 	.word	0x40023800

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <NMI_Handler+0x4>

0800083c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <HardFault_Handler+0x4>

08000844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <MemManage_Handler+0x4>

0800084c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <BusFault_Handler+0x4>

08000854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <UsageFault_Handler+0x4>

0800085c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr

0800086a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800088a:	f000 fa97 	bl	8000dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}

08000892 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b086      	sub	sp, #24
 8000896:	af00      	add	r7, sp, #0
 8000898:	60f8      	str	r0, [r7, #12]
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	e00a      	b.n	80008ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008a4:	f3af 8000 	nop.w
 80008a8:	4601      	mov	r1, r0
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	1c5a      	adds	r2, r3, #1
 80008ae:	60ba      	str	r2, [r7, #8]
 80008b0:	b2ca      	uxtb	r2, r1
 80008b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	3301      	adds	r3, #1
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	429a      	cmp	r2, r3
 80008c0:	dbf0      	blt.n	80008a4 <_read+0x12>
  }

  return len;
 80008c2:	687b      	ldr	r3, [r7, #4]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3718      	adds	r7, #24
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}

080008cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	e009      	b.n	80008f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	60ba      	str	r2, [r7, #8]
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 fa08 	bl	8000cfc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	3301      	adds	r3, #1
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	697a      	ldr	r2, [r7, #20]
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	dbf1      	blt.n	80008de <_write+0x12>
  }
  return len;
 80008fa:	687b      	ldr	r3, [r7, #4]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3718      	adds	r7, #24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <_close>:

int _close(int file)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800090c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000910:	4618      	mov	r0, r3
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr

0800091c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800092c:	605a      	str	r2, [r3, #4]
  return 0;
 800092e:	2300      	movs	r3, #0
}
 8000930:	4618      	mov	r0, r3
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <_isatty>:

int _isatty(int file)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000944:	2301      	movs	r3, #1
}
 8000946:	4618      	mov	r0, r3
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000952:	b480      	push	{r7}
 8000954:	b085      	sub	sp, #20
 8000956:	af00      	add	r7, sp, #0
 8000958:	60f8      	str	r0, [r7, #12]
 800095a:	60b9      	str	r1, [r7, #8]
 800095c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	3714      	adds	r7, #20
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000974:	4a14      	ldr	r2, [pc, #80]	@ (80009c8 <_sbrk+0x5c>)
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <_sbrk+0x60>)
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000980:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <_sbrk+0x64>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d102      	bne.n	800098e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000988:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <_sbrk+0x64>)
 800098a:	4a12      	ldr	r2, [pc, #72]	@ (80009d4 <_sbrk+0x68>)
 800098c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800098e:	4b10      	ldr	r3, [pc, #64]	@ (80009d0 <_sbrk+0x64>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	429a      	cmp	r2, r3
 800099a:	d207      	bcs.n	80009ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800099c:	f001 f8de 	bl	8001b5c <__errno>
 80009a0:	4603      	mov	r3, r0
 80009a2:	220c      	movs	r2, #12
 80009a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
 80009aa:	e009      	b.n	80009c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009ac:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009b2:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <_sbrk+0x64>)
 80009bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009be:	68fb      	ldr	r3, [r7, #12]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20020000 	.word	0x20020000
 80009cc:	00000400 	.word	0x00000400
 80009d0:	2000008c 	.word	0x2000008c
 80009d4:	200001e0 	.word	0x200001e0

080009d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <SystemInit+0x20>)
 80009de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009e2:	4a05      	ldr	r2, [pc, #20]	@ (80009f8 <SystemInit+0x20>)
 80009e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	e000ed00 	.word	0xe000ed00

080009fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a00:	f7ff ffea 	bl	80009d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a04:	480c      	ldr	r0, [pc, #48]	@ (8000a38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a06:	490d      	ldr	r1, [pc, #52]	@ (8000a3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a08:	4a0d      	ldr	r2, [pc, #52]	@ (8000a40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a0c:	e002      	b.n	8000a14 <LoopCopyDataInit>

08000a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a12:	3304      	adds	r3, #4

08000a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a18:	d3f9      	bcc.n	8000a0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a20:	e001      	b.n	8000a26 <LoopFillZerobss>

08000a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a24:	3204      	adds	r2, #4

08000a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a28:	d3fb      	bcc.n	8000a22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a2a:	f001 f89d 	bl	8001b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a2e:	f7ff fdbd 	bl	80005ac <main>
  bx  lr    
 8000a32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a3c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a40:	08002784 	.word	0x08002784
  ldr r2, =_sbss
 8000a44:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a48:	200001e0 	.word	0x200001e0

08000a4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a4c:	e7fe      	b.n	8000a4c <ADC_IRQHandler>
	...

08000a50 <ADC_Scan_Init>:
	ADC1->CR2 |= (1 << 30);		// starting conversions
	NVIC_EnableIRQ(ADC_IRQn);
}

void ADC_Scan_Init(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= (1 << 8);	// enabling digital clock for the ADC
 8000a54:	4b20      	ldr	r3, [pc, #128]	@ (8000ad8 <ADC_Scan_Init+0x88>)
 8000a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a58:	4a1f      	ldr	r2, [pc, #124]	@ (8000ad8 <ADC_Scan_Init+0x88>)
 8000a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a5e:	6453      	str	r3, [r2, #68]	@ 0x44
	ADC1->CR1 |= (1 << 8);		// SCAN mode enabled
 8000a60:	4b1e      	ldr	r3, [pc, #120]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	4a1d      	ldr	r2, [pc, #116]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a6a:	6053      	str	r3, [r2, #4]
	ADC1->CR1 &= ~(3 << 24);	// defining 12-bit resolution
 8000a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	4a1a      	ldr	r2, [pc, #104]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a72:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000a76:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1 << 1);		// defining continuous mode
 8000a78:	4b18      	ldr	r3, [pc, #96]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a7a:	689b      	ldr	r3, [r3, #8]
 8000a7c:	4a17      	ldr	r2, [pc, #92]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
 8000a82:	6093      	str	r3, [r2, #8]
	ADC1->CR2 &= ~(1 << 11);	// right aligned data
 8000a84:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	4a14      	ldr	r2, [pc, #80]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000a8e:	6093      	str	r3, [r2, #8]
	ADC1->SMPR2 |= (3 << 0);    // CH0 sample time
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a92:	691b      	ldr	r3, [r3, #16]
 8000a94:	4a11      	ldr	r2, [pc, #68]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a96:	f043 0303 	orr.w	r3, r3, #3
 8000a9a:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2 |= (3 << 3);    // CH1 sample time
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000a9e:	691b      	ldr	r3, [r3, #16]
 8000aa0:	4a0e      	ldr	r2, [pc, #56]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000aa2:	f043 0318 	orr.w	r3, r3, #24
 8000aa6:	6113      	str	r3, [r2, #16]
	ADC1->SQR1 = (1 << 20);     // 2 conversions (L = 1)
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000aaa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000aae:	62da      	str	r2, [r3, #44]	@ 0x2c
	ADC1->SQR3 = (0 << 0) | (1 << 5);    // 1st conversion  CH1, 2nd conversion  CH1
 8000ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000ab2:	2220      	movs	r2, #32
 8000ab4:	635a      	str	r2, [r3, #52]	@ 0x34
	ADC1->CR2 |= (1 << 0);      // ADON = 1
 8000ab6:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000ab8:	689b      	ldr	r3, [r3, #8]
 8000aba:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (1 << 30);     // SWSTART = 1
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	4a05      	ldr	r2, [pc, #20]	@ (8000adc <ADC_Scan_Init+0x8c>)
 8000ac8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000acc:	6093      	str	r3, [r2, #8]
}
 8000ace:	bf00      	nop
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40012000 	.word	0x40012000

08000ae0 <delay_ms_init>:

void delay_ms_init(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= (1 << 0); // enabling bus clock
 8000ae4:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <delay_ms_init+0x2c>)
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae8:	4a08      	ldr	r2, [pc, #32]	@ (8000b0c <delay_ms_init+0x2c>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM2->PSC = 0x3E7F; // 15.999 in decimal, so clock will be scaled from 84MHz to 1kHz (1ms tick)
 8000af0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000af4:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000af8:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->CR1 = 0x0000; // counter in up-counter mode
 8000afa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
}
 8000b02:	bf00      	nop
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	40023800 	.word	0x40023800

08000b10 <delay_ms>:

void delay_ms(uint16_t ms)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	80fb      	strh	r3, [r7, #6]
	TIM2->ARR = ms; // TIM2 will count 9+1 times to reach 1s
 8000b1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b1e:	88fb      	ldrh	r3, [r7, #6]
 8000b20:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM2->CNT = 0x00000000; // initializing TIM2 counter
 8000b22:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b26:	2200      	movs	r2, #0
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->EGR = 0x00000001; // updating register values so TIM2 gets PSC, ARR and CNT values
 8000b2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b2e:	2201      	movs	r2, #1
 8000b30:	615a      	str	r2, [r3, #20]
	TIM2->SR &= ~(1 << 0); // clearing update flag
 8000b32:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b36:	691b      	ldr	r3, [r3, #16]
 8000b38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b3c:	f023 0301 	bic.w	r3, r3, #1
 8000b40:	6113      	str	r3, [r2, #16]
	TIM2->CR1 |= (1 << 0); // turning ON the counter
 8000b42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6013      	str	r3, [r2, #0]

	while (!(TIM2->SR & (1 << 0))); // while there isn't an update request
 8000b52:	bf00      	nop
 8000b54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b58:	691b      	ldr	r3, [r3, #16]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d0f8      	beq.n	8000b54 <delay_ms+0x44>

	TIM2->CR1 &= ~(1 << 0); // turning OFF the counter
 8000b62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b6c:	f023 0301 	bic.w	r3, r3, #1
 8000b70:	6013      	str	r3, [r2, #0]
	TIM2->SR &= ~(1 << 0); // clearing update flag
 8000b72:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b76:	691b      	ldr	r3, [r3, #16]
 8000b78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b7c:	f023 0301 	bic.w	r3, r3, #1
 8000b80:	6113      	str	r3, [r2, #16]
}
 8000b82:	bf00      	nop
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <DMA2_Stream0_Init>:
	TIM2->CR1 &= ~(1 << 0); // turning OFF the counter
	TIM2->SR &= ~(1 << 0); // clearing update flag
}

void DMA2_Stream0_Init(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1 << 22);	// enabling digital clock for DMA2
 8000b94:	4b2c      	ldr	r3, [pc, #176]	@ (8000c48 <DMA2_Stream0_Init+0xb8>)
 8000b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b98:	4a2b      	ldr	r2, [pc, #172]	@ (8000c48 <DMA2_Stream0_Init+0xb8>)
 8000b9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b9e:	6313      	str	r3, [r2, #48]	@ 0x30
	DMA2_Stream0->CR &= ~1;		// disabling DMA2 to configure it
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a29      	ldr	r2, [pc, #164]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000ba6:	f023 0301 	bic.w	r3, r3, #1
 8000baa:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream0->CR & 1);   // wait until it is disabled
 8000bac:	bf00      	nop
 8000bae:	4b27      	ldr	r3, [pc, #156]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1f9      	bne.n	8000bae <DMA2_Stream0_Init+0x1e>
	DMA2_Stream0->CR |= (0 << 6);   // peripheral-to-memory
 8000bba:	4b24      	ldr	r3, [pc, #144]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bbc:	4a23      	ldr	r2, [pc, #140]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= (1 << 8);   // circular mode ON
 8000bc2:	4b22      	ldr	r3, [pc, #136]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a21      	ldr	r2, [pc, #132]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bcc:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= (0 << 9);   // peripheral no-increment
 8000bce:	4b1f      	ldr	r3, [pc, #124]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bd0:	4a1e      	ldr	r2, [pc, #120]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= (1 << 10);  // memory increment
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a1c      	ldr	r2, [pc, #112]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bdc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000be0:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= (1 << 11);   // PSIZE = 16 bits
 8000be2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a19      	ldr	r2, [pc, #100]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000be8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000bec:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= (1 << 13);   // MSIZE = 16 bits
 8000bee:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a16      	ldr	r2, [pc, #88]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bf4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bf8:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~(7 << 25); // CHSEL = 0 (ADC1 corresponds to CH0)
 8000bfa:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a13      	ldr	r2, [pc, #76]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000c00:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8000c04:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->PAR = (uint32_t)&ADC1->DR;      // peripheral source
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000c08:	4a11      	ldr	r2, [pc, #68]	@ (8000c50 <DMA2_Stream0_Init+0xc0>)
 8000c0a:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t)adc_buffer;    // memory destination
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000c0e:	4a11      	ldr	r2, [pc, #68]	@ (8000c54 <DMA2_Stream0_Init+0xc4>)
 8000c10:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->NDTR = 2;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000c14:	2202      	movs	r2, #2
 8000c16:	605a      	str	r2, [r3, #4]
	ADC1->CR2 |= (1 << 8);     // DMA enable
 8000c18:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <DMA2_Stream0_Init+0xc8>)
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	4a0e      	ldr	r2, [pc, #56]	@ (8000c58 <DMA2_Stream0_Init+0xc8>)
 8000c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c22:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= (1 << 9);     // DDS = DMA continuous requests
 8000c24:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <DMA2_Stream0_Init+0xc8>)
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	4a0b      	ldr	r2, [pc, #44]	@ (8000c58 <DMA2_Stream0_Init+0xc8>)
 8000c2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c2e:	6093      	str	r3, [r2, #8]
    DMA2_Stream0->CR |= 1;     // stream enable
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a05      	ldr	r2, [pc, #20]	@ (8000c4c <DMA2_Stream0_Init+0xbc>)
 8000c36:	f043 0301 	orr.w	r3, r3, #1
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40026410 	.word	0x40026410
 8000c50:	4001204c 	.word	0x4001204c
 8000c54:	20000084 	.word	0x20000084
 8000c58:	40012000 	.word	0x40012000

08000c5c <USART2_Init>:
	GPIOA->AFR[0] |=  (0x2 << (pin * 4)); // selecting AF2  TIM5_CH1 for the bit

}

void USART2_Init(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= (1 << 17); // enabling USART2 clock
 8000c60:	4b17      	ldr	r3, [pc, #92]	@ (8000cc0 <USART2_Init+0x64>)
 8000c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c64:	4a16      	ldr	r2, [pc, #88]	@ (8000cc0 <USART2_Init+0x64>)
 8000c66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c6a:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= (1 << 0); // enabling GPIOA clock (pins PA2 and PA3 are used for USART2 communication)
 8000c6c:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <USART2_Init+0x64>)
 8000c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c70:	4a13      	ldr	r2, [pc, #76]	@ (8000cc0 <USART2_Init+0x64>)
 8000c72:	f043 0301 	orr.w	r3, r3, #1
 8000c76:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~((3 << (2*2)) | (3 << (3*2))); // clearing the bits to write in them afterwards
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <USART2_Init+0x68>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a11      	ldr	r2, [pc, #68]	@ (8000cc4 <USART2_Init+0x68>)
 8000c7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c82:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2 << (2*2)) | (2 << (3*2))); // defining Alternative Function (AF) for pins PA2 and PA3
 8000c84:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <USART2_Init+0x68>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc4 <USART2_Init+0x68>)
 8000c8a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000c8e:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] &= ~((0xF << (4*2)) | (0xF << (4*3))); // clearing the bits to write in them afterwards
 8000c90:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <USART2_Init+0x68>)
 8000c92:	6a1b      	ldr	r3, [r3, #32]
 8000c94:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc4 <USART2_Init+0x68>)
 8000c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c9a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  ((7 << (4*2)) | (7 << (4*3))); // selecting USART2 AF for both pins
 8000c9c:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <USART2_Init+0x68>)
 8000c9e:	6a1b      	ldr	r3, [r3, #32]
 8000ca0:	4a08      	ldr	r2, [pc, #32]	@ (8000cc4 <USART2_Init+0x68>)
 8000ca2:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000ca6:	6213      	str	r3, [r2, #32]

    USART2->BRR = (uint16_t)(16000000 / 115200); // defining the bus Baud Rate to 115.200 Hz
 8000ca8:	4b07      	ldr	r3, [pc, #28]	@ (8000cc8 <USART2_Init+0x6c>)
 8000caa:	228a      	movs	r2, #138	@ 0x8a
 8000cac:	609a      	str	r2, [r3, #8]
    USART2->CR1 = (1 << 13) | (1 << 3) | (1 << 2); // enabling USART (13), transmission (3) and reception (2)
 8000cae:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <USART2_Init+0x6c>)
 8000cb0:	f242 020c 	movw	r2, #8204	@ 0x200c
 8000cb4:	60da      	str	r2, [r3, #12]
}
 8000cb6:	bf00      	nop
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	40020000 	.word	0x40020000
 8000cc8:	40004400 	.word	0x40004400

08000ccc <USART2_WriteChar>:

void USART2_WriteChar(char ch)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->SR & (1 << 7)));
 8000cd6:	bf00      	nop
 8000cd8:	4b07      	ldr	r3, [pc, #28]	@ (8000cf8 <USART2_WriteChar+0x2c>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d0f9      	beq.n	8000cd8 <USART2_WriteChar+0xc>
    USART2->DR = (ch & 0xFF);
 8000ce4:	4a04      	ldr	r2, [pc, #16]	@ (8000cf8 <USART2_WriteChar+0x2c>)
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	6053      	str	r3, [r2, #4]
}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	40004400 	.word	0x40004400

08000cfc <__io_putchar>:

int __io_putchar(int ch)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
    USART2_WriteChar(ch);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ffdf 	bl	8000ccc <USART2_WriteChar>
    return ch;
 8000d0e:	687b      	ldr	r3, [r7, #4]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <HAL_Init+0x40>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <HAL_Init+0x40>)
 8000d22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d28:	4b0b      	ldr	r3, [pc, #44]	@ (8000d58 <HAL_Init+0x40>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d58 <HAL_Init+0x40>)
 8000d2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d34:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <HAL_Init+0x40>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a07      	ldr	r2, [pc, #28]	@ (8000d58 <HAL_Init+0x40>)
 8000d3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d40:	2003      	movs	r0, #3
 8000d42:	f000 f90d 	bl	8000f60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d46:	2000      	movs	r0, #0
 8000d48:	f000 f808 	bl	8000d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d4c:	f7ff fd4a 	bl	80007e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40023c00 	.word	0x40023c00

08000d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d64:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <HAL_InitTick+0x54>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <HAL_InitTick+0x58>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f000 f917 	bl	8000fae <HAL_SYSTICK_Config>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e00e      	b.n	8000da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2b0f      	cmp	r3, #15
 8000d8e:	d80a      	bhi.n	8000da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d90:	2200      	movs	r2, #0
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	f04f 30ff 	mov.w	r0, #4294967295
 8000d98:	f000 f8ed 	bl	8000f76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d9c:	4a06      	ldr	r2, [pc, #24]	@ (8000db8 <HAL_InitTick+0x5c>)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000da2:	2300      	movs	r3, #0
 8000da4:	e000      	b.n	8000da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000000 	.word	0x20000000
 8000db4:	20000008 	.word	0x20000008
 8000db8:	20000004 	.word	0x20000004

08000dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc0:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <HAL_IncTick+0x20>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <HAL_IncTick+0x24>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4413      	add	r3, r2
 8000dcc:	4a04      	ldr	r2, [pc, #16]	@ (8000de0 <HAL_IncTick+0x24>)
 8000dce:	6013      	str	r3, [r2, #0]
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	20000008 	.word	0x20000008
 8000de0:	20000090 	.word	0x20000090

08000de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  return uwTick;
 8000de8:	4b03      	ldr	r3, [pc, #12]	@ (8000df8 <HAL_GetTick+0x14>)
 8000dea:	681b      	ldr	r3, [r3, #0]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000090 	.word	0x20000090

08000dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <__NVIC_SetPriorityGrouping+0x44>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e12:	68ba      	ldr	r2, [r7, #8]
 8000e14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2e:	4a04      	ldr	r2, [pc, #16]	@ (8000e40 <__NVIC_SetPriorityGrouping+0x44>)
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	60d3      	str	r3, [r2, #12]
}
 8000e34:	bf00      	nop
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e48:	4b04      	ldr	r3, [pc, #16]	@ (8000e5c <__NVIC_GetPriorityGrouping+0x18>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	0a1b      	lsrs	r3, r3, #8
 8000e4e:	f003 0307 	and.w	r3, r3, #7
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	@ (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	@ (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	@ 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f1c3 0307 	rsb	r3, r3, #7
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf28      	it	cs
 8000ed2:	2304      	movcs	r3, #4
 8000ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	2b06      	cmp	r3, #6
 8000edc:	d902      	bls.n	8000ee4 <NVIC_EncodePriority+0x30>
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3b03      	subs	r3, #3
 8000ee2:	e000      	b.n	8000ee6 <NVIC_EncodePriority+0x32>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	43d9      	mvns	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	4313      	orrs	r3, r2
         );
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3724      	adds	r7, #36	@ 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
	...

08000f1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f2c:	d301      	bcc.n	8000f32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00f      	b.n	8000f52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <SysTick_Config+0x40>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f3a:	210f      	movs	r1, #15
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f40:	f7ff ff8e 	bl	8000e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f44:	4b05      	ldr	r3, [pc, #20]	@ (8000f5c <SysTick_Config+0x40>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f4a:	4b04      	ldr	r3, [pc, #16]	@ (8000f5c <SysTick_Config+0x40>)
 8000f4c:	2207      	movs	r2, #7
 8000f4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	e000e010 	.word	0xe000e010

08000f60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff ff47 	bl	8000dfc <__NVIC_SetPriorityGrouping>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
 8000f82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f88:	f7ff ff5c 	bl	8000e44 <__NVIC_GetPriorityGrouping>
 8000f8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	68b9      	ldr	r1, [r7, #8]
 8000f92:	6978      	ldr	r0, [r7, #20]
 8000f94:	f7ff ff8e 	bl	8000eb4 <NVIC_EncodePriority>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9e:	4611      	mov	r1, r2
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff ff5d 	bl	8000e60 <__NVIC_SetPriority>
}
 8000fa6:	bf00      	nop
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ffb0 	bl	8000f1c <SysTick_Config>
 8000fbc:	4603      	mov	r3, r0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e267      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d075      	beq.n	80010d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000fe6:	4b88      	ldr	r3, [pc, #544]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f003 030c 	and.w	r3, r3, #12
 8000fee:	2b04      	cmp	r3, #4
 8000ff0:	d00c      	beq.n	800100c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ff2:	4b85      	ldr	r3, [pc, #532]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000ffa:	2b08      	cmp	r3, #8
 8000ffc:	d112      	bne.n	8001024 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ffe:	4b82      	ldr	r3, [pc, #520]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001006:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800100a:	d10b      	bne.n	8001024 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800100c:	4b7e      	ldr	r3, [pc, #504]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d05b      	beq.n	80010d0 <HAL_RCC_OscConfig+0x108>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d157      	bne.n	80010d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001020:	2301      	movs	r3, #1
 8001022:	e242      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800102c:	d106      	bne.n	800103c <HAL_RCC_OscConfig+0x74>
 800102e:	4b76      	ldr	r3, [pc, #472]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a75      	ldr	r2, [pc, #468]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	e01d      	b.n	8001078 <HAL_RCC_OscConfig+0xb0>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001044:	d10c      	bne.n	8001060 <HAL_RCC_OscConfig+0x98>
 8001046:	4b70      	ldr	r3, [pc, #448]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a6f      	ldr	r2, [pc, #444]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800104c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	4b6d      	ldr	r3, [pc, #436]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a6c      	ldr	r2, [pc, #432]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800105c:	6013      	str	r3, [r2, #0]
 800105e:	e00b      	b.n	8001078 <HAL_RCC_OscConfig+0xb0>
 8001060:	4b69      	ldr	r3, [pc, #420]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a68      	ldr	r2, [pc, #416]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	4b66      	ldr	r3, [pc, #408]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a65      	ldr	r2, [pc, #404]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d013      	beq.n	80010a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001080:	f7ff feb0 	bl	8000de4 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001088:	f7ff feac 	bl	8000de4 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b64      	cmp	r3, #100	@ 0x64
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e207      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800109a:	4b5b      	ldr	r3, [pc, #364]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d0f0      	beq.n	8001088 <HAL_RCC_OscConfig+0xc0>
 80010a6:	e014      	b.n	80010d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a8:	f7ff fe9c 	bl	8000de4 <HAL_GetTick>
 80010ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ae:	e008      	b.n	80010c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010b0:	f7ff fe98 	bl	8000de4 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	2b64      	cmp	r3, #100	@ 0x64
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e1f3      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010c2:	4b51      	ldr	r3, [pc, #324]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d1f0      	bne.n	80010b0 <HAL_RCC_OscConfig+0xe8>
 80010ce:	e000      	b.n	80010d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d063      	beq.n	80011a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80010de:	4b4a      	ldr	r3, [pc, #296]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f003 030c 	and.w	r3, r3, #12
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d00b      	beq.n	8001102 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010ea:	4b47      	ldr	r3, [pc, #284]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80010f2:	2b08      	cmp	r3, #8
 80010f4:	d11c      	bne.n	8001130 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010f6:	4b44      	ldr	r3, [pc, #272]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d116      	bne.n	8001130 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001102:	4b41      	ldr	r3, [pc, #260]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d005      	beq.n	800111a <HAL_RCC_OscConfig+0x152>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d001      	beq.n	800111a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e1c7      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800111a:	4b3b      	ldr	r3, [pc, #236]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	4937      	ldr	r1, [pc, #220]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800112a:	4313      	orrs	r3, r2
 800112c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800112e:	e03a      	b.n	80011a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d020      	beq.n	800117a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001138:	4b34      	ldr	r3, [pc, #208]	@ (800120c <HAL_RCC_OscConfig+0x244>)
 800113a:	2201      	movs	r2, #1
 800113c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800113e:	f7ff fe51 	bl	8000de4 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001146:	f7ff fe4d 	bl	8000de4 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e1a8      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001158:	4b2b      	ldr	r3, [pc, #172]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0f0      	beq.n	8001146 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001164:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	691b      	ldr	r3, [r3, #16]
 8001170:	00db      	lsls	r3, r3, #3
 8001172:	4925      	ldr	r1, [pc, #148]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 8001174:	4313      	orrs	r3, r2
 8001176:	600b      	str	r3, [r1, #0]
 8001178:	e015      	b.n	80011a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800117a:	4b24      	ldr	r3, [pc, #144]	@ (800120c <HAL_RCC_OscConfig+0x244>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001180:	f7ff fe30 	bl	8000de4 <HAL_GetTick>
 8001184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001188:	f7ff fe2c 	bl	8000de4 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e187      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1f0      	bne.n	8001188 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d036      	beq.n	8001220 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d016      	beq.n	80011e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_RCC_OscConfig+0x248>)
 80011bc:	2201      	movs	r2, #1
 80011be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011c0:	f7ff fe10 	bl	8000de4 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c8:	f7ff fe0c 	bl	8000de4 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e167      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011da:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <HAL_RCC_OscConfig+0x240>)
 80011dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d0f0      	beq.n	80011c8 <HAL_RCC_OscConfig+0x200>
 80011e6:	e01b      	b.n	8001220 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011e8:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <HAL_RCC_OscConfig+0x248>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ee:	f7ff fdf9 	bl	8000de4 <HAL_GetTick>
 80011f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011f4:	e00e      	b.n	8001214 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f6:	f7ff fdf5 	bl	8000de4 <HAL_GetTick>
 80011fa:	4602      	mov	r2, r0
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d907      	bls.n	8001214 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e150      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
 8001208:	40023800 	.word	0x40023800
 800120c:	42470000 	.word	0x42470000
 8001210:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001214:	4b88      	ldr	r3, [pc, #544]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1ea      	bne.n	80011f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 8097 	beq.w	800135c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001232:	4b81      	ldr	r3, [pc, #516]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d10f      	bne.n	800125e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	4b7d      	ldr	r3, [pc, #500]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001246:	4a7c      	ldr	r2, [pc, #496]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800124c:	6413      	str	r3, [r2, #64]	@ 0x40
 800124e:	4b7a      	ldr	r3, [pc, #488]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800125a:	2301      	movs	r3, #1
 800125c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125e:	4b77      	ldr	r3, [pc, #476]	@ (800143c <HAL_RCC_OscConfig+0x474>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001266:	2b00      	cmp	r3, #0
 8001268:	d118      	bne.n	800129c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800126a:	4b74      	ldr	r3, [pc, #464]	@ (800143c <HAL_RCC_OscConfig+0x474>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a73      	ldr	r2, [pc, #460]	@ (800143c <HAL_RCC_OscConfig+0x474>)
 8001270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001274:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001276:	f7ff fdb5 	bl	8000de4 <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800127e:	f7ff fdb1 	bl	8000de4 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e10c      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001290:	4b6a      	ldr	r3, [pc, #424]	@ (800143c <HAL_RCC_OscConfig+0x474>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001298:	2b00      	cmp	r3, #0
 800129a:	d0f0      	beq.n	800127e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d106      	bne.n	80012b2 <HAL_RCC_OscConfig+0x2ea>
 80012a4:	4b64      	ldr	r3, [pc, #400]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012a8:	4a63      	ldr	r2, [pc, #396]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80012b0:	e01c      	b.n	80012ec <HAL_RCC_OscConfig+0x324>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	2b05      	cmp	r3, #5
 80012b8:	d10c      	bne.n	80012d4 <HAL_RCC_OscConfig+0x30c>
 80012ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012be:	4a5e      	ldr	r2, [pc, #376]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80012c6:	4b5c      	ldr	r3, [pc, #368]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80012d2:	e00b      	b.n	80012ec <HAL_RCC_OscConfig+0x324>
 80012d4:	4b58      	ldr	r3, [pc, #352]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d8:	4a57      	ldr	r2, [pc, #348]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012da:	f023 0301 	bic.w	r3, r3, #1
 80012de:	6713      	str	r3, [r2, #112]	@ 0x70
 80012e0:	4b55      	ldr	r3, [pc, #340]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012e4:	4a54      	ldr	r2, [pc, #336]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80012e6:	f023 0304 	bic.w	r3, r3, #4
 80012ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d015      	beq.n	8001320 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f4:	f7ff fd76 	bl	8000de4 <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fa:	e00a      	b.n	8001312 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012fc:	f7ff fd72 	bl	8000de4 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800130a:	4293      	cmp	r3, r2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e0cb      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001312:	4b49      	ldr	r3, [pc, #292]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d0ee      	beq.n	80012fc <HAL_RCC_OscConfig+0x334>
 800131e:	e014      	b.n	800134a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001320:	f7ff fd60 	bl	8000de4 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001326:	e00a      	b.n	800133e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001328:	f7ff fd5c 	bl	8000de4 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e0b5      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800133e:	4b3e      	ldr	r3, [pc, #248]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1ee      	bne.n	8001328 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800134a:	7dfb      	ldrb	r3, [r7, #23]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d105      	bne.n	800135c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001350:	4b39      	ldr	r3, [pc, #228]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001354:	4a38      	ldr	r2, [pc, #224]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001356:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800135a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	2b00      	cmp	r3, #0
 8001362:	f000 80a1 	beq.w	80014a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001366:	4b34      	ldr	r3, [pc, #208]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	2b08      	cmp	r3, #8
 8001370:	d05c      	beq.n	800142c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d141      	bne.n	80013fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800137a:	4b31      	ldr	r3, [pc, #196]	@ (8001440 <HAL_RCC_OscConfig+0x478>)
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fd30 	bl	8000de4 <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001388:	f7ff fd2c 	bl	8000de4 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e087      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800139a:	4b27      	ldr	r3, [pc, #156]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69da      	ldr	r2, [r3, #28]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	431a      	orrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b4:	019b      	lsls	r3, r3, #6
 80013b6:	431a      	orrs	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013bc:	085b      	lsrs	r3, r3, #1
 80013be:	3b01      	subs	r3, #1
 80013c0:	041b      	lsls	r3, r3, #16
 80013c2:	431a      	orrs	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c8:	061b      	lsls	r3, r3, #24
 80013ca:	491b      	ldr	r1, [pc, #108]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80013cc:	4313      	orrs	r3, r2
 80013ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <HAL_RCC_OscConfig+0x478>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d6:	f7ff fd05 	bl	8000de4 <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013dc:	e008      	b.n	80013f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013de:	f7ff fd01 	bl	8000de4 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e05c      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d0f0      	beq.n	80013de <HAL_RCC_OscConfig+0x416>
 80013fc:	e054      	b.n	80014a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <HAL_RCC_OscConfig+0x478>)
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001404:	f7ff fcee 	bl	8000de4 <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800140c:	f7ff fcea 	bl	8000de4 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e045      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800141e:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <HAL_RCC_OscConfig+0x470>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1f0      	bne.n	800140c <HAL_RCC_OscConfig+0x444>
 800142a:	e03d      	b.n	80014a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d107      	bne.n	8001444 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e038      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
 8001438:	40023800 	.word	0x40023800
 800143c:	40007000 	.word	0x40007000
 8001440:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001444:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <HAL_RCC_OscConfig+0x4ec>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	699b      	ldr	r3, [r3, #24]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d028      	beq.n	80014a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800145c:	429a      	cmp	r2, r3
 800145e:	d121      	bne.n	80014a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800146a:	429a      	cmp	r2, r3
 800146c:	d11a      	bne.n	80014a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001474:	4013      	ands	r3, r2
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800147a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800147c:	4293      	cmp	r3, r2
 800147e:	d111      	bne.n	80014a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148a:	085b      	lsrs	r3, r3, #1
 800148c:	3b01      	subs	r3, #1
 800148e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001490:	429a      	cmp	r2, r3
 8001492:	d107      	bne.n	80014a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800149e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d001      	beq.n	80014a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800

080014b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d101      	bne.n	80014cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e0cc      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014cc:	4b68      	ldr	r3, [pc, #416]	@ (8001670 <HAL_RCC_ClockConfig+0x1b8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d90c      	bls.n	80014f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014da:	4b65      	ldr	r3, [pc, #404]	@ (8001670 <HAL_RCC_ClockConfig+0x1b8>)
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014e2:	4b63      	ldr	r3, [pc, #396]	@ (8001670 <HAL_RCC_ClockConfig+0x1b8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d001      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e0b8      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d020      	beq.n	8001542 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800150c:	4b59      	ldr	r3, [pc, #356]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	4a58      	ldr	r2, [pc, #352]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001512:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001516:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001524:	4b53      	ldr	r3, [pc, #332]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	4a52      	ldr	r2, [pc, #328]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800152a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800152e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001530:	4b50      	ldr	r3, [pc, #320]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	494d      	ldr	r1, [pc, #308]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800153e:	4313      	orrs	r3, r2
 8001540:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	2b00      	cmp	r3, #0
 800154c:	d044      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d107      	bne.n	8001566 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	4b47      	ldr	r3, [pc, #284]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d119      	bne.n	8001596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e07f      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b02      	cmp	r3, #2
 800156c:	d003      	beq.n	8001576 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001572:	2b03      	cmp	r3, #3
 8001574:	d107      	bne.n	8001586 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001576:	4b3f      	ldr	r3, [pc, #252]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d109      	bne.n	8001596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e06f      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001586:	4b3b      	ldr	r3, [pc, #236]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e067      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001596:	4b37      	ldr	r3, [pc, #220]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f023 0203 	bic.w	r2, r3, #3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	4934      	ldr	r1, [pc, #208]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a8:	f7ff fc1c 	bl	8000de4 <HAL_GetTick>
 80015ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015b0:	f7ff fc18 	bl	8000de4 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e04f      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 020c 	and.w	r2, r3, #12
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d1eb      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d8:	4b25      	ldr	r3, [pc, #148]	@ (8001670 <HAL_RCC_ClockConfig+0x1b8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0307 	and.w	r3, r3, #7
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d20c      	bcs.n	8001600 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e6:	4b22      	ldr	r3, [pc, #136]	@ (8001670 <HAL_RCC_ClockConfig+0x1b8>)
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ee:	4b20      	ldr	r3, [pc, #128]	@ (8001670 <HAL_RCC_ClockConfig+0x1b8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e032      	b.n	8001666 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	2b00      	cmp	r3, #0
 800160a:	d008      	beq.n	800161e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800160c:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	4916      	ldr	r1, [pc, #88]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800161a:	4313      	orrs	r3, r2
 800161c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d009      	beq.n	800163e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800162a:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	490e      	ldr	r1, [pc, #56]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	4313      	orrs	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800163e:	f000 f821 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8001642:	4602      	mov	r2, r0
 8001644:	4b0b      	ldr	r3, [pc, #44]	@ (8001674 <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	091b      	lsrs	r3, r3, #4
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	490a      	ldr	r1, [pc, #40]	@ (8001678 <HAL_RCC_ClockConfig+0x1c0>)
 8001650:	5ccb      	ldrb	r3, [r1, r3]
 8001652:	fa22 f303 	lsr.w	r3, r2, r3
 8001656:	4a09      	ldr	r2, [pc, #36]	@ (800167c <HAL_RCC_ClockConfig+0x1c4>)
 8001658:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <HAL_RCC_ClockConfig+0x1c8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff fb7c 	bl	8000d5c <HAL_InitTick>

  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40023c00 	.word	0x40023c00
 8001674:	40023800 	.word	0x40023800
 8001678:	08002730 	.word	0x08002730
 800167c:	20000000 	.word	0x20000000
 8001680:	20000004 	.word	0x20000004

08001684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001684:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001688:	b094      	sub	sp, #80	@ 0x50
 800168a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800168c:	2300      	movs	r3, #0
 800168e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001690:	2300      	movs	r3, #0
 8001692:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001694:	2300      	movs	r3, #0
 8001696:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001698:	2300      	movs	r3, #0
 800169a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800169c:	4b79      	ldr	r3, [pc, #484]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x200>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 030c 	and.w	r3, r3, #12
 80016a4:	2b08      	cmp	r3, #8
 80016a6:	d00d      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x40>
 80016a8:	2b08      	cmp	r3, #8
 80016aa:	f200 80e1 	bhi.w	8001870 <HAL_RCC_GetSysClockFreq+0x1ec>
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0x34>
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	d003      	beq.n	80016be <HAL_RCC_GetSysClockFreq+0x3a>
 80016b6:	e0db      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016b8:	4b73      	ldr	r3, [pc, #460]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x204>)
 80016ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016bc:	e0db      	b.n	8001876 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016be:	4b73      	ldr	r3, [pc, #460]	@ (800188c <HAL_RCC_GetSysClockFreq+0x208>)
 80016c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016c2:	e0d8      	b.n	8001876 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x200>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016ce:	4b6d      	ldr	r3, [pc, #436]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x200>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d063      	beq.n	80017a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016da:	4b6a      	ldr	r3, [pc, #424]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x200>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	099b      	lsrs	r3, r3, #6
 80016e0:	2200      	movs	r2, #0
 80016e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80016e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80016ee:	2300      	movs	r3, #0
 80016f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80016f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016f6:	4622      	mov	r2, r4
 80016f8:	462b      	mov	r3, r5
 80016fa:	f04f 0000 	mov.w	r0, #0
 80016fe:	f04f 0100 	mov.w	r1, #0
 8001702:	0159      	lsls	r1, r3, #5
 8001704:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001708:	0150      	lsls	r0, r2, #5
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4621      	mov	r1, r4
 8001710:	1a51      	subs	r1, r2, r1
 8001712:	6139      	str	r1, [r7, #16]
 8001714:	4629      	mov	r1, r5
 8001716:	eb63 0301 	sbc.w	r3, r3, r1
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001728:	4659      	mov	r1, fp
 800172a:	018b      	lsls	r3, r1, #6
 800172c:	4651      	mov	r1, sl
 800172e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001732:	4651      	mov	r1, sl
 8001734:	018a      	lsls	r2, r1, #6
 8001736:	4651      	mov	r1, sl
 8001738:	ebb2 0801 	subs.w	r8, r2, r1
 800173c:	4659      	mov	r1, fp
 800173e:	eb63 0901 	sbc.w	r9, r3, r1
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800174e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001752:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001756:	4690      	mov	r8, r2
 8001758:	4699      	mov	r9, r3
 800175a:	4623      	mov	r3, r4
 800175c:	eb18 0303 	adds.w	r3, r8, r3
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	462b      	mov	r3, r5
 8001764:	eb49 0303 	adc.w	r3, r9, r3
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	f04f 0300 	mov.w	r3, #0
 8001772:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001776:	4629      	mov	r1, r5
 8001778:	024b      	lsls	r3, r1, #9
 800177a:	4621      	mov	r1, r4
 800177c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001780:	4621      	mov	r1, r4
 8001782:	024a      	lsls	r2, r1, #9
 8001784:	4610      	mov	r0, r2
 8001786:	4619      	mov	r1, r3
 8001788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800178a:	2200      	movs	r2, #0
 800178c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800178e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001790:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001794:	f7fe fd74 	bl	8000280 <__aeabi_uldivmod>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4613      	mov	r3, r2
 800179e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017a0:	e058      	b.n	8001854 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017a2:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x200>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	099b      	lsrs	r3, r3, #6
 80017a8:	2200      	movs	r2, #0
 80017aa:	4618      	mov	r0, r3
 80017ac:	4611      	mov	r1, r2
 80017ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017b2:	623b      	str	r3, [r7, #32]
 80017b4:	2300      	movs	r3, #0
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80017b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017bc:	4642      	mov	r2, r8
 80017be:	464b      	mov	r3, r9
 80017c0:	f04f 0000 	mov.w	r0, #0
 80017c4:	f04f 0100 	mov.w	r1, #0
 80017c8:	0159      	lsls	r1, r3, #5
 80017ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017ce:	0150      	lsls	r0, r2, #5
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4641      	mov	r1, r8
 80017d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80017da:	4649      	mov	r1, r9
 80017dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80017ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80017f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80017f4:	ebb2 040a 	subs.w	r4, r2, sl
 80017f8:	eb63 050b 	sbc.w	r5, r3, fp
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	00eb      	lsls	r3, r5, #3
 8001806:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800180a:	00e2      	lsls	r2, r4, #3
 800180c:	4614      	mov	r4, r2
 800180e:	461d      	mov	r5, r3
 8001810:	4643      	mov	r3, r8
 8001812:	18e3      	adds	r3, r4, r3
 8001814:	603b      	str	r3, [r7, #0]
 8001816:	464b      	mov	r3, r9
 8001818:	eb45 0303 	adc.w	r3, r5, r3
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	f04f 0300 	mov.w	r3, #0
 8001826:	e9d7 4500 	ldrd	r4, r5, [r7]
 800182a:	4629      	mov	r1, r5
 800182c:	028b      	lsls	r3, r1, #10
 800182e:	4621      	mov	r1, r4
 8001830:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001834:	4621      	mov	r1, r4
 8001836:	028a      	lsls	r2, r1, #10
 8001838:	4610      	mov	r0, r2
 800183a:	4619      	mov	r1, r3
 800183c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800183e:	2200      	movs	r2, #0
 8001840:	61bb      	str	r3, [r7, #24]
 8001842:	61fa      	str	r2, [r7, #28]
 8001844:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001848:	f7fe fd1a 	bl	8000280 <__aeabi_uldivmod>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4613      	mov	r3, r2
 8001852:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001854:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x200>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	0c1b      	lsrs	r3, r3, #16
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	3301      	adds	r3, #1
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001864:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001868:	fbb2 f3f3 	udiv	r3, r2, r3
 800186c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800186e:	e002      	b.n	8001876 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001870:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x204>)
 8001872:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001874:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001878:	4618      	mov	r0, r3
 800187a:	3750      	adds	r7, #80	@ 0x50
 800187c:	46bd      	mov	sp, r7
 800187e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001882:	bf00      	nop
 8001884:	40023800 	.word	0x40023800
 8001888:	00f42400 	.word	0x00f42400
 800188c:	007a1200 	.word	0x007a1200

08001890 <std>:
 8001890:	2300      	movs	r3, #0
 8001892:	b510      	push	{r4, lr}
 8001894:	4604      	mov	r4, r0
 8001896:	e9c0 3300 	strd	r3, r3, [r0]
 800189a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800189e:	6083      	str	r3, [r0, #8]
 80018a0:	8181      	strh	r1, [r0, #12]
 80018a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80018a4:	81c2      	strh	r2, [r0, #14]
 80018a6:	6183      	str	r3, [r0, #24]
 80018a8:	4619      	mov	r1, r3
 80018aa:	2208      	movs	r2, #8
 80018ac:	305c      	adds	r0, #92	@ 0x5c
 80018ae:	f000 f906 	bl	8001abe <memset>
 80018b2:	4b0d      	ldr	r3, [pc, #52]	@ (80018e8 <std+0x58>)
 80018b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80018b6:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <std+0x5c>)
 80018b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80018ba:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <std+0x60>)
 80018bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018be:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <std+0x64>)
 80018c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80018c2:	4b0d      	ldr	r3, [pc, #52]	@ (80018f8 <std+0x68>)
 80018c4:	6224      	str	r4, [r4, #32]
 80018c6:	429c      	cmp	r4, r3
 80018c8:	d006      	beq.n	80018d8 <std+0x48>
 80018ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80018ce:	4294      	cmp	r4, r2
 80018d0:	d002      	beq.n	80018d8 <std+0x48>
 80018d2:	33d0      	adds	r3, #208	@ 0xd0
 80018d4:	429c      	cmp	r4, r3
 80018d6:	d105      	bne.n	80018e4 <std+0x54>
 80018d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80018dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018e0:	f000 b966 	b.w	8001bb0 <__retarget_lock_init_recursive>
 80018e4:	bd10      	pop	{r4, pc}
 80018e6:	bf00      	nop
 80018e8:	08001a39 	.word	0x08001a39
 80018ec:	08001a5b 	.word	0x08001a5b
 80018f0:	08001a93 	.word	0x08001a93
 80018f4:	08001ab7 	.word	0x08001ab7
 80018f8:	20000094 	.word	0x20000094

080018fc <stdio_exit_handler>:
 80018fc:	4a02      	ldr	r2, [pc, #8]	@ (8001908 <stdio_exit_handler+0xc>)
 80018fe:	4903      	ldr	r1, [pc, #12]	@ (800190c <stdio_exit_handler+0x10>)
 8001900:	4803      	ldr	r0, [pc, #12]	@ (8001910 <stdio_exit_handler+0x14>)
 8001902:	f000 b869 	b.w	80019d8 <_fwalk_sglue>
 8001906:	bf00      	nop
 8001908:	2000000c 	.word	0x2000000c
 800190c:	0800244d 	.word	0x0800244d
 8001910:	2000001c 	.word	0x2000001c

08001914 <cleanup_stdio>:
 8001914:	6841      	ldr	r1, [r0, #4]
 8001916:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <cleanup_stdio+0x34>)
 8001918:	4299      	cmp	r1, r3
 800191a:	b510      	push	{r4, lr}
 800191c:	4604      	mov	r4, r0
 800191e:	d001      	beq.n	8001924 <cleanup_stdio+0x10>
 8001920:	f000 fd94 	bl	800244c <_fflush_r>
 8001924:	68a1      	ldr	r1, [r4, #8]
 8001926:	4b09      	ldr	r3, [pc, #36]	@ (800194c <cleanup_stdio+0x38>)
 8001928:	4299      	cmp	r1, r3
 800192a:	d002      	beq.n	8001932 <cleanup_stdio+0x1e>
 800192c:	4620      	mov	r0, r4
 800192e:	f000 fd8d 	bl	800244c <_fflush_r>
 8001932:	68e1      	ldr	r1, [r4, #12]
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <cleanup_stdio+0x3c>)
 8001936:	4299      	cmp	r1, r3
 8001938:	d004      	beq.n	8001944 <cleanup_stdio+0x30>
 800193a:	4620      	mov	r0, r4
 800193c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001940:	f000 bd84 	b.w	800244c <_fflush_r>
 8001944:	bd10      	pop	{r4, pc}
 8001946:	bf00      	nop
 8001948:	20000094 	.word	0x20000094
 800194c:	200000fc 	.word	0x200000fc
 8001950:	20000164 	.word	0x20000164

08001954 <global_stdio_init.part.0>:
 8001954:	b510      	push	{r4, lr}
 8001956:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <global_stdio_init.part.0+0x30>)
 8001958:	4c0b      	ldr	r4, [pc, #44]	@ (8001988 <global_stdio_init.part.0+0x34>)
 800195a:	4a0c      	ldr	r2, [pc, #48]	@ (800198c <global_stdio_init.part.0+0x38>)
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	4620      	mov	r0, r4
 8001960:	2200      	movs	r2, #0
 8001962:	2104      	movs	r1, #4
 8001964:	f7ff ff94 	bl	8001890 <std>
 8001968:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800196c:	2201      	movs	r2, #1
 800196e:	2109      	movs	r1, #9
 8001970:	f7ff ff8e 	bl	8001890 <std>
 8001974:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001978:	2202      	movs	r2, #2
 800197a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800197e:	2112      	movs	r1, #18
 8001980:	f7ff bf86 	b.w	8001890 <std>
 8001984:	200001cc 	.word	0x200001cc
 8001988:	20000094 	.word	0x20000094
 800198c:	080018fd 	.word	0x080018fd

08001990 <__sfp_lock_acquire>:
 8001990:	4801      	ldr	r0, [pc, #4]	@ (8001998 <__sfp_lock_acquire+0x8>)
 8001992:	f000 b90e 	b.w	8001bb2 <__retarget_lock_acquire_recursive>
 8001996:	bf00      	nop
 8001998:	200001d5 	.word	0x200001d5

0800199c <__sfp_lock_release>:
 800199c:	4801      	ldr	r0, [pc, #4]	@ (80019a4 <__sfp_lock_release+0x8>)
 800199e:	f000 b909 	b.w	8001bb4 <__retarget_lock_release_recursive>
 80019a2:	bf00      	nop
 80019a4:	200001d5 	.word	0x200001d5

080019a8 <__sinit>:
 80019a8:	b510      	push	{r4, lr}
 80019aa:	4604      	mov	r4, r0
 80019ac:	f7ff fff0 	bl	8001990 <__sfp_lock_acquire>
 80019b0:	6a23      	ldr	r3, [r4, #32]
 80019b2:	b11b      	cbz	r3, 80019bc <__sinit+0x14>
 80019b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019b8:	f7ff bff0 	b.w	800199c <__sfp_lock_release>
 80019bc:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <__sinit+0x28>)
 80019be:	6223      	str	r3, [r4, #32]
 80019c0:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <__sinit+0x2c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1f5      	bne.n	80019b4 <__sinit+0xc>
 80019c8:	f7ff ffc4 	bl	8001954 <global_stdio_init.part.0>
 80019cc:	e7f2      	b.n	80019b4 <__sinit+0xc>
 80019ce:	bf00      	nop
 80019d0:	08001915 	.word	0x08001915
 80019d4:	200001cc 	.word	0x200001cc

080019d8 <_fwalk_sglue>:
 80019d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019dc:	4607      	mov	r7, r0
 80019de:	4688      	mov	r8, r1
 80019e0:	4614      	mov	r4, r2
 80019e2:	2600      	movs	r6, #0
 80019e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019e8:	f1b9 0901 	subs.w	r9, r9, #1
 80019ec:	d505      	bpl.n	80019fa <_fwalk_sglue+0x22>
 80019ee:	6824      	ldr	r4, [r4, #0]
 80019f0:	2c00      	cmp	r4, #0
 80019f2:	d1f7      	bne.n	80019e4 <_fwalk_sglue+0xc>
 80019f4:	4630      	mov	r0, r6
 80019f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019fa:	89ab      	ldrh	r3, [r5, #12]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d907      	bls.n	8001a10 <_fwalk_sglue+0x38>
 8001a00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001a04:	3301      	adds	r3, #1
 8001a06:	d003      	beq.n	8001a10 <_fwalk_sglue+0x38>
 8001a08:	4629      	mov	r1, r5
 8001a0a:	4638      	mov	r0, r7
 8001a0c:	47c0      	blx	r8
 8001a0e:	4306      	orrs	r6, r0
 8001a10:	3568      	adds	r5, #104	@ 0x68
 8001a12:	e7e9      	b.n	80019e8 <_fwalk_sglue+0x10>

08001a14 <iprintf>:
 8001a14:	b40f      	push	{r0, r1, r2, r3}
 8001a16:	b507      	push	{r0, r1, r2, lr}
 8001a18:	4906      	ldr	r1, [pc, #24]	@ (8001a34 <iprintf+0x20>)
 8001a1a:	ab04      	add	r3, sp, #16
 8001a1c:	6808      	ldr	r0, [r1, #0]
 8001a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a22:	6881      	ldr	r1, [r0, #8]
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	f000 f9e9 	bl	8001dfc <_vfiprintf_r>
 8001a2a:	b003      	add	sp, #12
 8001a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a30:	b004      	add	sp, #16
 8001a32:	4770      	bx	lr
 8001a34:	20000018 	.word	0x20000018

08001a38 <__sread>:
 8001a38:	b510      	push	{r4, lr}
 8001a3a:	460c      	mov	r4, r1
 8001a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a40:	f000 f868 	bl	8001b14 <_read_r>
 8001a44:	2800      	cmp	r0, #0
 8001a46:	bfab      	itete	ge
 8001a48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8001a4c:	181b      	addge	r3, r3, r0
 8001a4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001a52:	bfac      	ite	ge
 8001a54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001a56:	81a3      	strhlt	r3, [r4, #12]
 8001a58:	bd10      	pop	{r4, pc}

08001a5a <__swrite>:
 8001a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a5e:	461f      	mov	r7, r3
 8001a60:	898b      	ldrh	r3, [r1, #12]
 8001a62:	05db      	lsls	r3, r3, #23
 8001a64:	4605      	mov	r5, r0
 8001a66:	460c      	mov	r4, r1
 8001a68:	4616      	mov	r6, r2
 8001a6a:	d505      	bpl.n	8001a78 <__swrite+0x1e>
 8001a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a70:	2302      	movs	r3, #2
 8001a72:	2200      	movs	r2, #0
 8001a74:	f000 f83c 	bl	8001af0 <_lseek_r>
 8001a78:	89a3      	ldrh	r3, [r4, #12]
 8001a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001a7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a82:	81a3      	strh	r3, [r4, #12]
 8001a84:	4632      	mov	r2, r6
 8001a86:	463b      	mov	r3, r7
 8001a88:	4628      	mov	r0, r5
 8001a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001a8e:	f000 b853 	b.w	8001b38 <_write_r>

08001a92 <__sseek>:
 8001a92:	b510      	push	{r4, lr}
 8001a94:	460c      	mov	r4, r1
 8001a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a9a:	f000 f829 	bl	8001af0 <_lseek_r>
 8001a9e:	1c43      	adds	r3, r0, #1
 8001aa0:	89a3      	ldrh	r3, [r4, #12]
 8001aa2:	bf15      	itete	ne
 8001aa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001aa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001aaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001aae:	81a3      	strheq	r3, [r4, #12]
 8001ab0:	bf18      	it	ne
 8001ab2:	81a3      	strhne	r3, [r4, #12]
 8001ab4:	bd10      	pop	{r4, pc}

08001ab6 <__sclose>:
 8001ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001aba:	f000 b809 	b.w	8001ad0 <_close_r>

08001abe <memset>:
 8001abe:	4402      	add	r2, r0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d100      	bne.n	8001ac8 <memset+0xa>
 8001ac6:	4770      	bx	lr
 8001ac8:	f803 1b01 	strb.w	r1, [r3], #1
 8001acc:	e7f9      	b.n	8001ac2 <memset+0x4>
	...

08001ad0 <_close_r>:
 8001ad0:	b538      	push	{r3, r4, r5, lr}
 8001ad2:	4d06      	ldr	r5, [pc, #24]	@ (8001aec <_close_r+0x1c>)
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	4604      	mov	r4, r0
 8001ad8:	4608      	mov	r0, r1
 8001ada:	602b      	str	r3, [r5, #0]
 8001adc:	f7fe ff12 	bl	8000904 <_close>
 8001ae0:	1c43      	adds	r3, r0, #1
 8001ae2:	d102      	bne.n	8001aea <_close_r+0x1a>
 8001ae4:	682b      	ldr	r3, [r5, #0]
 8001ae6:	b103      	cbz	r3, 8001aea <_close_r+0x1a>
 8001ae8:	6023      	str	r3, [r4, #0]
 8001aea:	bd38      	pop	{r3, r4, r5, pc}
 8001aec:	200001d0 	.word	0x200001d0

08001af0 <_lseek_r>:
 8001af0:	b538      	push	{r3, r4, r5, lr}
 8001af2:	4d07      	ldr	r5, [pc, #28]	@ (8001b10 <_lseek_r+0x20>)
 8001af4:	4604      	mov	r4, r0
 8001af6:	4608      	mov	r0, r1
 8001af8:	4611      	mov	r1, r2
 8001afa:	2200      	movs	r2, #0
 8001afc:	602a      	str	r2, [r5, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	f7fe ff27 	bl	8000952 <_lseek>
 8001b04:	1c43      	adds	r3, r0, #1
 8001b06:	d102      	bne.n	8001b0e <_lseek_r+0x1e>
 8001b08:	682b      	ldr	r3, [r5, #0]
 8001b0a:	b103      	cbz	r3, 8001b0e <_lseek_r+0x1e>
 8001b0c:	6023      	str	r3, [r4, #0]
 8001b0e:	bd38      	pop	{r3, r4, r5, pc}
 8001b10:	200001d0 	.word	0x200001d0

08001b14 <_read_r>:
 8001b14:	b538      	push	{r3, r4, r5, lr}
 8001b16:	4d07      	ldr	r5, [pc, #28]	@ (8001b34 <_read_r+0x20>)
 8001b18:	4604      	mov	r4, r0
 8001b1a:	4608      	mov	r0, r1
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	2200      	movs	r2, #0
 8001b20:	602a      	str	r2, [r5, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	f7fe feb5 	bl	8000892 <_read>
 8001b28:	1c43      	adds	r3, r0, #1
 8001b2a:	d102      	bne.n	8001b32 <_read_r+0x1e>
 8001b2c:	682b      	ldr	r3, [r5, #0]
 8001b2e:	b103      	cbz	r3, 8001b32 <_read_r+0x1e>
 8001b30:	6023      	str	r3, [r4, #0]
 8001b32:	bd38      	pop	{r3, r4, r5, pc}
 8001b34:	200001d0 	.word	0x200001d0

08001b38 <_write_r>:
 8001b38:	b538      	push	{r3, r4, r5, lr}
 8001b3a:	4d07      	ldr	r5, [pc, #28]	@ (8001b58 <_write_r+0x20>)
 8001b3c:	4604      	mov	r4, r0
 8001b3e:	4608      	mov	r0, r1
 8001b40:	4611      	mov	r1, r2
 8001b42:	2200      	movs	r2, #0
 8001b44:	602a      	str	r2, [r5, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	f7fe fec0 	bl	80008cc <_write>
 8001b4c:	1c43      	adds	r3, r0, #1
 8001b4e:	d102      	bne.n	8001b56 <_write_r+0x1e>
 8001b50:	682b      	ldr	r3, [r5, #0]
 8001b52:	b103      	cbz	r3, 8001b56 <_write_r+0x1e>
 8001b54:	6023      	str	r3, [r4, #0]
 8001b56:	bd38      	pop	{r3, r4, r5, pc}
 8001b58:	200001d0 	.word	0x200001d0

08001b5c <__errno>:
 8001b5c:	4b01      	ldr	r3, [pc, #4]	@ (8001b64 <__errno+0x8>)
 8001b5e:	6818      	ldr	r0, [r3, #0]
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000018 	.word	0x20000018

08001b68 <__libc_init_array>:
 8001b68:	b570      	push	{r4, r5, r6, lr}
 8001b6a:	4d0d      	ldr	r5, [pc, #52]	@ (8001ba0 <__libc_init_array+0x38>)
 8001b6c:	4c0d      	ldr	r4, [pc, #52]	@ (8001ba4 <__libc_init_array+0x3c>)
 8001b6e:	1b64      	subs	r4, r4, r5
 8001b70:	10a4      	asrs	r4, r4, #2
 8001b72:	2600      	movs	r6, #0
 8001b74:	42a6      	cmp	r6, r4
 8001b76:	d109      	bne.n	8001b8c <__libc_init_array+0x24>
 8001b78:	4d0b      	ldr	r5, [pc, #44]	@ (8001ba8 <__libc_init_array+0x40>)
 8001b7a:	4c0c      	ldr	r4, [pc, #48]	@ (8001bac <__libc_init_array+0x44>)
 8001b7c:	f000 fdb6 	bl	80026ec <_init>
 8001b80:	1b64      	subs	r4, r4, r5
 8001b82:	10a4      	asrs	r4, r4, #2
 8001b84:	2600      	movs	r6, #0
 8001b86:	42a6      	cmp	r6, r4
 8001b88:	d105      	bne.n	8001b96 <__libc_init_array+0x2e>
 8001b8a:	bd70      	pop	{r4, r5, r6, pc}
 8001b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b90:	4798      	blx	r3
 8001b92:	3601      	adds	r6, #1
 8001b94:	e7ee      	b.n	8001b74 <__libc_init_array+0xc>
 8001b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b9a:	4798      	blx	r3
 8001b9c:	3601      	adds	r6, #1
 8001b9e:	e7f2      	b.n	8001b86 <__libc_init_array+0x1e>
 8001ba0:	0800277c 	.word	0x0800277c
 8001ba4:	0800277c 	.word	0x0800277c
 8001ba8:	0800277c 	.word	0x0800277c
 8001bac:	08002780 	.word	0x08002780

08001bb0 <__retarget_lock_init_recursive>:
 8001bb0:	4770      	bx	lr

08001bb2 <__retarget_lock_acquire_recursive>:
 8001bb2:	4770      	bx	lr

08001bb4 <__retarget_lock_release_recursive>:
 8001bb4:	4770      	bx	lr
	...

08001bb8 <_free_r>:
 8001bb8:	b538      	push	{r3, r4, r5, lr}
 8001bba:	4605      	mov	r5, r0
 8001bbc:	2900      	cmp	r1, #0
 8001bbe:	d041      	beq.n	8001c44 <_free_r+0x8c>
 8001bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001bc4:	1f0c      	subs	r4, r1, #4
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	bfb8      	it	lt
 8001bca:	18e4      	addlt	r4, r4, r3
 8001bcc:	f000 f8e0 	bl	8001d90 <__malloc_lock>
 8001bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001c48 <_free_r+0x90>)
 8001bd2:	6813      	ldr	r3, [r2, #0]
 8001bd4:	b933      	cbnz	r3, 8001be4 <_free_r+0x2c>
 8001bd6:	6063      	str	r3, [r4, #4]
 8001bd8:	6014      	str	r4, [r2, #0]
 8001bda:	4628      	mov	r0, r5
 8001bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001be0:	f000 b8dc 	b.w	8001d9c <__malloc_unlock>
 8001be4:	42a3      	cmp	r3, r4
 8001be6:	d908      	bls.n	8001bfa <_free_r+0x42>
 8001be8:	6820      	ldr	r0, [r4, #0]
 8001bea:	1821      	adds	r1, r4, r0
 8001bec:	428b      	cmp	r3, r1
 8001bee:	bf01      	itttt	eq
 8001bf0:	6819      	ldreq	r1, [r3, #0]
 8001bf2:	685b      	ldreq	r3, [r3, #4]
 8001bf4:	1809      	addeq	r1, r1, r0
 8001bf6:	6021      	streq	r1, [r4, #0]
 8001bf8:	e7ed      	b.n	8001bd6 <_free_r+0x1e>
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	b10b      	cbz	r3, 8001c04 <_free_r+0x4c>
 8001c00:	42a3      	cmp	r3, r4
 8001c02:	d9fa      	bls.n	8001bfa <_free_r+0x42>
 8001c04:	6811      	ldr	r1, [r2, #0]
 8001c06:	1850      	adds	r0, r2, r1
 8001c08:	42a0      	cmp	r0, r4
 8001c0a:	d10b      	bne.n	8001c24 <_free_r+0x6c>
 8001c0c:	6820      	ldr	r0, [r4, #0]
 8001c0e:	4401      	add	r1, r0
 8001c10:	1850      	adds	r0, r2, r1
 8001c12:	4283      	cmp	r3, r0
 8001c14:	6011      	str	r1, [r2, #0]
 8001c16:	d1e0      	bne.n	8001bda <_free_r+0x22>
 8001c18:	6818      	ldr	r0, [r3, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	6053      	str	r3, [r2, #4]
 8001c1e:	4408      	add	r0, r1
 8001c20:	6010      	str	r0, [r2, #0]
 8001c22:	e7da      	b.n	8001bda <_free_r+0x22>
 8001c24:	d902      	bls.n	8001c2c <_free_r+0x74>
 8001c26:	230c      	movs	r3, #12
 8001c28:	602b      	str	r3, [r5, #0]
 8001c2a:	e7d6      	b.n	8001bda <_free_r+0x22>
 8001c2c:	6820      	ldr	r0, [r4, #0]
 8001c2e:	1821      	adds	r1, r4, r0
 8001c30:	428b      	cmp	r3, r1
 8001c32:	bf04      	itt	eq
 8001c34:	6819      	ldreq	r1, [r3, #0]
 8001c36:	685b      	ldreq	r3, [r3, #4]
 8001c38:	6063      	str	r3, [r4, #4]
 8001c3a:	bf04      	itt	eq
 8001c3c:	1809      	addeq	r1, r1, r0
 8001c3e:	6021      	streq	r1, [r4, #0]
 8001c40:	6054      	str	r4, [r2, #4]
 8001c42:	e7ca      	b.n	8001bda <_free_r+0x22>
 8001c44:	bd38      	pop	{r3, r4, r5, pc}
 8001c46:	bf00      	nop
 8001c48:	200001dc 	.word	0x200001dc

08001c4c <sbrk_aligned>:
 8001c4c:	b570      	push	{r4, r5, r6, lr}
 8001c4e:	4e0f      	ldr	r6, [pc, #60]	@ (8001c8c <sbrk_aligned+0x40>)
 8001c50:	460c      	mov	r4, r1
 8001c52:	6831      	ldr	r1, [r6, #0]
 8001c54:	4605      	mov	r5, r0
 8001c56:	b911      	cbnz	r1, 8001c5e <sbrk_aligned+0x12>
 8001c58:	f000 fcb4 	bl	80025c4 <_sbrk_r>
 8001c5c:	6030      	str	r0, [r6, #0]
 8001c5e:	4621      	mov	r1, r4
 8001c60:	4628      	mov	r0, r5
 8001c62:	f000 fcaf 	bl	80025c4 <_sbrk_r>
 8001c66:	1c43      	adds	r3, r0, #1
 8001c68:	d103      	bne.n	8001c72 <sbrk_aligned+0x26>
 8001c6a:	f04f 34ff 	mov.w	r4, #4294967295
 8001c6e:	4620      	mov	r0, r4
 8001c70:	bd70      	pop	{r4, r5, r6, pc}
 8001c72:	1cc4      	adds	r4, r0, #3
 8001c74:	f024 0403 	bic.w	r4, r4, #3
 8001c78:	42a0      	cmp	r0, r4
 8001c7a:	d0f8      	beq.n	8001c6e <sbrk_aligned+0x22>
 8001c7c:	1a21      	subs	r1, r4, r0
 8001c7e:	4628      	mov	r0, r5
 8001c80:	f000 fca0 	bl	80025c4 <_sbrk_r>
 8001c84:	3001      	adds	r0, #1
 8001c86:	d1f2      	bne.n	8001c6e <sbrk_aligned+0x22>
 8001c88:	e7ef      	b.n	8001c6a <sbrk_aligned+0x1e>
 8001c8a:	bf00      	nop
 8001c8c:	200001d8 	.word	0x200001d8

08001c90 <_malloc_r>:
 8001c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c94:	1ccd      	adds	r5, r1, #3
 8001c96:	f025 0503 	bic.w	r5, r5, #3
 8001c9a:	3508      	adds	r5, #8
 8001c9c:	2d0c      	cmp	r5, #12
 8001c9e:	bf38      	it	cc
 8001ca0:	250c      	movcc	r5, #12
 8001ca2:	2d00      	cmp	r5, #0
 8001ca4:	4606      	mov	r6, r0
 8001ca6:	db01      	blt.n	8001cac <_malloc_r+0x1c>
 8001ca8:	42a9      	cmp	r1, r5
 8001caa:	d904      	bls.n	8001cb6 <_malloc_r+0x26>
 8001cac:	230c      	movs	r3, #12
 8001cae:	6033      	str	r3, [r6, #0]
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001cb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001d8c <_malloc_r+0xfc>
 8001cba:	f000 f869 	bl	8001d90 <__malloc_lock>
 8001cbe:	f8d8 3000 	ldr.w	r3, [r8]
 8001cc2:	461c      	mov	r4, r3
 8001cc4:	bb44      	cbnz	r4, 8001d18 <_malloc_r+0x88>
 8001cc6:	4629      	mov	r1, r5
 8001cc8:	4630      	mov	r0, r6
 8001cca:	f7ff ffbf 	bl	8001c4c <sbrk_aligned>
 8001cce:	1c43      	adds	r3, r0, #1
 8001cd0:	4604      	mov	r4, r0
 8001cd2:	d158      	bne.n	8001d86 <_malloc_r+0xf6>
 8001cd4:	f8d8 4000 	ldr.w	r4, [r8]
 8001cd8:	4627      	mov	r7, r4
 8001cda:	2f00      	cmp	r7, #0
 8001cdc:	d143      	bne.n	8001d66 <_malloc_r+0xd6>
 8001cde:	2c00      	cmp	r4, #0
 8001ce0:	d04b      	beq.n	8001d7a <_malloc_r+0xea>
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	4639      	mov	r1, r7
 8001ce6:	4630      	mov	r0, r6
 8001ce8:	eb04 0903 	add.w	r9, r4, r3
 8001cec:	f000 fc6a 	bl	80025c4 <_sbrk_r>
 8001cf0:	4581      	cmp	r9, r0
 8001cf2:	d142      	bne.n	8001d7a <_malloc_r+0xea>
 8001cf4:	6821      	ldr	r1, [r4, #0]
 8001cf6:	1a6d      	subs	r5, r5, r1
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	4630      	mov	r0, r6
 8001cfc:	f7ff ffa6 	bl	8001c4c <sbrk_aligned>
 8001d00:	3001      	adds	r0, #1
 8001d02:	d03a      	beq.n	8001d7a <_malloc_r+0xea>
 8001d04:	6823      	ldr	r3, [r4, #0]
 8001d06:	442b      	add	r3, r5
 8001d08:	6023      	str	r3, [r4, #0]
 8001d0a:	f8d8 3000 	ldr.w	r3, [r8]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	bb62      	cbnz	r2, 8001d6c <_malloc_r+0xdc>
 8001d12:	f8c8 7000 	str.w	r7, [r8]
 8001d16:	e00f      	b.n	8001d38 <_malloc_r+0xa8>
 8001d18:	6822      	ldr	r2, [r4, #0]
 8001d1a:	1b52      	subs	r2, r2, r5
 8001d1c:	d420      	bmi.n	8001d60 <_malloc_r+0xd0>
 8001d1e:	2a0b      	cmp	r2, #11
 8001d20:	d917      	bls.n	8001d52 <_malloc_r+0xc2>
 8001d22:	1961      	adds	r1, r4, r5
 8001d24:	42a3      	cmp	r3, r4
 8001d26:	6025      	str	r5, [r4, #0]
 8001d28:	bf18      	it	ne
 8001d2a:	6059      	strne	r1, [r3, #4]
 8001d2c:	6863      	ldr	r3, [r4, #4]
 8001d2e:	bf08      	it	eq
 8001d30:	f8c8 1000 	streq.w	r1, [r8]
 8001d34:	5162      	str	r2, [r4, r5]
 8001d36:	604b      	str	r3, [r1, #4]
 8001d38:	4630      	mov	r0, r6
 8001d3a:	f000 f82f 	bl	8001d9c <__malloc_unlock>
 8001d3e:	f104 000b 	add.w	r0, r4, #11
 8001d42:	1d23      	adds	r3, r4, #4
 8001d44:	f020 0007 	bic.w	r0, r0, #7
 8001d48:	1ac2      	subs	r2, r0, r3
 8001d4a:	bf1c      	itt	ne
 8001d4c:	1a1b      	subne	r3, r3, r0
 8001d4e:	50a3      	strne	r3, [r4, r2]
 8001d50:	e7af      	b.n	8001cb2 <_malloc_r+0x22>
 8001d52:	6862      	ldr	r2, [r4, #4]
 8001d54:	42a3      	cmp	r3, r4
 8001d56:	bf0c      	ite	eq
 8001d58:	f8c8 2000 	streq.w	r2, [r8]
 8001d5c:	605a      	strne	r2, [r3, #4]
 8001d5e:	e7eb      	b.n	8001d38 <_malloc_r+0xa8>
 8001d60:	4623      	mov	r3, r4
 8001d62:	6864      	ldr	r4, [r4, #4]
 8001d64:	e7ae      	b.n	8001cc4 <_malloc_r+0x34>
 8001d66:	463c      	mov	r4, r7
 8001d68:	687f      	ldr	r7, [r7, #4]
 8001d6a:	e7b6      	b.n	8001cda <_malloc_r+0x4a>
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	42a3      	cmp	r3, r4
 8001d72:	d1fb      	bne.n	8001d6c <_malloc_r+0xdc>
 8001d74:	2300      	movs	r3, #0
 8001d76:	6053      	str	r3, [r2, #4]
 8001d78:	e7de      	b.n	8001d38 <_malloc_r+0xa8>
 8001d7a:	230c      	movs	r3, #12
 8001d7c:	6033      	str	r3, [r6, #0]
 8001d7e:	4630      	mov	r0, r6
 8001d80:	f000 f80c 	bl	8001d9c <__malloc_unlock>
 8001d84:	e794      	b.n	8001cb0 <_malloc_r+0x20>
 8001d86:	6005      	str	r5, [r0, #0]
 8001d88:	e7d6      	b.n	8001d38 <_malloc_r+0xa8>
 8001d8a:	bf00      	nop
 8001d8c:	200001dc 	.word	0x200001dc

08001d90 <__malloc_lock>:
 8001d90:	4801      	ldr	r0, [pc, #4]	@ (8001d98 <__malloc_lock+0x8>)
 8001d92:	f7ff bf0e 	b.w	8001bb2 <__retarget_lock_acquire_recursive>
 8001d96:	bf00      	nop
 8001d98:	200001d4 	.word	0x200001d4

08001d9c <__malloc_unlock>:
 8001d9c:	4801      	ldr	r0, [pc, #4]	@ (8001da4 <__malloc_unlock+0x8>)
 8001d9e:	f7ff bf09 	b.w	8001bb4 <__retarget_lock_release_recursive>
 8001da2:	bf00      	nop
 8001da4:	200001d4 	.word	0x200001d4

08001da8 <__sfputc_r>:
 8001da8:	6893      	ldr	r3, [r2, #8]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	b410      	push	{r4}
 8001db0:	6093      	str	r3, [r2, #8]
 8001db2:	da08      	bge.n	8001dc6 <__sfputc_r+0x1e>
 8001db4:	6994      	ldr	r4, [r2, #24]
 8001db6:	42a3      	cmp	r3, r4
 8001db8:	db01      	blt.n	8001dbe <__sfputc_r+0x16>
 8001dba:	290a      	cmp	r1, #10
 8001dbc:	d103      	bne.n	8001dc6 <__sfputc_r+0x1e>
 8001dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001dc2:	f000 bb6b 	b.w	800249c <__swbuf_r>
 8001dc6:	6813      	ldr	r3, [r2, #0]
 8001dc8:	1c58      	adds	r0, r3, #1
 8001dca:	6010      	str	r0, [r2, #0]
 8001dcc:	7019      	strb	r1, [r3, #0]
 8001dce:	4608      	mov	r0, r1
 8001dd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <__sfputs_r>:
 8001dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dd8:	4606      	mov	r6, r0
 8001dda:	460f      	mov	r7, r1
 8001ddc:	4614      	mov	r4, r2
 8001dde:	18d5      	adds	r5, r2, r3
 8001de0:	42ac      	cmp	r4, r5
 8001de2:	d101      	bne.n	8001de8 <__sfputs_r+0x12>
 8001de4:	2000      	movs	r0, #0
 8001de6:	e007      	b.n	8001df8 <__sfputs_r+0x22>
 8001de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001dec:	463a      	mov	r2, r7
 8001dee:	4630      	mov	r0, r6
 8001df0:	f7ff ffda 	bl	8001da8 <__sfputc_r>
 8001df4:	1c43      	adds	r3, r0, #1
 8001df6:	d1f3      	bne.n	8001de0 <__sfputs_r+0xa>
 8001df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001dfc <_vfiprintf_r>:
 8001dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e00:	460d      	mov	r5, r1
 8001e02:	b09d      	sub	sp, #116	@ 0x74
 8001e04:	4614      	mov	r4, r2
 8001e06:	4698      	mov	r8, r3
 8001e08:	4606      	mov	r6, r0
 8001e0a:	b118      	cbz	r0, 8001e14 <_vfiprintf_r+0x18>
 8001e0c:	6a03      	ldr	r3, [r0, #32]
 8001e0e:	b90b      	cbnz	r3, 8001e14 <_vfiprintf_r+0x18>
 8001e10:	f7ff fdca 	bl	80019a8 <__sinit>
 8001e14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e16:	07d9      	lsls	r1, r3, #31
 8001e18:	d405      	bmi.n	8001e26 <_vfiprintf_r+0x2a>
 8001e1a:	89ab      	ldrh	r3, [r5, #12]
 8001e1c:	059a      	lsls	r2, r3, #22
 8001e1e:	d402      	bmi.n	8001e26 <_vfiprintf_r+0x2a>
 8001e20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e22:	f7ff fec6 	bl	8001bb2 <__retarget_lock_acquire_recursive>
 8001e26:	89ab      	ldrh	r3, [r5, #12]
 8001e28:	071b      	lsls	r3, r3, #28
 8001e2a:	d501      	bpl.n	8001e30 <_vfiprintf_r+0x34>
 8001e2c:	692b      	ldr	r3, [r5, #16]
 8001e2e:	b99b      	cbnz	r3, 8001e58 <_vfiprintf_r+0x5c>
 8001e30:	4629      	mov	r1, r5
 8001e32:	4630      	mov	r0, r6
 8001e34:	f000 fb70 	bl	8002518 <__swsetup_r>
 8001e38:	b170      	cbz	r0, 8001e58 <_vfiprintf_r+0x5c>
 8001e3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e3c:	07dc      	lsls	r4, r3, #31
 8001e3e:	d504      	bpl.n	8001e4a <_vfiprintf_r+0x4e>
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	b01d      	add	sp, #116	@ 0x74
 8001e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e4a:	89ab      	ldrh	r3, [r5, #12]
 8001e4c:	0598      	lsls	r0, r3, #22
 8001e4e:	d4f7      	bmi.n	8001e40 <_vfiprintf_r+0x44>
 8001e50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e52:	f7ff feaf 	bl	8001bb4 <__retarget_lock_release_recursive>
 8001e56:	e7f3      	b.n	8001e40 <_vfiprintf_r+0x44>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e5c:	2320      	movs	r3, #32
 8001e5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001e62:	f8cd 800c 	str.w	r8, [sp, #12]
 8001e66:	2330      	movs	r3, #48	@ 0x30
 8001e68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002018 <_vfiprintf_r+0x21c>
 8001e6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001e70:	f04f 0901 	mov.w	r9, #1
 8001e74:	4623      	mov	r3, r4
 8001e76:	469a      	mov	sl, r3
 8001e78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e7c:	b10a      	cbz	r2, 8001e82 <_vfiprintf_r+0x86>
 8001e7e:	2a25      	cmp	r2, #37	@ 0x25
 8001e80:	d1f9      	bne.n	8001e76 <_vfiprintf_r+0x7a>
 8001e82:	ebba 0b04 	subs.w	fp, sl, r4
 8001e86:	d00b      	beq.n	8001ea0 <_vfiprintf_r+0xa4>
 8001e88:	465b      	mov	r3, fp
 8001e8a:	4622      	mov	r2, r4
 8001e8c:	4629      	mov	r1, r5
 8001e8e:	4630      	mov	r0, r6
 8001e90:	f7ff ffa1 	bl	8001dd6 <__sfputs_r>
 8001e94:	3001      	adds	r0, #1
 8001e96:	f000 80a7 	beq.w	8001fe8 <_vfiprintf_r+0x1ec>
 8001e9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001e9c:	445a      	add	r2, fp
 8001e9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8001ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 809f 	beq.w	8001fe8 <_vfiprintf_r+0x1ec>
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001eb4:	f10a 0a01 	add.w	sl, sl, #1
 8001eb8:	9304      	str	r3, [sp, #16]
 8001eba:	9307      	str	r3, [sp, #28]
 8001ebc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001ec0:	931a      	str	r3, [sp, #104]	@ 0x68
 8001ec2:	4654      	mov	r4, sl
 8001ec4:	2205      	movs	r2, #5
 8001ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001eca:	4853      	ldr	r0, [pc, #332]	@ (8002018 <_vfiprintf_r+0x21c>)
 8001ecc:	f7fe f988 	bl	80001e0 <memchr>
 8001ed0:	9a04      	ldr	r2, [sp, #16]
 8001ed2:	b9d8      	cbnz	r0, 8001f0c <_vfiprintf_r+0x110>
 8001ed4:	06d1      	lsls	r1, r2, #27
 8001ed6:	bf44      	itt	mi
 8001ed8:	2320      	movmi	r3, #32
 8001eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ede:	0713      	lsls	r3, r2, #28
 8001ee0:	bf44      	itt	mi
 8001ee2:	232b      	movmi	r3, #43	@ 0x2b
 8001ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8001eec:	2b2a      	cmp	r3, #42	@ 0x2a
 8001eee:	d015      	beq.n	8001f1c <_vfiprintf_r+0x120>
 8001ef0:	9a07      	ldr	r2, [sp, #28]
 8001ef2:	4654      	mov	r4, sl
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f04f 0c0a 	mov.w	ip, #10
 8001efa:	4621      	mov	r1, r4
 8001efc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001f00:	3b30      	subs	r3, #48	@ 0x30
 8001f02:	2b09      	cmp	r3, #9
 8001f04:	d94b      	bls.n	8001f9e <_vfiprintf_r+0x1a2>
 8001f06:	b1b0      	cbz	r0, 8001f36 <_vfiprintf_r+0x13a>
 8001f08:	9207      	str	r2, [sp, #28]
 8001f0a:	e014      	b.n	8001f36 <_vfiprintf_r+0x13a>
 8001f0c:	eba0 0308 	sub.w	r3, r0, r8
 8001f10:	fa09 f303 	lsl.w	r3, r9, r3
 8001f14:	4313      	orrs	r3, r2
 8001f16:	9304      	str	r3, [sp, #16]
 8001f18:	46a2      	mov	sl, r4
 8001f1a:	e7d2      	b.n	8001ec2 <_vfiprintf_r+0xc6>
 8001f1c:	9b03      	ldr	r3, [sp, #12]
 8001f1e:	1d19      	adds	r1, r3, #4
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	9103      	str	r1, [sp, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	bfbb      	ittet	lt
 8001f28:	425b      	neglt	r3, r3
 8001f2a:	f042 0202 	orrlt.w	r2, r2, #2
 8001f2e:	9307      	strge	r3, [sp, #28]
 8001f30:	9307      	strlt	r3, [sp, #28]
 8001f32:	bfb8      	it	lt
 8001f34:	9204      	strlt	r2, [sp, #16]
 8001f36:	7823      	ldrb	r3, [r4, #0]
 8001f38:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f3a:	d10a      	bne.n	8001f52 <_vfiprintf_r+0x156>
 8001f3c:	7863      	ldrb	r3, [r4, #1]
 8001f3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f40:	d132      	bne.n	8001fa8 <_vfiprintf_r+0x1ac>
 8001f42:	9b03      	ldr	r3, [sp, #12]
 8001f44:	1d1a      	adds	r2, r3, #4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	9203      	str	r2, [sp, #12]
 8001f4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001f4e:	3402      	adds	r4, #2
 8001f50:	9305      	str	r3, [sp, #20]
 8001f52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002028 <_vfiprintf_r+0x22c>
 8001f56:	7821      	ldrb	r1, [r4, #0]
 8001f58:	2203      	movs	r2, #3
 8001f5a:	4650      	mov	r0, sl
 8001f5c:	f7fe f940 	bl	80001e0 <memchr>
 8001f60:	b138      	cbz	r0, 8001f72 <_vfiprintf_r+0x176>
 8001f62:	9b04      	ldr	r3, [sp, #16]
 8001f64:	eba0 000a 	sub.w	r0, r0, sl
 8001f68:	2240      	movs	r2, #64	@ 0x40
 8001f6a:	4082      	lsls	r2, r0
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	3401      	adds	r4, #1
 8001f70:	9304      	str	r3, [sp, #16]
 8001f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f76:	4829      	ldr	r0, [pc, #164]	@ (800201c <_vfiprintf_r+0x220>)
 8001f78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001f7c:	2206      	movs	r2, #6
 8001f7e:	f7fe f92f 	bl	80001e0 <memchr>
 8001f82:	2800      	cmp	r0, #0
 8001f84:	d03f      	beq.n	8002006 <_vfiprintf_r+0x20a>
 8001f86:	4b26      	ldr	r3, [pc, #152]	@ (8002020 <_vfiprintf_r+0x224>)
 8001f88:	bb1b      	cbnz	r3, 8001fd2 <_vfiprintf_r+0x1d6>
 8001f8a:	9b03      	ldr	r3, [sp, #12]
 8001f8c:	3307      	adds	r3, #7
 8001f8e:	f023 0307 	bic.w	r3, r3, #7
 8001f92:	3308      	adds	r3, #8
 8001f94:	9303      	str	r3, [sp, #12]
 8001f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001f98:	443b      	add	r3, r7
 8001f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8001f9c:	e76a      	b.n	8001e74 <_vfiprintf_r+0x78>
 8001f9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001fa2:	460c      	mov	r4, r1
 8001fa4:	2001      	movs	r0, #1
 8001fa6:	e7a8      	b.n	8001efa <_vfiprintf_r+0xfe>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	3401      	adds	r4, #1
 8001fac:	9305      	str	r3, [sp, #20]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f04f 0c0a 	mov.w	ip, #10
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001fba:	3a30      	subs	r2, #48	@ 0x30
 8001fbc:	2a09      	cmp	r2, #9
 8001fbe:	d903      	bls.n	8001fc8 <_vfiprintf_r+0x1cc>
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0c6      	beq.n	8001f52 <_vfiprintf_r+0x156>
 8001fc4:	9105      	str	r1, [sp, #20]
 8001fc6:	e7c4      	b.n	8001f52 <_vfiprintf_r+0x156>
 8001fc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8001fcc:	4604      	mov	r4, r0
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e7f0      	b.n	8001fb4 <_vfiprintf_r+0x1b8>
 8001fd2:	ab03      	add	r3, sp, #12
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	462a      	mov	r2, r5
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <_vfiprintf_r+0x228>)
 8001fda:	a904      	add	r1, sp, #16
 8001fdc:	4630      	mov	r0, r6
 8001fde:	f3af 8000 	nop.w
 8001fe2:	4607      	mov	r7, r0
 8001fe4:	1c78      	adds	r0, r7, #1
 8001fe6:	d1d6      	bne.n	8001f96 <_vfiprintf_r+0x19a>
 8001fe8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001fea:	07d9      	lsls	r1, r3, #31
 8001fec:	d405      	bmi.n	8001ffa <_vfiprintf_r+0x1fe>
 8001fee:	89ab      	ldrh	r3, [r5, #12]
 8001ff0:	059a      	lsls	r2, r3, #22
 8001ff2:	d402      	bmi.n	8001ffa <_vfiprintf_r+0x1fe>
 8001ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001ff6:	f7ff fddd 	bl	8001bb4 <__retarget_lock_release_recursive>
 8001ffa:	89ab      	ldrh	r3, [r5, #12]
 8001ffc:	065b      	lsls	r3, r3, #25
 8001ffe:	f53f af1f 	bmi.w	8001e40 <_vfiprintf_r+0x44>
 8002002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002004:	e71e      	b.n	8001e44 <_vfiprintf_r+0x48>
 8002006:	ab03      	add	r3, sp, #12
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	462a      	mov	r2, r5
 800200c:	4b05      	ldr	r3, [pc, #20]	@ (8002024 <_vfiprintf_r+0x228>)
 800200e:	a904      	add	r1, sp, #16
 8002010:	4630      	mov	r0, r6
 8002012:	f000 f879 	bl	8002108 <_printf_i>
 8002016:	e7e4      	b.n	8001fe2 <_vfiprintf_r+0x1e6>
 8002018:	08002740 	.word	0x08002740
 800201c:	0800274a 	.word	0x0800274a
 8002020:	00000000 	.word	0x00000000
 8002024:	08001dd7 	.word	0x08001dd7
 8002028:	08002746 	.word	0x08002746

0800202c <_printf_common>:
 800202c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002030:	4616      	mov	r6, r2
 8002032:	4698      	mov	r8, r3
 8002034:	688a      	ldr	r2, [r1, #8]
 8002036:	690b      	ldr	r3, [r1, #16]
 8002038:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800203c:	4293      	cmp	r3, r2
 800203e:	bfb8      	it	lt
 8002040:	4613      	movlt	r3, r2
 8002042:	6033      	str	r3, [r6, #0]
 8002044:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002048:	4607      	mov	r7, r0
 800204a:	460c      	mov	r4, r1
 800204c:	b10a      	cbz	r2, 8002052 <_printf_common+0x26>
 800204e:	3301      	adds	r3, #1
 8002050:	6033      	str	r3, [r6, #0]
 8002052:	6823      	ldr	r3, [r4, #0]
 8002054:	0699      	lsls	r1, r3, #26
 8002056:	bf42      	ittt	mi
 8002058:	6833      	ldrmi	r3, [r6, #0]
 800205a:	3302      	addmi	r3, #2
 800205c:	6033      	strmi	r3, [r6, #0]
 800205e:	6825      	ldr	r5, [r4, #0]
 8002060:	f015 0506 	ands.w	r5, r5, #6
 8002064:	d106      	bne.n	8002074 <_printf_common+0x48>
 8002066:	f104 0a19 	add.w	sl, r4, #25
 800206a:	68e3      	ldr	r3, [r4, #12]
 800206c:	6832      	ldr	r2, [r6, #0]
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	42ab      	cmp	r3, r5
 8002072:	dc26      	bgt.n	80020c2 <_printf_common+0x96>
 8002074:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002078:	6822      	ldr	r2, [r4, #0]
 800207a:	3b00      	subs	r3, #0
 800207c:	bf18      	it	ne
 800207e:	2301      	movne	r3, #1
 8002080:	0692      	lsls	r2, r2, #26
 8002082:	d42b      	bmi.n	80020dc <_printf_common+0xb0>
 8002084:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002088:	4641      	mov	r1, r8
 800208a:	4638      	mov	r0, r7
 800208c:	47c8      	blx	r9
 800208e:	3001      	adds	r0, #1
 8002090:	d01e      	beq.n	80020d0 <_printf_common+0xa4>
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	6922      	ldr	r2, [r4, #16]
 8002096:	f003 0306 	and.w	r3, r3, #6
 800209a:	2b04      	cmp	r3, #4
 800209c:	bf02      	ittt	eq
 800209e:	68e5      	ldreq	r5, [r4, #12]
 80020a0:	6833      	ldreq	r3, [r6, #0]
 80020a2:	1aed      	subeq	r5, r5, r3
 80020a4:	68a3      	ldr	r3, [r4, #8]
 80020a6:	bf0c      	ite	eq
 80020a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80020ac:	2500      	movne	r5, #0
 80020ae:	4293      	cmp	r3, r2
 80020b0:	bfc4      	itt	gt
 80020b2:	1a9b      	subgt	r3, r3, r2
 80020b4:	18ed      	addgt	r5, r5, r3
 80020b6:	2600      	movs	r6, #0
 80020b8:	341a      	adds	r4, #26
 80020ba:	42b5      	cmp	r5, r6
 80020bc:	d11a      	bne.n	80020f4 <_printf_common+0xc8>
 80020be:	2000      	movs	r0, #0
 80020c0:	e008      	b.n	80020d4 <_printf_common+0xa8>
 80020c2:	2301      	movs	r3, #1
 80020c4:	4652      	mov	r2, sl
 80020c6:	4641      	mov	r1, r8
 80020c8:	4638      	mov	r0, r7
 80020ca:	47c8      	blx	r9
 80020cc:	3001      	adds	r0, #1
 80020ce:	d103      	bne.n	80020d8 <_printf_common+0xac>
 80020d0:	f04f 30ff 	mov.w	r0, #4294967295
 80020d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020d8:	3501      	adds	r5, #1
 80020da:	e7c6      	b.n	800206a <_printf_common+0x3e>
 80020dc:	18e1      	adds	r1, r4, r3
 80020de:	1c5a      	adds	r2, r3, #1
 80020e0:	2030      	movs	r0, #48	@ 0x30
 80020e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80020e6:	4422      	add	r2, r4
 80020e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80020ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80020f0:	3302      	adds	r3, #2
 80020f2:	e7c7      	b.n	8002084 <_printf_common+0x58>
 80020f4:	2301      	movs	r3, #1
 80020f6:	4622      	mov	r2, r4
 80020f8:	4641      	mov	r1, r8
 80020fa:	4638      	mov	r0, r7
 80020fc:	47c8      	blx	r9
 80020fe:	3001      	adds	r0, #1
 8002100:	d0e6      	beq.n	80020d0 <_printf_common+0xa4>
 8002102:	3601      	adds	r6, #1
 8002104:	e7d9      	b.n	80020ba <_printf_common+0x8e>
	...

08002108 <_printf_i>:
 8002108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800210c:	7e0f      	ldrb	r7, [r1, #24]
 800210e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002110:	2f78      	cmp	r7, #120	@ 0x78
 8002112:	4691      	mov	r9, r2
 8002114:	4680      	mov	r8, r0
 8002116:	460c      	mov	r4, r1
 8002118:	469a      	mov	sl, r3
 800211a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800211e:	d807      	bhi.n	8002130 <_printf_i+0x28>
 8002120:	2f62      	cmp	r7, #98	@ 0x62
 8002122:	d80a      	bhi.n	800213a <_printf_i+0x32>
 8002124:	2f00      	cmp	r7, #0
 8002126:	f000 80d1 	beq.w	80022cc <_printf_i+0x1c4>
 800212a:	2f58      	cmp	r7, #88	@ 0x58
 800212c:	f000 80b8 	beq.w	80022a0 <_printf_i+0x198>
 8002130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002134:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002138:	e03a      	b.n	80021b0 <_printf_i+0xa8>
 800213a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800213e:	2b15      	cmp	r3, #21
 8002140:	d8f6      	bhi.n	8002130 <_printf_i+0x28>
 8002142:	a101      	add	r1, pc, #4	@ (adr r1, 8002148 <_printf_i+0x40>)
 8002144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002148:	080021a1 	.word	0x080021a1
 800214c:	080021b5 	.word	0x080021b5
 8002150:	08002131 	.word	0x08002131
 8002154:	08002131 	.word	0x08002131
 8002158:	08002131 	.word	0x08002131
 800215c:	08002131 	.word	0x08002131
 8002160:	080021b5 	.word	0x080021b5
 8002164:	08002131 	.word	0x08002131
 8002168:	08002131 	.word	0x08002131
 800216c:	08002131 	.word	0x08002131
 8002170:	08002131 	.word	0x08002131
 8002174:	080022b3 	.word	0x080022b3
 8002178:	080021df 	.word	0x080021df
 800217c:	0800226d 	.word	0x0800226d
 8002180:	08002131 	.word	0x08002131
 8002184:	08002131 	.word	0x08002131
 8002188:	080022d5 	.word	0x080022d5
 800218c:	08002131 	.word	0x08002131
 8002190:	080021df 	.word	0x080021df
 8002194:	08002131 	.word	0x08002131
 8002198:	08002131 	.word	0x08002131
 800219c:	08002275 	.word	0x08002275
 80021a0:	6833      	ldr	r3, [r6, #0]
 80021a2:	1d1a      	adds	r2, r3, #4
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6032      	str	r2, [r6, #0]
 80021a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80021ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80021b0:	2301      	movs	r3, #1
 80021b2:	e09c      	b.n	80022ee <_printf_i+0x1e6>
 80021b4:	6833      	ldr	r3, [r6, #0]
 80021b6:	6820      	ldr	r0, [r4, #0]
 80021b8:	1d19      	adds	r1, r3, #4
 80021ba:	6031      	str	r1, [r6, #0]
 80021bc:	0606      	lsls	r6, r0, #24
 80021be:	d501      	bpl.n	80021c4 <_printf_i+0xbc>
 80021c0:	681d      	ldr	r5, [r3, #0]
 80021c2:	e003      	b.n	80021cc <_printf_i+0xc4>
 80021c4:	0645      	lsls	r5, r0, #25
 80021c6:	d5fb      	bpl.n	80021c0 <_printf_i+0xb8>
 80021c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80021cc:	2d00      	cmp	r5, #0
 80021ce:	da03      	bge.n	80021d8 <_printf_i+0xd0>
 80021d0:	232d      	movs	r3, #45	@ 0x2d
 80021d2:	426d      	negs	r5, r5
 80021d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80021d8:	4858      	ldr	r0, [pc, #352]	@ (800233c <_printf_i+0x234>)
 80021da:	230a      	movs	r3, #10
 80021dc:	e011      	b.n	8002202 <_printf_i+0xfa>
 80021de:	6821      	ldr	r1, [r4, #0]
 80021e0:	6833      	ldr	r3, [r6, #0]
 80021e2:	0608      	lsls	r0, r1, #24
 80021e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80021e8:	d402      	bmi.n	80021f0 <_printf_i+0xe8>
 80021ea:	0649      	lsls	r1, r1, #25
 80021ec:	bf48      	it	mi
 80021ee:	b2ad      	uxthmi	r5, r5
 80021f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80021f2:	4852      	ldr	r0, [pc, #328]	@ (800233c <_printf_i+0x234>)
 80021f4:	6033      	str	r3, [r6, #0]
 80021f6:	bf14      	ite	ne
 80021f8:	230a      	movne	r3, #10
 80021fa:	2308      	moveq	r3, #8
 80021fc:	2100      	movs	r1, #0
 80021fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002202:	6866      	ldr	r6, [r4, #4]
 8002204:	60a6      	str	r6, [r4, #8]
 8002206:	2e00      	cmp	r6, #0
 8002208:	db05      	blt.n	8002216 <_printf_i+0x10e>
 800220a:	6821      	ldr	r1, [r4, #0]
 800220c:	432e      	orrs	r6, r5
 800220e:	f021 0104 	bic.w	r1, r1, #4
 8002212:	6021      	str	r1, [r4, #0]
 8002214:	d04b      	beq.n	80022ae <_printf_i+0x1a6>
 8002216:	4616      	mov	r6, r2
 8002218:	fbb5 f1f3 	udiv	r1, r5, r3
 800221c:	fb03 5711 	mls	r7, r3, r1, r5
 8002220:	5dc7      	ldrb	r7, [r0, r7]
 8002222:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002226:	462f      	mov	r7, r5
 8002228:	42bb      	cmp	r3, r7
 800222a:	460d      	mov	r5, r1
 800222c:	d9f4      	bls.n	8002218 <_printf_i+0x110>
 800222e:	2b08      	cmp	r3, #8
 8002230:	d10b      	bne.n	800224a <_printf_i+0x142>
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	07df      	lsls	r7, r3, #31
 8002236:	d508      	bpl.n	800224a <_printf_i+0x142>
 8002238:	6923      	ldr	r3, [r4, #16]
 800223a:	6861      	ldr	r1, [r4, #4]
 800223c:	4299      	cmp	r1, r3
 800223e:	bfde      	ittt	le
 8002240:	2330      	movle	r3, #48	@ 0x30
 8002242:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002246:	f106 36ff 	addle.w	r6, r6, #4294967295
 800224a:	1b92      	subs	r2, r2, r6
 800224c:	6122      	str	r2, [r4, #16]
 800224e:	f8cd a000 	str.w	sl, [sp]
 8002252:	464b      	mov	r3, r9
 8002254:	aa03      	add	r2, sp, #12
 8002256:	4621      	mov	r1, r4
 8002258:	4640      	mov	r0, r8
 800225a:	f7ff fee7 	bl	800202c <_printf_common>
 800225e:	3001      	adds	r0, #1
 8002260:	d14a      	bne.n	80022f8 <_printf_i+0x1f0>
 8002262:	f04f 30ff 	mov.w	r0, #4294967295
 8002266:	b004      	add	sp, #16
 8002268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	f043 0320 	orr.w	r3, r3, #32
 8002272:	6023      	str	r3, [r4, #0]
 8002274:	4832      	ldr	r0, [pc, #200]	@ (8002340 <_printf_i+0x238>)
 8002276:	2778      	movs	r7, #120	@ 0x78
 8002278:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800227c:	6823      	ldr	r3, [r4, #0]
 800227e:	6831      	ldr	r1, [r6, #0]
 8002280:	061f      	lsls	r7, r3, #24
 8002282:	f851 5b04 	ldr.w	r5, [r1], #4
 8002286:	d402      	bmi.n	800228e <_printf_i+0x186>
 8002288:	065f      	lsls	r7, r3, #25
 800228a:	bf48      	it	mi
 800228c:	b2ad      	uxthmi	r5, r5
 800228e:	6031      	str	r1, [r6, #0]
 8002290:	07d9      	lsls	r1, r3, #31
 8002292:	bf44      	itt	mi
 8002294:	f043 0320 	orrmi.w	r3, r3, #32
 8002298:	6023      	strmi	r3, [r4, #0]
 800229a:	b11d      	cbz	r5, 80022a4 <_printf_i+0x19c>
 800229c:	2310      	movs	r3, #16
 800229e:	e7ad      	b.n	80021fc <_printf_i+0xf4>
 80022a0:	4826      	ldr	r0, [pc, #152]	@ (800233c <_printf_i+0x234>)
 80022a2:	e7e9      	b.n	8002278 <_printf_i+0x170>
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	f023 0320 	bic.w	r3, r3, #32
 80022aa:	6023      	str	r3, [r4, #0]
 80022ac:	e7f6      	b.n	800229c <_printf_i+0x194>
 80022ae:	4616      	mov	r6, r2
 80022b0:	e7bd      	b.n	800222e <_printf_i+0x126>
 80022b2:	6833      	ldr	r3, [r6, #0]
 80022b4:	6825      	ldr	r5, [r4, #0]
 80022b6:	6961      	ldr	r1, [r4, #20]
 80022b8:	1d18      	adds	r0, r3, #4
 80022ba:	6030      	str	r0, [r6, #0]
 80022bc:	062e      	lsls	r6, r5, #24
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	d501      	bpl.n	80022c6 <_printf_i+0x1be>
 80022c2:	6019      	str	r1, [r3, #0]
 80022c4:	e002      	b.n	80022cc <_printf_i+0x1c4>
 80022c6:	0668      	lsls	r0, r5, #25
 80022c8:	d5fb      	bpl.n	80022c2 <_printf_i+0x1ba>
 80022ca:	8019      	strh	r1, [r3, #0]
 80022cc:	2300      	movs	r3, #0
 80022ce:	6123      	str	r3, [r4, #16]
 80022d0:	4616      	mov	r6, r2
 80022d2:	e7bc      	b.n	800224e <_printf_i+0x146>
 80022d4:	6833      	ldr	r3, [r6, #0]
 80022d6:	1d1a      	adds	r2, r3, #4
 80022d8:	6032      	str	r2, [r6, #0]
 80022da:	681e      	ldr	r6, [r3, #0]
 80022dc:	6862      	ldr	r2, [r4, #4]
 80022de:	2100      	movs	r1, #0
 80022e0:	4630      	mov	r0, r6
 80022e2:	f7fd ff7d 	bl	80001e0 <memchr>
 80022e6:	b108      	cbz	r0, 80022ec <_printf_i+0x1e4>
 80022e8:	1b80      	subs	r0, r0, r6
 80022ea:	6060      	str	r0, [r4, #4]
 80022ec:	6863      	ldr	r3, [r4, #4]
 80022ee:	6123      	str	r3, [r4, #16]
 80022f0:	2300      	movs	r3, #0
 80022f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80022f6:	e7aa      	b.n	800224e <_printf_i+0x146>
 80022f8:	6923      	ldr	r3, [r4, #16]
 80022fa:	4632      	mov	r2, r6
 80022fc:	4649      	mov	r1, r9
 80022fe:	4640      	mov	r0, r8
 8002300:	47d0      	blx	sl
 8002302:	3001      	adds	r0, #1
 8002304:	d0ad      	beq.n	8002262 <_printf_i+0x15a>
 8002306:	6823      	ldr	r3, [r4, #0]
 8002308:	079b      	lsls	r3, r3, #30
 800230a:	d413      	bmi.n	8002334 <_printf_i+0x22c>
 800230c:	68e0      	ldr	r0, [r4, #12]
 800230e:	9b03      	ldr	r3, [sp, #12]
 8002310:	4298      	cmp	r0, r3
 8002312:	bfb8      	it	lt
 8002314:	4618      	movlt	r0, r3
 8002316:	e7a6      	b.n	8002266 <_printf_i+0x15e>
 8002318:	2301      	movs	r3, #1
 800231a:	4632      	mov	r2, r6
 800231c:	4649      	mov	r1, r9
 800231e:	4640      	mov	r0, r8
 8002320:	47d0      	blx	sl
 8002322:	3001      	adds	r0, #1
 8002324:	d09d      	beq.n	8002262 <_printf_i+0x15a>
 8002326:	3501      	adds	r5, #1
 8002328:	68e3      	ldr	r3, [r4, #12]
 800232a:	9903      	ldr	r1, [sp, #12]
 800232c:	1a5b      	subs	r3, r3, r1
 800232e:	42ab      	cmp	r3, r5
 8002330:	dcf2      	bgt.n	8002318 <_printf_i+0x210>
 8002332:	e7eb      	b.n	800230c <_printf_i+0x204>
 8002334:	2500      	movs	r5, #0
 8002336:	f104 0619 	add.w	r6, r4, #25
 800233a:	e7f5      	b.n	8002328 <_printf_i+0x220>
 800233c:	08002751 	.word	0x08002751
 8002340:	08002762 	.word	0x08002762

08002344 <__sflush_r>:
 8002344:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800234c:	0716      	lsls	r6, r2, #28
 800234e:	4605      	mov	r5, r0
 8002350:	460c      	mov	r4, r1
 8002352:	d454      	bmi.n	80023fe <__sflush_r+0xba>
 8002354:	684b      	ldr	r3, [r1, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	dc02      	bgt.n	8002360 <__sflush_r+0x1c>
 800235a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800235c:	2b00      	cmp	r3, #0
 800235e:	dd48      	ble.n	80023f2 <__sflush_r+0xae>
 8002360:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002362:	2e00      	cmp	r6, #0
 8002364:	d045      	beq.n	80023f2 <__sflush_r+0xae>
 8002366:	2300      	movs	r3, #0
 8002368:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800236c:	682f      	ldr	r7, [r5, #0]
 800236e:	6a21      	ldr	r1, [r4, #32]
 8002370:	602b      	str	r3, [r5, #0]
 8002372:	d030      	beq.n	80023d6 <__sflush_r+0x92>
 8002374:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002376:	89a3      	ldrh	r3, [r4, #12]
 8002378:	0759      	lsls	r1, r3, #29
 800237a:	d505      	bpl.n	8002388 <__sflush_r+0x44>
 800237c:	6863      	ldr	r3, [r4, #4]
 800237e:	1ad2      	subs	r2, r2, r3
 8002380:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002382:	b10b      	cbz	r3, 8002388 <__sflush_r+0x44>
 8002384:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002386:	1ad2      	subs	r2, r2, r3
 8002388:	2300      	movs	r3, #0
 800238a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800238c:	6a21      	ldr	r1, [r4, #32]
 800238e:	4628      	mov	r0, r5
 8002390:	47b0      	blx	r6
 8002392:	1c43      	adds	r3, r0, #1
 8002394:	89a3      	ldrh	r3, [r4, #12]
 8002396:	d106      	bne.n	80023a6 <__sflush_r+0x62>
 8002398:	6829      	ldr	r1, [r5, #0]
 800239a:	291d      	cmp	r1, #29
 800239c:	d82b      	bhi.n	80023f6 <__sflush_r+0xb2>
 800239e:	4a2a      	ldr	r2, [pc, #168]	@ (8002448 <__sflush_r+0x104>)
 80023a0:	40ca      	lsrs	r2, r1
 80023a2:	07d6      	lsls	r6, r2, #31
 80023a4:	d527      	bpl.n	80023f6 <__sflush_r+0xb2>
 80023a6:	2200      	movs	r2, #0
 80023a8:	6062      	str	r2, [r4, #4]
 80023aa:	04d9      	lsls	r1, r3, #19
 80023ac:	6922      	ldr	r2, [r4, #16]
 80023ae:	6022      	str	r2, [r4, #0]
 80023b0:	d504      	bpl.n	80023bc <__sflush_r+0x78>
 80023b2:	1c42      	adds	r2, r0, #1
 80023b4:	d101      	bne.n	80023ba <__sflush_r+0x76>
 80023b6:	682b      	ldr	r3, [r5, #0]
 80023b8:	b903      	cbnz	r3, 80023bc <__sflush_r+0x78>
 80023ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80023bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80023be:	602f      	str	r7, [r5, #0]
 80023c0:	b1b9      	cbz	r1, 80023f2 <__sflush_r+0xae>
 80023c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80023c6:	4299      	cmp	r1, r3
 80023c8:	d002      	beq.n	80023d0 <__sflush_r+0x8c>
 80023ca:	4628      	mov	r0, r5
 80023cc:	f7ff fbf4 	bl	8001bb8 <_free_r>
 80023d0:	2300      	movs	r3, #0
 80023d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80023d4:	e00d      	b.n	80023f2 <__sflush_r+0xae>
 80023d6:	2301      	movs	r3, #1
 80023d8:	4628      	mov	r0, r5
 80023da:	47b0      	blx	r6
 80023dc:	4602      	mov	r2, r0
 80023de:	1c50      	adds	r0, r2, #1
 80023e0:	d1c9      	bne.n	8002376 <__sflush_r+0x32>
 80023e2:	682b      	ldr	r3, [r5, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0c6      	beq.n	8002376 <__sflush_r+0x32>
 80023e8:	2b1d      	cmp	r3, #29
 80023ea:	d001      	beq.n	80023f0 <__sflush_r+0xac>
 80023ec:	2b16      	cmp	r3, #22
 80023ee:	d11e      	bne.n	800242e <__sflush_r+0xea>
 80023f0:	602f      	str	r7, [r5, #0]
 80023f2:	2000      	movs	r0, #0
 80023f4:	e022      	b.n	800243c <__sflush_r+0xf8>
 80023f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023fa:	b21b      	sxth	r3, r3
 80023fc:	e01b      	b.n	8002436 <__sflush_r+0xf2>
 80023fe:	690f      	ldr	r7, [r1, #16]
 8002400:	2f00      	cmp	r7, #0
 8002402:	d0f6      	beq.n	80023f2 <__sflush_r+0xae>
 8002404:	0793      	lsls	r3, r2, #30
 8002406:	680e      	ldr	r6, [r1, #0]
 8002408:	bf08      	it	eq
 800240a:	694b      	ldreq	r3, [r1, #20]
 800240c:	600f      	str	r7, [r1, #0]
 800240e:	bf18      	it	ne
 8002410:	2300      	movne	r3, #0
 8002412:	eba6 0807 	sub.w	r8, r6, r7
 8002416:	608b      	str	r3, [r1, #8]
 8002418:	f1b8 0f00 	cmp.w	r8, #0
 800241c:	dde9      	ble.n	80023f2 <__sflush_r+0xae>
 800241e:	6a21      	ldr	r1, [r4, #32]
 8002420:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002422:	4643      	mov	r3, r8
 8002424:	463a      	mov	r2, r7
 8002426:	4628      	mov	r0, r5
 8002428:	47b0      	blx	r6
 800242a:	2800      	cmp	r0, #0
 800242c:	dc08      	bgt.n	8002440 <__sflush_r+0xfc>
 800242e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002436:	81a3      	strh	r3, [r4, #12]
 8002438:	f04f 30ff 	mov.w	r0, #4294967295
 800243c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002440:	4407      	add	r7, r0
 8002442:	eba8 0800 	sub.w	r8, r8, r0
 8002446:	e7e7      	b.n	8002418 <__sflush_r+0xd4>
 8002448:	20400001 	.word	0x20400001

0800244c <_fflush_r>:
 800244c:	b538      	push	{r3, r4, r5, lr}
 800244e:	690b      	ldr	r3, [r1, #16]
 8002450:	4605      	mov	r5, r0
 8002452:	460c      	mov	r4, r1
 8002454:	b913      	cbnz	r3, 800245c <_fflush_r+0x10>
 8002456:	2500      	movs	r5, #0
 8002458:	4628      	mov	r0, r5
 800245a:	bd38      	pop	{r3, r4, r5, pc}
 800245c:	b118      	cbz	r0, 8002466 <_fflush_r+0x1a>
 800245e:	6a03      	ldr	r3, [r0, #32]
 8002460:	b90b      	cbnz	r3, 8002466 <_fflush_r+0x1a>
 8002462:	f7ff faa1 	bl	80019a8 <__sinit>
 8002466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f3      	beq.n	8002456 <_fflush_r+0xa>
 800246e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002470:	07d0      	lsls	r0, r2, #31
 8002472:	d404      	bmi.n	800247e <_fflush_r+0x32>
 8002474:	0599      	lsls	r1, r3, #22
 8002476:	d402      	bmi.n	800247e <_fflush_r+0x32>
 8002478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800247a:	f7ff fb9a 	bl	8001bb2 <__retarget_lock_acquire_recursive>
 800247e:	4628      	mov	r0, r5
 8002480:	4621      	mov	r1, r4
 8002482:	f7ff ff5f 	bl	8002344 <__sflush_r>
 8002486:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002488:	07da      	lsls	r2, r3, #31
 800248a:	4605      	mov	r5, r0
 800248c:	d4e4      	bmi.n	8002458 <_fflush_r+0xc>
 800248e:	89a3      	ldrh	r3, [r4, #12]
 8002490:	059b      	lsls	r3, r3, #22
 8002492:	d4e1      	bmi.n	8002458 <_fflush_r+0xc>
 8002494:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002496:	f7ff fb8d 	bl	8001bb4 <__retarget_lock_release_recursive>
 800249a:	e7dd      	b.n	8002458 <_fflush_r+0xc>

0800249c <__swbuf_r>:
 800249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249e:	460e      	mov	r6, r1
 80024a0:	4614      	mov	r4, r2
 80024a2:	4605      	mov	r5, r0
 80024a4:	b118      	cbz	r0, 80024ae <__swbuf_r+0x12>
 80024a6:	6a03      	ldr	r3, [r0, #32]
 80024a8:	b90b      	cbnz	r3, 80024ae <__swbuf_r+0x12>
 80024aa:	f7ff fa7d 	bl	80019a8 <__sinit>
 80024ae:	69a3      	ldr	r3, [r4, #24]
 80024b0:	60a3      	str	r3, [r4, #8]
 80024b2:	89a3      	ldrh	r3, [r4, #12]
 80024b4:	071a      	lsls	r2, r3, #28
 80024b6:	d501      	bpl.n	80024bc <__swbuf_r+0x20>
 80024b8:	6923      	ldr	r3, [r4, #16]
 80024ba:	b943      	cbnz	r3, 80024ce <__swbuf_r+0x32>
 80024bc:	4621      	mov	r1, r4
 80024be:	4628      	mov	r0, r5
 80024c0:	f000 f82a 	bl	8002518 <__swsetup_r>
 80024c4:	b118      	cbz	r0, 80024ce <__swbuf_r+0x32>
 80024c6:	f04f 37ff 	mov.w	r7, #4294967295
 80024ca:	4638      	mov	r0, r7
 80024cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	6922      	ldr	r2, [r4, #16]
 80024d2:	1a98      	subs	r0, r3, r2
 80024d4:	6963      	ldr	r3, [r4, #20]
 80024d6:	b2f6      	uxtb	r6, r6
 80024d8:	4283      	cmp	r3, r0
 80024da:	4637      	mov	r7, r6
 80024dc:	dc05      	bgt.n	80024ea <__swbuf_r+0x4e>
 80024de:	4621      	mov	r1, r4
 80024e0:	4628      	mov	r0, r5
 80024e2:	f7ff ffb3 	bl	800244c <_fflush_r>
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d1ed      	bne.n	80024c6 <__swbuf_r+0x2a>
 80024ea:	68a3      	ldr	r3, [r4, #8]
 80024ec:	3b01      	subs	r3, #1
 80024ee:	60a3      	str	r3, [r4, #8]
 80024f0:	6823      	ldr	r3, [r4, #0]
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	6022      	str	r2, [r4, #0]
 80024f6:	701e      	strb	r6, [r3, #0]
 80024f8:	6962      	ldr	r2, [r4, #20]
 80024fa:	1c43      	adds	r3, r0, #1
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d004      	beq.n	800250a <__swbuf_r+0x6e>
 8002500:	89a3      	ldrh	r3, [r4, #12]
 8002502:	07db      	lsls	r3, r3, #31
 8002504:	d5e1      	bpl.n	80024ca <__swbuf_r+0x2e>
 8002506:	2e0a      	cmp	r6, #10
 8002508:	d1df      	bne.n	80024ca <__swbuf_r+0x2e>
 800250a:	4621      	mov	r1, r4
 800250c:	4628      	mov	r0, r5
 800250e:	f7ff ff9d 	bl	800244c <_fflush_r>
 8002512:	2800      	cmp	r0, #0
 8002514:	d0d9      	beq.n	80024ca <__swbuf_r+0x2e>
 8002516:	e7d6      	b.n	80024c6 <__swbuf_r+0x2a>

08002518 <__swsetup_r>:
 8002518:	b538      	push	{r3, r4, r5, lr}
 800251a:	4b29      	ldr	r3, [pc, #164]	@ (80025c0 <__swsetup_r+0xa8>)
 800251c:	4605      	mov	r5, r0
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	460c      	mov	r4, r1
 8002522:	b118      	cbz	r0, 800252c <__swsetup_r+0x14>
 8002524:	6a03      	ldr	r3, [r0, #32]
 8002526:	b90b      	cbnz	r3, 800252c <__swsetup_r+0x14>
 8002528:	f7ff fa3e 	bl	80019a8 <__sinit>
 800252c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002530:	0719      	lsls	r1, r3, #28
 8002532:	d422      	bmi.n	800257a <__swsetup_r+0x62>
 8002534:	06da      	lsls	r2, r3, #27
 8002536:	d407      	bmi.n	8002548 <__swsetup_r+0x30>
 8002538:	2209      	movs	r2, #9
 800253a:	602a      	str	r2, [r5, #0]
 800253c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002540:	81a3      	strh	r3, [r4, #12]
 8002542:	f04f 30ff 	mov.w	r0, #4294967295
 8002546:	e033      	b.n	80025b0 <__swsetup_r+0x98>
 8002548:	0758      	lsls	r0, r3, #29
 800254a:	d512      	bpl.n	8002572 <__swsetup_r+0x5a>
 800254c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800254e:	b141      	cbz	r1, 8002562 <__swsetup_r+0x4a>
 8002550:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002554:	4299      	cmp	r1, r3
 8002556:	d002      	beq.n	800255e <__swsetup_r+0x46>
 8002558:	4628      	mov	r0, r5
 800255a:	f7ff fb2d 	bl	8001bb8 <_free_r>
 800255e:	2300      	movs	r3, #0
 8002560:	6363      	str	r3, [r4, #52]	@ 0x34
 8002562:	89a3      	ldrh	r3, [r4, #12]
 8002564:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002568:	81a3      	strh	r3, [r4, #12]
 800256a:	2300      	movs	r3, #0
 800256c:	6063      	str	r3, [r4, #4]
 800256e:	6923      	ldr	r3, [r4, #16]
 8002570:	6023      	str	r3, [r4, #0]
 8002572:	89a3      	ldrh	r3, [r4, #12]
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	81a3      	strh	r3, [r4, #12]
 800257a:	6923      	ldr	r3, [r4, #16]
 800257c:	b94b      	cbnz	r3, 8002592 <__swsetup_r+0x7a>
 800257e:	89a3      	ldrh	r3, [r4, #12]
 8002580:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002588:	d003      	beq.n	8002592 <__swsetup_r+0x7a>
 800258a:	4621      	mov	r1, r4
 800258c:	4628      	mov	r0, r5
 800258e:	f000 f84f 	bl	8002630 <__smakebuf_r>
 8002592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002596:	f013 0201 	ands.w	r2, r3, #1
 800259a:	d00a      	beq.n	80025b2 <__swsetup_r+0x9a>
 800259c:	2200      	movs	r2, #0
 800259e:	60a2      	str	r2, [r4, #8]
 80025a0:	6962      	ldr	r2, [r4, #20]
 80025a2:	4252      	negs	r2, r2
 80025a4:	61a2      	str	r2, [r4, #24]
 80025a6:	6922      	ldr	r2, [r4, #16]
 80025a8:	b942      	cbnz	r2, 80025bc <__swsetup_r+0xa4>
 80025aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80025ae:	d1c5      	bne.n	800253c <__swsetup_r+0x24>
 80025b0:	bd38      	pop	{r3, r4, r5, pc}
 80025b2:	0799      	lsls	r1, r3, #30
 80025b4:	bf58      	it	pl
 80025b6:	6962      	ldrpl	r2, [r4, #20]
 80025b8:	60a2      	str	r2, [r4, #8]
 80025ba:	e7f4      	b.n	80025a6 <__swsetup_r+0x8e>
 80025bc:	2000      	movs	r0, #0
 80025be:	e7f7      	b.n	80025b0 <__swsetup_r+0x98>
 80025c0:	20000018 	.word	0x20000018

080025c4 <_sbrk_r>:
 80025c4:	b538      	push	{r3, r4, r5, lr}
 80025c6:	4d06      	ldr	r5, [pc, #24]	@ (80025e0 <_sbrk_r+0x1c>)
 80025c8:	2300      	movs	r3, #0
 80025ca:	4604      	mov	r4, r0
 80025cc:	4608      	mov	r0, r1
 80025ce:	602b      	str	r3, [r5, #0]
 80025d0:	f7fe f9cc 	bl	800096c <_sbrk>
 80025d4:	1c43      	adds	r3, r0, #1
 80025d6:	d102      	bne.n	80025de <_sbrk_r+0x1a>
 80025d8:	682b      	ldr	r3, [r5, #0]
 80025da:	b103      	cbz	r3, 80025de <_sbrk_r+0x1a>
 80025dc:	6023      	str	r3, [r4, #0]
 80025de:	bd38      	pop	{r3, r4, r5, pc}
 80025e0:	200001d0 	.word	0x200001d0

080025e4 <__swhatbuf_r>:
 80025e4:	b570      	push	{r4, r5, r6, lr}
 80025e6:	460c      	mov	r4, r1
 80025e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025ec:	2900      	cmp	r1, #0
 80025ee:	b096      	sub	sp, #88	@ 0x58
 80025f0:	4615      	mov	r5, r2
 80025f2:	461e      	mov	r6, r3
 80025f4:	da0d      	bge.n	8002612 <__swhatbuf_r+0x2e>
 80025f6:	89a3      	ldrh	r3, [r4, #12]
 80025f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80025fc:	f04f 0100 	mov.w	r1, #0
 8002600:	bf14      	ite	ne
 8002602:	2340      	movne	r3, #64	@ 0x40
 8002604:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002608:	2000      	movs	r0, #0
 800260a:	6031      	str	r1, [r6, #0]
 800260c:	602b      	str	r3, [r5, #0]
 800260e:	b016      	add	sp, #88	@ 0x58
 8002610:	bd70      	pop	{r4, r5, r6, pc}
 8002612:	466a      	mov	r2, sp
 8002614:	f000 f848 	bl	80026a8 <_fstat_r>
 8002618:	2800      	cmp	r0, #0
 800261a:	dbec      	blt.n	80025f6 <__swhatbuf_r+0x12>
 800261c:	9901      	ldr	r1, [sp, #4]
 800261e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002622:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002626:	4259      	negs	r1, r3
 8002628:	4159      	adcs	r1, r3
 800262a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800262e:	e7eb      	b.n	8002608 <__swhatbuf_r+0x24>

08002630 <__smakebuf_r>:
 8002630:	898b      	ldrh	r3, [r1, #12]
 8002632:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002634:	079d      	lsls	r5, r3, #30
 8002636:	4606      	mov	r6, r0
 8002638:	460c      	mov	r4, r1
 800263a:	d507      	bpl.n	800264c <__smakebuf_r+0x1c>
 800263c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002640:	6023      	str	r3, [r4, #0]
 8002642:	6123      	str	r3, [r4, #16]
 8002644:	2301      	movs	r3, #1
 8002646:	6163      	str	r3, [r4, #20]
 8002648:	b003      	add	sp, #12
 800264a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800264c:	ab01      	add	r3, sp, #4
 800264e:	466a      	mov	r2, sp
 8002650:	f7ff ffc8 	bl	80025e4 <__swhatbuf_r>
 8002654:	9f00      	ldr	r7, [sp, #0]
 8002656:	4605      	mov	r5, r0
 8002658:	4639      	mov	r1, r7
 800265a:	4630      	mov	r0, r6
 800265c:	f7ff fb18 	bl	8001c90 <_malloc_r>
 8002660:	b948      	cbnz	r0, 8002676 <__smakebuf_r+0x46>
 8002662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002666:	059a      	lsls	r2, r3, #22
 8002668:	d4ee      	bmi.n	8002648 <__smakebuf_r+0x18>
 800266a:	f023 0303 	bic.w	r3, r3, #3
 800266e:	f043 0302 	orr.w	r3, r3, #2
 8002672:	81a3      	strh	r3, [r4, #12]
 8002674:	e7e2      	b.n	800263c <__smakebuf_r+0xc>
 8002676:	89a3      	ldrh	r3, [r4, #12]
 8002678:	6020      	str	r0, [r4, #0]
 800267a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800267e:	81a3      	strh	r3, [r4, #12]
 8002680:	9b01      	ldr	r3, [sp, #4]
 8002682:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002686:	b15b      	cbz	r3, 80026a0 <__smakebuf_r+0x70>
 8002688:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800268c:	4630      	mov	r0, r6
 800268e:	f000 f81d 	bl	80026cc <_isatty_r>
 8002692:	b128      	cbz	r0, 80026a0 <__smakebuf_r+0x70>
 8002694:	89a3      	ldrh	r3, [r4, #12]
 8002696:	f023 0303 	bic.w	r3, r3, #3
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	81a3      	strh	r3, [r4, #12]
 80026a0:	89a3      	ldrh	r3, [r4, #12]
 80026a2:	431d      	orrs	r5, r3
 80026a4:	81a5      	strh	r5, [r4, #12]
 80026a6:	e7cf      	b.n	8002648 <__smakebuf_r+0x18>

080026a8 <_fstat_r>:
 80026a8:	b538      	push	{r3, r4, r5, lr}
 80026aa:	4d07      	ldr	r5, [pc, #28]	@ (80026c8 <_fstat_r+0x20>)
 80026ac:	2300      	movs	r3, #0
 80026ae:	4604      	mov	r4, r0
 80026b0:	4608      	mov	r0, r1
 80026b2:	4611      	mov	r1, r2
 80026b4:	602b      	str	r3, [r5, #0]
 80026b6:	f7fe f931 	bl	800091c <_fstat>
 80026ba:	1c43      	adds	r3, r0, #1
 80026bc:	d102      	bne.n	80026c4 <_fstat_r+0x1c>
 80026be:	682b      	ldr	r3, [r5, #0]
 80026c0:	b103      	cbz	r3, 80026c4 <_fstat_r+0x1c>
 80026c2:	6023      	str	r3, [r4, #0]
 80026c4:	bd38      	pop	{r3, r4, r5, pc}
 80026c6:	bf00      	nop
 80026c8:	200001d0 	.word	0x200001d0

080026cc <_isatty_r>:
 80026cc:	b538      	push	{r3, r4, r5, lr}
 80026ce:	4d06      	ldr	r5, [pc, #24]	@ (80026e8 <_isatty_r+0x1c>)
 80026d0:	2300      	movs	r3, #0
 80026d2:	4604      	mov	r4, r0
 80026d4:	4608      	mov	r0, r1
 80026d6:	602b      	str	r3, [r5, #0]
 80026d8:	f7fe f930 	bl	800093c <_isatty>
 80026dc:	1c43      	adds	r3, r0, #1
 80026de:	d102      	bne.n	80026e6 <_isatty_r+0x1a>
 80026e0:	682b      	ldr	r3, [r5, #0]
 80026e2:	b103      	cbz	r3, 80026e6 <_isatty_r+0x1a>
 80026e4:	6023      	str	r3, [r4, #0]
 80026e6:	bd38      	pop	{r3, r4, r5, pc}
 80026e8:	200001d0 	.word	0x200001d0

080026ec <_init>:
 80026ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ee:	bf00      	nop
 80026f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f2:	bc08      	pop	{r3}
 80026f4:	469e      	mov	lr, r3
 80026f6:	4770      	bx	lr

080026f8 <_fini>:
 80026f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026fa:	bf00      	nop
 80026fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026fe:	bc08      	pop	{r3}
 8002700:	469e      	mov	lr, r3
 8002702:	4770      	bx	lr
