############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode axis "reverseEndian64" stream_in
set_directive_interface -mode axis "reverseEndian64" stream_out
set_directive_interface -mode ap_ctrl_none "reverseEndian64"
