[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/EnumConcat/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 82
LIB: work
FILE: ${SURELOG_DIR}/tests/EnumConcat/dut.sv
n<> u<81> t<Top_level_rule> c<1> l<2:1> el<16:1>
  n<> u<1> t<Null_rule> p<81> s<80> l<2:1> el<2:1>
  n<> u<80> t<Source_text> p<81> c<8> l<2:1> el<15:10>
    n<> u<8> t<Description> p<80> c<7> s<79> l<2:1> el<3:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<2:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<2:1> el<2:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<GOOD> u<3> t<STRING_CONST> p<5> s<4> l<2:8> el<2:12>
          n<> u<4> t<List_of_ports> p<5> l<2:12> el<2:14>
        n<> u<6> t<ENDMODULE> p<7> l<3:1> el<3:10>
    n<> u<79> t<Description> p<80> c<78> l<6:1> el<15:10>
      n<> u<78> t<Module_declaration> p<79> c<12> l<6:1> el<15:10>
        n<> u<12> t<Module_nonansi_header> p<78> c<9> s<47> l<6:1> el<6:15>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<6:1> el<6:7>
          n<dut> u<10> t<STRING_CONST> p<12> s<11> l<6:8> el<6:11>
          n<> u<11> t<List_of_ports> p<12> l<6:12> el<6:14>
        n<> u<47> t<Module_item> p<78> c<46> s<76> l<7:1> el<9:15>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<7:1> el<9:15>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<7:1> el<9:15>
              n<> u<44> t<Module_common_item> p<45> c<43> l<7:1> el<9:15>
                n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<7:1> el<9:15>
                  n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<7:1> el<9:15>
                    n<> u<41> t<Data_declaration> p<42> c<40> l<7:1> el<9:15>
                      n<> u<40> t<Type_declaration> p<41> c<38> l<7:1> el<9:15>
                        n<> u<38> t<Data_type> p<40> c<24> s<39> l<7:9> el<9:2>
                          n<> u<24> t<Enum_base_type> p<38> c<13> s<37> l<7:14> el<7:25>
                            n<> u<13> t<IntVec_TypeLogic> p<24> s<23> l<7:14> el<7:19>
                            n<> u<23> t<Packed_dimension> p<24> c<22> l<7:20> el<7:25>
                              n<> u<22> t<Constant_range> p<23> c<17> l<7:21> el<7:24>
                                n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<7:21> el<7:22>
                                  n<> u<16> t<Constant_primary> p<17> c<15> l<7:21> el<7:22>
                                    n<> u<15> t<Primary_literal> p<16> c<14> l<7:21> el<7:22>
                                      n<5> u<14> t<INT_CONST> p<15> l<7:21> el<7:22>
                                n<> u<21> t<Constant_expression> p<22> c<20> l<7:23> el<7:24>
                                  n<> u<20> t<Constant_primary> p<21> c<19> l<7:23> el<7:24>
                                    n<> u<19> t<Primary_literal> p<20> c<18> l<7:23> el<7:24>
                                      n<0> u<18> t<INT_CONST> p<19> l<7:23> el<7:24>
                          n<> u<37> t<Enum_name_declaration> p<38> c<25> l<8:3> el<8:47>
                            n<EXC_CAUSE_IRQ_SOFTWARE_M> u<25> t<STRING_CONST> p<37> s<36> l<8:3> el<8:27>
                            n<> u<36> t<Constant_expression> p<37> c<35> l<8:34> el<8:47>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<8:34> el<8:47>
                                n<> u<34> t<Constant_concatenation> p<35> c<29> l<8:34> el<8:47>
                                  n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<8:35> el<8:39>
                                    n<> u<28> t<Constant_primary> p<29> c<27> l<8:35> el<8:39>
                                      n<> u<27> t<Primary_literal> p<28> c<26> l<8:35> el<8:39>
                                        n<> u<26> t<Number_1Tickb1> p<27> l<8:35> el<8:39>
                                  n<> u<33> t<Constant_expression> p<34> c<32> l<8:41> el<8:46>
                                    n<> u<32> t<Constant_primary> p<33> c<31> l<8:41> el<8:46>
                                      n<> u<31> t<Primary_literal> p<32> c<30> l<8:41> el<8:46>
                                        n<5'd03> u<30> t<INT_CONST> p<31> l<8:41> el<8:46>
                        n<exc_cause_e> u<39> t<STRING_CONST> p<40> l<9:3> el<9:14>
        n<> u<76> t<Module_item> p<78> c<75> s<77> l<11:3> el<13:6>
          n<> u<75> t<Non_port_module_item> p<76> c<74> l<11:3> el<13:6>
            n<> u<74> t<Module_or_generate_item> p<75> c<73> l<11:3> el<13:6>
              n<> u<73> t<Module_common_item> p<74> c<72> l<11:3> el<13:6>
                n<> u<72> t<Conditional_generate_construct> p<73> c<71> l<11:3> el<13:6>
                  n<> u<71> t<If_generate_construct> p<72> c<70> l<11:3> el<13:6>
                    n<> u<70> t<IF> p<71> s<57> l<11:3> el<11:5>
                    n<> u<57> t<Constant_expression> p<71> c<51> s<69> l<11:7> el<11:44>
                      n<> u<51> t<Constant_expression> p<57> c<50> s<56> l<11:7> el<11:31>
                        n<> u<50> t<Constant_primary> p<51> c<49> l<11:7> el<11:31>
                          n<> u<49> t<Primary_literal> p<50> c<48> l<11:7> el<11:31>
                            n<EXC_CAUSE_IRQ_SOFTWARE_M> u<48> t<STRING_CONST> p<49> l<11:7> el<11:31>
                      n<> u<56> t<BinOp_Equiv> p<57> s<55> l<11:32> el<11:34>
                      n<> u<55> t<Constant_expression> p<57> c<54> l<11:35> el<11:44>
                        n<> u<54> t<Constant_primary> p<55> c<53> l<11:35> el<11:44>
                          n<> u<53> t<Primary_literal> p<54> c<52> l<11:35> el<11:44>
                            n<6'b100011> u<52> t<INT_CONST> p<53> l<11:35> el<11:44>
                    n<> u<69> t<Generate_item> p<71> c<68> l<11:46> el<13:6>
                      n<> u<68> t<Generate_begin_end_block> p<69> c<66> l<11:46> el<13:6>
                        n<> u<66> t<Generate_item> p<68> c<65> s<67> l<12:5> el<12:17>
                          n<> u<65> t<Module_or_generate_item> p<66> c<64> l<12:5> el<12:17>
                            n<> u<64> t<Module_instantiation> p<65> c<58> l<12:5> el<12:17>
                              n<GOOD> u<58> t<STRING_CONST> p<64> s<63> l<12:5> el<12:9>
                              n<> u<63> t<Hierarchical_instance> p<64> c<60> l<12:10> el<12:16>
                                n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<12:10> el<12:14>
                                  n<good> u<59> t<STRING_CONST> p<60> l<12:10> el<12:14>
                                n<> u<62> t<List_of_port_connections> p<63> c<61> l<12:15> el<12:15>
                                  n<> u<61> t<Ordered_port_connection> p<62> l<12:15> el<12:15>
                        n<> u<67> t<END> p<68> l<13:3> el<13:6>
        n<> u<77> t<ENDMODULE> p<78> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:2:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:6:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:2:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:6:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               7
Design                                                 1
EnumConst                                              1
EnumTypespec                                           1
GenIf                                                  1
LogicTypespec                                          1
Module                                                 3
ModuleTypespec                                         1
Operation                                              3
Range                                                  1
RefModule                                              1
RefObj                                                 1
RefTypespec                                            2
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/EnumConcat/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiInternalScope:
  \_Begin: (work@dut), line:11:46, endln:13:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiFullName:work@dut
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:12:5, endln:12:9
      |vpiParent:
      \_Begin: (work@dut), line:11:46, endln:13:6
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:12:5, endln:12:9
    |vpiStmt:
    \_RefModule: work@GOOD (good), line:12:5, endln:12:9
      |vpiParent:
      \_Begin: (work@dut), line:11:46, endln:13:6
      |vpiName:good
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:2:1, endln:3:10
  |vpiTypedef:
  \_EnumTypespec: , line:7:9, endln:9:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@dut), line:7:14, endln:7:25
      |vpiParent:
      \_EnumTypespec: , line:7:9, endln:9:14
      |vpiFullName:work@dut
      |vpiActual:
      \_LogicTypespec: , line:7:14, endln:7:25
    |vpiEnumConst:
    \_EnumConst: (EXC_CAUSE_IRQ_SOFTWARE_M), line:8:3, endln:8:47
      |vpiParent:
      \_EnumTypespec: , line:7:9, endln:9:14
      |vpiName:EXC_CAUSE_IRQ_SOFTWARE_M
      |BIN:100011
      |vpiDecompile:{1'b1,5'd03}
      |vpiSize:6
  |vpiTypedef:
  \_LogicTypespec: , line:7:14, endln:7:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiRange:
    \_Range: , line:7:20, endln:7:25
      |vpiParent:
      \_LogicTypespec: , line:7:14, endln:7:25
      |vpiLeftRange:
      \_Constant: , line:7:21, endln:7:22
        |vpiParent:
        \_Range: , line:7:20, endln:7:25
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:23, endln:7:24
        |vpiParent:
        \_Range: , line:7:20, endln:7:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (exc_cause_e), line:9:3, endln:9:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiName:exc_cause_e
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.exc_cause_e), line:7:9, endln:9:2
      |vpiParent:
      \_TypedefTypespec: (exc_cause_e), line:9:3, endln:9:14
      |vpiFullName:work@dut.exc_cause_e
      |vpiActual:
      \_EnumTypespec: , line:7:9, endln:9:14
  |vpiImportTypespec:
  \_EnumTypespec: , line:7:9, endln:9:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:14, endln:7:25
  |vpiImportTypespec:
  \_TypedefTypespec: (exc_cause_e), line:9:3, endln:9:14
  |vpiDefName:work@dut
  |vpiGenStmt:
  \_GenIf: , line:11:3, endln:13:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiCondition:
    \_Operation: , line:11:7, endln:11:44
      |vpiParent:
      \_GenIf: , line:11:3, endln:13:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@dut.EXC_CAUSE_IRQ_SOFTWARE_M), line:11:7, endln:11:31
        |vpiParent:
        \_Operation: , line:11:7, endln:11:44
        |vpiName:EXC_CAUSE_IRQ_SOFTWARE_M
        |vpiFullName:work@dut.EXC_CAUSE_IRQ_SOFTWARE_M
        |vpiActual:
        \_EnumConst: (EXC_CAUSE_IRQ_SOFTWARE_M), line:8:3, endln:8:47
      |vpiOperand:
      \_Constant: , line:11:35, endln:11:44
        |vpiParent:
        \_Operation: , line:11:7, endln:11:44
        |vpiDecompile:6'b100011
        |vpiSize:6
        |BIN:100011
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@dut), line:11:46, endln:13:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
