// Seed: 3467832256
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  type_10(
      1, id_3
  );
  assign id_0[1] = 1;
  logic id_6;
endmodule
