{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634992641217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634992641217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 20:37:21 2021 " "Processing started: Sat Oct 23 20:37:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634992641217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634992641217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_10bit -c adder_subtractor_10bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor_10bit -c adder_subtractor_10bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634992641217 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1634992641524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_4bit-adder_subtractor " "Found design unit 1: adder_subtractor_4bit-adder_subtractor" {  } { { "adder_subtractor_4bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_subtractor_10bit/adder_subtractor_4bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634992641867 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_4bit " "Found entity 1: adder_subtractor_4bit" {  } { { "adder_subtractor_4bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_subtractor_10bit/adder_subtractor_4bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634992641867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634992641867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_10bit-adder_subtractor " "Found design unit 1: adder_subtractor_10bit-adder_subtractor" {  } { { "adder_subtractor_10bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_subtractor_10bit/adder_subtractor_10bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634992641867 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_10bit " "Found entity 1: adder_subtractor_10bit" {  } { { "adder_subtractor_10bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_subtractor_10bit/adder_subtractor_10bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634992641867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634992641867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_subtractor_10bit " "Elaborating entity \"adder_subtractor_10bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634992641898 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 1 4 adder_subtractor_10bit.vhd(49) " "VHDL Incomplete Partial Association warning at adder_subtractor_10bit.vhd(49): port or argument \"S\" has 1/4 unassociated elements" {  } { { "adder_subtractor_10bit.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_subtractor_10bit/adder_subtractor_10bit.vhd" 49 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1634992641898 "|adder_subtractor_10bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_4bit adder_subtractor_4bit:adder1 " "Elaborating entity \"adder_subtractor_4bit\" for hierarchy \"adder_subtractor_4bit:adder1\"" {  } { { "adder_subtractor_10bit.vhd" "adder1" { Text "C:/Users/choug/fpgaProjects/adder_subtractor_10bit/adder_subtractor_10bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634992641898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634992642392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634992642675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634992642675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634992642706 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634992642706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634992642706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634992642706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634992642726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 20:37:22 2021 " "Processing ended: Sat Oct 23 20:37:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634992642726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634992642726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634992642726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634992642726 ""}
