\doxysubsubsection{RCCEx Exported Macros}
\label{group___r_c_c_ex___exported___macros}\index{RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+S1 clock (I2\+S1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S1\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+S1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the ADC interface clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c_ex___exported___macros_gab2ff47096d330f8909ea32e7374763ac} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}}
\index{\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_ADC\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the ADC interface clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the ADC digital interface clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLLADC}{p.}{group___r_c_c_ex___a_d_c___clock___source_ga8397af54fd2e5516534f48645d7ff272} PLL "{}\+P"{} (PLLADC) Clock selected as ADC clock \item \doxyref{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___a_d_c___clock___source_ga2c5e64b7af7f986894c430da219d1356} System Clock selected as ADC clock \item \doxyref{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___a_d_c___clock___source_ga67d9e1fa709ffb88b4fa82bbf75bc731} HSI Clock selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\label{group___r_c_c_ex___exported___macros_ga2ee9f1838a8450f949b548a06ed3bc58} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL})))}



Macro to get the ADC clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLLADC}{p.}{group___r_c_c_ex___a_d_c___clock___source_ga8397af54fd2e5516534f48645d7ff272} PLL "{}\+P"{} (PLLADC) Clock selected as ADC clock \item \doxyref{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___a_d_c___clock___source_ga2c5e64b7af7f986894c430da219d1356} System Clock selected as ADC clock \item \doxyref{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___a_d_c___clock___source_ga67d9e1fa709ffb88b4fa82bbf75bc731} HSI Clock selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\label{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL})))}



Macro to get the I2\+C1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7} HSI selected as I2\+C1 clock \item \doxyref{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f} System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\label{group___r_c_c_ex___exported___macros_gad5771140bc946caad161cdb1d85592b8} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2S1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2S1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2S1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2S1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_GET\_I2S1\_SOURCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL})))}



Macro to get the I2\+S1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___i2_s1___clock___source_ga6765ea04bb8a746b1a222411a8db127c} System Clock selected as I2\+S1 clock \item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+PLL}{p.}{group___r_c_c_ex___i2_s1___clock___source_gaf9b15b6c5681418687620089b47d155a} PLLP Clock selected as I2\+S1 clock \item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___i2_s1___clock___source_gad64e358e6c41f9fdb1429ee42a1d1f49} HSI Clock selected as I2\+S1 clock \item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+EXT}{p.}{group___r_c_c_ex___i2_s1___clock___source_gabd47afc352613b4925b1dd9946ebdb1a} External clock selected as I2\+S1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\label{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL})))}



Macro to get the USART1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK1}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5} PCLK1 selected as USART1 clock \item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28} HSI selected as USART1 clock \item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c} System Clock selected as USART1 clock \item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39} LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\label{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_I2C1\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C1 clock (I2\+C1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7} HSI selected as I2\+C1 clock \item \doxyref{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f} System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\label{group___r_c_c_ex___exported___macros_ga354fb4ac5c3495e40f2cc9ef88d8e317} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2S1\_CONFIG@{\_\_HAL\_RCC\_I2S1\_CONFIG}}
\index{\_\_HAL\_RCC\_I2S1\_CONFIG@{\_\_HAL\_RCC\_I2S1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_I2S1\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+S1 clock (I2\+S1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+S1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___i2_s1___clock___source_ga6765ea04bb8a746b1a222411a8db127c} System Clock selected as I2\+S1 clock \item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+PLL}{p.}{group___r_c_c_ex___i2_s1___clock___source_gaf9b15b6c5681418687620089b47d155a} PLLP Clock selected as I2\+S1 clock \item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___i2_s1___clock___source_gad64e358e6c41f9fdb1429ee42a1d1f49} HSI Clock selected as I2\+S1 clock \item \doxyref{RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+EXT}{p.}{group___r_c_c_ex___i2_s1___clock___source_gabd47afc352613b4925b1dd9946ebdb1a} External clock selected as I2\+S1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\label{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}}
\index{\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\_\_HAL\_RCC\_USART1\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART1 clock (USART1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK1}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5} PCLK1 selected as USART1 clock \item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28} HSI selected as USART1 clock \item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c} System Clock selected as USART1 clock \item \doxyref{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}{p.}{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39} LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
