#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 7
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 1
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_ExtVref */
#define ADC_ExtVref__0__DM__MASK 0xE00000u
#define ADC_ExtVref__0__DM__SHIFT 21
#define ADC_ExtVref__0__DR CYREG_PRT1_DR
#define ADC_ExtVref__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_ExtVref__0__HSIOM_MASK 0xF0000000u
#define ADC_ExtVref__0__HSIOM_SHIFT 28u
#define ADC_ExtVref__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_ExtVref__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_ExtVref__0__MASK 0x80u
#define ADC_ExtVref__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_ExtVref__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_ExtVref__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_ExtVref__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_ExtVref__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_ExtVref__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_ExtVref__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_ExtVref__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_ExtVref__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_ExtVref__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_ExtVref__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_ExtVref__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_ExtVref__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_ExtVref__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_ExtVref__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_ExtVref__0__PC CYREG_PRT1_PC
#define ADC_ExtVref__0__PC2 CYREG_PRT1_PC2
#define ADC_ExtVref__0__PORT 1u
#define ADC_ExtVref__0__PS CYREG_PRT1_PS
#define ADC_ExtVref__0__SHIFT 7
#define ADC_ExtVref__DR CYREG_PRT1_DR
#define ADC_ExtVref__INTCFG CYREG_PRT1_INTCFG
#define ADC_ExtVref__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_ExtVref__MASK 0x80u
#define ADC_ExtVref__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_ExtVref__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_ExtVref__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_ExtVref__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_ExtVref__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_ExtVref__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_ExtVref__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_ExtVref__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_ExtVref__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_ExtVref__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_ExtVref__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_ExtVref__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_ExtVref__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_ExtVref__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_ExtVref__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_ExtVref__PC CYREG_PRT1_PC
#define ADC_ExtVref__PC2 CYREG_PRT1_PC2
#define ADC_ExtVref__PORT 1u
#define ADC_ExtVref__PS CYREG_PRT1_PS
#define ADC_ExtVref__SHIFT 7

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_C01
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_C01

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_rx */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0
#define UART_rx__0__DR CYREG_PRT4_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_PRT4_PC
#define UART_rx__0__PC2 CYREG_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_PRT4_PS
#define UART_rx__0__SHIFT 0
#define UART_rx__DR CYREG_PRT4_DR
#define UART_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_PRT4_PC
#define UART_rx__PC2 CYREG_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_PRT4_PS
#define UART_rx__SHIFT 0

/* UART_SCB */
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A02
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A02

/* UART_tx */
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3
#define UART_tx__0__DR CYREG_PRT4_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_PRT4_PC
#define UART_tx__0__PC2 CYREG_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_PRT4_PS
#define UART_tx__0__SHIFT 1
#define UART_tx__DR CYREG_PRT4_DR
#define UART_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_PRT4_PC
#define UART_tx__PC2 CYREG_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_PRT4_PS
#define UART_tx__SHIFT 1

/* Pin_SW */
#define Pin_SW__0__DM__MASK 0xE00000u
#define Pin_SW__0__DM__SHIFT 21
#define Pin_SW__0__DR CYREG_PRT0_DR
#define Pin_SW__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_SW__0__HSIOM_MASK 0xF0000000u
#define Pin_SW__0__HSIOM_SHIFT 28u
#define Pin_SW__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_SW__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_SW__0__MASK 0x80u
#define Pin_SW__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SW__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SW__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SW__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SW__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SW__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SW__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SW__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SW__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SW__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SW__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SW__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SW__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SW__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SW__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SW__0__PC CYREG_PRT0_PC
#define Pin_SW__0__PC2 CYREG_PRT0_PC2
#define Pin_SW__0__PORT 0u
#define Pin_SW__0__PS CYREG_PRT0_PS
#define Pin_SW__0__SHIFT 7
#define Pin_SW__DR CYREG_PRT0_DR
#define Pin_SW__INTCFG CYREG_PRT0_INTCFG
#define Pin_SW__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_SW__MASK 0x80u
#define Pin_SW__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SW__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SW__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SW__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SW__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SW__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SW__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SW__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SW__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SW__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SW__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SW__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SW__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SW__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SW__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SW__PC CYREG_PRT0_PC
#define Pin_SW__PC2 CYREG_PRT0_PC2
#define Pin_SW__PORT 0u
#define Pin_SW__PS CYREG_PRT0_PS
#define Pin_SW__SHIFT 7

/* Opamp_1_cy_psoc4_abuf */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA0_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA0_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES0_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Opamp_2_cy_psoc4_abuf */
#define Opamp_2_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT 16
#define Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opamp_2_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opamp_2_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__INTR_SHIFT 1
#define Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA1_COMP_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA1_OFFSET_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES1_CTRL
#define Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* Pin_LED */
#define Pin_LED__0__DM__MASK 0xE00u
#define Pin_LED__0__DM__SHIFT 9
#define Pin_LED__0__DR CYREG_PRT4_DR
#define Pin_LED__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_LED__0__HSIOM_MASK 0x0000F000u
#define Pin_LED__0__HSIOM_SHIFT 12u
#define Pin_LED__0__INTCFG CYREG_PRT4_INTCFG
#define Pin_LED__0__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_LED__0__MASK 0x08u
#define Pin_LED__0__PC CYREG_PRT4_PC
#define Pin_LED__0__PC2 CYREG_PRT4_PC2
#define Pin_LED__0__PORT 4u
#define Pin_LED__0__PS CYREG_PRT4_PS
#define Pin_LED__0__SHIFT 3
#define Pin_LED__DR CYREG_PRT4_DR
#define Pin_LED__INTCFG CYREG_PRT4_INTCFG
#define Pin_LED__INTSTAT CYREG_PRT4_INTSTAT
#define Pin_LED__MASK 0x08u
#define Pin_LED__PC CYREG_PRT4_PC
#define Pin_LED__PC2 CYREG_PRT4_PC2
#define Pin_LED__PORT 4u
#define Pin_LED__PS CYREG_PRT4_PS
#define Pin_LED__SHIFT 3

/* PWM_Tune_cy_m0s8_tcpwm_1 */
#define PWM_Tune_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_Tune_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_Tune_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_Tune_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_Tune_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_Tune_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_Tune_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_Tune_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_Tune_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_Tune_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_Tune_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Pin_CMOD */
#define Pin_CMOD__0__DM__MASK 0x7000u
#define Pin_CMOD__0__DM__SHIFT 12
#define Pin_CMOD__0__DR CYREG_PRT0_DR
#define Pin_CMOD__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_CMOD__0__HSIOM_MASK 0x000F0000u
#define Pin_CMOD__0__HSIOM_SHIFT 16u
#define Pin_CMOD__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_CMOD__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_CMOD__0__MASK 0x10u
#define Pin_CMOD__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_CMOD__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_CMOD__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_CMOD__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_CMOD__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_CMOD__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_CMOD__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_CMOD__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_CMOD__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_CMOD__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_CMOD__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_CMOD__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_CMOD__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_CMOD__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_CMOD__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_CMOD__0__PC CYREG_PRT0_PC
#define Pin_CMOD__0__PC2 CYREG_PRT0_PC2
#define Pin_CMOD__0__PORT 0u
#define Pin_CMOD__0__PS CYREG_PRT0_PS
#define Pin_CMOD__0__SHIFT 4
#define Pin_CMOD__DR CYREG_PRT0_DR
#define Pin_CMOD__INTCFG CYREG_PRT0_INTCFG
#define Pin_CMOD__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_CMOD__MASK 0x10u
#define Pin_CMOD__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_CMOD__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_CMOD__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_CMOD__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_CMOD__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_CMOD__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_CMOD__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_CMOD__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_CMOD__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_CMOD__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_CMOD__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_CMOD__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_CMOD__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_CMOD__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_CMOD__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_CMOD__PC CYREG_PRT0_PC
#define Pin_CMOD__PC2 CYREG_PRT0_PC2
#define Pin_CMOD__PORT 0u
#define Pin_CMOD__PS CYREG_PRT0_PS
#define Pin_CMOD__SHIFT 4

/* Clock_12M */
#define Clock_12M__DIVIDER_MASK 0x0000FFFFu
#define Clock_12M__ENABLE CYREG_CLK_DIVIDER_B01
#define Clock_12M__ENABLE_MASK 0x80000000u
#define Clock_12M__MASK 0x80000000u
#define Clock_12M__REGISTER CYREG_CLK_DIVIDER_B01

/* Clock_ADC */
#define Clock_ADC__DIVIDER_MASK 0x0000FFFFu
#define Clock_ADC__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_ADC__ENABLE_MASK 0x80000000u
#define Clock_ADC__MASK 0x80000000u
#define Clock_ADC__REGISTER CYREG_CLK_DIVIDER_B00

/* Clock_MIX */
#define Clock_MIX__DIVIDER_MASK 0x0000FFFFu
#define Clock_MIX__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_MIX__ENABLE_MASK 0x80000000u
#define Clock_MIX__MASK 0x80000000u
#define Clock_MIX__REGISTER CYREG_CLK_DIVIDER_A00

/* Pin_CTANK */
#define Pin_CTANK__0__DM__MASK 0x38000u
#define Pin_CTANK__0__DM__SHIFT 15
#define Pin_CTANK__0__DR CYREG_PRT0_DR
#define Pin_CTANK__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_CTANK__0__HSIOM_MASK 0x00F00000u
#define Pin_CTANK__0__HSIOM_SHIFT 20u
#define Pin_CTANK__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_CTANK__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_CTANK__0__MASK 0x20u
#define Pin_CTANK__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_CTANK__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_CTANK__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_CTANK__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_CTANK__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_CTANK__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_CTANK__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_CTANK__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_CTANK__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_CTANK__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_CTANK__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_CTANK__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_CTANK__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_CTANK__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_CTANK__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_CTANK__0__PC CYREG_PRT0_PC
#define Pin_CTANK__0__PC2 CYREG_PRT0_PC2
#define Pin_CTANK__0__PORT 0u
#define Pin_CTANK__0__PS CYREG_PRT0_PS
#define Pin_CTANK__0__SHIFT 5
#define Pin_CTANK__DR CYREG_PRT0_DR
#define Pin_CTANK__INTCFG CYREG_PRT0_INTCFG
#define Pin_CTANK__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_CTANK__MASK 0x20u
#define Pin_CTANK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_CTANK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_CTANK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_CTANK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_CTANK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_CTANK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_CTANK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_CTANK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_CTANK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_CTANK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_CTANK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_CTANK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_CTANK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_CTANK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_CTANK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_CTANK__PC CYREG_PRT0_PC
#define Pin_CTANK__PC2 CYREG_PRT0_PC2
#define Pin_CTANK__PORT 0u
#define Pin_CTANK__PS CYREG_PRT0_PS
#define Pin_CTANK__SHIFT 5

/* Pin_Gain1 */
#define Pin_Gain1__0__DM__MASK 0xE00u
#define Pin_Gain1__0__DM__SHIFT 9
#define Pin_Gain1__0__DR CYREG_PRT0_DR
#define Pin_Gain1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_Gain1__0__HSIOM_MASK 0x0000F000u
#define Pin_Gain1__0__HSIOM_SHIFT 12u
#define Pin_Gain1__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_Gain1__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Gain1__0__MASK 0x08u
#define Pin_Gain1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_Gain1__0__OUT_SEL_SHIFT 6u
#define Pin_Gain1__0__OUT_SEL_VAL 0u
#define Pin_Gain1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Gain1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Gain1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Gain1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Gain1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Gain1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Gain1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Gain1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Gain1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Gain1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Gain1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Gain1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Gain1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Gain1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Gain1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Gain1__0__PC CYREG_PRT0_PC
#define Pin_Gain1__0__PC2 CYREG_PRT0_PC2
#define Pin_Gain1__0__PORT 0u
#define Pin_Gain1__0__PS CYREG_PRT0_PS
#define Pin_Gain1__0__SHIFT 3
#define Pin_Gain1__DR CYREG_PRT0_DR
#define Pin_Gain1__INTCFG CYREG_PRT0_INTCFG
#define Pin_Gain1__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Gain1__MASK 0x08u
#define Pin_Gain1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Gain1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Gain1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Gain1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Gain1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Gain1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Gain1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Gain1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Gain1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Gain1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Gain1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Gain1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Gain1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Gain1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Gain1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Gain1__PC CYREG_PRT0_PC
#define Pin_Gain1__PC2 CYREG_PRT0_PC2
#define Pin_Gain1__PORT 0u
#define Pin_Gain1__PS CYREG_PRT0_PS
#define Pin_Gain1__SHIFT 3

/* Pin_Gain2 */
#define Pin_Gain2__0__DM__MASK 0x1C0u
#define Pin_Gain2__0__DM__SHIFT 6
#define Pin_Gain2__0__DR CYREG_PRT0_DR
#define Pin_Gain2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_Gain2__0__HSIOM_MASK 0x00000F00u
#define Pin_Gain2__0__HSIOM_SHIFT 8u
#define Pin_Gain2__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_Gain2__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Gain2__0__MASK 0x04u
#define Pin_Gain2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_Gain2__0__OUT_SEL_SHIFT 4u
#define Pin_Gain2__0__OUT_SEL_VAL 0u
#define Pin_Gain2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Gain2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Gain2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Gain2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Gain2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Gain2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Gain2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Gain2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Gain2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Gain2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Gain2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Gain2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Gain2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Gain2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Gain2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Gain2__0__PC CYREG_PRT0_PC
#define Pin_Gain2__0__PC2 CYREG_PRT0_PC2
#define Pin_Gain2__0__PORT 0u
#define Pin_Gain2__0__PS CYREG_PRT0_PS
#define Pin_Gain2__0__SHIFT 2
#define Pin_Gain2__DR CYREG_PRT0_DR
#define Pin_Gain2__INTCFG CYREG_PRT0_INTCFG
#define Pin_Gain2__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Gain2__MASK 0x04u
#define Pin_Gain2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Gain2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Gain2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Gain2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Gain2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Gain2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Gain2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Gain2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Gain2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Gain2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Gain2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Gain2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Gain2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Gain2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Gain2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Gain2__PC CYREG_PRT0_PC
#define Pin_Gain2__PC2 CYREG_PRT0_PC2
#define Pin_Gain2__PORT 0u
#define Pin_Gain2__PS CYREG_PRT0_PS
#define Pin_Gain2__SHIFT 2

/* Pin_BandSel */
#define Pin_BandSel__0__DM__MASK 0xE00000u
#define Pin_BandSel__0__DM__SHIFT 21
#define Pin_BandSel__0__DR CYREG_PRT2_DR
#define Pin_BandSel__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_BandSel__0__HSIOM_MASK 0xF0000000u
#define Pin_BandSel__0__HSIOM_SHIFT 28u
#define Pin_BandSel__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_BandSel__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_BandSel__0__MASK 0x80u
#define Pin_BandSel__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Pin_BandSel__0__OUT_SEL_SHIFT 14u
#define Pin_BandSel__0__OUT_SEL_VAL 2u
#define Pin_BandSel__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_BandSel__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_BandSel__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_BandSel__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_BandSel__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_BandSel__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_BandSel__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_BandSel__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_BandSel__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_BandSel__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_BandSel__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_BandSel__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_BandSel__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_BandSel__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_BandSel__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_BandSel__0__PC CYREG_PRT2_PC
#define Pin_BandSel__0__PC2 CYREG_PRT2_PC2
#define Pin_BandSel__0__PORT 2u
#define Pin_BandSel__0__PS CYREG_PRT2_PS
#define Pin_BandSel__0__SHIFT 7
#define Pin_BandSel__DR CYREG_PRT2_DR
#define Pin_BandSel__INTCFG CYREG_PRT2_INTCFG
#define Pin_BandSel__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_BandSel__MASK 0x80u
#define Pin_BandSel__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_BandSel__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_BandSel__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_BandSel__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_BandSel__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_BandSel__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_BandSel__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_BandSel__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_BandSel__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_BandSel__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_BandSel__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_BandSel__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_BandSel__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_BandSel__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_BandSel__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_BandSel__PC CYREG_PRT2_PC
#define Pin_BandSel__PC2 CYREG_PRT2_PC2
#define Pin_BandSel__PORT 2u
#define Pin_BandSel__PS CYREG_PRT2_PS
#define Pin_BandSel__SHIFT 7

/* Pin_Opamp1M */
#define Pin_Opamp1M__0__DM__MASK 0x38u
#define Pin_Opamp1M__0__DM__SHIFT 3
#define Pin_Opamp1M__0__DR CYREG_PRT1_DR
#define Pin_Opamp1M__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp1M__0__HSIOM_MASK 0x000000F0u
#define Pin_Opamp1M__0__HSIOM_SHIFT 4u
#define Pin_Opamp1M__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp1M__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp1M__0__MASK 0x02u
#define Pin_Opamp1M__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_Opamp1M__0__OUT_SEL_SHIFT 2u
#define Pin_Opamp1M__0__OUT_SEL_VAL 2u
#define Pin_Opamp1M__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp1M__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp1M__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp1M__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp1M__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp1M__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp1M__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp1M__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp1M__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp1M__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp1M__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp1M__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp1M__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp1M__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp1M__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp1M__0__PC CYREG_PRT1_PC
#define Pin_Opamp1M__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp1M__0__PORT 1u
#define Pin_Opamp1M__0__PS CYREG_PRT1_PS
#define Pin_Opamp1M__0__SHIFT 1
#define Pin_Opamp1M__DR CYREG_PRT1_DR
#define Pin_Opamp1M__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp1M__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp1M__MASK 0x02u
#define Pin_Opamp1M__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp1M__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp1M__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp1M__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp1M__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp1M__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp1M__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp1M__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp1M__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp1M__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp1M__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp1M__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp1M__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp1M__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp1M__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp1M__PC CYREG_PRT1_PC
#define Pin_Opamp1M__PC2 CYREG_PRT1_PC2
#define Pin_Opamp1M__PORT 1u
#define Pin_Opamp1M__PS CYREG_PRT1_PS
#define Pin_Opamp1M__SHIFT 1

/* Pin_Opamp1P */
#define Pin_Opamp1P__0__DM__MASK 0x07u
#define Pin_Opamp1P__0__DM__SHIFT 0
#define Pin_Opamp1P__0__DR CYREG_PRT1_DR
#define Pin_Opamp1P__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp1P__0__HSIOM_MASK 0x0000000Fu
#define Pin_Opamp1P__0__HSIOM_SHIFT 0u
#define Pin_Opamp1P__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp1P__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp1P__0__MASK 0x01u
#define Pin_Opamp1P__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_Opamp1P__0__OUT_SEL_SHIFT 0u
#define Pin_Opamp1P__0__OUT_SEL_VAL 0u
#define Pin_Opamp1P__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp1P__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp1P__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp1P__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp1P__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp1P__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp1P__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp1P__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp1P__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp1P__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp1P__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp1P__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp1P__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp1P__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp1P__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp1P__0__PC CYREG_PRT1_PC
#define Pin_Opamp1P__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp1P__0__PORT 1u
#define Pin_Opamp1P__0__PS CYREG_PRT1_PS
#define Pin_Opamp1P__0__SHIFT 0
#define Pin_Opamp1P__DR CYREG_PRT1_DR
#define Pin_Opamp1P__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp1P__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp1P__MASK 0x01u
#define Pin_Opamp1P__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp1P__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp1P__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp1P__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp1P__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp1P__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp1P__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp1P__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp1P__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp1P__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp1P__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp1P__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp1P__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp1P__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp1P__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp1P__PC CYREG_PRT1_PC
#define Pin_Opamp1P__PC2 CYREG_PRT1_PC2
#define Pin_Opamp1P__PORT 1u
#define Pin_Opamp1P__PS CYREG_PRT1_PS
#define Pin_Opamp1P__SHIFT 0

/* Pin_Opamp2M */
#define Pin_Opamp2M__0__DM__MASK 0x7000u
#define Pin_Opamp2M__0__DM__SHIFT 12
#define Pin_Opamp2M__0__DR CYREG_PRT1_DR
#define Pin_Opamp2M__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp2M__0__HSIOM_MASK 0x000F0000u
#define Pin_Opamp2M__0__HSIOM_SHIFT 16u
#define Pin_Opamp2M__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp2M__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp2M__0__MASK 0x10u
#define Pin_Opamp2M__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_Opamp2M__0__OUT_SEL_SHIFT 8u
#define Pin_Opamp2M__0__OUT_SEL_VAL 2u
#define Pin_Opamp2M__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp2M__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp2M__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp2M__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp2M__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp2M__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp2M__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp2M__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp2M__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp2M__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp2M__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp2M__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp2M__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp2M__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp2M__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp2M__0__PC CYREG_PRT1_PC
#define Pin_Opamp2M__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp2M__0__PORT 1u
#define Pin_Opamp2M__0__PS CYREG_PRT1_PS
#define Pin_Opamp2M__0__SHIFT 4
#define Pin_Opamp2M__DR CYREG_PRT1_DR
#define Pin_Opamp2M__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp2M__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp2M__MASK 0x10u
#define Pin_Opamp2M__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp2M__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp2M__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp2M__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp2M__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp2M__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp2M__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp2M__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp2M__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp2M__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp2M__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp2M__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp2M__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp2M__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp2M__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp2M__PC CYREG_PRT1_PC
#define Pin_Opamp2M__PC2 CYREG_PRT1_PC2
#define Pin_Opamp2M__PORT 1u
#define Pin_Opamp2M__PS CYREG_PRT1_PS
#define Pin_Opamp2M__SHIFT 4

/* Pin_Opamp2P */
#define Pin_Opamp2P__0__DM__MASK 0x38000u
#define Pin_Opamp2P__0__DM__SHIFT 15
#define Pin_Opamp2P__0__DR CYREG_PRT1_DR
#define Pin_Opamp2P__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp2P__0__HSIOM_MASK 0x00F00000u
#define Pin_Opamp2P__0__HSIOM_SHIFT 20u
#define Pin_Opamp2P__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp2P__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp2P__0__MASK 0x20u
#define Pin_Opamp2P__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp2P__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp2P__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp2P__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp2P__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp2P__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp2P__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp2P__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp2P__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp2P__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp2P__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp2P__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp2P__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp2P__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp2P__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp2P__0__PC CYREG_PRT1_PC
#define Pin_Opamp2P__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp2P__0__PORT 1u
#define Pin_Opamp2P__0__PS CYREG_PRT1_PS
#define Pin_Opamp2P__0__SHIFT 5
#define Pin_Opamp2P__DR CYREG_PRT1_DR
#define Pin_Opamp2P__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp2P__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp2P__MASK 0x20u
#define Pin_Opamp2P__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp2P__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp2P__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp2P__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp2P__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp2P__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp2P__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp2P__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp2P__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp2P__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp2P__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp2P__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp2P__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp2P__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp2P__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp2P__PC CYREG_PRT1_PC
#define Pin_Opamp2P__PC2 CYREG_PRT1_PC2
#define Pin_Opamp2P__PORT 1u
#define Pin_Opamp2P__PS CYREG_PRT1_PS
#define Pin_Opamp2P__SHIFT 5

/* Pin_BandSel2 */
#define Pin_BandSel2__0__DM__MASK 0x1C0000u
#define Pin_BandSel2__0__DM__SHIFT 18
#define Pin_BandSel2__0__DR CYREG_PRT2_DR
#define Pin_BandSel2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_BandSel2__0__HSIOM_MASK 0x0F000000u
#define Pin_BandSel2__0__HSIOM_SHIFT 24u
#define Pin_BandSel2__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_BandSel2__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_BandSel2__0__MASK 0x40u
#define Pin_BandSel2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Pin_BandSel2__0__OUT_SEL_SHIFT 12u
#define Pin_BandSel2__0__OUT_SEL_VAL 2u
#define Pin_BandSel2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_BandSel2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_BandSel2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_BandSel2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_BandSel2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_BandSel2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_BandSel2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_BandSel2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_BandSel2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_BandSel2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_BandSel2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_BandSel2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_BandSel2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_BandSel2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_BandSel2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_BandSel2__0__PC CYREG_PRT2_PC
#define Pin_BandSel2__0__PC2 CYREG_PRT2_PC2
#define Pin_BandSel2__0__PORT 2u
#define Pin_BandSel2__0__PS CYREG_PRT2_PS
#define Pin_BandSel2__0__SHIFT 6
#define Pin_BandSel2__DR CYREG_PRT2_DR
#define Pin_BandSel2__INTCFG CYREG_PRT2_INTCFG
#define Pin_BandSel2__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_BandSel2__MASK 0x40u
#define Pin_BandSel2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_BandSel2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_BandSel2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_BandSel2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_BandSel2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_BandSel2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_BandSel2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_BandSel2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_BandSel2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_BandSel2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_BandSel2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_BandSel2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_BandSel2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_BandSel2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_BandSel2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_BandSel2__PC CYREG_PRT2_PC
#define Pin_BandSel2__PC2 CYREG_PRT2_PC2
#define Pin_BandSel2__PORT 2u
#define Pin_BandSel2__PS CYREG_PRT2_PS
#define Pin_BandSel2__SHIFT 6

/* Pin_PWM_VRef */
#define Pin_PWM_VRef__0__DM__MASK 0x07u
#define Pin_PWM_VRef__0__DM__SHIFT 0
#define Pin_PWM_VRef__0__DR CYREG_PRT3_DR
#define Pin_PWM_VRef__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_PWM_VRef__0__HSIOM_MASK 0x0000000Fu
#define Pin_PWM_VRef__0__HSIOM_SHIFT 0u
#define Pin_PWM_VRef__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_PWM_VRef__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_PWM_VRef__0__MASK 0x01u
#define Pin_PWM_VRef__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_PWM_VRef__0__OUT_SEL_SHIFT 0u
#define Pin_PWM_VRef__0__OUT_SEL_VAL 3u
#define Pin_PWM_VRef__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_PWM_VRef__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_PWM_VRef__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_PWM_VRef__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_PWM_VRef__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_PWM_VRef__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_PWM_VRef__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_PWM_VRef__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_PWM_VRef__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_PWM_VRef__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_PWM_VRef__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_PWM_VRef__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_PWM_VRef__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_PWM_VRef__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_PWM_VRef__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_PWM_VRef__0__PC CYREG_PRT3_PC
#define Pin_PWM_VRef__0__PC2 CYREG_PRT3_PC2
#define Pin_PWM_VRef__0__PORT 3u
#define Pin_PWM_VRef__0__PS CYREG_PRT3_PS
#define Pin_PWM_VRef__0__SHIFT 0
#define Pin_PWM_VRef__DR CYREG_PRT3_DR
#define Pin_PWM_VRef__INTCFG CYREG_PRT3_INTCFG
#define Pin_PWM_VRef__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_PWM_VRef__MASK 0x01u
#define Pin_PWM_VRef__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_PWM_VRef__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_PWM_VRef__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_PWM_VRef__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_PWM_VRef__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_PWM_VRef__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_PWM_VRef__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_PWM_VRef__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_PWM_VRef__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_PWM_VRef__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_PWM_VRef__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_PWM_VRef__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_PWM_VRef__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_PWM_VRef__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_PWM_VRef__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_PWM_VRef__PC CYREG_PRT3_PC
#define Pin_PWM_VRef__PC2 CYREG_PRT3_PC2
#define Pin_PWM_VRef__PORT 3u
#define Pin_PWM_VRef__PS CYREG_PRT3_PS
#define Pin_PWM_VRef__SHIFT 0

/* Clock_PWMTune */
#define Clock_PWMTune__DIVIDER_MASK 0x0000FFFFu
#define Clock_PWMTune__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_PWMTune__ENABLE_MASK 0x80000000u
#define Clock_PWMTune__MASK 0x80000000u
#define Clock_PWMTune__REGISTER CYREG_CLK_DIVIDER_C00

/* Pin_ADCin_JJY */
#define Pin_ADCin_JJY__0__DM__MASK 0x07u
#define Pin_ADCin_JJY__0__DM__SHIFT 0
#define Pin_ADCin_JJY__0__DR CYREG_PRT2_DR
#define Pin_ADCin_JJY__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_ADCin_JJY__0__HSIOM_MASK 0x0000000Fu
#define Pin_ADCin_JJY__0__HSIOM_SHIFT 0u
#define Pin_ADCin_JJY__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADCin_JJY__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADCin_JJY__0__MASK 0x01u
#define Pin_ADCin_JJY__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADCin_JJY__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADCin_JJY__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADCin_JJY__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADCin_JJY__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADCin_JJY__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADCin_JJY__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADCin_JJY__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADCin_JJY__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADCin_JJY__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADCin_JJY__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADCin_JJY__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADCin_JJY__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADCin_JJY__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADCin_JJY__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADCin_JJY__0__PC CYREG_PRT2_PC
#define Pin_ADCin_JJY__0__PC2 CYREG_PRT2_PC2
#define Pin_ADCin_JJY__0__PORT 2u
#define Pin_ADCin_JJY__0__PS CYREG_PRT2_PS
#define Pin_ADCin_JJY__0__SHIFT 0
#define Pin_ADCin_JJY__DR CYREG_PRT2_DR
#define Pin_ADCin_JJY__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADCin_JJY__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADCin_JJY__MASK 0x01u
#define Pin_ADCin_JJY__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADCin_JJY__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADCin_JJY__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADCin_JJY__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADCin_JJY__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADCin_JJY__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADCin_JJY__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADCin_JJY__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADCin_JJY__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADCin_JJY__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADCin_JJY__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADCin_JJY__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADCin_JJY__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADCin_JJY__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADCin_JJY__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADCin_JJY__PC CYREG_PRT2_PC
#define Pin_ADCin_JJY__PC2 CYREG_PRT2_PC2
#define Pin_ADCin_JJY__PORT 2u
#define Pin_ADCin_JJY__PS CYREG_PRT2_PS
#define Pin_ADCin_JJY__SHIFT 0

/* Pin_ADCin_Lux */
#define Pin_ADCin_Lux__0__DM__MASK 0x38u
#define Pin_ADCin_Lux__0__DM__SHIFT 3
#define Pin_ADCin_Lux__0__DR CYREG_PRT2_DR
#define Pin_ADCin_Lux__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_ADCin_Lux__0__HSIOM_MASK 0x000000F0u
#define Pin_ADCin_Lux__0__HSIOM_SHIFT 4u
#define Pin_ADCin_Lux__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADCin_Lux__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADCin_Lux__0__MASK 0x02u
#define Pin_ADCin_Lux__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADCin_Lux__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADCin_Lux__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADCin_Lux__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADCin_Lux__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADCin_Lux__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADCin_Lux__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADCin_Lux__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADCin_Lux__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADCin_Lux__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADCin_Lux__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADCin_Lux__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADCin_Lux__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADCin_Lux__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADCin_Lux__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADCin_Lux__0__PC CYREG_PRT2_PC
#define Pin_ADCin_Lux__0__PC2 CYREG_PRT2_PC2
#define Pin_ADCin_Lux__0__PORT 2u
#define Pin_ADCin_Lux__0__PS CYREG_PRT2_PS
#define Pin_ADCin_Lux__0__SHIFT 1
#define Pin_ADCin_Lux__DR CYREG_PRT2_DR
#define Pin_ADCin_Lux__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADCin_Lux__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADCin_Lux__MASK 0x02u
#define Pin_ADCin_Lux__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADCin_Lux__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADCin_Lux__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADCin_Lux__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADCin_Lux__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADCin_Lux__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADCin_Lux__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADCin_Lux__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADCin_Lux__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADCin_Lux__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADCin_Lux__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADCin_Lux__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADCin_Lux__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADCin_Lux__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADCin_Lux__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADCin_Lux__PC CYREG_PRT2_PC
#define Pin_ADCin_Lux__PC2 CYREG_PRT2_PC2
#define Pin_ADCin_Lux__PORT 2u
#define Pin_ADCin_Lux__PS CYREG_PRT2_PS
#define Pin_ADCin_Lux__SHIFT 1

/* Pin_Opamp1Out */
#define Pin_Opamp1Out__0__DM__MASK 0x1C0u
#define Pin_Opamp1Out__0__DM__SHIFT 6
#define Pin_Opamp1Out__0__DR CYREG_PRT1_DR
#define Pin_Opamp1Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp1Out__0__HSIOM_MASK 0x00000F00u
#define Pin_Opamp1Out__0__HSIOM_SHIFT 8u
#define Pin_Opamp1Out__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp1Out__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp1Out__0__MASK 0x04u
#define Pin_Opamp1Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp1Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp1Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp1Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp1Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp1Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp1Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp1Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp1Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp1Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp1Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp1Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp1Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp1Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp1Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp1Out__0__PC CYREG_PRT1_PC
#define Pin_Opamp1Out__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp1Out__0__PORT 1u
#define Pin_Opamp1Out__0__PS CYREG_PRT1_PS
#define Pin_Opamp1Out__0__SHIFT 2
#define Pin_Opamp1Out__DR CYREG_PRT1_DR
#define Pin_Opamp1Out__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp1Out__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp1Out__MASK 0x04u
#define Pin_Opamp1Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp1Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp1Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp1Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp1Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp1Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp1Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp1Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp1Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp1Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp1Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp1Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp1Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp1Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp1Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp1Out__PC CYREG_PRT1_PC
#define Pin_Opamp1Out__PC2 CYREG_PRT1_PC2
#define Pin_Opamp1Out__PORT 1u
#define Pin_Opamp1Out__PS CYREG_PRT1_PS
#define Pin_Opamp1Out__SHIFT 2

/* Pin_Opamp2Out */
#define Pin_Opamp2Out__0__DM__MASK 0xE00u
#define Pin_Opamp2Out__0__DM__SHIFT 9
#define Pin_Opamp2Out__0__DR CYREG_PRT1_DR
#define Pin_Opamp2Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp2Out__0__HSIOM_MASK 0x0000F000u
#define Pin_Opamp2Out__0__HSIOM_SHIFT 12u
#define Pin_Opamp2Out__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp2Out__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp2Out__0__MASK 0x08u
#define Pin_Opamp2Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp2Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp2Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp2Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp2Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp2Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp2Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp2Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp2Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp2Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp2Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp2Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp2Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp2Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp2Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp2Out__0__PC CYREG_PRT1_PC
#define Pin_Opamp2Out__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp2Out__0__PORT 1u
#define Pin_Opamp2Out__0__PS CYREG_PRT1_PS
#define Pin_Opamp2Out__0__SHIFT 3
#define Pin_Opamp2Out__DR CYREG_PRT1_DR
#define Pin_Opamp2Out__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp2Out__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp2Out__MASK 0x08u
#define Pin_Opamp2Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp2Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp2Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp2Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp2Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp2Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp2Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp2Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp2Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp2Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp2Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp2Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp2Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp2Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp2Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp2Out__PC CYREG_PRT1_PC
#define Pin_Opamp2Out__PC2 CYREG_PRT1_PC2
#define Pin_Opamp2Out__PORT 1u
#define Pin_Opamp2Out__PS CYREG_PRT1_PS
#define Pin_Opamp2Out__SHIFT 3

/* Clock_Franklin */
#define Clock_Franklin__DIVIDER_MASK 0x0000FFFFu
#define Clock_Franklin__ENABLE CYREG_CLK_DIVIDER_A01
#define Clock_Franklin__ENABLE_MASK 0x80000000u
#define Clock_Franklin__MASK 0x80000000u
#define Clock_Franklin__REGISTER CYREG_CLK_DIVIDER_A01

/* Pin_ADCin_Temp */
#define Pin_ADCin_Temp__0__DM__MASK 0x1C0u
#define Pin_ADCin_Temp__0__DM__SHIFT 6
#define Pin_ADCin_Temp__0__DR CYREG_PRT2_DR
#define Pin_ADCin_Temp__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_ADCin_Temp__0__HSIOM_MASK 0x00000F00u
#define Pin_ADCin_Temp__0__HSIOM_SHIFT 8u
#define Pin_ADCin_Temp__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADCin_Temp__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADCin_Temp__0__MASK 0x04u
#define Pin_ADCin_Temp__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADCin_Temp__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADCin_Temp__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADCin_Temp__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADCin_Temp__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADCin_Temp__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADCin_Temp__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADCin_Temp__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADCin_Temp__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADCin_Temp__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADCin_Temp__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADCin_Temp__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADCin_Temp__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADCin_Temp__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADCin_Temp__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADCin_Temp__0__PC CYREG_PRT2_PC
#define Pin_ADCin_Temp__0__PC2 CYREG_PRT2_PC2
#define Pin_ADCin_Temp__0__PORT 2u
#define Pin_ADCin_Temp__0__PS CYREG_PRT2_PS
#define Pin_ADCin_Temp__0__SHIFT 2
#define Pin_ADCin_Temp__DR CYREG_PRT2_DR
#define Pin_ADCin_Temp__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADCin_Temp__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADCin_Temp__MASK 0x04u
#define Pin_ADCin_Temp__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADCin_Temp__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADCin_Temp__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADCin_Temp__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADCin_Temp__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADCin_Temp__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADCin_Temp__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADCin_Temp__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADCin_Temp__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADCin_Temp__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADCin_Temp__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADCin_Temp__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADCin_Temp__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADCin_Temp__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADCin_Temp__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADCin_Temp__PC CYREG_PRT2_PC
#define Pin_ADCin_Temp__PC2 CYREG_PRT2_PC2
#define Pin_ADCin_Temp__PORT 2u
#define Pin_ADCin_Temp__PS CYREG_PRT2_PS
#define Pin_ADCin_Temp__SHIFT 2

/* Pin_FranklinFB */
#define Pin_FranklinFB__0__DM__MASK 0xE00u
#define Pin_FranklinFB__0__DM__SHIFT 9
#define Pin_FranklinFB__0__DR CYREG_PRT2_DR
#define Pin_FranklinFB__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_FranklinFB__0__HSIOM_MASK 0x0000F000u
#define Pin_FranklinFB__0__HSIOM_SHIFT 12u
#define Pin_FranklinFB__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_FranklinFB__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_FranklinFB__0__MASK 0x08u
#define Pin_FranklinFB__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Pin_FranklinFB__0__OUT_SEL_SHIFT 6u
#define Pin_FranklinFB__0__OUT_SEL_VAL 3u
#define Pin_FranklinFB__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_FranklinFB__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_FranklinFB__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_FranklinFB__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_FranklinFB__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_FranklinFB__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_FranklinFB__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_FranklinFB__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_FranklinFB__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_FranklinFB__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_FranklinFB__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_FranklinFB__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_FranklinFB__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_FranklinFB__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_FranklinFB__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_FranklinFB__0__PC CYREG_PRT2_PC
#define Pin_FranklinFB__0__PC2 CYREG_PRT2_PC2
#define Pin_FranklinFB__0__PORT 2u
#define Pin_FranklinFB__0__PS CYREG_PRT2_PS
#define Pin_FranklinFB__0__SHIFT 3
#define Pin_FranklinFB__DR CYREG_PRT2_DR
#define Pin_FranklinFB__INTCFG CYREG_PRT2_INTCFG
#define Pin_FranklinFB__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_FranklinFB__MASK 0x08u
#define Pin_FranklinFB__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_FranklinFB__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_FranklinFB__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_FranklinFB__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_FranklinFB__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_FranklinFB__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_FranklinFB__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_FranklinFB__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_FranklinFB__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_FranklinFB__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_FranklinFB__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_FranklinFB__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_FranklinFB__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_FranklinFB__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_FranklinFB__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_FranklinFB__PC CYREG_PRT2_PC
#define Pin_FranklinFB__PC2 CYREG_PRT2_PC2
#define Pin_FranklinFB__PORT 2u
#define Pin_FranklinFB__PS CYREG_PRT2_PS
#define Pin_FranklinFB__SHIFT 3

/* Pin_TunePWMOut */
#define Pin_TunePWMOut__0__DM__MASK 0x38u
#define Pin_TunePWMOut__0__DM__SHIFT 3
#define Pin_TunePWMOut__0__DR CYREG_PRT3_DR
#define Pin_TunePWMOut__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_TunePWMOut__0__HSIOM_MASK 0x000000F0u
#define Pin_TunePWMOut__0__HSIOM_SHIFT 4u
#define Pin_TunePWMOut__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_TunePWMOut__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_TunePWMOut__0__MASK 0x02u
#define Pin_TunePWMOut__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_TunePWMOut__0__OUT_SEL_SHIFT 2u
#define Pin_TunePWMOut__0__OUT_SEL_VAL 1u
#define Pin_TunePWMOut__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_TunePWMOut__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_TunePWMOut__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_TunePWMOut__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_TunePWMOut__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_TunePWMOut__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_TunePWMOut__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_TunePWMOut__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_TunePWMOut__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_TunePWMOut__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_TunePWMOut__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_TunePWMOut__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_TunePWMOut__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_TunePWMOut__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_TunePWMOut__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_TunePWMOut__0__PC CYREG_PRT3_PC
#define Pin_TunePWMOut__0__PC2 CYREG_PRT3_PC2
#define Pin_TunePWMOut__0__PORT 3u
#define Pin_TunePWMOut__0__PS CYREG_PRT3_PS
#define Pin_TunePWMOut__0__SHIFT 1
#define Pin_TunePWMOut__DR CYREG_PRT3_DR
#define Pin_TunePWMOut__INTCFG CYREG_PRT3_INTCFG
#define Pin_TunePWMOut__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_TunePWMOut__MASK 0x02u
#define Pin_TunePWMOut__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_TunePWMOut__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_TunePWMOut__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_TunePWMOut__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_TunePWMOut__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_TunePWMOut__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_TunePWMOut__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_TunePWMOut__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_TunePWMOut__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_TunePWMOut__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_TunePWMOut__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_TunePWMOut__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_TunePWMOut__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_TunePWMOut__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_TunePWMOut__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_TunePWMOut__PC CYREG_PRT3_PC
#define Pin_TunePWMOut__PC2 CYREG_PRT3_PC2
#define Pin_TunePWMOut__PORT 3u
#define Pin_TunePWMOut__PS CYREG_PRT3_PS
#define Pin_TunePWMOut__SHIFT 1

/* Timer_Franklin_cy_m0s8_tcpwm_1 */
#define Timer_Franklin_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_Franklin_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_Franklin_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_Franklin_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_Franklin_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_Franklin_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_Franklin_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_Franklin_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_Franklin_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_Franklin_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_Franklin_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_Franklin_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_Franklin_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_Franklin_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* LPComp_Franklin_cy_psoc4_lpcomp_1 */
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 0
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 0
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 0
#define LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 1u
#define LPComp_Franklin_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM1
#define LPComp_Franklin_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM2

/* Clock_AntennaAux */
#define Clock_AntennaAux__DIVIDER_MASK 0x0000FFFFu
#define Clock_AntennaAux__ENABLE CYREG_CLK_DIVIDER_B02
#define Clock_AntennaAux__ENABLE_MASK 0x80000000u
#define Clock_AntennaAux__MASK 0x80000000u
#define Clock_AntennaAux__REGISTER CYREG_CLK_DIVIDER_B02

/* Pin_AntennaAuxOut */
#define Pin_AntennaAuxOut__0__DM__MASK 0x38000u
#define Pin_AntennaAuxOut__0__DM__SHIFT 15
#define Pin_AntennaAuxOut__0__DR CYREG_PRT3_DR
#define Pin_AntennaAuxOut__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_AntennaAuxOut__0__HSIOM_MASK 0x00F00000u
#define Pin_AntennaAuxOut__0__HSIOM_SHIFT 20u
#define Pin_AntennaAuxOut__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_AntennaAuxOut__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_AntennaAuxOut__0__MASK 0x20u
#define Pin_AntennaAuxOut__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_AntennaAuxOut__0__OUT_SEL_SHIFT 10u
#define Pin_AntennaAuxOut__0__OUT_SEL_VAL 2u
#define Pin_AntennaAuxOut__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_AntennaAuxOut__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_AntennaAuxOut__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_AntennaAuxOut__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_AntennaAuxOut__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_AntennaAuxOut__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_AntennaAuxOut__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_AntennaAuxOut__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_AntennaAuxOut__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_AntennaAuxOut__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_AntennaAuxOut__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_AntennaAuxOut__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_AntennaAuxOut__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_AntennaAuxOut__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_AntennaAuxOut__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_AntennaAuxOut__0__PC CYREG_PRT3_PC
#define Pin_AntennaAuxOut__0__PC2 CYREG_PRT3_PC2
#define Pin_AntennaAuxOut__0__PORT 3u
#define Pin_AntennaAuxOut__0__PS CYREG_PRT3_PS
#define Pin_AntennaAuxOut__0__SHIFT 5
#define Pin_AntennaAuxOut__DR CYREG_PRT3_DR
#define Pin_AntennaAuxOut__INTCFG CYREG_PRT3_INTCFG
#define Pin_AntennaAuxOut__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_AntennaAuxOut__MASK 0x20u
#define Pin_AntennaAuxOut__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_AntennaAuxOut__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_AntennaAuxOut__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_AntennaAuxOut__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_AntennaAuxOut__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_AntennaAuxOut__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_AntennaAuxOut__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_AntennaAuxOut__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_AntennaAuxOut__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_AntennaAuxOut__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_AntennaAuxOut__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_AntennaAuxOut__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_AntennaAuxOut__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_AntennaAuxOut__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_AntennaAuxOut__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_AntennaAuxOut__PC CYREG_PRT3_PC
#define Pin_AntennaAuxOut__PC2 CYREG_PRT3_PC2
#define Pin_AntennaAuxOut__PORT 3u
#define Pin_AntennaAuxOut__PS CYREG_PRT3_PS
#define Pin_AntennaAuxOut__SHIFT 5

/* Pin_FranklinComp_VRef */
#define Pin_FranklinComp_VRef__0__DM__MASK 0x38u
#define Pin_FranklinComp_VRef__0__DM__SHIFT 3
#define Pin_FranklinComp_VRef__0__DR CYREG_PRT0_DR
#define Pin_FranklinComp_VRef__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_FranklinComp_VRef__0__HSIOM_MASK 0x000000F0u
#define Pin_FranklinComp_VRef__0__HSIOM_SHIFT 4u
#define Pin_FranklinComp_VRef__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_FranklinComp_VRef__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_FranklinComp_VRef__0__MASK 0x02u
#define Pin_FranklinComp_VRef__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_FranklinComp_VRef__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_FranklinComp_VRef__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_FranklinComp_VRef__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_FranklinComp_VRef__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_FranklinComp_VRef__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_FranklinComp_VRef__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_FranklinComp_VRef__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_FranklinComp_VRef__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_FranklinComp_VRef__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_FranklinComp_VRef__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_FranklinComp_VRef__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_FranklinComp_VRef__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_FranklinComp_VRef__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_FranklinComp_VRef__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_FranklinComp_VRef__0__PC CYREG_PRT0_PC
#define Pin_FranklinComp_VRef__0__PC2 CYREG_PRT0_PC2
#define Pin_FranklinComp_VRef__0__PORT 0u
#define Pin_FranklinComp_VRef__0__PS CYREG_PRT0_PS
#define Pin_FranklinComp_VRef__0__SHIFT 1
#define Pin_FranklinComp_VRef__DR CYREG_PRT0_DR
#define Pin_FranklinComp_VRef__INTCFG CYREG_PRT0_INTCFG
#define Pin_FranklinComp_VRef__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_FranklinComp_VRef__MASK 0x02u
#define Pin_FranklinComp_VRef__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_FranklinComp_VRef__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_FranklinComp_VRef__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_FranklinComp_VRef__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_FranklinComp_VRef__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_FranklinComp_VRef__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_FranklinComp_VRef__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_FranklinComp_VRef__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_FranklinComp_VRef__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_FranklinComp_VRef__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_FranklinComp_VRef__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_FranklinComp_VRef__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_FranklinComp_VRef__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_FranklinComp_VRef__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_FranklinComp_VRef__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_FranklinComp_VRef__PC CYREG_PRT0_PC
#define Pin_FranklinComp_VRef__PC2 CYREG_PRT0_PC2
#define Pin_FranklinComp_VRef__PORT 0u
#define Pin_FranklinComp_VRef__PS CYREG_PRT0_PS
#define Pin_FranklinComp_VRef__SHIFT 1

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define P0_P40ctrl__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_P40ctrl__HSIOM_MASK 0x0000000Fu
#define P0_P40ctrl__HSIOM_SHIFT 0u
#define P0_P40ctrl__MASK 0x01u
#define P0_P40ctrl__PORT 0u
#define P0_P40ctrl__SHIFT 0
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
