<FONT class=extract>On an interrupt in a typical MIPS CPU, the last instruction to be completed before interrupt processing starts will be the one that has just finished its MEM stage when the interrupt is detected.</FONT> The exception victim will be the one that has just finished its <SPAN class=cloze>[...]</SPAN> stage.