
---------- Begin Simulation Statistics ----------
final_tick                                84620841500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669564                       # Number of bytes of host memory used
host_op_rate                                   396999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.38                       # Real time elapsed on the host
host_tick_rate                              335285754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084621                       # Number of seconds simulated
sim_ticks                                 84620841500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.692417                       # CPI: cycles per instruction
system.cpu.discardedOps                        189506                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36383969                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590871                       # IPC: instructions per cycle
system.cpu.numCycles                        169241683                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132857714                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            418                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485829                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735501                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103832                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905078                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51226213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51226213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51226684                       # number of overall hits
system.cpu.dcache.overall_hits::total        51226684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       838578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       846525                       # number of overall misses
system.cpu.dcache.overall_misses::total        846525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26160832499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26160832499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26160832499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26160832499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31196.659701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31196.659701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30903.791972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30903.791972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       205481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3703                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.490413                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       698140                       # number of writebacks
system.cpu.dcache.writebacks::total            698140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65403                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65403                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23725587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23725587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24406786499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24406786499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30685.921040                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30685.921040                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31245.966037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31245.966037                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40662589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40662589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       453120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        453120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9960321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9960321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21981.640625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21981.640625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       450992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       450992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9448809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9448809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20951.168757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20951.168757                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16200511499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16200511499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42029.252212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42029.252212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14276777500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14276777500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44312.634434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44312.634434                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    681199499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    681199499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85760.984389                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85760.984389                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.865342                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52007878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.581333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.865342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984243                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984243                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52854403                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52854403                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278014                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278014                       # number of overall hits
system.cpu.icache.overall_hits::total        10278014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          885                       # number of overall misses
system.cpu.icache.overall_misses::total           885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278899                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278899                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65511.299435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65511.299435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65511.299435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65511.299435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          504                       # number of writebacks
system.cpu.icache.writebacks::total               504                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57092500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57092500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57092500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57092500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64511.299435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64511.299435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64511.299435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64511.299435                       # average overall mshr miss latency
system.cpu.icache.replacements                    504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278014                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65511.299435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65511.299435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57092500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57092500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64511.299435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64511.299435                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           299.019766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               885                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11614.575141                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   299.019766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.584023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.584023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279784                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84620841500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               579895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   580093                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 198                       # number of overall hits
system.l2.overall_hits::.cpu.data              579895                       # number of overall hits
system.l2.overall_hits::total                  580093                       # number of overall hits
system.l2.demand_misses::.cpu.inst                687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201223                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201910                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               687                       # number of overall misses
system.l2.overall_misses::.cpu.data            201223                       # number of overall misses
system.l2.overall_misses::total                201910                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17016305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17069967500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53662000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17016305500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17069967500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.776271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.257609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258196                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.776271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.257609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258196                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78110.625910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84564.416096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84542.457035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78110.625910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84564.416096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84542.457035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              110969                       # number of writebacks
system.l2.writebacks::total                    110969                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15003758500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15050550500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15003758500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15050550500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.776271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.257601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.776271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.257601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258188                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68110.625910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74565.064085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74543.102167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68110.625910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74565.064085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74543.102167                       # average overall mshr miss latency
system.l2.replacements                         169276                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       698140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           698140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       698140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       698140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            186360                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186360                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          135914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              135914                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11789453000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11789453000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.421734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86742.005974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86742.005974                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       135914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10430313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10430313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.421734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76742.005974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76742.005974                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.776271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78110.625910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78110.625910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.776271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68110.625910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68110.625910                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        393535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            393535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5226852500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5226852500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80032.652468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80032.652468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4573445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4573445500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70034.232731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70034.232731                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31903.736855                       # Cycle average of tags in use
system.l2.tags.total_refs                     1561936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202044                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.730673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      52.512641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        95.768523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31755.455691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973625                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15414                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25193116                       # Number of tag accesses
system.l2.tags.data_accesses                 25193116                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    110969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005519718750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     110969                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201904                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   110969                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               110969                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.389190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.855944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.857919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6486     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           24      0.36%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.90%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.674387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4380     65.94%     65.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.42%     66.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2066     31.11%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.44%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12921856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7102016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    152.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84610211000                       # Total gap between requests
system.mem_ctrls.avgGap                     270429.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12874944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7100288                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 519588.309695549426                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152148616.957443028688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83907083.339510396123                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          687                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       110969                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18636000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6709385500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2028983432000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27126.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33344.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18284236.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12877888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12921856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7102016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7102016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          687                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201904                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       110969                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        110969                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       519588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152183407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        152702996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       519588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       519588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83927504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83927504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83927504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       519588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152183407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       236630500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201858                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110942                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6916                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2943184000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009290000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6728021500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14580.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33330.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138762                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70273                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.928251                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   113.067137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.226863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67418     64.97%     64.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14698     14.16%     79.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2868      2.76%     81.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1595      1.54%     83.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9913      9.55%     92.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          855      0.82%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          466      0.45%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          428      0.41%     94.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5524      5.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12918912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7100288                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              152.668205                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.907083                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373621920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198584760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721596960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292513140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6679292880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22095775830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13887434400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44248819890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.906876                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35879090750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2825420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45916330750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367260180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195203415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719669160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286604100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6679292880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21658103610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14256000480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44162133825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.882471                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36840341750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2825420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44955079750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       110969                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57889                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135914                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135914                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65990                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572666                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572666                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20023872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20023872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201904                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852201000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1087303500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          140261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           885                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458844                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2274                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342330                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344604                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        88896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94672512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               94761408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169276                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7102016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           951279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033660                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 950200     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1079      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             951279                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84620841500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1479944500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1327999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171679994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
