<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3681' ll='3685' type='void llvm::TargetLowering::ReplaceNodeResults(llvm::SDNode * , SmallVectorImpl&lt;llvm::SDValue&gt; &amp; , llvm::SelectionDAG &amp; ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3672'>/// This callback is invoked when a node result type is illegal for the
  /// target, and the operation was registered to use &apos;custom&apos; lowering for that
  /// result type.  The target places new result values for the node in Results
  /// (their number and types must exactly match those of the original return
  /// values of the node), or leaves Results empty, which indicates that the
  /// node is not to be custom lowered after all.
  ///
  /// If the target has no operations that require custom lowering, it need not
  /// implement this.  The default implementation aborts.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3681'>/*N*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='910' u='c' c='_ZN4llvm16DAGTypeLegalizer15CustomLowerNodeEPNS_6SDNodeENS_3EVTEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='947' u='c' c='_ZN4llvm16DAGTypeLegalizer20CustomWidenLowerNodeEPNS_6SDNodeENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11688' c='_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1207' c='_ZNK4llvm20AMDGPUTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='8138' c='_ZNK4llvm17ARMTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2816' c='_ZNK4llvm21HexagonTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1430' c='_ZNK4llvm18MipsTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='5047' c='_ZNK4llvm19NVPTXTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9928' c='_ZNK4llvm17PPCTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3332' c='_ZNK4llvm19SparcTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5050' c='_ZNK4llvm21SystemZTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='903' c='_ZNK4llvm25WebAssemblyTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27137' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='230' c='_ZNK4llvm19XCoreTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
