INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 14.6 - Xilinx CORE Generator IP GUI Launcher P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for ila_TenTrig1b root...
Gathering HDL files for ila_TenTrig1b root...
Creating XST project for ila_TenTrig1b...
Creating XST script file for ila_TenTrig1b...
Creating XST instantiation file for ila_TenTrig1b...
Running XST for ila_TenTrig1b...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for ila_TenTrig1b...
Skipping Verilog instantiation template for ila_TenTrig1b...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ila_TenTrig1b'...
Generating metadata file...
Generating ISE project...
XCO file found: ila_TenTrig1b.xco
XMDF file found: ila_TenTrig1b_xmdf.tcl
Adding
C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/common/c
hipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.asy -view all -origin_type imported
Adding
C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/common/c
hipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.ngc -view all -origin_type created
Checking file
"C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/common/
chipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.ngc" for project device match ...
File
"C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/common/
chipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.ngc" device information matches
project device.
Adding
C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/common/c
hipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/comm
   on/chipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/VHDL/CMS/ISE14.6/TkFED/mono_generic/fw/vhdl/src/user/iphc_strasbourg/common/c
hipscope/ila_TenTrig1b/tmp/_cg/ila_TenTrig1b.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ila_TenTrig1b"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ila_TenTrig1b'.
