{
	"route__net": 2919,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 2083,
	"route__wirelength__iter:1": 85686,
	"route__drc_errors__iter:2": 1325,
	"route__wirelength__iter:2": 84911,
	"route__drc_errors__iter:3": 1088,
	"route__wirelength__iter:3": 84724,
	"route__drc_errors__iter:4": 133,
	"route__wirelength__iter:4": 84409,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 84404,
	"route__drc_errors": 0,
	"route__wirelength": 84404,
	"route__vias": 26439,
	"route__vias__singlecut": 26439,
	"route__vias__multicut": 0,
	"design__io": 68,
	"design__die__area": 50625,
	"design__core__area": 43053.8,
	"design__instance__count": 4621,
	"design__instance__area": 30815.8,
	"design__instance__count__stdcell": 4621,
	"design__instance__area__stdcell": 30815.8,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.715751,
	"design__instance__utilization__stdcell": 0.715751,
	"design__instance__count__class:fill_cell": 148,
	"design__instance__count__class:tap_cell": 608,
	"design__instance__count__class:antenna_cell": 1121,
	"design__instance__count__class:clock_buffer": 9,
	"design__instance__count__class:timing_repair_buffer": 314,
	"design__instance__count__class:inverter": 61,
	"design__instance__count__class:clock_inverter": 7,
	"design__instance__count__class:sequential_cell": 64,
	"design__instance__count__class:multi_input_combinational_cell": 2437,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}