<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="tr">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>002_Beginning: Core_BlackPill/stm32f4xx.h Kaynak Dosyası</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">002_Beginning
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Oluşturan Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Ara',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Yüklüyor...</div>
<div class="SRStatus" id="Searching">Arıyor...</div>
<div class="SRStatus" id="NoMatches">Eşleşme Yok</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c37226f724170c0679b2b53c547891b5.html">Core_BlackPill</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx_8h.html">Bu dosyanın dokümantasyonuna git.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#ifndef __STM32F4xx_H</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define __STM32F4xx_H</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Uncomment the line below according to the target STM32 device used in your</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">   application </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">  */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#if !defined(STM32F40_41xxx) &amp;&amp; !defined(STM32F427_437xx) &amp;&amp; !defined(STM32F429_439xx) &amp;&amp; !defined(STM32F401xx) &amp;&amp; !defined(STM32F410xx) &amp;&amp; \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">    !defined(STM32F411xE) &amp;&amp; !defined(STM32F412xG) &amp;&amp; !defined(STM32F413_423xx) &amp;&amp; !defined(STM32F446xx) &amp;&amp; !defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="comment">/* #define STM32F40_41xxx */</span>   </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="comment">/* #define STM32F427_437xx */</span>  </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="comment">/* #define STM32F429_439xx */</span>  </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="comment">/* #define STM32F401xx */</span>      </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="comment">/* #define STM32F410xx */</span>      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="comment">/* #define STM32F411xE */</span>      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="comment">/* #define STM32F412xG */</span>      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">/* #define STM32F413_423xx */</span>  </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">/* #define STM32F446xx */</span>      </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">/* #define STM32F469_479xx */</span>  </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx &amp;&amp; STM32F427_437xx &amp;&amp; STM32F429_439xx &amp;&amp; STM32F401xx &amp;&amp; STM32F410xx &amp;&amp; STM32F411xE &amp;&amp; STM32F412xG &amp;&amp; STM32F413_423xx &amp;&amp; STM32F446xx &amp;&amp; STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Old STM32F40XX definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#ifdef STM32F40XX</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #define STM32F40_41xxx</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40XX */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* Old STM32F427X definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#ifdef STM32F427X</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  #define STM32F427_437xx</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">  */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#if !defined(STM32F40_41xxx) &amp;&amp; !defined(STM32F427_437xx) &amp;&amp; !defined(STM32F429_439xx) &amp;&amp; !defined(STM32F401xx) &amp;&amp; !defined(STM32F410xx) &amp;&amp; \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">    !defined(STM32F411xE) &amp;&amp; !defined(STM32F412xG) &amp;&amp; !defined(STM32F413_423xx) &amp;&amp; !defined(STM32F446xx) &amp;&amp; !defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor"> #error &quot;Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)&quot;</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx &amp;&amp; STM32F427_437xx &amp;&amp; STM32F429_439xx &amp;&amp; STM32F401xx &amp;&amp; STM32F410xx &amp;&amp; STM32F411xE &amp;&amp; STM32F412xG &amp;&amp; STM32F413_23xx &amp;&amp; STM32F446xx &amp;&amp; STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if !defined  (USE_STDPERIPH_DRIVER)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="comment">/*#define USE_STDPERIPH_DRIVER */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx)  || defined(STM32F429_439xx) || defined(STM32F401xx) || \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">    defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor"> #if !defined  (HSE_VALUE) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">  #define HSE_VALUE    ((uint32_t)25000000) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor"> #endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#elif defined (STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor"> #if !defined  (HSE_VALUE) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor"> #endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">  149</a></span><span class="preprocessor">  #define HSE_STARTUP_TIMEOUT    ((uint16_t)0x05000)   </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_STARTUP_TIMEOUT */</span><span class="preprocessor">   </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#if !defined  (HSI_VALUE)   </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  153</a></span><span class="preprocessor">  #define HSI_VALUE    ((uint32_t)16000000) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor">   </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gab16ffe03509714c63d5e530131c494f4">  159</a></span><span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_MAIN   (0x01) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gadce716e810a51b042298fb21b63e5366">  160</a></span><span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_SUB1   (0x08) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga4b16607e43a35289dc5ebb608b1261d4">  161</a></span><span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_SUB2   (0x00) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gad5bec5e54ac96b9238a6363f2088f85c">  162</a></span><span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_RC     (0x00) </span></div>
<div class="foldopen" id="foldopen00163" data-start="" data-end="">
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga2e0157b17c803dbc58b024ec8b2942e1">  163</a></span><span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION        ((__STM32F4XX_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_RC))</span></div>
</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  179</a></span><span class="preprocessor">#define __CM4_REV                 0x0001  </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">  180</a></span><span class="preprocessor">#define __MPU_PRESENT             1       </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">  181</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          4       </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">  182</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0       </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">  183</a></span><span class="preprocessor">#define __FPU_PRESENT             1       </span></div>
<div class="foldopen" id="foldopen00189" data-start="{" data-end="};">
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">  189</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>{</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  192</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  193</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  194</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  195</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  196</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  197</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  198</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  199</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">  201</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">  202</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">  203</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">  204</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">  205</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">  206</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">  207</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">  208</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">  209</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">  210</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">  211</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">  212</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">  213</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">  214</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">  215</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">  216</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">  217</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">  218</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">  219</a></span>  <a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#if defined(STM32F40_41xxx)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  FSMC_IRQn                   = 48,     </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  UART4_IRQn                  = 52,     </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  UART5_IRQn                  = 53,     </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  ETH_IRQn                    = 61,     </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  ETH_WKUP_IRQn               = 62,     </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  OTG_HS_EP1_OUT_IRQn         = 74,     </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  OTG_HS_EP1_IN_IRQn          = 75,     </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  OTG_HS_WKUP_IRQn            = 76,     </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  OTG_HS_IRQn                 = 77,     </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  DCMI_IRQn                   = 78,     </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  CRYP_IRQn                   = 79,     </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  HASH_RNG_IRQn               = 80,     </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  FPU_IRQn                    = 81      </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#if defined(STM32F427_437xx)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  FMC_IRQn                    = 48,     </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  UART4_IRQn                  = 52,     </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  UART5_IRQn                  = 53,     </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  ETH_IRQn                    = 61,     </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  ETH_WKUP_IRQn               = 62,     </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  OTG_HS_EP1_OUT_IRQn         = 74,     </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  OTG_HS_EP1_IN_IRQn          = 75,     </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  OTG_HS_WKUP_IRQn            = 76,     </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  OTG_HS_IRQn                 = 77,     </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  DCMI_IRQn                   = 78,     </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  CRYP_IRQn                   = 79,     </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  HASH_RNG_IRQn               = 80,     </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  UART7_IRQn                  = 82,     </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  UART8_IRQn                  = 83,     </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  SPI5_IRQn                   = 85,     </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  SPI6_IRQn                   = 86,     </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  SAI1_IRQn                   = 87,     </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  DMA2D_IRQn                  = 90      </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#if defined(STM32F429_439xx)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  FMC_IRQn                    = 48,     </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  UART4_IRQn                  = 52,     </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  UART5_IRQn                  = 53,     </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  ETH_IRQn                    = 61,     </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  ETH_WKUP_IRQn               = 62,     </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  OTG_HS_EP1_OUT_IRQn         = 74,     </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  OTG_HS_EP1_IN_IRQn          = 75,     </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  OTG_HS_WKUP_IRQn            = 76,     </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  OTG_HS_IRQn                 = 77,     </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  DCMI_IRQn                   = 78,     </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  CRYP_IRQn                   = 79,     </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  HASH_RNG_IRQn               = 80,     </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  UART7_IRQn                  = 82,     </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  UART8_IRQn                  = 83,     </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  SPI5_IRQn                   = 85,     </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  SPI6_IRQn                   = 86,     </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  SAI1_IRQn                   = 87,     </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  LTDC_IRQn                   = 88,     </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  LTDC_ER_IRQn                = 89,     </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  DMA2D_IRQn                  = 90      </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  TIM1_UP_IRQn                = 25,     </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  RNG_IRQn                    = 80,     </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  SPI5_IRQn                   = 85,     </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  FMPI2C1_EV_IRQn             = 95,     </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  FMPI2C1_ER_IRQn             = 96,     </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  LPTIM1_IRQn                 = 97      </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>   </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#if defined(STM32F401xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  FPU_IRQn                    = 81,      </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#if defined(STM32F401xx)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  SPI4_IRQn                   = 84       </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#if defined(STM32F411xE)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  SPI5_IRQn                   = 85      </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  FMC_IRQn                    = 48,     </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  UART4_IRQn                  = 52,     </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  UART5_IRQn                  = 53,     </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  ETH_IRQn                    = 61,     </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  ETH_WKUP_IRQn               = 62,     </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  OTG_HS_EP1_OUT_IRQn         = 74,     </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  OTG_HS_EP1_IN_IRQn          = 75,     </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  OTG_HS_WKUP_IRQn            = 76,     </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  OTG_HS_IRQn                 = 77,     </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  DCMI_IRQn                   = 78,     </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  CRYP_IRQn                   = 79,     </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  HASH_RNG_IRQn               = 80,     </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  UART7_IRQn                  = 82,     </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  UART8_IRQn                  = 83,     </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  SPI5_IRQn                   = 85,     </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  SPI6_IRQn                   = 86,     </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  SAI1_IRQn                   = 87,     </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  LTDC_IRQn                   = 88,     </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  LTDC_ER_IRQn                = 89,     </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  DMA2D_IRQn                  = 90,     </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  QUADSPI_IRQn                = 91,     </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  DSI_IRQn                    = 92      </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  TIM8_BRK_IRQn               = 43,     </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  FMC_IRQn                    = 48,     </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  UART4_IRQn                  = 52,     </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  UART5_IRQn                  = 53,     </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  OTG_HS_EP1_OUT_IRQn         = 74,     </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  OTG_HS_EP1_IN_IRQn          = 75,     </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  OTG_HS_WKUP_IRQn            = 76,     </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  OTG_HS_IRQn                 = 77,     </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  DCMI_IRQn                   = 78,     </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  SAI1_IRQn                   = 87,     </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  SAI2_IRQn                   = 91,     </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  QUADSPI_IRQn                = 92,     </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  CEC_IRQn                    = 93,     </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  SPDIF_RX_IRQn               = 94,     </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  FMPI2C1_EV_IRQn             = 95,     </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  FMPI2C1_ER_IRQn             = 96      </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#if defined(STM32F412xG)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  FSMC_IRQn                   = 48,     </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  TIM6_IRQn                   = 54,     </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  DFSDM1_FLT0_IRQn            = 61,     </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  DFSDM1_FLT1_IRQn            = 62,     </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  RNG_IRQn                    = 80,     </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  SPI5_IRQn                   = 85,      </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  QUADSPI_IRQn                = 92,     </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  FMPI2C1_EV_IRQn             = 95,     </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  FMPI2C1_ER_IRQn             = 96      </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  CAN1_TX_IRQn                = 19,     </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  CAN1_RX0_IRQn               = 20,     </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  CAN1_RX1_IRQn               = 21,     </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  CAN1_SCE_IRQn               = 22,     </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  EXTI9_5_IRQn                = 23,     </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  TIM1_BRK_TIM9_IRQn          = 24,     </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  TIM1_UP_TIM10_IRQn          = 25,     </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  TIM1_CC_IRQn                = 27,     </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  TIM2_IRQn                   = 28,     </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  TIM3_IRQn                   = 29,     </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  TIM4_IRQn                   = 30,     </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  I2C1_EV_IRQn                = 31,     </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  I2C1_ER_IRQn                = 32,     </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  I2C2_EV_IRQn                = 33,     </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  I2C2_ER_IRQn                = 34,     </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  SPI1_IRQn                   = 35,     </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  SPI2_IRQn                   = 36,     </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  USART1_IRQn                 = 37,     </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  USART2_IRQn                 = 38,     </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  USART3_IRQn                 = 39,     </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  EXTI15_10_IRQn              = 40,     </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  RTC_Alarm_IRQn              = 41,     </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  OTG_FS_WKUP_IRQn            = 42,     </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  TIM8_BRK_TIM12_IRQn         = 43,     </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  TIM8_UP_TIM13_IRQn          = 44,     </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  TIM8_CC_IRQn                = 46,     </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  DMA1_Stream7_IRQn           = 47,     </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  SDIO_IRQn                   = 49,     </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  TIM5_IRQn                   = 50,     </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  SPI3_IRQn                   = 51,     </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  UART4_IRQn                  = 52,     </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  UART5_IRQn                  = 53,     </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  TIM6_DAC_IRQn               = 54,     </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  TIM7_IRQn                   = 55,     </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  DMA2_Stream0_IRQn           = 56,     </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  DMA2_Stream1_IRQn           = 57,     </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  DMA2_Stream2_IRQn           = 58,     </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  DMA2_Stream3_IRQn           = 59,     </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  DMA2_Stream4_IRQn           = 60,     </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  DFSDM1_FLT0_IRQn            = 61,     </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  DFSDM1_FLT1_IRQn            = 62,     </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  CAN2_TX_IRQn                = 63,     </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  CAN2_RX0_IRQn               = 64,     </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  CAN2_RX1_IRQn               = 65,     </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  CAN2_SCE_IRQn               = 66,     </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  OTG_FS_IRQn                 = 67,     </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  DMA2_Stream5_IRQn           = 68,     </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  DMA2_Stream6_IRQn           = 69,     </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  DMA2_Stream7_IRQn           = 70,     </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  USART6_IRQn                 = 71,     </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  I2C3_EV_IRQn                = 72,     </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  I2C3_ER_IRQn                = 73,     </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  CAN3_TX_IRQn                = 74,     </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  CAN3_RX0_IRQn               = 75,     </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  CAN3_RX1_IRQn               = 76,     </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  CAN3_SCE_IRQn               = 77,     </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  RNG_IRQn                    = 80,     </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  FPU_IRQn                    = 81,     </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  UART7_IRQn                  = 82,     </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  UART8_IRQn                  = 83,     </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  SPI4_IRQn                   = 84,     </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  SPI5_IRQn                   = 85,     </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  SAI1_IRQn                   = 87,     </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  UART9_IRQn                  = 88,     </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  UART10_IRQn                 = 89,     </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  QUADSPI_IRQn                = 92,     </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  FMPI2C1_EV_IRQn             = 95,     </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  FMPI2C1_ER_IRQn             = 96,     </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  LPTIM1_IRQn                 = 97,     </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  DFSDM2_FLT0_IRQn            = 98,     </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  DFSDM2_FLT1_IRQn            = 99,     </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  DFSDM2_FLT2_IRQn            = 100,    </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  DFSDM2_FLT3_IRQn            = 101     </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">  805</a></span>} <a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a>;</div>
</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#include &quot;core_cm4.h&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">  819</a></span><span class="keyword">typedef</span> int32_t  <a class="code hl_typedef" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___exported__types.html#gaa980e2c02ba2305e0f489d5650655425">  820</a></span><span class="keyword">typedef</span> int16_t <a class="code hl_typedef" href="group___exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a>;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">  821</a></span><span class="keyword">typedef</span> int8_t  <a class="code hl_typedef" href="group___exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">  823</a></span><span class="keyword">typedef</span> <span class="keyword">const</span> int32_t <a class="code hl_typedef" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a>;  </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">  824</a></span><span class="keyword">typedef</span> <span class="keyword">const</span> int16_t <a class="code hl_typedef" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a>;  </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">  825</a></span><span class="keyword">typedef</span> <span class="keyword">const</span> int8_t <a class="code hl_typedef" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a>;   </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga476e2cb441f8e689433350ae2eeee510">  827</a></span><span class="keyword">typedef</span> __IO int32_t  <a class="code hl_typedef" href="group___exported__types.html#ga476e2cb441f8e689433350ae2eeee510">vs32</a>;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">  828</a></span><span class="keyword">typedef</span> __IO int16_t  <a class="code hl_typedef" href="group___exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">vs16</a>;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">  829</a></span><span class="keyword">typedef</span> __IO int8_t   <a class="code hl_typedef" href="group___exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">vs8</a>;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">  831</a></span><span class="keyword">typedef</span> __I int32_t <a class="code hl_typedef" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a>;  </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">  832</a></span><span class="keyword">typedef</span> __I int16_t <a class="code hl_typedef" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a>;  </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">  833</a></span><span class="keyword">typedef</span> __I int8_t <a class="code hl_typedef" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a>;   </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">  835</a></span><span class="keyword">typedef</span> uint32_t  <a class="code hl_typedef" href="group___exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">  836</a></span><span class="keyword">typedef</span> uint16_t <a class="code hl_typedef" href="group___exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">  837</a></span><span class="keyword">typedef</span> uint8_t  <a class="code hl_typedef" href="group___exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a>;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">  839</a></span><span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t <a class="code hl_typedef" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a>;  </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">  840</a></span><span class="keyword">typedef</span> <span class="keyword">const</span> uint16_t <a class="code hl_typedef" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a>;  </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">  841</a></span><span class="keyword">typedef</span> <span class="keyword">const</span> uint8_t <a class="code hl_typedef" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a>;   </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">  843</a></span><span class="keyword">typedef</span> __IO uint32_t  <a class="code hl_typedef" href="group___exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">vu32</a>;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">  844</a></span><span class="keyword">typedef</span> __IO uint16_t <a class="code hl_typedef" href="group___exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</a>;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">  845</a></span><span class="keyword">typedef</span> __IO uint8_t  <a class="code hl_typedef" href="group___exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</a>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">  847</a></span><span class="keyword">typedef</span> __I uint32_t <a class="code hl_typedef" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a>;  </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">  848</a></span><span class="keyword">typedef</span> __I uint16_t <a class="code hl_typedef" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a>;  </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">  849</a></span><span class="keyword">typedef</span> __I uint8_t <a class="code hl_typedef" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a>;   </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">  851</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">  853</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">  854</a></span><span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">  856</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !<a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>} <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>;</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="foldopen" id="foldopen00870" data-start="{" data-end="};">
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  870</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>{</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">  872</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;     </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab0ec7102960640751d44e92ddac994f0">  873</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>;    </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafdfa307571967afb1d97943e982b6586">  874</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gafdfa307571967afb1d97943e982b6586">CR2</a>;    </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf9d6c604e365c7d9d7601bf4ef373498">  875</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>;  </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6ac83fae8377c7b7fcae50fa4211b0e8">  876</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>;  </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga427dda1678f254bd98b1f321d7194a3b">  877</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga427dda1678f254bd98b1f321d7194a3b">JOFR1</a>;  </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga11e65074b9f06b48c17cdfa5bea9f125">  878</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a>;  </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga613f6b76d20c1a513976b920ecd7f4f8">  879</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a>;  </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2fd59854223e38158b4138ee8e913ab3">  880</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2fd59854223e38158b4138ee8e913ab3">JOFR4</a>;  </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga24c3512abcc90ef75cf3e9145e5dbe9b">  881</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a>;    </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9f8712dfef7125c0bb39db11f2b7416b">  882</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9f8712dfef7125c0bb39db11f2b7416b">LTR</a>;    </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3302e1bcfdfbbfeb58779d0761fb377c">  883</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>;   </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaab440b0ad8631f5666dd32768a89cf60">  884</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaab440b0ad8631f5666dd32768a89cf60">SQR2</a>;   </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga97e40d9928fa25a5628d6442f0aa6c0f">  885</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>;   </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga75e0cc079831adcc051df456737d3ae4">  886</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga75e0cc079831adcc051df456737d3ae4">JSQR</a>;   </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga22fa21352be442bd02f9c26a1013d598">  887</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga22fa21352be442bd02f9c26a1013d598">JDR1</a>;   </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae9156af81694b7a85923348be45a2167">  888</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae9156af81694b7a85923348be45a2167">JDR2</a>;   </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3a54028253a75a470fccf841178cba46">  889</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3a54028253a75a470fccf841178cba46">JDR3</a>;   </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9274ceea3b2c6d5c1903d0a7abad91a1">  890</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a>;   </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">  891</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;     </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="foldopen" id="foldopen00894" data-start="{" data-end="};">
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  894</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>{</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2">  896</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>;    </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5e1322e27c40bf91d172f9673f205c97">  897</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>;    </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga760f86a1a18dffffda54fc15a977979f">  898</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga760f86a1a18dffffda54fc15a977979f">CDR</a>;    </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="foldopen" id="foldopen00907" data-start="{" data-end="};">
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html">  907</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>{</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6921aa1c578a7d17c6e0eb33a73b6630">  909</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6921aa1c578a7d17c6e0eb33a73b6630">TIR</a>;  </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaed87bed042dd9523ce086119a3bab0ea">  910</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaed87bed042dd9523ce086119a3bab0ea">TDTR</a>; </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaded1359e1a32512910bff534d57ade68">  911</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaded1359e1a32512910bff534d57ade68">TDLR</a>; </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga90f7c1cf22683459c632d6040366eddf">  912</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga90f7c1cf22683459c632d6040366eddf">TDHR</a>; </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>} <a class="code hl_struct" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="foldopen" id="foldopen00919" data-start="{" data-end="};">
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">  919</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>{</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0acc8eb90b17bef5b9e03c7ddaacfb0b">  921</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0acc8eb90b17bef5b9e03c7ddaacfb0b">RIR</a>;  </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9563d8a88d0db403b8357331bea83a2e">  922</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9563d8a88d0db403b8357331bea83a2e">RDTR</a>; </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae1c569688eedd49219cd505b9c22121b">  923</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae1c569688eedd49219cd505b9c22121b">RDLR</a>; </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7f11f42ba9d3bc5cd4a4f5ea0214608e">  924</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7f11f42ba9d3bc5cd4a4f5ea0214608e">RDHR</a>; </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>} <a class="code hl_struct" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="foldopen" id="foldopen00931" data-start="{" data-end="};">
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html">  931</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>{</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga92036953ac673803fe001d843fea508b">  933</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga92036953ac673803fe001d843fea508b">FR1</a>; </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7f7d80b45b7574463d7030fc8a464582">  934</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7f7d80b45b7574463d7030fc8a464582">FR2</a>; </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>} <a class="code hl_struct" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="foldopen" id="foldopen00941" data-start="{" data-end="};">
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html">  941</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>{</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga27af4e9f888f0b7b1e8da7e002d98798">  943</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                 </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacdd4c1b5466be103fb2bb2a225b1d3a9">  944</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#gacdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a>;                 </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga87e3001757a0cd493785f1f3337dd0e8">  945</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga87e3001757a0cd493785f1f3337dd0e8">TSR</a>;                 </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaccf4141cee239380d0ad4634ee21dbf6">  946</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#gaccf4141cee239380d0ad4634ee21dbf6">RF0R</a>;                </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga02b589bb589df4f39e549dca4d5abb08">  947</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga02b589bb589df4f39e549dca4d5abb08">RF1R</a>;                </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">  948</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                 </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2b39f943954e0e7d177b511d9074a0b7">  949</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2b39f943954e0e7d177b511d9074a0b7">ESR</a>;                 </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07">  950</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</a>;                 </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaae28ab86a4ae57ed057ed1ea89a6d34b">  951</a></span>  uint32_t                   RESERVED0[88];       </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae37503ab1a7bbd29846f94cdadf0a9ef">  952</a></span>  <a class="code hl_struct" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga21b030b34e131f7ef6ea273416449fe4">  953</a></span>  <a class="code hl_struct" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4bb07a7828fbd5fe86f6a5a3545c177d">  954</a></span>  uint32_t                   RESERVED1[12];       </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1cb734df34f6520a7204c4c70634ebba">  955</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1cb734df34f6520a7204c4c70634ebba">FMR</a>;                 </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaaa6f4cf1f16aaa6d17ec6c410db76acf">  956</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#gaaa6f4cf1f16aaa6d17ec6c410db76acf">FM1R</a>;                </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4c9b972a304c0e08ca27cbe57627c496">  957</a></span>  uint32_t                   <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;           </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaae0256ae42106ee7f87fc7e5bdb779d4">  958</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#gaae0256ae42106ee7f87fc7e5bdb779d4">FS1R</a>;                </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf2b40c5e36a5e861490988275499e158">  959</a></span>  uint32_t                   <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a>;           </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf1405e594e39e5b34f9499f680157a25">  960</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf1405e594e39e5b34f9499f680157a25">FFA1R</a>;               </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac0018930ee9f18afda25b695b9a4ec16">  961</a></span>  uint32_t                   <a class="code hl_variable" href="group___c_m_s_i_s.html#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;           </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaaf76271f4ab0b3deb3ceb6e2ac0d62d0">  962</a></span>  __IO uint32_t              <a class="code hl_variable" href="group___c_m_s_i_s.html#gaaf76271f4ab0b3deb3ceb6e2ac0d62d0">FA1R</a>;                </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga269f31b91d0f38a48061b76ecc346f55">  963</a></span>  uint32_t                   RESERVED5[8];        </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga31bd74513e6e599319702ad34113bf59">  964</a></span>  <a class="code hl_struct" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>} <a class="code hl_struct" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>{</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  __IO uint32_t CR;           </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  __IO uint32_t CFGR;         </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  __IO uint32_t TXDR;         </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  __IO uint32_t RXDR;         </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  __IO uint32_t ISR;          </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  __IO uint32_t IER;          </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>}CEC_TypeDef;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="foldopen" id="foldopen00986" data-start="{" data-end="};">
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  986</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>{</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">  988</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga601d7b0ba761c987db359b2d7173b7e0">  989</a></span>  __IO uint8_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#ga601d7b0ba761c987db359b2d7173b7e0">IDR</a>;        </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa7d2bd5481ee985778c410a7e5826b71">  990</a></span>  uint8_t       <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;  </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">  991</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">  992</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="foldopen" id="foldopen00999" data-start="{" data-end="};">
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  999</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>{</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1001</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga896bbb7153af0b67ad772360feaceeb4"> 1002</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;  </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac2bb55b037b800a25852736afdd7a258"> 1003</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;  </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae9028b8bcb5118b7073165fb50fcd559"> 1004</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;  </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad0a200e12acad17a5c7d2059159ea7e1"> 1005</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;   </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga804c7e15dbb587c7ea25511f6a7809f7"> 1006</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a>;  </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2e45f9c9d67e384187b25334ba0a3e3d"> 1007</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a>;  </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4c435f0e34ace4421241cd5c3ae87fc2"> 1008</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a>;   </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1590b77e57f17e75193da259da72095e"> 1009</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1590b77e57f17e75193da259da72095e">DHR12RD</a>;  </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacc269320aff0a6482730224a4b641a59"> 1010</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacc269320aff0a6482730224a4b641a59">DHR12LD</a>;  </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9590269cba8412f1be96b0ddb846ef44"> 1011</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;   </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa710505be03a41981c35bacc7ce20746"> 1012</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa710505be03a41981c35bacc7ce20746">DOR1</a>;     </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaba9fb810b0cf6cbc1280c5c63be2418b"> 1013</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a>;     </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1014</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>} <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>{</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  __IO uint32_t FLTCR1;         </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  __IO uint32_t FLTCR2;         </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  __IO uint32_t FLTISR;         </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  __IO uint32_t FLTICR;         </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  __IO uint32_t FLTJCHGR;       </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  __IO uint32_t FLTFCR;         </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  __IO uint32_t FLTJDATAR;      </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  __IO uint32_t FLTRDATAR;      </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  __IO uint32_t FLTAWHTR;       </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  __IO uint32_t FLTAWLTR;       </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  __IO uint32_t FLTAWSR;        </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  __IO uint32_t FLTAWCFR;       </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  __IO uint32_t FLTEXMAX;       </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  __IO uint32_t FLTEXMIN;       </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  __IO uint32_t FLTCNVTIMR;     </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>} DFSDM_Filter_TypeDef;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>{</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  __IO uint32_t CHCFGR1;     </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  __IO uint32_t CHCFGR2;     </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  __IO uint32_t CHAWSCDR;    </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  __IO uint32_t CHWDATAR;    </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  __IO uint32_t CHDATINR;    </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>} DFSDM_Channel_TypeDef;</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define DFSDM_TypeDef        DFSDM_Filter_TypeDef</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen01060" data-start="{" data-end="};">
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html"> 1060</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>{</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga24df28d0e440321b21f6f07b3bb93dea"> 1062</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;  </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1063</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;      </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5eaefc557573ae7bdc632ef6b6d574b5"> 1064</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a>;  </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4628a8c32f97ef93b15b2b503ef90c75"> 1065</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;  </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>}<a class="code hl_struct" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="foldopen" id="foldopen01072" data-start="{" data-end="};">
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="struct_d_c_m_i___type_def.html"> 1072</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>{</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1074</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1075</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa196fddf0ba7d6e3ce29bdb04eb38b94"> 1076</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a>;     </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db"> 1077</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;      </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga524e134cec519206cb41d0545e382978"> 1078</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga524e134cec519206cb41d0545e382978">MISR</a>;     </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399"> 1079</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;      </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9cc4ec74be864c929261e0810f2fd7f0"> 1080</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9cc4ec74be864c929261e0810f2fd7f0">ESCR</a>;     </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf751d49ef824c1636c78822ecae066f4"> 1081</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf751d49ef824c1636c78822ecae066f4">ESUR</a>;     </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga919b70dd8762e44263a02dfbafc7b8ce"> 1082</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</a>;  </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa3ccc5d081bbee3c61ae9aa5e0c83af9"> 1083</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</a>;  </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94"> 1084</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>} <a class="code hl_struct" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="foldopen" id="foldopen01091" data-start="{" data-end="};">
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html"> 1091</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>{</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1093</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;     </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf60258ad5a25addc1e8969665d0c1731"> 1094</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf60258ad5a25addc1e8969665d0c1731">NDTR</a>;   </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaef55be3d948c22dd32a97e8d4f8761fd"> 1095</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaef55be3d948c22dd32a97e8d4f8761fd">PAR</a>;    </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga63b4d166f4ab5024db6b493a7ab7b640"> 1096</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga63b4d166f4ab5024db6b493a7ab7b640">M0AR</a>;   </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaee7782244ceb4791d9a3891804ac47ac"> 1097</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaee7782244ceb4791d9a3891804ac47ac">M1AR</a>;   </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5d5cc7f32884945503dd29f8f6cbb415"> 1098</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;    </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>} <a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="foldopen" id="foldopen01101" data-start="{" data-end="};">
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html"> 1101</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>{</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5cdef358e9e95b570358e1f6a3a7f492"> 1103</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5cdef358e9e95b570358e1f6a3a7f492">LISR</a>;   </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6fe40f7ac1a18c2726b328b5ec02b262"> 1104</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>;   </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac4f7bf4cb172024bfc940c00167cd04e"> 1105</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>;  </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac55c27aeea4107813c1e7da3fcf46961"> 1106</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>;  </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="foldopen" id="foldopen01113" data-start="{" data-end="};">
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="struct_d_m_a2_d___type_def.html"> 1113</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>{</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1115</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75"> 1116</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;           </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac6f9d540fd6a21c0fbc7bfbbee9a8504"> 1117</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;          </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga17e8aa3d2c6464eba518c8ccf28c173d"> 1118</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga17e8aa3d2c6464eba518c8ccf28c173d">FGMAR</a>;         </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf3d84e911bbb2bf8cfa6d5e1dfe01afe"> 1119</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf3d84e911bbb2bf8cfa6d5e1dfe01afe">FGOR</a>;          </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2ab8fa08f05f63b322b38013283e6fa0"> 1120</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2ab8fa08f05f63b322b38013283e6fa0">BGMAR</a>;         </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga29e2e00c79be42d49f6f189c207cc664"> 1121</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga29e2e00c79be42d49f6f189c207cc664">BGOR</a>;          </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gadd402fd3aa4845802f08f8df79a5a72a"> 1122</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gadd402fd3aa4845802f08f8df79a5a72a">FGPFCCR</a>;       </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3b7bcbbdcd4f728861babc3300a26f61"> 1123</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3b7bcbbdcd4f728861babc3300a26f61">FGCOLR</a>;        </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2ad24a3135aa498ba6691f6a114a9826"> 1124</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2ad24a3135aa498ba6691f6a114a9826">BGPFCCR</a>;       </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1b655471716402cff4ef1d584da01ea6"> 1125</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1b655471716402cff4ef1d584da01ea6">BGCOLR</a>;        </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga27ad59cf99d0d0904958175238c40d8d"> 1126</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga27ad59cf99d0d0904958175238c40d8d">FGCMAR</a>;        </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8108e797e9421f12d2fa5b7bca1d8a12"> 1127</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8108e797e9421f12d2fa5b7bca1d8a12">BGCMAR</a>;        </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga79db32535165c766c9de2374a27ed059"> 1128</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga79db32535165c766c9de2374a27ed059">OPFCCR</a>;        </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5ec0a83694c97af7786583ef37fb795c"> 1129</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5ec0a83694c97af7786583ef37fb795c">OCOLR</a>;         </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab6be353d6107a8bb0641a438ac0eb93d"> 1130</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab6be353d6107a8bb0641a438ac0eb93d">OMAR</a>;          </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafe934616b06edb746effd439206836a5"> 1131</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gafe934616b06edb746effd439206836a5">OOR</a>;           </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1eef24a1df459c6e5dd17d516013c5fb"> 1132</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1eef24a1df459c6e5dd17d516013c5fb">NLR</a>;           </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2fc2e30027d62fbf2ad32f911fbadeca"> 1133</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2fc2e30027d62fbf2ad32f911fbadeca">LWR</a>;           </div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9f16d1904f085dbd51466994f01bd9e2"> 1134</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9f16d1904f085dbd51466994f01bd9e2">AMTCR</a>;         </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaba866c9137d0c578b9344d88cfbe17f2"> 1135</a></span>  uint32_t      RESERVED[236]; </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7ed3c45a71b6382890860bcd8f313d51"> 1136</a></span>  __IO uint32_t FGCLUT[256];   </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac6cd6efd0eadd0504f15f963e54cf8f5"> 1137</a></span>  __IO uint32_t BGCLUT[256];   </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>} <a class="code hl_struct" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>{</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  __IO uint32_t VR;             </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  __IO uint32_t CR;             </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  __IO uint32_t CCR;            </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  __IO uint32_t LVCIDR;         </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  __IO uint32_t LCOLCR;         </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  __IO uint32_t LPCR;           </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  __IO uint32_t LPMCR;          </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  uint32_t      RESERVED0[4];   </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  __IO uint32_t PCR;            </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  __IO uint32_t GVCIDR;         </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  __IO uint32_t MCR;            </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  __IO uint32_t VMCR;           </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  __IO uint32_t VPCR;           </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  __IO uint32_t VCCR;           </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  __IO uint32_t VNPCR;          </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  __IO uint32_t VHSACR;         </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  __IO uint32_t VHBPCR;         </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  __IO uint32_t VLCR;           </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  __IO uint32_t VVSACR;         </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  __IO uint32_t VVBPCR;         </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  __IO uint32_t VVFPCR;         </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  __IO uint32_t VVACR;          </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  __IO uint32_t LCCR;           </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  __IO uint32_t CMCR;           </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  __IO uint32_t GHCR;           </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  __IO uint32_t GPDR;           </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  __IO uint32_t GPSR;           </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  __IO uint32_t TCCR[6];        </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  __IO uint32_t TDCR;           </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  __IO uint32_t CLCR;           </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  __IO uint32_t CLTCR;          </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  __IO uint32_t DLTCR;          </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  __IO uint32_t PCTLR;          </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  __IO uint32_t PCONFR;         </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  __IO uint32_t PUCR;           </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  __IO uint32_t PTTCR;          </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  __IO uint32_t PSR;            </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  uint32_t      RESERVED1[2];   </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  __IO uint32_t ISR[2];         </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  __IO uint32_t IER[2];         </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  uint32_t      RESERVED2[3];   </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  __IO uint32_t FIR[2];         </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  uint32_t      RESERVED3[8];   </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  __IO uint32_t VSCR;           </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  uint32_t      RESERVED4[2];   </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  __IO uint32_t LCVCIDR;        </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  __IO uint32_t LCCCR;          </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  uint32_t      RESERVED5;      </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  __IO uint32_t LPMCCR;         </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  uint32_t      RESERVED6[7];   </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  __IO uint32_t VMCCR;          </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  __IO uint32_t VPCCR;          </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  __IO uint32_t VCCCR;          </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  __IO uint32_t VNPCCR;         </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  __IO uint32_t VHSACCR;        </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  __IO uint32_t VHBPCCR;        </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  __IO uint32_t VLCCR;          </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  __IO uint32_t VVSACCR;        </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  __IO uint32_t VVBPCCR;        </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  __IO uint32_t VVFPCCR;        </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  __IO uint32_t VVACCR;         </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  uint32_t      RESERVED7[11];  </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  __IO uint32_t TDCCR;          </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  uint32_t      RESERVED8[155]; </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  __IO uint32_t WCFGR;          </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  __IO uint32_t WCR;            </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  __IO uint32_t WIER;           </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  __IO uint32_t WISR;           </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  __IO uint32_t WIFCR;          </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  uint32_t      RESERVED9;      </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  __IO uint32_t WPCR[5];        </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  uint32_t      RESERVED10;     </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  __IO uint32_t WRPCR;          </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>} DSI_TypeDef;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="foldopen" id="foldopen01227" data-start="{" data-end="};">
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html"> 1227</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>{</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga20acbcac1c35f66de94c9ff0e2ddc7b0"> 1229</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga20acbcac1c35f66de94c9ff0e2ddc7b0">MACCR</a>;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8ad4e3dbde1518ecde5d979c2a89a76a"> 1230</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8ad4e3dbde1518ecde5d979c2a89a76a">MACFFR</a>;</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga121212bdb227106df681d24e5d896a4e"> 1231</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga121212bdb227106df681d24e5d896a4e">MACHTHR</a>;</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1d34ab8e5c2041c00ba9526b3958099d"> 1232</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1d34ab8e5c2041c00ba9526b3958099d">MACHTLR</a>;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9ea1e1c6615eb3bd70eb328dba65fc87"> 1233</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9ea1e1c6615eb3bd70eb328dba65fc87">MACMIIAR</a>;</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga87c7687c35332bf5ee86473043652146"> 1234</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga87c7687c35332bf5ee86473043652146">MACMIIDR</a>;</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga12f62d3d3b9ee30c20c324b146e72795"> 1235</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga12f62d3d3b9ee30c20c324b146e72795">MACFCR</a>;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga92ff1fe799bb33d13efbaa1195867781"> 1236</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga92ff1fe799bb33d13efbaa1195867781">MACVLANTR</a>;             <span class="comment">/*    8 */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8be676577db129a84a9a2689519a8502"> 1237</a></span>  uint32_t      RESERVED0[2];</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga129dcc23d48588d5af7dd218b617933d"> 1238</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga129dcc23d48588d5af7dd218b617933d">MACRWUFFR</a>;             <span class="comment">/*   11 */</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabbb2f4f89e7d8c3242365b4506e43217"> 1239</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gabbb2f4f89e7d8c3242365b4506e43217">MACPMTCSR</a>;</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga28d88d9a08aab1adbebea61c42ef901e"> 1240</a></span>  uint32_t      RESERVED1[2];</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1173127526cca9128e409bc83c7729dc"> 1241</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1173127526cca9128e409bc83c7729dc">MACSR</a>;                 <span class="comment">/*   15 */</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac42b829c02429cb9363563f7eb9d58ed"> 1242</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac42b829c02429cb9363563f7eb9d58ed">MACIMR</a>;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab8b4520c137846f0a128146144514419"> 1243</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab8b4520c137846f0a128146144514419">MACA0HR</a>;</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga45e8169adb601f00e411b840f9fbb5af"> 1244</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga45e8169adb601f00e411b840f9fbb5af">MACA0LR</a>;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3a6cc81e1024f9a93ec7653d32f12dcb"> 1245</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3a6cc81e1024f9a93ec7653d32f12dcb">MACA1HR</a>;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaadfb486dd07e2fd02fb491733deffd9b"> 1246</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaadfb486dd07e2fd02fb491733deffd9b">MACA1LR</a>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga38f1ce04678d5141e115cfd6f7b803d1"> 1247</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga38f1ce04678d5141e115cfd6f7b803d1">MACA2HR</a>;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga423b12ab536a1c4fdb1ce63f645822a7"> 1248</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga423b12ab536a1c4fdb1ce63f645822a7">MACA2LR</a>;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad02ff09f7ce33f093ad04b84fee2bdec"> 1249</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad02ff09f7ce33f093ad04b84fee2bdec">MACA3HR</a>;</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2ba9f73c7fa756305d54a8f80872c6df"> 1250</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2ba9f73c7fa756305d54a8f80872c6df">MACA3LR</a>;               <span class="comment">/*   24 */</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1cf0d9299ef58b327f4e3d03da1c1aaf"> 1251</a></span>  uint32_t      RESERVED2[40];</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad57490cb3a07132702f96d8b5d547c89"> 1252</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad57490cb3a07132702f96d8b5d547c89">MMCCR</a>;                 <span class="comment">/*   65 */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaea29ac183c979d0cb95ad3781fe9ed91"> 1253</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaea29ac183c979d0cb95ad3781fe9ed91">MMCRIR</a>;</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga614e0b81fce7cf218a357f8a0a3de7b8"> 1254</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga614e0b81fce7cf218a357f8a0a3de7b8">MMCTIR</a>;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga63872a3017c14a869c647123573dd002"> 1255</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga63872a3017c14a869c647123573dd002">MMCRIMR</a>;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga18e294dd2625a93ebf2aab9f2b3c4911"> 1256</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga18e294dd2625a93ebf2aab9f2b3c4911">MMCTIMR</a>;               <span class="comment">/*   69 */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6446adf612691721c62fc68aff4fe39"> 1257</a></span>  uint32_t      RESERVED3[14];</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga23970354d69354ab78165e76afd6c2f7"> 1258</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga23970354d69354ab78165e76afd6c2f7">MMCTGFSCCR</a>;            <span class="comment">/*   84 */</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga50c8425cf8d27268b3272ace0a224a94"> 1259</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga50c8425cf8d27268b3272ace0a224a94">MMCTGFMSCCR</a>;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabca175d3acfbc2a0806452fd57ea5fc4"> 1260</a></span>  uint32_t      RESERVED4[5];</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga71d932b554a5548e5d85ed81e58c1ed0"> 1261</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga71d932b554a5548e5d85ed81e58c1ed0">MMCTGFCR</a>;</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3c1a316c73bb5f0eae7fbe66177cbca6"> 1262</a></span>  uint32_t      RESERVED5[10];</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaff6eeec1afa983f153ff0786c8902d43"> 1263</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaff6eeec1afa983f153ff0786c8902d43">MMCRFCECR</a>;</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga65bb525a3f4d3ee131f9a7ed899d5eef"> 1264</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga65bb525a3f4d3ee131f9a7ed899d5eef">MMCRFAECR</a>;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7e9a9bba62d1d98e3058b29a892b3877"> 1265</a></span>  uint32_t      RESERVED6[10];</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6ff264b60a3b40f40d136288e5ec5ba8"> 1266</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6ff264b60a3b40f40d136288e5ec5ba8">MMCRGUFCR</a>;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab1b7eacec3f164ed04001e9c806f73f9"> 1267</a></span>  uint32_t      RESERVED7[334];</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa657aa42398bc8294976632d778b6db4"> 1268</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa657aa42398bc8294976632d778b6db4">PTPTSCR</a>;</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf34b7e8815984e272daa3f089014af4e"> 1269</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf34b7e8815984e272daa3f089014af4e">PTPSSIR</a>;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1ebbda0d742e80ca3d53edfa3a95f627"> 1270</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1ebbda0d742e80ca3d53edfa3a95f627">PTPTSHR</a>;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga55c1058cd74dba0ed0cb8963684b9199"> 1271</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga55c1058cd74dba0ed0cb8963684b9199">PTPTSLR</a>;</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae8e4ef158db1de28bfd759e40677ba4c"> 1272</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae8e4ef158db1de28bfd759e40677ba4c">PTPTSHUR</a>;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga646bf44e807d10a09f980ace333d33ab"> 1273</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga646bf44e807d10a09f980ace333d33ab">PTPTSLUR</a>;</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8f47c0f21e22b98bbc2c9f3b6342fbb8"> 1274</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8f47c0f21e22b98bbc2c9f3b6342fbb8">PTPTSAR</a>;</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf90723c7aee9c32113a2667b0a5c69f1"> 1275</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf90723c7aee9c32113a2667b0a5c69f1">PTPTTHR</a>;</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga28e7b0195ce457d20f585f6587fc1cb8"> 1276</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga28e7b0195ce457d20f585f6587fc1cb8">PTPTTLR</a>;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2e60bc2eefc18398fb2459d1b44453e5"> 1277</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2e60bc2eefc18398fb2459d1b44453e5">RESERVED8</a>;</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gadca0624d09f2c72eee9807cea80a4d0c"> 1278</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gadca0624d09f2c72eee9807cea80a4d0c">PTPTSSR</a>;</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae62fffd7d8f9f69b15edacdea4ba27f2"> 1279</a></span>  uint32_t      RESERVED9[565];</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad1e11eb1200e64e0563e3576bf258194"> 1280</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad1e11eb1200e64e0563e3576bf258194">DMABMR</a>;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacf0114902a52b7ffcc343e06484b3623"> 1281</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacf0114902a52b7ffcc343e06484b3623">DMATPDR</a>;</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaad6309afe126da26921191697d7e5c43"> 1282</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaad6309afe126da26921191697d7e5c43">DMARPDR</a>;</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga581ce491c035ce46db723260377c2032"> 1283</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga581ce491c035ce46db723260377c2032">DMARDLAR</a>;</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7dba9527df73350f35683140d73a5f8d"> 1284</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7dba9527df73350f35683140d73a5f8d">DMATDLAR</a>;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9e7c3d04e4dcf975939eeaac246b25d0"> 1285</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9e7c3d04e4dcf975939eeaac246b25d0">DMASR</a>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa15b972f30ee47f5df0d3ebc8866509d"> 1286</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa15b972f30ee47f5df0d3ebc8866509d">DMAOMR</a>;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gadd56f3652fd065c6797411e80477a064"> 1287</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gadd56f3652fd065c6797411e80477a064">DMAIER</a>;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga12eba1fc5d54aa50fdda201f7f9a84a3"> 1288</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga12eba1fc5d54aa50fdda201f7f9a84a3">DMAMFBOCR</a>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac6fe9e194ed9d08bf6bd28ceb80ac4b0"> 1289</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac6fe9e194ed9d08bf6bd28ceb80ac4b0">DMARSWTR</a>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga57d552323802fb4dd0bac95a02e814f0"> 1290</a></span>  uint32_t      RESERVED10[8];</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab5bb348210fdd9a5538eb57abc5a5673"> 1291</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab5bb348210fdd9a5538eb57abc5a5673">DMACHTDR</a>;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9c49de2e699886d6604fd2b3d376a0e9"> 1292</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9c49de2e699886d6604fd2b3d376a0e9">DMACHRDR</a>;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga900f9f888342fbdd8ee07e3ee1d4b73c"> 1293</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga900f9f888342fbdd8ee07e3ee1d4b73c">DMACHTBAR</a>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacf3f7ecbf774d8d505655ac7f24761fc"> 1294</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacf3f7ecbf774d8d505655ac7f24761fc">DMACHRBAR</a>;</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>} <a class="code hl_struct" href="struct_e_t_h___type_def.html">ETH_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="foldopen" id="foldopen01301" data-start="{" data-end="};">
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html"> 1301</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>{</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6"> 1303</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6">IMR</a>;    </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6034c7458d8e6030f6dacecf0f1a3a89"> 1304</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;    </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0d952a17455687d6e9053730d028fa1d"> 1305</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0d952a17455687d6e9053730d028fa1d">RTSR</a>;   </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa0f7c828c46ae6f6bc9f66f11720bbe6"> 1306</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;   </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9eae93b6cc13d4d25e12f2224e2369c9"> 1307</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;  </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf8d25514079514d38c104402f46470af"> 1308</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf8d25514079514d38c104402f46470af">PR</a>;     </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>} <a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="foldopen" id="foldopen01315" data-start="{" data-end="};">
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html"> 1315</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>{</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9cb55206b29a8c16354747c556ab8bea"> 1317</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9cb55206b29a8c16354747c556ab8bea">ACR</a>;      </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga84c491be6c66b1d5b6a2efd0740b3d0c"> 1318</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;     </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafc4900646681dfe1ca43133d376c4423"> 1319</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gafc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;  </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1320</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1321</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacfef9b6d7da4271943edc04d7dfdf595"> 1322</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacfef9b6d7da4271943edc04d7dfdf595">OPTCR</a>;    </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1dddf235f246a1d4e7e5084cd51e2dd0"> 1323</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1dddf235f246a1d4e7e5084cd51e2dd0">OPTCR1</a>;   </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>{</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  __IO uint32_t BTCR[8];    </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>} FSMC_Bank1_TypeDef; </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>{</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  __IO uint32_t BWTR[7];    </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>} FSMC_Bank1E_TypeDef;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>{</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  __IO uint32_t PCR2;       </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  __IO uint32_t SR2;        </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  __IO uint32_t PMEM2;      </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  __IO uint32_t PATT2;      </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  uint32_t      RESERVED0;  </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  __IO uint32_t ECCR2;      </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>} FSMC_Bank2_TypeDef;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>{</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  __IO uint32_t PCR3;       </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  __IO uint32_t SR3;        </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  __IO uint32_t PMEM3;      </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  __IO uint32_t PATT3;      </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  uint32_t      RESERVED0;  </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  __IO uint32_t ECCR3;      </div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>} FSMC_Bank3_TypeDef;</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>{</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  __IO uint32_t PCR4;       </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  __IO uint32_t SR4;        </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  __IO uint32_t PMEM4;      </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  __IO uint32_t PATT4;      </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  __IO uint32_t PIO4;       </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>} FSMC_Bank4_TypeDef; </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span> </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>{</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>  __IO uint32_t BTCR[8];    </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>} FMC_Bank1_TypeDef; </div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>{</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  __IO uint32_t BWTR[7];    </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>} FMC_Bank1E_TypeDef;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>{</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  __IO uint32_t PCR2;       </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  __IO uint32_t SR2;        </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  __IO uint32_t PMEM2;      </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  __IO uint32_t PATT2;      </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  uint32_t      RESERVED0;  </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  __IO uint32_t ECCR2;      </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>} FMC_Bank2_TypeDef;</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>{</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  __IO uint32_t PCR3;       </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  __IO uint32_t SR3;        </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  __IO uint32_t PMEM3;      </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  __IO uint32_t PATT3;      </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>  uint32_t      RESERVED0;  </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  __IO uint32_t ECCR3;      </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>} FMC_Bank3_TypeDef;</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>{</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>  __IO uint32_t PCR4;       </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>  __IO uint32_t SR4;        </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>  __IO uint32_t PMEM4;      </div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>  __IO uint32_t PATT4;      </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>  __IO uint32_t PIO4;       </div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>} FMC_Bank4_TypeDef; </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>{</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  __IO uint32_t SDCR[2];        </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  __IO uint32_t SDTR[2];        </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  __IO uint32_t SDCMR;       </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  __IO uint32_t SDRTR;       </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  __IO uint32_t SDSR;        </div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>} FMC_Bank5_6_TypeDef; </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span> </div>
<div class="foldopen" id="foldopen01465" data-start="{" data-end="};">
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html"> 1465</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>{</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2b671a94c63a612f81e0e9de8152d01c"> 1467</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2b671a94c63a612f81e0e9de8152d01c">MODER</a>;    </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9543592bda60cb5261075594bdeedac9"> 1468</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9543592bda60cb5261075594bdeedac9">OTYPER</a>;   </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga328d16cc6213783ede54e4059ffd50a3"> 1469</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;  </div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabeed38529bd7b8de082e490e5d4f1727"> 1470</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gabeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;    </div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga328d2fe9ef1d513c3a97d30f98f0047c"> 1471</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;      </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabff7fffd2b5a718715a130006590c75c"> 1472</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gabff7fffd2b5a718715a130006590c75c">ODR</a>;      </div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac25dd6b9e3d55e17589195b461c5ec80"> 1473</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;     </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2612a0f4b3fbdbb6293f6dc70105e190"> 1474</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;     </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab67c1158c04450d19ad483dcd2192e43"> 1475</a></span>  __IO uint32_t AFR[2];   </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>} <a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="foldopen" id="foldopen01482" data-start="{" data-end="};">
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html"> 1482</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>{</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab36c409d0a009e3ce5a89ac55d3ff194"> 1484</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a>;       </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2130abf1fefb63ce4c4b138fd8c9822a"> 1485</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2130abf1fefb63ce4c4b138fd8c9822a">PMC</a>;          </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga52f7bf8003ba69d66a4e86dea6eeab65"> 1486</a></span>  __IO uint32_t EXTICR[4];    </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#if defined (STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  uint32_t      RESERVED;     </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  __IO uint32_t CFGR2;        </div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  __IO uint32_t CMPCR;        </div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  uint32_t      RESERVED1[2]; </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>  __IO uint32_t CFGR;         </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#else  </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafaf27b66c1edc60064db3fa6e693fb59"> 1494</a></span>  uint32_t      RESERVED[2];  </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga08ddbac546fa9928256654d31255c8c3"> 1495</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga08ddbac546fa9928256654d31255c8c3">CMPCR</a>;        </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || defined(STM32F412xG) || defined(STM32F413_423xx) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  __IO uint32_t MCHDLYCR;     </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="foldopen" id="foldopen01506" data-start="{" data-end="};">
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html"> 1506</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>{</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1"> 1508</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a>;        </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f"> 1509</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;  </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c"> 1510</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;        </div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30"> 1511</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaaab934113da0a8bcacd1ffa148046569"> 1512</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaaab934113da0a8bcacd1ffa148046569">OAR1</a>;       </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb"> 1513</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb">RESERVED2</a>;  </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga692c0f6e38cde9ec1c3c50c36aa79817"> 1514</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga692c0f6e38cde9ec1c3c50c36aa79817">OAR2</a>;       </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c"> 1515</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;  </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b"> 1516</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b">DR</a>;         </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545"> 1517</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545">RESERVED4</a>;  </div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1e79a16729e8d1032d9fe552d50dce41"> 1518</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1e79a16729e8d1032d9fe552d50dce41">SR1</a>;        </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f"> 1519</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;  </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga682809d3f8187cdefb9d615e89b67e65"> 1520</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga682809d3f8187cdefb9d615e89b67e65">SR2</a>;        </div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb"> 1521</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;  </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7ac198788f460fa6379bceecab79c5f7"> 1522</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7ac198788f460fa6379bceecab79c5f7">CCR</a>;        </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab"> 1523</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;  </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7fbb70132ee565bb179078b6ee20cc2b"> 1524</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7fbb70132ee565bb179078b6ee20cc2b">TRISE</a>;      </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18"> 1525</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;  </div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaad6b61703dc65b8d1bf798a42108bec2"> 1526</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaad6b61703dc65b8d1bf798a42108bec2">FLTR</a>;       </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad8b1fadb520f7a200ee0046e110edc79"> 1527</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gad8b1fadb520f7a200ee0046e110edc79">RESERVED9</a>;  </div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>} <a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>{</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>  __IO uint32_t CR1;      </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  __IO uint32_t CR2;      </div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  __IO uint32_t OAR1;     </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  __IO uint32_t OAR2;     </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  __IO uint32_t TIMINGR;  </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  __IO uint32_t TIMEOUTR; </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  __IO uint32_t ISR;      </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  __IO uint32_t ICR;      </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  __IO uint32_t PECR;     </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  __IO uint32_t RXDR;     </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  __IO uint32_t TXDR;     </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>}FMPI2C_TypeDef;</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="foldopen" id="foldopen01555" data-start="{" data-end="};">
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html"> 1555</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>{</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2f692354bde770f2a5e3e1b294ec064b"> 1557</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2f692354bde770f2a5e3e1b294ec064b">KR</a>;   </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf8d25514079514d38c104402f46470af"> 1558</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf8d25514079514d38c104402f46470af">PR</a>;   </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7015e1046dbd3ea8783b33dc11a69e52"> 1559</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;  </div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1560</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="foldopen" id="foldopen01567" data-start="{" data-end="};">
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="struct_l_t_d_c___type_def.html"> 1567</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>{</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8be676577db129a84a9a2689519a8502"> 1569</a></span>  uint32_t      RESERVED0[2];  </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3aa8cb3b286c630b9fa126616a1f6498"> 1570</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3aa8cb3b286c630b9fa126616a1f6498">SSCR</a>;          </div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab954c16d70935a24b62aad461a664878"> 1571</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab954c16d70935a24b62aad461a664878">BPCR</a>;          </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2277d6936f88a3bbb0b7fd1481b2c2c5"> 1572</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2277d6936f88a3bbb0b7fd1481b2c2c5">AWCR</a>;          </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gace97ea64f6db802fc5488601bb8558ab"> 1573</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gace97ea64f6db802fc5488601bb8558ab">TWCR</a>;          </div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaae092d9d07574afe1fbc79c8bf7f7c19"> 1574</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaae092d9d07574afe1fbc79c8bf7f7c19">GCR</a>;           </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga28d88d9a08aab1adbebea61c42ef901e"> 1575</a></span>  uint32_t      RESERVED1[2];  </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga92af0fef30467bfce8d1408f81cfda6d"> 1576</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga92af0fef30467bfce8d1408f81cfda6d">SRCR</a>;          </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga032c71ff46a97d2398e5c15a1b4fa50d"> 1577</a></span>  uint32_t      RESERVED2[1];  </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7a7c554d0c2d78d8b044a699602e37e1"> 1578</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7a7c554d0c2d78d8b044a699602e37e1">BCCR</a>;          </div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad4a213d23b6c7413d93b180984c5542c"> 1579</a></span>  uint32_t      RESERVED3[1];  </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db"> 1580</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;           </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75"> 1581</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;           </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399"> 1582</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;           </div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7d311d182e9cb4a5acd25f6bb3e1422d"> 1583</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7d311d182e9cb4a5acd25f6bb3e1422d">LIPCR</a>;         </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga140588a82bafbf0bf0c983111aadb351"> 1584</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga140588a82bafbf0bf0c983111aadb351">CPSR</a>;          </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5e235993884b3f8d42db5f51d9bd1942"> 1585</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5e235993884b3f8d42db5f51d9bd1942">CDSR</a>;         </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>} <a class="code hl_struct" href="struct_l_t_d_c___type_def.html">LTDC_TypeDef</a>;  </div>
</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span> </div>
<div class="foldopen" id="foldopen01592" data-start="{" data-end="};">
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="struct_l_t_d_c___layer___type_def.html"> 1592</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>{  </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1594</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga36bded5d2b6b499385e45660f4a3c867"> 1595</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga36bded5d2b6b499385e45660f4a3c867">WHPCR</a>;         </div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaafd5aea090b8ab4f7cbaee88503cb6a1"> 1596</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaafd5aea090b8ab4f7cbaee88503cb6a1">WVPCR</a>;         </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7651be3d835a984e908b0abb4a633811"> 1597</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7651be3d835a984e908b0abb4a633811">CKCR</a>;          </div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga30f057fd86f8f793b6ab74bbe024b9d8"> 1598</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga30f057fd86f8f793b6ab74bbe024b9d8">PFCR</a>;          </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga47be8b57cf19a433c0682d91a0524463"> 1599</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga47be8b57cf19a433c0682d91a0524463">CACR</a>;          </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8aa219e1455869d3baf87a618586838d"> 1600</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8aa219e1455869d3baf87a618586838d">DCCR</a>;          </div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8a598358c93b94fe534a4ed8aeb05220"> 1601</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8a598358c93b94fe534a4ed8aeb05220">BFCR</a>;          </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8be676577db129a84a9a2689519a8502"> 1602</a></span>  uint32_t      RESERVED0[2];  </div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga11b37b8303d2ddad1ee962c362cad796"> 1603</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga11b37b8303d2ddad1ee962c362cad796">CFBAR</a>;         </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1c2a59fc9bb4101881c7ddc98b938a4f"> 1604</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1c2a59fc9bb4101881c7ddc98b938a4f">CFBLR</a>;         </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad94a5782e5cc67b071738f8096bb4855"> 1605</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad94a5782e5cc67b071738f8096bb4855">CFBLNR</a>;        </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3fbace6e037136ce066518ee2fade33d"> 1606</a></span>  uint32_t      RESERVED1[3];  </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5ab25158531531e9b1cdb2bdbe66b67d"> 1607</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5ab25158531531e9b1cdb2bdbe66b67d">CLUTWR</a>;         </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>} <a class="code hl_struct" href="struct_l_t_d_c___layer___type_def.html">LTDC_Layer_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="foldopen" id="foldopen01615" data-start="{" data-end="};">
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html"> 1615</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>{</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1617</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2"> 1618</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>;  </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span> </div>
<div class="foldopen" id="foldopen01625" data-start="{" data-end="};">
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html"> 1625</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>{</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1627</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae6ff257862eba6b4b367feea786bf1fd"> 1628</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;       </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga26f1e746ccbf9c9f67e7c60e61085ec1"> 1629</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;          </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga907d8154c80b7e385478943f90b17a3b"> 1630</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga907d8154c80b7e385478943f90b17a3b">CIR</a>;           </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga46c20c598e9e12f919f0ea47ebcbc90f"> 1631</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a>;      </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga78a5aa9dd5694c48a7d8e66888a46450"> 1632</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a>;      </div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga28560c5bfeb45326ea7f2019dba57bea"> 1633</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a>;      </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf86c61a5d38a4fc9cef942a12744486b"> 1634</a></span>  uint32_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;     </div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7da5d372374bc59e9b9af750b01d6a78"> 1635</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;      </div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab2c5389c9ff4ac188cd498b8f7170968"> 1636</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;      </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga28d88d9a08aab1adbebea61c42ef901e"> 1637</a></span>  uint32_t      RESERVED1[2];  </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1e9c75b06c99d0611535f38c7b4aa845"> 1638</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a>;       </div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5e92ed32c33c92e7ebf6919400ad535b"> 1639</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a>;       </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacdaa650fcd63730825479f6e8f70d4c0"> 1640</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a>;       </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4c9b972a304c0e08ca27cbe57627c496"> 1641</a></span>  uint32_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;     </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac88901e2eb35079b7b58a185e6bf554c"> 1642</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;       </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacc7bb47dddd2d94de124f74886d919be"> 1643</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;       </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab6f0f833dbe064708de75d95c68c32fd"> 1644</a></span>  uint32_t      RESERVED3[2];  </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaae70b1922167eb58d564cb82d39fd10b"> 1645</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</a>;     </div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2b30982547fae7d545d260312771b5c9"> 1646</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2b30982547fae7d545d260312771b5c9">AHB2LPENR</a>;     </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2ff82b9bf0231645108965aa0febd766"> 1647</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2ff82b9bf0231645108965aa0febd766">AHB3LPENR</a>;     </div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac0018930ee9f18afda25b695b9a4ec16"> 1648</a></span>  uint32_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;     </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad85a9951a7be79fe08ffc90f796f071b"> 1649</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a>;     </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaba51c57f9506e14a6f5983526c78943b"> 1650</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaba51c57f9506e14a6f5983526c78943b">APB2LPENR</a>;     </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac0eb05794aeee3b4ed69c8fe54c9be3b"> 1651</a></span>  uint32_t      RESERVED5[2];  </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0b9a3ced775287c8585a6a61af4b40e9"> 1652</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;          </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2"> 1653</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>;           </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga10da398d74a1f88d5b42bd40718d9447"> 1654</a></span>  uint32_t      RESERVED6[2];  </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaaef3da59eaf7c6dfdf9a12fd60ce58a8"> 1655</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaaef3da59eaf7c6dfdf9a12fd60ce58a8">SSCGR</a>;         </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2d08d5f995ed77228eb56741184a1bb6"> 1656</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2d08d5f995ed77228eb56741184a1bb6">PLLI2SCFGR</a>;    </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac93962b2d41007abdda922a3f23d7ede"> 1657</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac93962b2d41007abdda922a3f23d7ede">PLLSAICFGR</a>;    </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a5d6d20b17d55b2e892a924b6e70296"> 1658</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a5d6d20b17d55b2e892a924b6e70296">DCKCFGR</a>;       </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga968181c52f663e22dd22d2622deb2455"> 1659</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga968181c52f663e22dd22d2622deb2455">CKGATENR</a>;       <span class="comment">/* Only for STM32F412xG, STM32413_423xx and STM32F446xx devices */</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf5c08405ec6124981a61e07985ef3bc9"> 1660</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf5c08405ec6124981a61e07985ef3bc9">DCKCFGR2</a>;       <span class="comment">/* Only for STM32F410xx, STM32F412xG, STM32413_423xx and STM32F446xx devices */</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="foldopen" id="foldopen01668" data-start="{" data-end="};">
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html"> 1668</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>{</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga63d179b7a36a715dce7203858d3be132"> 1670</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga63d179b7a36a715dce7203858d3be132">TR</a>;      </div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94"> 1671</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;      </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1672</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;      </div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75"> 1673</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;     </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac9b4c6c5b29f3461ce3f875eea69f35b"> 1674</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;    </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac5b3c8be61045a304d3076d4714d29f2"> 1675</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;    </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab97f3e9584dda705dc10a5f4c5f6e636"> 1676</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab97f3e9584dda705dc10a5f4c5f6e636">CALIBR</a>;  </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac005b1a5bc52634d5a34578cc9d2c3f6"> 1677</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;  </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4e513deb9f58a138ad9f317cc5a3555d"> 1678</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;  </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6204786b050eb135fabb15784698e86e"> 1679</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6204786b050eb135fabb15784698e86e">WPR</a>;     </div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8a868e5e76b52ced04c536be3dee08ec"> 1680</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8a868e5e76b52ced04c536be3dee08ec">SSR</a>;     </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2372c05a6c5508e0a9adada793f68b4f"> 1681</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;  </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga042059c8b4168681d6aecf30211dd7b8"> 1682</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga042059c8b4168681d6aecf30211dd7b8">TSTR</a>;    </div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabeb6fb580a8fd128182aa9ba2738ac2c"> 1683</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gabeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;    </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1d6c2bc4c067d6a64ef30d16a5925796"> 1684</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;   </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2ce7c3842792c506635bb87a21588b58"> 1685</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2ce7c3842792c506635bb87a21588b58">CALR</a>;    </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga14d03244a7fda1d94b51ae9ed144ca12"> 1686</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a>;   </div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga61282fa74cede526af85fd9d20513646"> 1687</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga61282fa74cede526af85fd9d20513646">ALRMASSR</a>;</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4ef7499da5d5beb1cfc81f7be057a7b2"> 1688</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6be3d40baea405ecaf6b38462357dac0"> 1689</a></span>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</a>;    </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4808ec597e5a5fefd8a83a9127dd1aec"> 1690</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;   </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf85290529fb82acef7c9fcea3718346c"> 1691</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf85290529fb82acef7c9fcea3718346c">BKP1R</a>;   </div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaaa251a80daa57ad0bd7db75cb3b9cdec"> 1692</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;   </div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0b1eeda834c3cfd4d2c67f242f7b2a1c"> 1693</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;   </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab13e106cc2eca92d1f4022df3bfdbcd7"> 1694</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;   </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab6bed862c0d0476ff4f89f7b9bf3e130"> 1695</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a>;   </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1d854d2d7f0452f4c90035952b92d2ba"> 1696</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a>;   </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"> 1697</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a>;   </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac1085f6aae54b353c30871fe90c59851"> 1698</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac1085f6aae54b353c30871fe90c59851">BKP8R</a>;   </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6c33564df6eaf97400e0457dde9b14ef"> 1699</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6c33564df6eaf97400e0457dde9b14ef">BKP9R</a>;   </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaade2881a3e408bfd106b27f78bbbcfc9"> 1700</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a>;  </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac66d5e2d3459cff89794c47dbc8f7228"> 1701</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a>;  </div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6f7eee5ae8a32c07f9c8fe14281bdaf3"> 1702</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a>;  </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6ed4c3a0d4588a75078e9f8e376b4d06"> 1703</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a>;  </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac60f13e6619724747e61cfbff55b9fab"> 1704</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac60f13e6619724747e61cfbff55b9fab">BKP14R</a>;  </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafafaddc3a983eb71332b7526d82191ad"> 1705</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gafafaddc3a983eb71332b7526d82191ad">BKP15R</a>;  </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad2f2eb2fb4b93e21515b10e920e719b6"> 1706</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a>;  </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2842aa523df62f3508316eb3b2e08f4e"> 1707</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2842aa523df62f3508316eb3b2e08f4e">BKP17R</a>;  </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga640ccb2ccfb6316b88c070362dc29339"> 1708</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga640ccb2ccfb6316b88c070362dc29339">BKP18R</a>;  </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4ec1dd54d976989b7c9e59fb14d974fb"> 1709</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a>;  </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="foldopen" id="foldopen01717" data-start="{" data-end="};">
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="struct_s_a_i___type_def.html"> 1717</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>{</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaae092d9d07574afe1fbc79c8bf7f7c19"> 1719</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaae092d9d07574afe1fbc79c8bf7f7c19">GCR</a>;      </div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>} <a class="code hl_struct" href="struct_s_a_i___type_def.html">SAI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="foldopen" id="foldopen01722" data-start="{" data-end="};">
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="struct_s_a_i___block___type_def.html"> 1722</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>{</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab0ec7102960640751d44e92ddac994f0"> 1724</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafdfa307571967afb1d97943e982b6586"> 1725</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gafdfa307571967afb1d97943e982b6586">CR2</a>;      </div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae307d5a553582e6c9717f50037245710"> 1726</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae307d5a553582e6c9717f50037245710">FRCR</a>;     </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad30f20f612dacf85a5bb7f9f97cf0772"> 1727</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad30f20f612dacf85a5bb7f9f97cf0772">SLOTR</a>;    </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6"> 1728</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6">IMR</a>;      </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1729</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa46ece753867049c7643819478b8330b"> 1730</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa46ece753867049c7643819478b8330b">CLRFR</a>;    </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94"> 1731</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>} <a class="code hl_struct" href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span> </div>
<div class="foldopen" id="foldopen01738" data-start="{" data-end="};">
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html"> 1738</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>{</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga65bff76f3af24c37708a1006d54720c7"> 1740</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga65bff76f3af24c37708a1006d54720c7">POWER</a>;          </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa94197378e20fc739d269be49d9c5d40"> 1741</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa94197378e20fc739d269be49d9c5d40">CLKCR</a>;          </div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga07d4e63efcbde252c667e64a8d818aa9"> 1742</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga07d4e63efcbde252c667e64a8d818aa9">ARG</a>;            </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gadcf812cbe5147d300507d59d4a55935d"> 1743</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gadcf812cbe5147d300507d59d4a55935d">CMD</a>;            </div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaad371db807e2db4a2edf05b3f2f4b6cd"> 1744</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#gaad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</a>;        </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7b0ee0dc541683266dfab6335abca891"> 1745</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7b0ee0dc541683266dfab6335abca891">RESP1</a>;          </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4d99c78dffdb6e81e8f6b7abec263419"> 1746</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4d99c78dffdb6e81e8f6b7abec263419">RESP2</a>;          </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3da04fbdd44f48a1840e5e0a6295f3cf"> 1747</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</a>;          </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac760383de212de696f504e744c6fca7e"> 1748</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#gac760383de212de696f504e744c6fca7e">RESP4</a>;          </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1dd219eaeee8d9def822da843028bd02"> 1749</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1dd219eaeee8d9def822da843028bd02">DTIMER</a>;         </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga612edc78d2fa6288392f8ea32c36f7fb"> 1750</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga612edc78d2fa6288392f8ea32c36f7fb">DLEN</a>;           </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga96a3d1a050982fccc23c2e6dbe0de068"> 1751</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a>;          </div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4273e2b5aeb7bdf1006909b1a2b59bc8"> 1752</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</a>;         </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7520cdf6f3df68c2f147bdd87fb8a96f"> 1753</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7520cdf6f3df68c2f147bdd87fb8a96f">STA</a>;            </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399"> 1754</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;            </div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5c955643593b4aedbe9f84f054d26522"> 1755</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5c955643593b4aedbe9f84f054d26522">MASK</a>;           </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8be676577db129a84a9a2689519a8502"> 1756</a></span>  uint32_t      RESERVED0[2];   </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab27b78e19f487c845437c29812eecca7"> 1757</a></span>  __I uint32_t  <a class="code hl_variable" href="group___c_m_s_i_s.html#gab27b78e19f487c845437c29812eecca7">FIFOCNT</a>;        </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2d531df35272b1f3d787e5726ed5c52c"> 1758</a></span>  uint32_t      RESERVED1[13];  </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga68bef1da5fd164cf0f884b4209670dc8"> 1759</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;           </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>} <a class="code hl_struct" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="foldopen" id="foldopen01766" data-start="{" data-end="};">
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html"> 1766</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>{</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1"> 1768</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a>;        </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f"> 1769</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;  </div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c"> 1770</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;        </div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30"> 1771</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d"> 1772</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a>;         </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb"> 1773</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb">RESERVED2</a>;  </div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b"> 1774</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b">DR</a>;         </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c"> 1775</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;  </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga942ae09a7662bad70ef336f2bed43a19"> 1776</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga942ae09a7662bad70ef336f2bed43a19">CRCPR</a>;      </div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545"> 1777</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545">RESERVED4</a>;  </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7ad53aa3735ccdd785e3eec02faf5eb9"> 1778</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7ad53aa3735ccdd785e3eec02faf5eb9">RXCRCR</a>;     </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f"> 1779</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;  </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0238d40f977d03709c97033b8379f98f"> 1780</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0238d40f977d03709c97033b8379f98f">TXCRCR</a>;     </div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb"> 1781</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;  </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gacb40abca5ca4cd2b2855adf2186effe8"> 1782</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gacb40abca5ca4cd2b2855adf2186effe8">I2SCFGR</a>;    </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab"> 1783</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;  </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga02ce1ece243cc4ce1d66ebeca247fee1"> 1784</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga02ce1ece243cc4ce1d66ebeca247fee1">I2SPR</a>;      </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18"> 1785</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;  </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>{</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>  __IO uint32_t   CR;           </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>  __IO uint16_t   IMR;          </div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  uint16_t        RESERVED0;    </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  __IO uint32_t   SR;           </div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  __IO uint16_t   IFCR;         </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  uint16_t        RESERVED1;    </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  __IO uint32_t   DR;           </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  __IO uint32_t   CSR;          </div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>   __IO uint32_t  DIR;          </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  uint16_t        RESERVED2;    </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>} SPDIFRX_TypeDef;</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span> </div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>{</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  __IO uint32_t CR;       </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  __IO uint32_t DCR;      </div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  __IO uint32_t SR;       </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  __IO uint32_t FCR;      </div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>  __IO uint32_t DLR;      </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  __IO uint32_t CCR;      </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  __IO uint32_t AR;       </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  __IO uint32_t ABR;      </div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  __IO uint32_t DR;       </div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  __IO uint32_t PSMKR;    </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  __IO uint32_t PSMAR;    </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  __IO uint32_t PIR;      </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>  __IO uint32_t LPTR;     </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>} QUADSPI_TypeDef;</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>{</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  __IO uint32_t   CR;           </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>  __IO uint16_t   IMR;          </div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  uint16_t        RESERVED0;    </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  __IO uint32_t   SR;           </div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  __IO uint16_t   IFCR;         </div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  uint16_t        RESERVED1;    </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  __IO uint32_t   DR;           </div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  __IO uint32_t   CSR;          </div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>   __IO uint32_t  DIR;          </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  uint16_t        RESERVED2;    </div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>} SPDIF_TypeDef;</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span> </div>
<div class="foldopen" id="foldopen01852" data-start="{" data-end="};">
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html"> 1852</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>{</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1"> 1854</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a>;         </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f"> 1855</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;   </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c"> 1856</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;         </div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30"> 1857</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a>;   </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga02758713abfe580460dd5bcd8762702a"> 1858</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a>;        </div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb"> 1859</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb">RESERVED2</a>;   </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1481b34cc41018c17e4ab592a1c8cb55"> 1860</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1481b34cc41018c17e4ab592a1c8cb55">DIER</a>;        </div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c"> 1861</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;   </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d"> 1862</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a>;          </div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545"> 1863</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545">RESERVED4</a>;   </div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga980df1a5752e36604de4d71ce14fbfa3"> 1864</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga980df1a5752e36604de4d71ce14fbfa3">EGR</a>;         </div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f"> 1865</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;   </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga90d89aec51d8012b8a565ef48333b24b"> 1866</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;       </div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb"> 1867</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;   </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga977b3cf310388b5ad02440d64d03810a"> 1868</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;       </div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab"> 1869</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;   </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab1da3e84848ed66e0577c87c199bfb6d"> 1870</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;        </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18"> 1871</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;   </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6095a27d764d06750fc0d642e08f8b2a"> 1872</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaba5df4ecbb3ecb97b966b188c3681600"> 1873</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaba5df4ecbb3ecb97b966b188c3681600">PSC</a>;         </div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad8b1fadb520f7a200ee0046e110edc79"> 1874</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gad8b1fadb520f7a200ee0046e110edc79">RESERVED9</a>;   </div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8"> 1875</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa0663aab6ed640b7594c8c6d32f6c1cd"> 1876</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa0663aab6ed640b7594c8c6d32f6c1cd">RCR</a>;         </div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad68efe7a323ac2fcb823a26c0c51445b"> 1877</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gad68efe7a323ac2fcb823a26c0c51445b">RESERVED10</a>;  </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gadab1e24ef769bbcb3e3769feae192ffb"> 1878</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;        </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab90aa584f07eeeac364a67f5e05faa93"> 1879</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;        </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga27a478cc47a3dff478555ccb985b06a2"> 1880</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a>;        </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga85fdb75569bd7ea26fa48544786535be"> 1881</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a>;        </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga112c0403ac38905a70cf5aaa9c8cc38a"> 1882</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a>;        </div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga11e504ee49142f46dcc67740ae9235e5"> 1883</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga11e504ee49142f46dcc67740ae9235e5">RESERVED11</a>;  </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0afd527a4ec64faf878f9957096102bf"> 1884</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0afd527a4ec64faf878f9957096102bf">DCR</a>;         </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2f133f27cf624e76a2ac1092ab5789f7"> 1885</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2f133f27cf624e76a2ac1092ab5789f7">RESERVED12</a>;  </div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga30c2d8aa9c76dfba0b9a378b64700bda"> 1886</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga30c2d8aa9c76dfba0b9a378b64700bda">DMAR</a>;        </div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga85b970173fe49d3959c0c7f7528dacf0"> 1887</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga85b970173fe49d3959c0c7f7528dacf0">RESERVED13</a>;  </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga47766f433b160258ec05dbb6498fd271"> 1888</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga47766f433b160258ec05dbb6498fd271">OR</a>;          </div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1841fa0366924d522d6ac880fb14d766"> 1889</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1841fa0366924d522d6ac880fb14d766">RESERVED14</a>;  </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span> </div>
<div class="foldopen" id="foldopen01896" data-start="{" data-end="};">
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html"> 1896</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>{</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d"> 1898</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a>;         </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f"> 1899</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;  </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b"> 1900</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b">DR</a>;         </div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30"> 1901</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf0ba3d82d524fddbe0fb3309788e2954"> 1902</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf0ba3d82d524fddbe0fb3309788e2954">BRR</a>;        </div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb"> 1903</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb">RESERVED2</a>;  </div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1"> 1904</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a>;        </div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c"> 1905</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;  </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c"> 1906</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;        </div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545"> 1907</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545">RESERVED4</a>;  </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9651ce2df8eec57b9cab2f27f6dbf3e1"> 1908</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9651ce2df8eec57b9cab2f27f6dbf3e1">CR3</a>;        </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f"> 1909</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;  </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga26f8b74978e03c8a4c99c9395a6a524d"> 1910</a></span>  __IO uint16_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga26f8b74978e03c8a4c99c9395a6a524d">GTPR</a>;       </div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb"> 1911</a></span>  uint16_t      <a class="code hl_variable" href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;  </div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span> </div>
<div class="foldopen" id="foldopen01918" data-start="{" data-end="};">
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html"> 1918</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>{</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1920</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gac011ddcfe531f8e16787ea851c1f3667"> 1921</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gac011ddcfe531f8e16787ea851c1f3667">CFR</a>;  </div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1922</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span> </div>
<div class="foldopen" id="foldopen01929" data-start="{" data-end="};">
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="struct_c_r_y_p___type_def.html"> 1929</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>{</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1931</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1932</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;         </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94"> 1933</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab8ba768d1dac54a845084bd07f4ef2b9"> 1934</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab8ba768d1dac54a845084bd07f4ef2b9">DOUT</a>;       </div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga082219a924d748e9c6092582aec06226"> 1935</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga082219a924d748e9c6092582aec06226">DMACR</a>;      </div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gadcdd7c23a99f81c21dae2e9f989632e1"> 1936</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gadcdd7c23a99f81c21dae2e9f989632e1">IMSCR</a>;      </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaa196fddf0ba7d6e3ce29bdb04eb38b94"> 1937</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a>;       </div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga524e134cec519206cb41d0545e382978"> 1938</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga524e134cec519206cb41d0545e382978">MISR</a>;       </div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3ca109e86323625e5f56f92f999c3b05"> 1939</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3ca109e86323625e5f56f92f999c3b05">K0LR</a>;       </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae6d97d339f0091d4a105001ea59086ae"> 1940</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae6d97d339f0091d4a105001ea59086ae">K0RR</a>;       </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga948ff2e2e97978287411fe725dd70a7f"> 1941</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga948ff2e2e97978287411fe725dd70a7f">K1LR</a>;       </div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7554383cff84540eb260a3fdf55cb934"> 1942</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7554383cff84540eb260a3fdf55cb934">K1RR</a>;       </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga32210fb9ecbb0b4bd127e688f3f79802"> 1943</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga32210fb9ecbb0b4bd127e688f3f79802">K2LR</a>;       </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga41a0448734e8ccbdd6fba98284815c6f"> 1944</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga41a0448734e8ccbdd6fba98284815c6f">K2RR</a>;       </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga516c328fcb53ec754384e584caf890f5"> 1945</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga516c328fcb53ec754384e584caf890f5">K3LR</a>;       </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8fe249258f1733ec155c3893375c7a21"> 1946</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8fe249258f1733ec155c3893375c7a21">K3RR</a>;       </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab1efba4cdf22c525fce804375961d567"> 1947</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab1efba4cdf22c525fce804375961d567">IV0LR</a>;      </div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaeb1990f7c28e815a4962db3a861937bb"> 1948</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaeb1990f7c28e815a4962db3a861937bb">IV0RR</a>;      </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaad2f43335b25a0065f3d327364610cbd"> 1949</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaad2f43335b25a0065f3d327364610cbd">IV1LR</a>;      </div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga38a9f05c03174023fc6ac951c04eaeff"> 1950</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga38a9f05c03174023fc6ac951c04eaeff">IV1RR</a>;      </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga39e00067c0a87ebe4b0820ec414011b0"> 1951</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga39e00067c0a87ebe4b0820ec414011b0">CSGCMCCM0R</a>; </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga9e5051604453703d76973463cdba6ef7"> 1952</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga9e5051604453703d76973463cdba6ef7">CSGCMCCM1R</a>; </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gad839981b06af83bb1d08dd3313922783"> 1953</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gad839981b06af83bb1d08dd3313922783">CSGCMCCM2R</a>; </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga146a0ff395793669bb88fbad8697fdff"> 1954</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga146a0ff395793669bb88fbad8697fdff">CSGCMCCM3R</a>; </div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga0701e3347dd3d6de80063b802bcf011f"> 1955</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga0701e3347dd3d6de80063b802bcf011f">CSGCMCCM4R</a>; </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga18e2b049f39ed894fc37ba092145a115"> 1956</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga18e2b049f39ed894fc37ba092145a115">CSGCMCCM5R</a>; </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga1062d56f4ea86ece15011e9ffc0e53c3"> 1957</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga1062d56f4ea86ece15011e9ffc0e53c3">CSGCMCCM6R</a>; </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7cf7761ae30d9fa41c295c5add31b316"> 1958</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7cf7761ae30d9fa41c295c5add31b316">CSGCMCCM7R</a>; </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga86cedb899090e8aef940416daf0a46f3"> 1959</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga86cedb899090e8aef940416daf0a46f3">CSGCM0R</a>;    </div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga4d92778e6e002275a9b91b834c2d2c46"> 1960</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga4d92778e6e002275a9b91b834c2d2c46">CSGCM1R</a>;    </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae3b1773a8fb146591fcbb48e32c1834a"> 1961</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae3b1773a8fb146591fcbb48e32c1834a">CSGCM2R</a>;    </div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga13e161a9d71fc723979c06fe4e6e5bf5"> 1962</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga13e161a9d71fc723979c06fe4e6e5bf5">CSGCM3R</a>;    </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga63fc99181cf78d1f43270e79bcf787b5"> 1963</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga63fc99181cf78d1f43270e79bcf787b5">CSGCM4R</a>;    </div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga470c323c7caa5d4362656cb0c8aa4528"> 1964</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga470c323c7caa5d4362656cb0c8aa4528">CSGCM5R</a>;    </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga8c2f4a1d321b61dc3b7833d209eb0ede"> 1965</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga8c2f4a1d321b61dc3b7833d209eb0ede">CSGCM6R</a>;    </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga64151eda4e4e3370f4e264a2d9f61776"> 1966</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga64151eda4e4e3370f4e264a2d9f61776">CSGCM7R</a>;    </div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>} <a class="code hl_struct" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="foldopen" id="foldopen01973" data-start="{" data-end="};">
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="struct_h_a_s_h___type_def.html"> 1973</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>{</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1975</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;               </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga445dd5529e7dc6a4fa2fec4f78da2692"> 1976</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga445dd5529e7dc6a4fa2fec4f78da2692">DIN</a>;              </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga7060ac1ed928ee931d7664650f2dcf75"> 1977</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga7060ac1ed928ee931d7664650f2dcf75">STR</a>;              </div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga02cdb629fbb2bfa63db818ac846847a1"> 1978</a></span>  __IO uint32_t HR[5];            </div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6"> 1979</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6">IMR</a>;              </div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 1980</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;               </div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga31675cbea6dc1b5f7de162884a4bb6eb"> 1981</a></span>       uint32_t RESERVED[52];     </div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaab1e7a35aa0ff9b6fa6ef2853ff995b1"> 1982</a></span>  __IO uint32_t CSR[54];          </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>} <a class="code hl_struct" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="foldopen" id="foldopen01989" data-start="{" data-end="};">
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html"> 1989</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>{</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab041708966b192f819ac50b3cb369577"> 1991</a></span>  __IO uint32_t HR[8];     </div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>} <a class="code hl_struct" href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html">HASH_DIGEST_TypeDef</a>;</div>
</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="foldopen" id="foldopen01998" data-start="{" data-end="};">
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html"> 1998</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>{</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 2000</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;  </div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 2001</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;  </div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94"> 2002</a></span>  __IO uint32_t <a class="code hl_variable" href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;  </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>} <a class="code hl_struct" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span> </div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>{</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  __IO uint32_t ISR;         </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  __IO uint32_t ICR;         </div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  __IO uint32_t IER;         </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  __IO uint32_t CFGR;        </div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>  __IO uint32_t CR;          </div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  __IO uint32_t CMP;         </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>  __IO uint32_t ARR;         </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  __IO uint32_t CNT;         </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>  __IO uint32_t OR;          </div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>} LPTIM_TypeDef;</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db"> 2030</a></span><span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9"> 2031</a></span><span class="preprocessor">#define CCMDATARAM_BASE       ((uint32_t)0x10000000) </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd"> 2032</a></span><span class="preprocessor">#define SRAM1_BASE            ((uint32_t)0x20000000) </span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x2001C000) </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#define SRAM3_BASE            ((uint32_t)0x20020000) </span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="preprocessor">#elif defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x20028000) </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#define SRAM3_BASE            ((uint32_t)0x20030000) </span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="preprocessor">#elif defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x20040000) </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="preprocessor">#else </span><span class="comment">/* STM32F411xE || STM32F410xx || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx ||  STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0"> 2043</a></span><span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#if defined (STM32F40_41xxx) || (STM32F427_437xx) || (STM32F429_439xx) || (STM32F410xx) || (STM32F412xG) || (STM32F413_423xx) || (STM32F446xx) || (STM32F469_479xx)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="preprocessor">#define BKPSRAM_BASE          ((uint32_t)0x40024000) </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || (STM32F427_437xx || STM32F429_439xx || STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>      </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#define FMC_R_BASE            ((uint32_t)0xA0000000) </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span> </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">#define QSPI_R_BASE           ((uint32_t)0xA0001000) </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span> </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf98d1f99ecd952ee59e80b345d835bb0"> 2060</a></span><span class="preprocessor">#define CCMDATARAM_BB_BASE    ((uint32_t)0x12000000) </span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c"> 2061</a></span><span class="preprocessor">#define SRAM1_BB_BASE         ((uint32_t)0x22000000) </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22380000) </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="preprocessor">#define SRAM3_BB_BASE         ((uint32_t)0x22400000) </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#elif defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22500000) </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">#define SRAM3_BB_BASE         ((uint32_t)0x22600000) </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">#elif defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22800000) </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">#else </span><span class="comment">/* STM32F411xE || STM32F410xx || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx ||  STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a"> 2072</a></span><span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250"> 2073</a></span><span class="preprocessor">#define BKPSRAM_BB_BASE       ((uint32_t)0x42480000) </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc"> 2076</a></span><span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454"> 2077</a></span><span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span> </div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span> </div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb"> 2081</a></span><span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb"> 2082</a></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4"> 2083</a></span><span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46"> 2084</a></span><span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5"> 2087</a></span><span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a"> 2088</a></span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d"> 2089</a></span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e"> 2090</a></span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac"> 2091</a></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387"> 2092</a></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="preprocessor">#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x2400)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd"> 2096</a></span><span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590"> 2097</a></span><span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8"> 2098</a></span><span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022"> 2099</a></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62"> 2100</a></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55"> 2101</a></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9"> 2102</a></span><span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86"> 2103</a></span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162"> 2104</a></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="preprocessor">#if defined(STM32F446xx)                              </span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="preprocessor">#define SPDIFRX_BASE          (APB1PERIPH_BASE + 0x4000)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga89b61d6e6b09e94f3fccb7bef34e0263"> 2108</a></span><span class="preprocessor">#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090"> 2109</a></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251"> 2110</a></span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467"> 2111</a></span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a"> 2112</a></span><span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3"> 2113</a></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d"> 2114</a></span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b"> 2115</a></span><span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">#define FMPI2C1_BASE          (APB1PERIPH_BASE + 0x6000)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 2119</a></span><span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1"> 2120</a></span><span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">#define CAN3_BASE             (APB1PERIPH_BASE + 0x6C00)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#define CEC_BASE              (APB1PERIPH_BASE + 0x6C00)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a"> 2127</a></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38"> 2128</a></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3150e4b10ec876c0b20f22de12a8fa40"> 2129</a></span><span class="preprocessor">#define UART7_BASE            (APB1PERIPH_BASE + 0x7800)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac9c6cd59a248941d9d2462ab21a2346e"> 2130</a></span><span class="preprocessor">#define UART8_BASE            (APB1PERIPH_BASE + 0x7C00)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a"> 2133</a></span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db"> 2134</a></span><span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d"> 2135</a></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb"> 2136</a></span><span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga64b2f176e780697154032c4bb1699571"> 2137</a></span><span class="preprocessor">#define UART9_BASE            (APB2PERIPH_BASE + 0x1800U)</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9bca806fe1f6787fc437cf5c59f7c23f"> 2138</a></span><span class="preprocessor">#define UART10_BASE           (APB2PERIPH_BASE + 0x1C00U)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91"> 2139</a></span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6"> 2140</a></span><span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82"> 2141</a></span><span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6"> 2142</a></span><span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2300)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52"> 2143</a></span><span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 2144</a></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac5cfaedf263cee1e79554665f921c708"> 2145</a></span><span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d"> 2146</a></span><span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061"> 2147</a></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08"> 2148</a></span><span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a"> 2149</a></span><span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d"> 2150</a></span><span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac1c58d33414e167d478ecd0e31331dfa"> 2151</a></span><span class="preprocessor">#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf69c602bd348dc0aa1b4e829e40ebb70"> 2152</a></span><span class="preprocessor">#define SPI6_BASE             (APB2PERIPH_BASE + 0x5400)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga24c1053b754946b512f9c31123e09d21"> 2153</a></span><span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5800)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga31f72e5e5d7aea23bc8a5191bc32e900"> 2154</a></span><span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x004)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacdb59b321830def8c7a57c154178bc48"> 2155</a></span><span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x024)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">#define SAI2_BASE             (APB2PERIPH_BASE + 0x5C00)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#define SAI2_Block_A_BASE     (SAI2_BASE + 0x004)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="preprocessor">#define SAI2_Block_B_BASE     (SAI2_BASE + 0x024)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac6e45c39fafa3e82cdedbf447b461704"> 2161</a></span><span class="preprocessor">#define LTDC_BASE             (APB2PERIPH_BASE + 0x6800)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga81a2641d0a8e698f32b160b2d20d070b"> 2162</a></span><span class="preprocessor">#define LTDC_Layer1_BASE      (LTDC_BASE + 0x84)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga696614b764a3820d9f9560a0eec1e111"> 2163</a></span><span class="preprocessor">#define LTDC_Layer2_BASE      (LTDC_BASE + 0x104)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="preprocessor">#define DSI_BASE              (APB2PERIPH_BASE + 0x6C00)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="preprocessor">#define DFSDM1_BASE           (APB2PERIPH_BASE + 0x6000)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="preprocessor">#define DFSDM1_Channel0_BASE  (DFSDM1_BASE + 0x00)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#define DFSDM1_Channel1_BASE  (DFSDM1_BASE + 0x20)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="preprocessor">#define DFSDM1_Channel2_BASE  (DFSDM1_BASE + 0x40)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="preprocessor">#define DFSDM1_Channel3_BASE  (DFSDM1_BASE + 0x60)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">#define DFSDM1_Filter0_BASE   (DFSDM1_BASE + 0x100)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="preprocessor">#define DFSDM1_Filter1_BASE   (DFSDM1_BASE + 0x180)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="preprocessor">#define DFSDM1_0              ((DFSDM_TypeDef *) DFSDM1_Filter0_BASE)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">#define DFSDM1_1              ((DFSDM_TypeDef *) DFSDM1_Filter1_BASE)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="preprocessor">#define DFSDM0                DFSDM1_0              </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">#define DFSDM1                DFSDM1_1              </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">#define DFSDM2_BASE           (APB2PERIPH_BASE + 0x6400U)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="preprocessor">#define DFSDM2_Channel0_BASE  (DFSDM2_BASE + 0x00U)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#define DFSDM2_Channel1_BASE  (DFSDM2_BASE + 0x20U)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="preprocessor">#define DFSDM2_Channel2_BASE  (DFSDM2_BASE + 0x40U)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="preprocessor">#define DFSDM2_Channel3_BASE  (DFSDM2_BASE + 0x60U)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="preprocessor">#define DFSDM2_Channel4_BASE  (DFSDM2_BASE + 0x80U)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="preprocessor">#define DFSDM2_Channel5_BASE  (DFSDM2_BASE + 0xA0U)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="preprocessor">#define DFSDM2_Channel6_BASE  (DFSDM2_BASE + 0xC0U)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="preprocessor">#define DFSDM2_Channel7_BASE  (DFSDM2_BASE + 0xE0U)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="preprocessor">#define DFSDM2_Filter0_BASE   (DFSDM2_BASE + 0x100U)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="preprocessor">#define DFSDM2_Filter1_BASE   (DFSDM2_BASE + 0x180U)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="preprocessor">#define DFSDM2_Filter2_BASE   (DFSDM2_BASE + 0x200U)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="preprocessor">#define DFSDM2_Filter3_BASE   (DFSDM2_BASE + 0x280U)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="preprocessor">#define DFSDM2_0              ((DFSDM_TypeDef *) DFSDM2_Filter0_BASE)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="preprocessor">#define DFSDM2_1              ((DFSDM_TypeDef *) DFSDM2_Filter1_BASE)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="preprocessor">#define DFSDM2_2              ((DFSDM_TypeDef *) DFSDM2_Filter2_BASE)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">#define DFSDM2_3              ((DFSDM_TypeDef *) DFSDM2_Filter3_BASE)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG ||  STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span> </div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa"> 2202</a></span><span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68"> 2203</a></span><span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f"> 2204</a></span><span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec"> 2205</a></span><span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d"> 2206</a></span><span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e"> 2207</a></span><span class="preprocessor">#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe"> 2208</a></span><span class="preprocessor">#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800)</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608"> 2209</a></span><span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d"> 2210</a></span><span class="preprocessor">#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga73f5a4e42f41acc614ee82c8ebfe0b85"> 2211</a></span><span class="preprocessor">#define GPIOJ_BASE            (AHB1PERIPH_BASE + 0x2400)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga46d3f8cd7c045b5e13cd7395b8e936e5"> 2212</a></span><span class="preprocessor">#define GPIOK_BASE            (AHB1PERIPH_BASE + 0x2800)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e"> 2213</a></span><span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d"> 2214</a></span><span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b"> 2215</a></span><span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72"> 2216</a></span><span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95"> 2217</a></span><span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2"> 2218</a></span><span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d"> 2219</a></span><span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127"> 2220</a></span><span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b"> 2221</a></span><span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654"> 2222</a></span><span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125"> 2223</a></span><span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7"> 2224</a></span><span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64"> 2225</a></span><span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d"> 2226</a></span><span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1"> 2227</a></span><span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a"> 2228</a></span><span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17"> 2229</a></span><span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f"> 2230</a></span><span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af"> 2231</a></span><span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6"> 2232</a></span><span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d"> 2233</a></span><span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad965a7b1106ece575ed3da10c45c65cc"> 2234</a></span><span class="preprocessor">#define ETH_BASE              (AHB1PERIPH_BASE + 0x8000)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3cf7005808feb61bff1fee01e50a711a"> 2235</a></span><span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4946f2b3b03f7998343ac1778fbcf725"> 2236</a></span><span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa0f60b922aeb7275c785cbaa8f94ecf0"> 2237</a></span><span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gace2114e1b37c1ba88d60f3e831b67e93"> 2238</a></span><span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacec66385fd1604e69584eb19a0aaa303"> 2239</a></span><span class="preprocessor">#define DMA2D_BASE            (AHB1PERIPH_BASE + 0xB000)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga55b794507e021135486de57129a2505c"> 2242</a></span><span class="preprocessor">#define DCMI_BASE             (AHB2PERIPH_BASE + 0x50000)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga019f3ad3b3212e56b45984efd8b8efef"> 2243</a></span><span class="preprocessor">#define CRYP_BASE             (AHB2PERIPH_BASE + 0x60000)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga398d121ca28c3f0f90a140b62184e242"> 2244</a></span><span class="preprocessor">#define HASH_BASE             (AHB2PERIPH_BASE + 0x60400)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga41efdf0e6db11dad3003d01882ee8bcb"> 2245</a></span><span class="preprocessor">#define HASH_DIGEST_BASE      (AHB2PERIPH_BASE + 0x60710)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c"> 2246</a></span><span class="preprocessor">#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span> </div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="preprocessor">#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="preprocessor">#define FMC_Bank2_R_BASE      (FMC_R_BASE + 0x0060)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">#define FMC_Bank4_R_BASE      (FMC_R_BASE + 0x00A0)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="preprocessor">#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span> </div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment">/* Debug MCU registers base address */</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 2268</a></span><span class="preprocessor">#define DBGMCU_BASE           ((uint32_t )0xE0042000)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="preprocessor">#define QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 2280</a></span><span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9"> 2281</a></span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 2282</a></span><span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 2283</a></span><span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314"> 2284</a></span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394"> 2285</a></span><span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53"> 2286</a></span><span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18"> 2287</a></span><span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe"> 2288</a></span><span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 2289</a></span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 2290</a></span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 2291</a></span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02"> 2292</a></span><span class="preprocessor">#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 2293</a></span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc"> 2294</a></span><span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">#define SPDIFRX             ((SPDIFRX_TypeDef *) SPDIFRX_BASE)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf"> 2298</a></span><span class="preprocessor">#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 2299</a></span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225"> 2300</a></span><span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800"> 2301</a></span><span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 2302</a></span><span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 2303</a></span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 2304</a></span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda"> 2305</a></span><span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="preprocessor">#define FMPI2C1             ((FMPI2C_TypeDef *) FMPI2C1_BASE)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 2312</a></span><span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5e4c86ed487dc91418b156e24808033"> 2313</a></span><span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#define CAN3                ((CAN_TypeDef *) CAN3_BASE)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 2320</a></span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 2321</a></span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga20bc10f5b73e8b51724b2f23c5b2e785"> 2322</a></span><span class="preprocessor">#define UART7               ((USART_TypeDef *) UART7_BASE)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2fe70804956e53dcbdc82dbacbbbfabc"> 2323</a></span><span class="preprocessor">#define UART8               ((USART_TypeDef *) UART8_BASE)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga71a1040f1375b0c4963cb4502de1de09"> 2324</a></span><span class="preprocessor">#define UART9               ((USART_TypeDef *) UART9_BASE)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga0e7fc8acff8e61a31e0c93170dd81d5f"> 2325</a></span><span class="preprocessor">#define UART10              ((USART_TypeDef *) UART10_BASE)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 2326</a></span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e"> 2327</a></span><span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 2328</a></span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84"> 2329</a></span><span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea"> 2330</a></span><span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a"> 2331</a></span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e"> 2332</a></span><span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74"> 2333</a></span><span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331"> 2334</a></span><span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 2335</a></span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE) </span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2a2e6edef68cfe1946f39a5033da2301"> 2336</a></span><span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8"> 2337</a></span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 2338</a></span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e"> 2339</a></span><span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267"> 2340</a></span><span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad"> 2341</a></span><span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5e676c061e19ced149b7c6de6b8985e5"> 2342</a></span><span class="preprocessor">#define SPI5                ((SPI_TypeDef *) SPI5_BASE)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga0f05da7f4b924ab39c1f8afcea225074"> 2343</a></span><span class="preprocessor">#define SPI6                ((SPI_TypeDef *) SPI6_BASE)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa878b214698fcf74a3268d07562abbb2"> 2344</a></span><span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa29e42155e075c03d156d759b4e69c5c"> 2345</a></span><span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaaa4ab9bf6de588a9309acd4bf007c4e0"> 2346</a></span><span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="preprocessor">#define SAI2                ((SAI_TypeDef *) SAI2_BASE)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="preprocessor">#define SAI2_Block_A        ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="preprocessor">#define SAI2_Block_B        ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4459673012beca799917db0644a908c1"> 2352</a></span><span class="preprocessor">#define LTDC                ((LTDC_TypeDef *)LTDC_BASE)</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6f3ddebb027d7bdf4e8636e67a42ad17"> 2353</a></span><span class="preprocessor">#define LTDC_Layer1         ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gada57137d7b85a1223b5bf289e158e363"> 2354</a></span><span class="preprocessor">#define LTDC_Layer2         ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="preprocessor">#define DSI                 ((DSI_TypeDef *)DSI_BASE)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="preprocessor">#define DFSDM1_Channel0     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="preprocessor">#define DFSDM1_Channel1     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="preprocessor">#define DFSDM1_Channel2     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="preprocessor">#define DFSDM1_Channel3     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="preprocessor">#define DFSDM1_Filter0      ((DFSDM_TypeDef *) DFSDM_Filter0_BASE)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="preprocessor">#define DFSDM1_Filter1      ((DFSDM_TypeDef *) DFSDM_Filter1_BASE)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="preprocessor">#define DFSDM2_Channel0     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel0_BASE)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="preprocessor">#define DFSDM2_Channel1     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel1_BASE)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="preprocessor">#define DFSDM2_Channel2     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel2_BASE)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="preprocessor">#define DFSDM2_Channel3     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel3_BASE)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="preprocessor">#define DFSDM2_Channel4     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel4_BASE)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="preprocessor">#define DFSDM2_Channel5     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel5_BASE)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">#define DFSDM2_Channel6     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel6_BASE)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="preprocessor">#define DFSDM2_Channel7     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel7_BASE)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="preprocessor">#define DFSDM2_Filter0      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter0_BASE)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define DFSDM2_Filter1      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter1_BASE)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="preprocessor">#define DFSDM2_Filter2      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter2_BASE)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">#define DFSDM2_Filter3      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter3_BASE)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 2380</a></span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 2381</a></span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 2382</a></span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 2383</a></span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 2384</a></span><span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d"> 2385</a></span><span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414"> 2386</a></span><span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285"> 2387</a></span><span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade"> 2388</a></span><span class="preprocessor">#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7d3020a351195b6600a5d64c01c461fa"> 2389</a></span><span class="preprocessor">#define GPIOJ               ((GPIO_TypeDef *) GPIOJ_BASE)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga273d78d198f0221223b3e9d7798f1649"> 2390</a></span><span class="preprocessor">#define GPIOK               ((GPIO_TypeDef *) GPIOK_BASE)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 2391</a></span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 2392</a></span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 2393</a></span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 2394</a></span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8"> 2395</a></span><span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2"> 2396</a></span><span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250"> 2397</a></span><span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d"> 2398</a></span><span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb"> 2399</a></span><span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652"> 2400</a></span><span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d"> 2401</a></span><span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"> 2402</a></span><span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 2403</a></span><span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016"> 2404</a></span><span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a"> 2405</a></span><span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1"> 2406</a></span><span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e"> 2407</a></span><span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f"> 2408</a></span><span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83"> 2409</a></span><span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc"> 2410</a></span><span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce"> 2411</a></span><span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3a3f60de4318afbd0b3318e7a416aadc"> 2412</a></span><span class="preprocessor">#define ETH                 ((ETH_TypeDef *) ETH_BASE)  </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga46ffe4de9c874b15e9adb93a448d0778"> 2413</a></span><span class="preprocessor">#define DMA2D               ((DMA2D_TypeDef *)DMA2D_BASE)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga049d9f61cb078d642e68f3c22bb6d90c"> 2414</a></span><span class="preprocessor">#define DCMI                ((DCMI_TypeDef *) DCMI_BASE)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf8c417168aefe66429b5f1b6adc9effa"> 2415</a></span><span class="preprocessor">#define CRYP                ((CRYP_TypeDef *) CRYP_BASE)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7172fe24d1ffc31d15b20a77ea9f34dd"> 2416</a></span><span class="preprocessor">#define HASH                ((HASH_TypeDef *) HASH_BASE)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf3fca8c1cf565b0422dd4cfae7709bde"> 2417</a></span><span class="preprocessor">#define HASH_DIGEST         ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f"> 2418</a></span><span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="preprocessor">#define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="preprocessor">#define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span> </div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="preprocessor">#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="preprocessor">#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="preprocessor">#define FMC_Bank2           ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="preprocessor">#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="preprocessor">#define FMC_Bank4           ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="preprocessor">#define FMC_Bank5_6         ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span> </div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4"> 2437</a></span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span> </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 2461</a></span><span class="preprocessor">#define  ADC_SR_AWD                          ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 2462</a></span><span class="preprocessor">#define  ADC_SR_EOC                          ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56"> 2463</a></span><span class="preprocessor">#define  ADC_SR_JEOC                         ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 2464</a></span><span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 2465</a></span><span class="preprocessor">#define  ADC_SR_STRT                         ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"> 2466</a></span><span class="preprocessor">#define  ADC_SR_OVR                          ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 2469</a></span><span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 2470</a></span><span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 2471</a></span><span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 2472</a></span><span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 2473</a></span><span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 2474</a></span><span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 2475</a></span><span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 2476</a></span><span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 2477</a></span><span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 2478</a></span><span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 2479</a></span><span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 2480</a></span><span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 2481</a></span><span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 2482</a></span><span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 2483</a></span><span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 2484</a></span><span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 2485</a></span><span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 2486</a></span><span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 2487</a></span><span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 2488</a></span><span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5"> 2489</a></span><span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000)        </span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417"> 2490</a></span><span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10"> 2491</a></span><span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba"> 2492</a></span><span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000)         </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 2495</a></span><span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 2496</a></span><span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 2497</a></span><span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"> 2498</a></span><span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb"> 2499</a></span><span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 2500</a></span><span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 2501</a></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 2502</a></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 2503</a></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 2504</a></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822"> 2505</a></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6"> 2506</a></span><span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000)        </span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b"> 2507</a></span><span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832"> 2508</a></span><span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 2509</a></span><span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 2510</a></span><span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 2511</a></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 2512</a></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 2513</a></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9"> 2514</a></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234"> 2515</a></span><span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6"> 2516</a></span><span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d"> 2517</a></span><span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 2518</a></span><span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 2521</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 2522</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 2523</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 2524</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 2525</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 2526</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 2527</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 2528</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 2529</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 2530</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 2531</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 2532</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 2533</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 2534</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 2535</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 2536</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 2537</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 2538</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 2539</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 2540</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 2541</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 2542</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 2543</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 2544</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 2545</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 2546</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 2547</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 2548</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 2549</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 2550</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 2551</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 2552</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c"> 2553</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP18                     ((uint32_t)0x07000000)        </span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b"> 2554</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP18_0                   ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090"> 2555</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP18_1                   ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059"> 2556</a></span><span class="preprocessor">#define  ADC_SMPR1_SMP18_2                   ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 2559</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 2560</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 2561</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 2562</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 2563</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 2564</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 2565</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 2566</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 2567</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 2568</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 2569</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 2570</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 2571</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 2572</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 2573</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 2574</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 2575</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 2576</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 2577</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 2578</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 2579</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 2580</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 2581</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 2582</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 2583</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 2584</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 2585</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 2586</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 2587</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 2588</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 2589</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 2590</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 2591</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 2592</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 2593</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 2594</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 2595</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 2596</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 2597</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 2598</a></span><span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 2601</a></span><span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 2604</a></span><span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 2607</a></span><span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 2610</a></span><span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 2613</a></span><span class="preprocessor">#define  ADC_HTR_HT                          ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 2616</a></span><span class="preprocessor">#define  ADC_LTR_LT                          ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 2619</a></span><span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 2620</a></span><span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 2621</a></span><span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 2622</a></span><span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 2623</a></span><span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 2624</a></span><span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 2625</a></span><span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 2626</a></span><span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 2627</a></span><span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 2628</a></span><span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 2629</a></span><span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 2630</a></span><span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 2631</a></span><span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 2632</a></span><span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 2633</a></span><span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 2634</a></span><span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 2635</a></span><span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 2636</a></span><span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 2637</a></span><span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 2638</a></span><span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 2639</a></span><span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 2640</a></span><span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 2641</a></span><span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 2642</a></span><span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 2643</a></span><span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 2644</a></span><span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 2645</a></span><span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 2646</a></span><span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 2647</a></span><span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 2650</a></span><span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 2651</a></span><span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 2652</a></span><span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 2653</a></span><span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 2654</a></span><span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 2655</a></span><span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 2656</a></span><span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 2657</a></span><span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 2658</a></span><span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 2659</a></span><span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 2660</a></span><span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 2661</a></span><span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 2662</a></span><span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 2663</a></span><span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 2664</a></span><span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 2665</a></span><span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 2666</a></span><span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 2667</a></span><span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 2668</a></span><span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 2669</a></span><span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 2670</a></span><span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 2671</a></span><span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 2672</a></span><span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 2673</a></span><span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 2674</a></span><span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 2675</a></span><span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 2676</a></span><span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 2677</a></span><span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 2678</a></span><span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 2679</a></span><span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 2680</a></span><span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 2681</a></span><span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 2682</a></span><span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 2683</a></span><span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 2684</a></span><span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 2685</a></span><span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 2688</a></span><span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 2689</a></span><span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 2690</a></span><span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 2691</a></span><span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 2692</a></span><span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 2693</a></span><span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 2694</a></span><span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 2695</a></span><span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 2696</a></span><span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 2697</a></span><span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 2698</a></span><span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 2699</a></span><span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 2700</a></span><span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 2701</a></span><span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 2702</a></span><span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 2703</a></span><span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 2704</a></span><span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 2705</a></span><span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 2706</a></span><span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 2707</a></span><span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 2708</a></span><span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 2709</a></span><span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 2710</a></span><span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 2711</a></span><span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 2712</a></span><span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 2713</a></span><span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 2714</a></span><span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 2715</a></span><span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 2716</a></span><span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 2717</a></span><span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 2718</a></span><span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 2719</a></span><span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 2720</a></span><span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 2721</a></span><span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 2722</a></span><span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 2723</a></span><span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 2726</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 2727</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 2728</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 2729</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 2730</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 2731</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 2732</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 2733</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 2734</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 2735</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 2736</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 2737</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 2738</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 2739</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 2740</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 2741</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 2742</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 2743</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 2744</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 2745</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 2746</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 2747</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 2748</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 2749</a></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 2750</a></span><span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 2751</a></span><span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 2752</a></span><span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 2755</a></span><span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 2758</a></span><span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 2761</a></span><span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 2764</a></span><span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 2767</a></span><span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 2768</a></span><span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 2771</a></span><span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 2772</a></span><span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 2773</a></span><span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 2774</a></span><span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 2775</a></span><span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 2776</a></span><span class="preprocessor">#define  ADC_CSR_OVR1                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d8090a99ec65807ed831fea0d5524c"> 2777</a></span><span class="preprocessor">#define  ADC_CSR_AWD2                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411d79254769bbb4eeb14964abad497a"> 2778</a></span><span class="preprocessor">#define  ADC_CSR_EOC2                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7"> 2779</a></span><span class="preprocessor">#define  ADC_CSR_JEOC2                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca65d6d580299518fb7491e1cebac1d"> 2780</a></span><span class="preprocessor">#define  ADC_CSR_JSTRT2                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e79005049b17d08c28aeca86677655"> 2781</a></span><span class="preprocessor">#define  ADC_CSR_STRT2                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0e80da58202660466f6916c0bbb9da"> 2782</a></span><span class="preprocessor">#define  ADC_CSR_OVR2                        ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8883de33c5a7b30c611db11340fec6d"> 2783</a></span><span class="preprocessor">#define  ADC_CSR_AWD3                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a94c410343ba459146b2bb17833a795"> 2784</a></span><span class="preprocessor">#define  ADC_CSR_EOC3                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974"> 2785</a></span><span class="preprocessor">#define  ADC_CSR_JEOC3                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94140d21b4c83d9f401cc459a7ec6060"> 2786</a></span><span class="preprocessor">#define  ADC_CSR_JSTRT3                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13ca665cc575b64588475723f5289d4a"> 2787</a></span><span class="preprocessor">#define  ADC_CSR_STRT3                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76495b35a2bc7fc5f1b51ab1ee92384"> 2788</a></span><span class="preprocessor">#define  ADC_CSR_OVR3                        ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321ed2ccdf98d3a3307947056a8c401a"> 2791</a></span><span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e2a30df5568b5663e9f016743b3a35"> 2792</a></span><span class="preprocessor">#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396513974cf26f2a4aa0f36e755e227c"> 2793</a></span><span class="preprocessor">#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span> </div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 2796</a></span><span class="preprocessor">#define  ADC_CCR_MULTI                       ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 2797</a></span><span class="preprocessor">#define  ADC_CCR_MULTI_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 2798</a></span><span class="preprocessor">#define  ADC_CCR_MULTI_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 2799</a></span><span class="preprocessor">#define  ADC_CCR_MULTI_2                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 2800</a></span><span class="preprocessor">#define  ADC_CCR_MULTI_3                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 2801</a></span><span class="preprocessor">#define  ADC_CCR_MULTI_4                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 2802</a></span><span class="preprocessor">#define  ADC_CCR_DELAY                       ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 2803</a></span><span class="preprocessor">#define  ADC_CCR_DELAY_0                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 2804</a></span><span class="preprocessor">#define  ADC_CCR_DELAY_1                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 2805</a></span><span class="preprocessor">#define  ADC_CCR_DELAY_2                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 2806</a></span><span class="preprocessor">#define  ADC_CCR_DELAY_3                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 2807</a></span><span class="preprocessor">#define  ADC_CCR_DDS                         ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 2808</a></span><span class="preprocessor">#define  ADC_CCR_DMA                         ((uint32_t)0x0000C000)        </span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 2809</a></span><span class="preprocessor">#define  ADC_CCR_DMA_0                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 2810</a></span><span class="preprocessor">#define  ADC_CCR_DMA_1                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 2811</a></span><span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000)        </span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 2812</a></span><span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 2813</a></span><span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 2814</a></span><span class="preprocessor">#define  ADC_CCR_VBATE                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 2815</a></span><span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 2818</a></span><span class="preprocessor">#define  ADC_CDR_DATA1                      ((uint32_t)0x0000FFFF)         </span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 2819</a></span><span class="preprocessor">#define  ADC_CDR_DATA2                      ((uint32_t)0xFFFF0000)         </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">/*                         Controller Area Network                            */</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 2828</a></span><span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 2829</a></span><span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 2830</a></span><span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 2831</a></span><span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 2832</a></span><span class="preprocessor">#define  CAN_MCR_NART                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 2833</a></span><span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 2834</a></span><span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 2835</a></span><span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 2836</a></span><span class="preprocessor">#define  CAN_MCR_RESET                       ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 2839</a></span><span class="preprocessor">#define  CAN_MSR_INAK                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 2840</a></span><span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 2841</a></span><span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 2842</a></span><span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 2843</a></span><span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 2844</a></span><span class="preprocessor">#define  CAN_MSR_TXM                         ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 2845</a></span><span class="preprocessor">#define  CAN_MSR_RXM                         ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 2846</a></span><span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 2847</a></span><span class="preprocessor">#define  CAN_MSR_RX                          ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 2850</a></span><span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 2851</a></span><span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 2852</a></span><span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 2853</a></span><span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 2854</a></span><span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 2855</a></span><span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 2856</a></span><span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 2857</a></span><span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 2858</a></span><span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 2859</a></span><span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 2860</a></span><span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 2861</a></span><span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 2862</a></span><span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 2863</a></span><span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 2864</a></span><span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 2865</a></span><span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 2867</a></span><span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 2868</a></span><span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 2869</a></span><span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 2870</a></span><span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 2872</a></span><span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 2873</a></span><span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 2874</a></span><span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 2875</a></span><span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 2878</a></span><span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint8_t)0x03)               </span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 2879</a></span><span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 2880</a></span><span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 2881</a></span><span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 2884</a></span><span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint8_t)0x03)               </span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 2885</a></span><span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 2886</a></span><span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 2887</a></span><span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 2890</a></span><span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 2891</a></span><span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 2892</a></span><span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 2893</a></span><span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 2894</a></span><span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 2895</a></span><span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 2896</a></span><span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 2897</a></span><span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 2898</a></span><span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 2899</a></span><span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 2900</a></span><span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 2901</a></span><span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 2902</a></span><span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 2903</a></span><span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2906</a></span><span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 2907</a></span><span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 2908</a></span><span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 2910</a></span><span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2911</a></span><span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 2912</a></span><span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 2913</a></span><span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 2915</a></span><span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 2916</a></span><span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 2919</a></span><span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2920</a></span><span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2921</a></span><span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2922</a></span><span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2923</a></span><span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 2924</a></span><span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2928</a></span><span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2929</a></span><span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 2930</a></span><span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 2931</a></span><span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 2932</a></span><span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2935</a></span><span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 2936</a></span><span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 2937</a></span><span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 2940</a></span><span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 2941</a></span><span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 2942</a></span><span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 2943</a></span><span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 2946</a></span><span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2947</a></span><span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2948</a></span><span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 2949</a></span><span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 2952</a></span><span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2953</a></span><span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2954</a></span><span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2955</a></span><span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 2956</a></span><span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2959</a></span><span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 2960</a></span><span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 2961</a></span><span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 2964</a></span><span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 2965</a></span><span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 2966</a></span><span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 2967</a></span><span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 2970</a></span><span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2971</a></span><span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2972</a></span><span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 2973</a></span><span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 2976</a></span><span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 2977</a></span><span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2978</a></span><span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2979</a></span><span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 2980</a></span><span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span>  </div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2983</a></span><span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 2984</a></span><span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 2985</a></span><span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2988</a></span><span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 2989</a></span><span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2990</a></span><span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 2991</a></span><span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 2994</a></span><span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 2995</a></span><span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 2996</a></span><span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 2997</a></span><span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 3000</a></span><span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 3001</a></span><span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 3002</a></span><span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 3003</a></span><span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 3006</a></span><span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 3007</a></span><span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 3008</a></span><span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 3011</a></span><span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 3012</a></span><span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 3013</a></span><span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 3014</a></span><span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 3017</a></span><span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 3018</a></span><span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 3019</a></span><span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 3020</a></span><span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 3023</a></span><span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 3024</a></span><span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 3025</a></span><span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 3026</a></span><span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 3029</a></span><span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 3030</a></span><span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 3031</a></span><span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 3034</a></span><span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 3035</a></span><span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 3036</a></span><span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 3037</a></span><span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 3040</a></span><span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 3041</a></span><span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 3042</a></span><span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 3043</a></span><span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 3047</a></span><span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 3050</a></span><span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 3051</a></span><span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 3052</a></span><span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 3053</a></span><span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 3054</a></span><span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 3055</a></span><span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 3056</a></span><span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 3057</a></span><span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 3058</a></span><span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 3059</a></span><span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 3060</a></span><span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 3061</a></span><span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 3062</a></span><span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 3063</a></span><span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 3064</a></span><span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 3067</a></span><span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 3068</a></span><span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 3069</a></span><span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 3070</a></span><span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 3071</a></span><span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 3072</a></span><span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 3073</a></span><span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 3074</a></span><span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 3075</a></span><span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 3076</a></span><span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 3077</a></span><span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 3078</a></span><span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 3079</a></span><span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 3080</a></span><span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 3081</a></span><span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 3084</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 3085</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 3086</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 3087</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 3088</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 3089</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 3090</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 3091</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 3092</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 3093</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 3094</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 3095</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 3096</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 3097</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 3098</a></span><span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 3101</a></span><span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint16_t)0x3FFF)            </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 3102</a></span><span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 3103</a></span><span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 3104</a></span><span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 3105</a></span><span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 3106</a></span><span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 3107</a></span><span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 3108</a></span><span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 3109</a></span><span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 3110</a></span><span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 3111</a></span><span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 3112</a></span><span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 3113</a></span><span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 3114</a></span><span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 3115</a></span><span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 3118</a></span><span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 3119</a></span><span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 3120</a></span><span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 3121</a></span><span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 3122</a></span><span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 3123</a></span><span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 3124</a></span><span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 3125</a></span><span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 3126</a></span><span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 3127</a></span><span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 3128</a></span><span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 3129</a></span><span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 3130</a></span><span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 3131</a></span><span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 3132</a></span><span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 3133</a></span><span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 3134</a></span><span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 3135</a></span><span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 3136</a></span><span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 3137</a></span><span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 3138</a></span><span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 3139</a></span><span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 3140</a></span><span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 3141</a></span><span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 3142</a></span><span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 3143</a></span><span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 3144</a></span><span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 3145</a></span><span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 3146</a></span><span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 3147</a></span><span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 3148</a></span><span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 3149</a></span><span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 3152</a></span><span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 3153</a></span><span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 3154</a></span><span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 3155</a></span><span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 3156</a></span><span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 3157</a></span><span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 3158</a></span><span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 3159</a></span><span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 3160</a></span><span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 3161</a></span><span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 3162</a></span><span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 3163</a></span><span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 3164</a></span><span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 3165</a></span><span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 3166</a></span><span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 3167</a></span><span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 3168</a></span><span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 3169</a></span><span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 3170</a></span><span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 3171</a></span><span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 3172</a></span><span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 3173</a></span><span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 3174</a></span><span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 3175</a></span><span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 3176</a></span><span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 3177</a></span><span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 3178</a></span><span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 3179</a></span><span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 3180</a></span><span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 3181</a></span><span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 3182</a></span><span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 3183</a></span><span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 3186</a></span><span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 3187</a></span><span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 3188</a></span><span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 3189</a></span><span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 3190</a></span><span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 3191</a></span><span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 3192</a></span><span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 3193</a></span><span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 3194</a></span><span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 3195</a></span><span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 3196</a></span><span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 3197</a></span><span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 3198</a></span><span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 3199</a></span><span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 3200</a></span><span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 3201</a></span><span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 3202</a></span><span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 3203</a></span><span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 3204</a></span><span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 3205</a></span><span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 3206</a></span><span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 3207</a></span><span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 3208</a></span><span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 3209</a></span><span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 3210</a></span><span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 3211</a></span><span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 3212</a></span><span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 3213</a></span><span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 3214</a></span><span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 3215</a></span><span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 3216</a></span><span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 3217</a></span><span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 3220</a></span><span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 3221</a></span><span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 3222</a></span><span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 3223</a></span><span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 3224</a></span><span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 3225</a></span><span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 3226</a></span><span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 3227</a></span><span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 3228</a></span><span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 3229</a></span><span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 3230</a></span><span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 3231</a></span><span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 3232</a></span><span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 3233</a></span><span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 3234</a></span><span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 3235</a></span><span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 3236</a></span><span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 3237</a></span><span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 3238</a></span><span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 3239</a></span><span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 3240</a></span><span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 3241</a></span><span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 3242</a></span><span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 3243</a></span><span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 3244</a></span><span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 3245</a></span><span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 3246</a></span><span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 3247</a></span><span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 3248</a></span><span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 3249</a></span><span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 3250</a></span><span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 3251</a></span><span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 3254</a></span><span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 3255</a></span><span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 3256</a></span><span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 3257</a></span><span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 3258</a></span><span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 3259</a></span><span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 3260</a></span><span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 3261</a></span><span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 3262</a></span><span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 3263</a></span><span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 3264</a></span><span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 3265</a></span><span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 3266</a></span><span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 3267</a></span><span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 3268</a></span><span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 3269</a></span><span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 3270</a></span><span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 3271</a></span><span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 3272</a></span><span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 3273</a></span><span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 3274</a></span><span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 3275</a></span><span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 3276</a></span><span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 3277</a></span><span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 3278</a></span><span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 3279</a></span><span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 3280</a></span><span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 3281</a></span><span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 3282</a></span><span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 3283</a></span><span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 3284</a></span><span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 3285</a></span><span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 3288</a></span><span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 3289</a></span><span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 3290</a></span><span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 3291</a></span><span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 3292</a></span><span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 3293</a></span><span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 3294</a></span><span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 3295</a></span><span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 3296</a></span><span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 3297</a></span><span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 3298</a></span><span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 3299</a></span><span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 3300</a></span><span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 3301</a></span><span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 3302</a></span><span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 3303</a></span><span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 3304</a></span><span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 3305</a></span><span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 3306</a></span><span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 3307</a></span><span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 3308</a></span><span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 3309</a></span><span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 3310</a></span><span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 3311</a></span><span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 3312</a></span><span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 3313</a></span><span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 3314</a></span><span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 3315</a></span><span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 3316</a></span><span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 3317</a></span><span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 3318</a></span><span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 3319</a></span><span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 3322</a></span><span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 3323</a></span><span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 3324</a></span><span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 3325</a></span><span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 3326</a></span><span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 3327</a></span><span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 3328</a></span><span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 3329</a></span><span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 3330</a></span><span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 3331</a></span><span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 3332</a></span><span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 3333</a></span><span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 3334</a></span><span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 3335</a></span><span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 3336</a></span><span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 3337</a></span><span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 3338</a></span><span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 3339</a></span><span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 3340</a></span><span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 3341</a></span><span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 3342</a></span><span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 3343</a></span><span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 3344</a></span><span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 3345</a></span><span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 3346</a></span><span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 3347</a></span><span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 3348</a></span><span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 3349</a></span><span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 3350</a></span><span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 3351</a></span><span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 3352</a></span><span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 3353</a></span><span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 3356</a></span><span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 3357</a></span><span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 3358</a></span><span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 3359</a></span><span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 3360</a></span><span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 3361</a></span><span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 3362</a></span><span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 3363</a></span><span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 3364</a></span><span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 3365</a></span><span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 3366</a></span><span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 3367</a></span><span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 3368</a></span><span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 3369</a></span><span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 3370</a></span><span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 3371</a></span><span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 3372</a></span><span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 3373</a></span><span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 3374</a></span><span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 3375</a></span><span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 3376</a></span><span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 3377</a></span><span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 3378</a></span><span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 3379</a></span><span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 3380</a></span><span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 3381</a></span><span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 3382</a></span><span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 3383</a></span><span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 3384</a></span><span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 3385</a></span><span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 3386</a></span><span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 3387</a></span><span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 3390</a></span><span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 3391</a></span><span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 3392</a></span><span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 3393</a></span><span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 3394</a></span><span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 3395</a></span><span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 3396</a></span><span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 3397</a></span><span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 3398</a></span><span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 3399</a></span><span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 3400</a></span><span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 3401</a></span><span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 3402</a></span><span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 3403</a></span><span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 3404</a></span><span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 3405</a></span><span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 3406</a></span><span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 3407</a></span><span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 3408</a></span><span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 3409</a></span><span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 3410</a></span><span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 3411</a></span><span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 3412</a></span><span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 3413</a></span><span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 3414</a></span><span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 3415</a></span><span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 3416</a></span><span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 3417</a></span><span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 3418</a></span><span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 3419</a></span><span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 3420</a></span><span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 3421</a></span><span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 3424</a></span><span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 3425</a></span><span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 3426</a></span><span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 3427</a></span><span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 3428</a></span><span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 3429</a></span><span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 3430</a></span><span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 3431</a></span><span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 3432</a></span><span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 3433</a></span><span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 3434</a></span><span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 3435</a></span><span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 3436</a></span><span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 3437</a></span><span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 3438</a></span><span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 3439</a></span><span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 3440</a></span><span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 3441</a></span><span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 3442</a></span><span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 3443</a></span><span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 3444</a></span><span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 3445</a></span><span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 3446</a></span><span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 3447</a></span><span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 3448</a></span><span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 3449</a></span><span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 3450</a></span><span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 3451</a></span><span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 3452</a></span><span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 3453</a></span><span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 3454</a></span><span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 3455</a></span><span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 3458</a></span><span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 3459</a></span><span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 3460</a></span><span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 3461</a></span><span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 3462</a></span><span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 3463</a></span><span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 3464</a></span><span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 3465</a></span><span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 3466</a></span><span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 3467</a></span><span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 3468</a></span><span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 3469</a></span><span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 3470</a></span><span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 3471</a></span><span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 3472</a></span><span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 3473</a></span><span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 3474</a></span><span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 3475</a></span><span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 3476</a></span><span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 3477</a></span><span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 3478</a></span><span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 3479</a></span><span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 3480</a></span><span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 3481</a></span><span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 3482</a></span><span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 3483</a></span><span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 3484</a></span><span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 3485</a></span><span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 3486</a></span><span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 3487</a></span><span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 3488</a></span><span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 3489</a></span><span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 3492</a></span><span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 3493</a></span><span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 3494</a></span><span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 3495</a></span><span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 3496</a></span><span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 3497</a></span><span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 3498</a></span><span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 3499</a></span><span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 3500</a></span><span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 3501</a></span><span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 3502</a></span><span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 3503</a></span><span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 3504</a></span><span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 3505</a></span><span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 3506</a></span><span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 3507</a></span><span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 3508</a></span><span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 3509</a></span><span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 3510</a></span><span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 3511</a></span><span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 3512</a></span><span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 3513</a></span><span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 3514</a></span><span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 3515</a></span><span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 3516</a></span><span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 3517</a></span><span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 3518</a></span><span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 3519</a></span><span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 3520</a></span><span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 3521</a></span><span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 3522</a></span><span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 3523</a></span><span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 3526</a></span><span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 3527</a></span><span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 3528</a></span><span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 3529</a></span><span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 3530</a></span><span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 3531</a></span><span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 3532</a></span><span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 3533</a></span><span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 3534</a></span><span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 3535</a></span><span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 3536</a></span><span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 3537</a></span><span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 3538</a></span><span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 3539</a></span><span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 3540</a></span><span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 3541</a></span><span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 3542</a></span><span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 3543</a></span><span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 3544</a></span><span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 3545</a></span><span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 3546</a></span><span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 3547</a></span><span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 3548</a></span><span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 3549</a></span><span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 3550</a></span><span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 3551</a></span><span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 3552</a></span><span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 3553</a></span><span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 3554</a></span><span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 3555</a></span><span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 3556</a></span><span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 3557</a></span><span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 3560</a></span><span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 3561</a></span><span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 3562</a></span><span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 3563</a></span><span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 3564</a></span><span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 3565</a></span><span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 3566</a></span><span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 3567</a></span><span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 3568</a></span><span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 3569</a></span><span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 3570</a></span><span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 3571</a></span><span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 3572</a></span><span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 3573</a></span><span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 3574</a></span><span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 3575</a></span><span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 3576</a></span><span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 3577</a></span><span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 3578</a></span><span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 3579</a></span><span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 3580</a></span><span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 3581</a></span><span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 3582</a></span><span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 3583</a></span><span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 3584</a></span><span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 3585</a></span><span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 3586</a></span><span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 3587</a></span><span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 3588</a></span><span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 3589</a></span><span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 3590</a></span><span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 3591</a></span><span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 3594</a></span><span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 3595</a></span><span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 3596</a></span><span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 3597</a></span><span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 3598</a></span><span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 3599</a></span><span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 3600</a></span><span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 3601</a></span><span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 3602</a></span><span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 3603</a></span><span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 3604</a></span><span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 3605</a></span><span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 3606</a></span><span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 3607</a></span><span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 3608</a></span><span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 3609</a></span><span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 3610</a></span><span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 3611</a></span><span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 3612</a></span><span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 3613</a></span><span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 3614</a></span><span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 3615</a></span><span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 3616</a></span><span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 3617</a></span><span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 3618</a></span><span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 3619</a></span><span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 3620</a></span><span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 3621</a></span><span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 3622</a></span><span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 3623</a></span><span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 3624</a></span><span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 3625</a></span><span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 3628</a></span><span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 3629</a></span><span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 3630</a></span><span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 3631</a></span><span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 3632</a></span><span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 3633</a></span><span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 3634</a></span><span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 3635</a></span><span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 3636</a></span><span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 3637</a></span><span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 3638</a></span><span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 3639</a></span><span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 3640</a></span><span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 3641</a></span><span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 3642</a></span><span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 3643</a></span><span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 3644</a></span><span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 3645</a></span><span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 3646</a></span><span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 3647</a></span><span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 3648</a></span><span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 3649</a></span><span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 3650</a></span><span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 3651</a></span><span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 3652</a></span><span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 3653</a></span><span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 3654</a></span><span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 3655</a></span><span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 3656</a></span><span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 3657</a></span><span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 3658</a></span><span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 3659</a></span><span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 3662</a></span><span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 3663</a></span><span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 3664</a></span><span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 3665</a></span><span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 3666</a></span><span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 3667</a></span><span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 3668</a></span><span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 3669</a></span><span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 3670</a></span><span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 3671</a></span><span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 3672</a></span><span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 3673</a></span><span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 3674</a></span><span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 3675</a></span><span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 3676</a></span><span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 3677</a></span><span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 3678</a></span><span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 3679</a></span><span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 3680</a></span><span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 3681</a></span><span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 3682</a></span><span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 3683</a></span><span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 3684</a></span><span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 3685</a></span><span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 3686</a></span><span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 3687</a></span><span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 3688</a></span><span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 3689</a></span><span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 3690</a></span><span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 3691</a></span><span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 3692</a></span><span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 3693</a></span><span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 3696</a></span><span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 3697</a></span><span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 3698</a></span><span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 3699</a></span><span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 3700</a></span><span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 3701</a></span><span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 3702</a></span><span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 3703</a></span><span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 3704</a></span><span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 3705</a></span><span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 3706</a></span><span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 3707</a></span><span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 3708</a></span><span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 3709</a></span><span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 3710</a></span><span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 3711</a></span><span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 3712</a></span><span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 3713</a></span><span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 3714</a></span><span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 3715</a></span><span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 3716</a></span><span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 3717</a></span><span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 3718</a></span><span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 3719</a></span><span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 3720</a></span><span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 3721</a></span><span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 3722</a></span><span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 3723</a></span><span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 3724</a></span><span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 3725</a></span><span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 3726</a></span><span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 3727</a></span><span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 3730</a></span><span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 3731</a></span><span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 3732</a></span><span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 3733</a></span><span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 3734</a></span><span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 3735</a></span><span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 3736</a></span><span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 3737</a></span><span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 3738</a></span><span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 3739</a></span><span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 3740</a></span><span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 3741</a></span><span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 3742</a></span><span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 3743</a></span><span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 3744</a></span><span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 3745</a></span><span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 3746</a></span><span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 3747</a></span><span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 3748</a></span><span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 3749</a></span><span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 3750</a></span><span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 3751</a></span><span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 3752</a></span><span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 3753</a></span><span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 3754</a></span><span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 3755</a></span><span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 3756</a></span><span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 3757</a></span><span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 3758</a></span><span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 3759</a></span><span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 3760</a></span><span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 3761</a></span><span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 3764</a></span><span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 3765</a></span><span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 3766</a></span><span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 3767</a></span><span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 3768</a></span><span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 3769</a></span><span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 3770</a></span><span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 3771</a></span><span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 3772</a></span><span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 3773</a></span><span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 3774</a></span><span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 3775</a></span><span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 3776</a></span><span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 3777</a></span><span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 3778</a></span><span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 3779</a></span><span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 3780</a></span><span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 3781</a></span><span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 3782</a></span><span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 3783</a></span><span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 3784</a></span><span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 3785</a></span><span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 3786</a></span><span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 3787</a></span><span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 3788</a></span><span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 3789</a></span><span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 3790</a></span><span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 3791</a></span><span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 3792</a></span><span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 3793</a></span><span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 3794</a></span><span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 3795</a></span><span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 3798</a></span><span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 3799</a></span><span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 3800</a></span><span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 3801</a></span><span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 3802</a></span><span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 3803</a></span><span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 3804</a></span><span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 3805</a></span><span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 3806</a></span><span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 3807</a></span><span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 3808</a></span><span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 3809</a></span><span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 3810</a></span><span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 3811</a></span><span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 3812</a></span><span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 3813</a></span><span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 3814</a></span><span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 3815</a></span><span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 3816</a></span><span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 3817</a></span><span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 3818</a></span><span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 3819</a></span><span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 3820</a></span><span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 3821</a></span><span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 3822</a></span><span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 3823</a></span><span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 3824</a></span><span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 3825</a></span><span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 3826</a></span><span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 3827</a></span><span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 3828</a></span><span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 3829</a></span><span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 3832</a></span><span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 3833</a></span><span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 3834</a></span><span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 3835</a></span><span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 3836</a></span><span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 3837</a></span><span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 3838</a></span><span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 3839</a></span><span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 3840</a></span><span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 3841</a></span><span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 3842</a></span><span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 3843</a></span><span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 3844</a></span><span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 3845</a></span><span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 3846</a></span><span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 3847</a></span><span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 3848</a></span><span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 3849</a></span><span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 3850</a></span><span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 3851</a></span><span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 3852</a></span><span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 3853</a></span><span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 3854</a></span><span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 3855</a></span><span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 3856</a></span><span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 3857</a></span><span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 3858</a></span><span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 3859</a></span><span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 3860</a></span><span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 3861</a></span><span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 3862</a></span><span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 3863</a></span><span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 3866</a></span><span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 3867</a></span><span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 3868</a></span><span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 3869</a></span><span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 3870</a></span><span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 3871</a></span><span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 3872</a></span><span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 3873</a></span><span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 3874</a></span><span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 3875</a></span><span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 3876</a></span><span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 3877</a></span><span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 3878</a></span><span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 3879</a></span><span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 3880</a></span><span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 3881</a></span><span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 3882</a></span><span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 3883</a></span><span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 3884</a></span><span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 3885</a></span><span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 3886</a></span><span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 3887</a></span><span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 3888</a></span><span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 3889</a></span><span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 3890</a></span><span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 3891</a></span><span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 3892</a></span><span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 3893</a></span><span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 3894</a></span><span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 3895</a></span><span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 3896</a></span><span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 3897</a></span><span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 3900</a></span><span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 3901</a></span><span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 3902</a></span><span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 3903</a></span><span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 3904</a></span><span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 3905</a></span><span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 3906</a></span><span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 3907</a></span><span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 3908</a></span><span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 3909</a></span><span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 3910</a></span><span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 3911</a></span><span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 3912</a></span><span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 3913</a></span><span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 3914</a></span><span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 3915</a></span><span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 3916</a></span><span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 3917</a></span><span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 3918</a></span><span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 3919</a></span><span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 3920</a></span><span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 3921</a></span><span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 3922</a></span><span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 3923</a></span><span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 3924</a></span><span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 3925</a></span><span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 3926</a></span><span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 3927</a></span><span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 3928</a></span><span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 3929</a></span><span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 3930</a></span><span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 3931</a></span><span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 3934</a></span><span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 3935</a></span><span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 3936</a></span><span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 3937</a></span><span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 3938</a></span><span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 3939</a></span><span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 3940</a></span><span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 3941</a></span><span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 3942</a></span><span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 3943</a></span><span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 3944</a></span><span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 3945</a></span><span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 3946</a></span><span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 3947</a></span><span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 3948</a></span><span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 3949</a></span><span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 3950</a></span><span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 3951</a></span><span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 3952</a></span><span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 3953</a></span><span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 3954</a></span><span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 3955</a></span><span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 3956</a></span><span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 3957</a></span><span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 3958</a></span><span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 3959</a></span><span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 3960</a></span><span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 3961</a></span><span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 3962</a></span><span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 3963</a></span><span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 3964</a></span><span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 3965</a></span><span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 3968</a></span><span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 3969</a></span><span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 3970</a></span><span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 3971</a></span><span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 3972</a></span><span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 3973</a></span><span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 3974</a></span><span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 3975</a></span><span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 3976</a></span><span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 3977</a></span><span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 3978</a></span><span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 3979</a></span><span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 3980</a></span><span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 3981</a></span><span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 3982</a></span><span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 3983</a></span><span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 3984</a></span><span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 3985</a></span><span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 3986</a></span><span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 3987</a></span><span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 3988</a></span><span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 3989</a></span><span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 3990</a></span><span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 3991</a></span><span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 3992</a></span><span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 3993</a></span><span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 3994</a></span><span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 3995</a></span><span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 3996</a></span><span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 3997</a></span><span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 3998</a></span><span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 3999</a></span><span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 4002</a></span><span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 4003</a></span><span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 4004</a></span><span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 4005</a></span><span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 4006</a></span><span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 4007</a></span><span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 4008</a></span><span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 4009</a></span><span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 4010</a></span><span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 4011</a></span><span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 4012</a></span><span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 4013</a></span><span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 4014</a></span><span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 4015</a></span><span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 4016</a></span><span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 4017</a></span><span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 4018</a></span><span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 4019</a></span><span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 4020</a></span><span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 4021</a></span><span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 4022</a></span><span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 4023</a></span><span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 4024</a></span><span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 4025</a></span><span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 4026</a></span><span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 4027</a></span><span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 4028</a></span><span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 4029</a></span><span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 4030</a></span><span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 4031</a></span><span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 4032</a></span><span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 4033</a></span><span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 4036</a></span><span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 4037</a></span><span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 4038</a></span><span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 4039</a></span><span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 4040</a></span><span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 4041</a></span><span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 4042</a></span><span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 4043</a></span><span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 4044</a></span><span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 4045</a></span><span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 4046</a></span><span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 4047</a></span><span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 4048</a></span><span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 4049</a></span><span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 4050</a></span><span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 4051</a></span><span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 4052</a></span><span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 4053</a></span><span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 4054</a></span><span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 4055</a></span><span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 4056</a></span><span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 4057</a></span><span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 4058</a></span><span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 4059</a></span><span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 4060</a></span><span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 4061</a></span><span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 4062</a></span><span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 4063</a></span><span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 4064</a></span><span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 4065</a></span><span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 4066</a></span><span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 4067</a></span><span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="comment">/*                          HDMI-CEC (CEC)                                    */</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span> </div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="comment">/*******************  Bit definition for CEC_CR register  *********************/</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span><span class="preprocessor">#define  CEC_CR_CECEN                        ((uint32_t)0x00000001)       </span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="preprocessor">#define  CEC_CR_TXSOM                        ((uint32_t)0x00000002)       </span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="preprocessor">#define  CEC_CR_TXEOM                        ((uint32_t)0x00000004)       </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment">/*******************  Bit definition for CEC_CFGR register  *******************/</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="preprocessor">#define  CEC_CFGR_SFT                        ((uint32_t)0x00000007)       </span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="preprocessor">#define  CEC_CFGR_RXTOL                      ((uint32_t)0x00000008)       </span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span><span class="preprocessor">#define  CEC_CFGR_BRESTP                     ((uint32_t)0x00000010)       </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="preprocessor">#define  CEC_CFGR_BREGEN                     ((uint32_t)0x00000020)       </span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="preprocessor">#define  CEC_CFGR_LREGEN                     ((uint32_t)0x00000040)       </span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="preprocessor">#define  CEC_CFGR_SFTOPT                     ((uint32_t)0x00000100)       </span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="preprocessor">#define  CEC_CFGR_BRDNOGEN                   ((uint32_t)0x00000080)       </span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="preprocessor">#define  CEC_CFGR_OAR                        ((uint32_t)0x7FFF0000)       </span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="preprocessor">#define  CEC_CFGR_LSTN                       ((uint32_t)0x80000000)       </span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="comment">/*******************  Bit definition for CEC_TXDR register  *******************/</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="preprocessor">#define  CEC_TXDR_TXD                        ((uint32_t)0x000000FF)       </span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="comment">/*******************  Bit definition for CEC_RXDR register  *******************/</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="preprocessor">#define  CEC_TXDR_RXD                        ((uint32_t)0x000000FF)       </span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span><span class="comment">/*******************  Bit definition for CEC_ISR register  ********************/</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="preprocessor">#define  CEC_ISR_RXBR                        ((uint32_t)0x00000001)       </span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="preprocessor">#define  CEC_ISR_RXEND                       ((uint32_t)0x00000002)       </span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="preprocessor">#define  CEC_ISR_RXOVR                       ((uint32_t)0x00000004)       </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="preprocessor">#define  CEC_ISR_BRE                         ((uint32_t)0x00000008)       </span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="preprocessor">#define  CEC_ISR_SBPE                        ((uint32_t)0x00000010)       </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="preprocessor">#define  CEC_ISR_LBPE                        ((uint32_t)0x00000020)       </span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="preprocessor">#define  CEC_ISR_RXACKE                      ((uint32_t)0x00000040)       </span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="preprocessor">#define  CEC_ISR_ARBLST                      ((uint32_t)0x00000080)       </span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="preprocessor">#define  CEC_ISR_TXBR                        ((uint32_t)0x00000100)       </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="preprocessor">#define  CEC_ISR_TXEND                       ((uint32_t)0x00000200)       </span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="preprocessor">#define  CEC_ISR_TXUDR                       ((uint32_t)0x00000400)       </span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="preprocessor">#define  CEC_ISR_TXERR                       ((uint32_t)0x00000800)       </span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="preprocessor">#define  CEC_ISR_TXACKE                      ((uint32_t)0x00001000)       </span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment">/*******************  Bit definition for CEC_IER register  ********************/</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="preprocessor">#define  CEC_IER_RXBRIE                      ((uint32_t)0x00000001)       </span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="preprocessor">#define  CEC_IER_RXENDIE                     ((uint32_t)0x00000002)       </span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span><span class="preprocessor">#define  CEC_IER_RXOVRIE                     ((uint32_t)0x00000004)       </span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="preprocessor">#define  CEC_IER_BREIEIE                     ((uint32_t)0x00000008)       </span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="preprocessor">#define  CEC_IER_SBPEIE                      ((uint32_t)0x00000010)       </span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="preprocessor">#define  CEC_IER_LBPEIE                      ((uint32_t)0x00000020)       </span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span><span class="preprocessor">#define  CEC_IER_RXACKEIE                    ((uint32_t)0x00000040)       </span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span><span class="preprocessor">#define  CEC_IER_ARBLSTIE                    ((uint32_t)0x00000080)       </span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="preprocessor">#define  CEC_IER_TXBRIE                      ((uint32_t)0x00000100)       </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="preprocessor">#define  CEC_IER_TXENDIE                     ((uint32_t)0x00000200)       </span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="preprocessor">#define  CEC_IER_TXUDRIE                     ((uint32_t)0x00000400)       </span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="preprocessor">#define  CEC_IER_TXERRIE                     ((uint32_t)0x00000800)       </span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="preprocessor">#define  CEC_IER_TXACKEIE                    ((uint32_t)0x00001000)       </span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span> </div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 4135</a></span><span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 4139</a></span><span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)        </span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 4143</a></span><span class="preprocessor">#define  CRC_CR_RESET                        ((uint8_t)0x01)        </span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><span class="comment">/*                            Crypto Processor                                */</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><span class="comment">/******************* Bits definition for CRYP_CR register  ********************/</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0b1fad863e32d3bd9b95ecc7082e43"> 4151</a></span><span class="preprocessor">#define CRYP_CR_ALGODIR                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span> </div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40666a9903ed0e307b0f97ae7473f7fe"> 4153</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE                     ((uint32_t)0x00080038)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63b47c94b9fc9dad1382b9eabddb3a7"> 4154</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_0                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b1c1d672a3959c76b36321a17b9bfaf"> 4155</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_1                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04af940f21f9f865aaf43fc1c352331"> 4156</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_2                   ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63bb6a7288f4287842acc3b82a5252e"> 4157</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_TDES_ECB            ((uint32_t)0x00000000)</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff78552081418931926c17802e4e3bb"> 4158</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_TDES_CBC            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e3cb1cae9167a9548d91baee97ec35"> 4159</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_DES_ECB             ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e84254439a55f626512f909c1182f2e"> 4160</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_DES_CBC             ((uint32_t)0x00000018)</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad5ef5312e7abda965d91a542dbfb33f"> 4161</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_ECB             ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c8b2e0fc771fafb1c9194a8bc4fe9ef"> 4162</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_CBC             ((uint32_t)0x00000028)</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03eb6f14043a083c78fd0b27d1432530"> 4163</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_CTR             ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122cc878a5d8a4cee1185acb84e6bb51"> 4164</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_KEY             ((uint32_t)0x00000038)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span> </div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74666b00f58b456a15c19e8614ae1854"> 4166</a></span><span class="preprocessor">#define CRYP_CR_DATATYPE                     ((uint32_t)0x000000C0)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0e6c625b9ac13ed14230e5d9361522"> 4167</a></span><span class="preprocessor">#define CRYP_CR_DATATYPE_0                   ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf52b335e410455efe82e65fd1bfdd790"> 4168</a></span><span class="preprocessor">#define CRYP_CR_DATATYPE_1                   ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5c522813daf4eaffdf6f8be153125b"> 4169</a></span><span class="preprocessor">#define CRYP_CR_KEYSIZE                      ((uint32_t)0x00000300)</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f21ce543e31df15cd17c59376620ce"> 4170</a></span><span class="preprocessor">#define CRYP_CR_KEYSIZE_0                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b74eda84734e53cf2a947eb04d2deb"> 4171</a></span><span class="preprocessor">#define CRYP_CR_KEYSIZE_1                    ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a359cd42efacc743ee2dedc39880f8a"> 4172</a></span><span class="preprocessor">#define CRYP_CR_FFLUSH                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25df318843643ead955eca7609b28d73"> 4173</a></span><span class="preprocessor">#define CRYP_CR_CRYPEN                       ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span> </div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf61fd2f9d1f47ec7ea3d2e10f0b57f3d"> 4175</a></span><span class="preprocessor">#define CRYP_CR_GCM_CCMPH                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f12cbb1f370dad12d1ba31362182d8"> 4176</a></span><span class="preprocessor">#define CRYP_CR_GCM_CCMPH_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3cddffd085eb0f93412c7816ad357e"> 4177</a></span><span class="preprocessor">#define CRYP_CR_GCM_CCMPH_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab949a7e6ddad78b872c50d610f203b93"> 4178</a></span><span class="preprocessor">#define CRYP_CR_ALGOMODE_3                   ((uint32_t)0x00080000) </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span> </div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">/****************** Bits definition for CRYP_SR register  *********************/</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d87f1dbfad020facc86ee16d252e8b4"> 4181</a></span><span class="preprocessor">#define CRYP_SR_IFEM                         ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0660e3027e8beb744e899a8aa84a01e"> 4182</a></span><span class="preprocessor">#define CRYP_SR_IFNF                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d771e3eecaee296480a963f6401fda8"> 4183</a></span><span class="preprocessor">#define CRYP_SR_OFNE                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d5c4f860a950322b174617da6d4c87"> 4184</a></span><span class="preprocessor">#define CRYP_SR_OFFU                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb845ce0da21442b692233390fb9ec0"> 4185</a></span><span class="preprocessor">#define CRYP_SR_BUSY                         ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment">/****************** Bits definition for CRYP_DMACR register  ******************/</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ec62fd5243301ec46f39704fa87d2b0"> 4187</a></span><span class="preprocessor">#define CRYP_DMACR_DIEN                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a958dc3179d0b1af43041573182bf02"> 4188</a></span><span class="preprocessor">#define CRYP_DMACR_DOEN                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="comment">/*****************  Bits definition for CRYP_IMSCR register  ******************/</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823629d5a10df713041ca2cbca436324"> 4190</a></span><span class="preprocessor">#define CRYP_IMSCR_INIM                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ca7302961b816f45a629b858794276"> 4191</a></span><span class="preprocessor">#define CRYP_IMSCR_OUTIM                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="comment">/****************** Bits definition for CRYP_RISR register  *******************/</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga191ad1ada022ccbcb0cee1200eea8cf8"> 4193</a></span><span class="preprocessor">#define CRYP_RISR_OUTRIS                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46c6f8f9f70420f0cd1d9df6d89d77d3"> 4194</a></span><span class="preprocessor">#define CRYP_RISR_INRIS                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment">/****************** Bits definition for CRYP_MISR register  *******************/</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5760130c56f24263ac1a51b5db5598e"> 4196</a></span><span class="preprocessor">#define CRYP_MISR_INMIS                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbfecc9bb7988213f9d72282c2bbebb0"> 4197</a></span><span class="preprocessor">#define CRYP_MISR_OUTMIS                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span> </div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 4205</a></span><span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 4206</a></span><span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 4207</a></span><span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 4209</a></span><span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 4210</a></span><span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 4211</a></span><span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 4212</a></span><span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 4214</a></span><span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 4215</a></span><span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 4216</a></span><span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 4218</a></span><span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 4219</a></span><span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 4220</a></span><span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 4221</a></span><span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 4222</a></span><span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 4224</a></span><span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 4225</a></span><span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 4226</a></span><span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 4227</a></span><span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 4228</a></span><span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 4230</a></span><span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 4231</a></span><span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 4232</a></span><span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 4233</a></span><span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 4235</a></span><span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 4236</a></span><span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 4237</a></span><span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 4239</a></span><span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 4240</a></span><span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 4241</a></span><span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 4242</a></span><span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 4243</a></span><span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 4245</a></span><span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 4246</a></span><span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000U)        </span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 4249</a></span><span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 4250</a></span><span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 4253</a></span><span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 4256</a></span><span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 4259</a></span><span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 4262</a></span><span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 4265</a></span><span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 4268</a></span><span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 4271</a></span><span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 4272</a></span><span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 4275</a></span><span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 4276</a></span><span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 4279</a></span><span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 4280</a></span><span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 4283</a></span><span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 4286</a></span><span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 4289</a></span><span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 4290</a></span><span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span><span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span> </div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment">/*                                    DCMI                                    */</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="comment">/********************  Bits definition for DCMI_CR register  ******************/</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8b54f16f7e17b3da807b6dae1d649e"> 4304</a></span><span class="preprocessor">#define DCMI_CR_CAPTURE                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bacab13c750dc0ecc9aaf935d1f435"> 4305</a></span><span class="preprocessor">#define DCMI_CR_CM                           ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb929e7d3b4ea62e80ba66c7bc5c216"> 4306</a></span><span class="preprocessor">#define DCMI_CR_CROP                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd10a1f9c5a588f468e550bb56051b03"> 4307</a></span><span class="preprocessor">#define DCMI_CR_JPEG                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46851e2b6011a84ecdfc5218a855ad78"> 4308</a></span><span class="preprocessor">#define DCMI_CR_ESS                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00769f93cbcc2693c8fd42f0e8aa31ad"> 4309</a></span><span class="preprocessor">#define DCMI_CR_PCKPOL                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2042d3da2719b7c9c6708e0566e46c5"> 4310</a></span><span class="preprocessor">#define DCMI_CR_HSPOL                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497c7c4bf6fcc842ffc45eedc876ffdb"> 4311</a></span><span class="preprocessor">#define DCMI_CR_VSPOL                        ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13263970b396f75e00278ff7b78b313d"> 4312</a></span><span class="preprocessor">#define DCMI_CR_FCRC_0                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1658bed43e7d0c3579151498104d5747"> 4313</a></span><span class="preprocessor">#define DCMI_CR_FCRC_1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9efa61252be662ff473d14156f09d32c"> 4314</a></span><span class="preprocessor">#define DCMI_CR_EDM_0                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884b51a3e5bf0d615944f46b1751a97c"> 4315</a></span><span class="preprocessor">#define DCMI_CR_EDM_1                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e4190a772dc07958573a110106db69"> 4316</a></span><span class="preprocessor">#define DCMI_CR_CRE                          ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa2461ca2f0629c2ddd77fea94bbd06"> 4317</a></span><span class="preprocessor">#define DCMI_CR_ENABLE                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span> </div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="comment">/********************  Bits definition for DCMI_SR register  ******************/</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10174e5a89c32d6413ecf77e6610a0"> 4320</a></span><span class="preprocessor">#define DCMI_SR_HSYNC                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9608c2fdd5feb3c8c022545f8d7e6adf"> 4321</a></span><span class="preprocessor">#define DCMI_SR_VSYNC                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aaedf052bc3b9ebd115f06aa43ab2"> 4322</a></span><span class="preprocessor">#define DCMI_SR_FNE                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span> </div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment">/********************  Bits definition for DCMI_RIS register  *****************/</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga188d7dafa72efe56f8363ffee4b0662b"> 4325</a></span><span class="preprocessor">#define DCMI_RIS_FRAME_RIS                   ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb2e93438e3aa6b72a2f897c3ed86bc"> 4326</a></span><span class="preprocessor">#define DCMI_RIS_OVR_RIS                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60312c64ac11224348e6817b16b38ace"> 4327</a></span><span class="preprocessor">#define DCMI_RIS_ERR_RIS                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57777e4dfeb6df63ffc1eee8e1fd51e9"> 4328</a></span><span class="preprocessor">#define DCMI_RIS_VSYNC_RIS                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df083b857fd655d11a90a7a1ee94d66"> 4329</a></span><span class="preprocessor">#define DCMI_RIS_LINE_RIS                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99308f49b63dd49db671a2a26d0d07fa"> 4331</a></span><span class="preprocessor">#define DCMI_RISR_FRAME_RIS                  DCMI_RIS_FRAME_RIS</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae893218ce7d16540e5af7c3afb03bc98"> 4332</a></span><span class="preprocessor">#define DCMI_RISR_OVR_RIS                    DCMI_RIS_OVR_RIS</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03ca1f0e5e1a7868c07c8237d7e33a3"> 4333</a></span><span class="preprocessor">#define DCMI_RISR_ERR_RIS                    DCMI_RIS_ERR_RIS</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08625c101d8419ca58cc7032f4a936ec"> 4334</a></span><span class="preprocessor">#define DCMI_RISR_VSYNC_RIS                  DCMI_RIS_VSYNC_RIS</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06b386a61d97e046a7f0546478b91b8"> 4335</a></span><span class="preprocessor">#define DCMI_RISR_LINE_RIS                   DCMI_RIS_LINE_RIS</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510c3f423fdddf8a41b6b69d55b6c66d"> 4336</a></span><span class="preprocessor">#define DCMI_RISR_OVF_RIS                    DCMI_RIS_OVR_RIS</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span> </div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span><span class="comment">/********************  Bits definition for DCMI_IER register  *****************/</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d30c219bf7b5ebe0f8ee74cbdae61d"> 4339</a></span><span class="preprocessor">#define DCMI_IER_FRAME_IE                    ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3526fa00f78f05a35551294374134d81"> 4340</a></span><span class="preprocessor">#define DCMI_IER_OVR_IE                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9d64d6edc4e8ff9452db0065c12831"> 4341</a></span><span class="preprocessor">#define DCMI_IER_ERR_IE                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f335c69d18e49ffb5314e85ac1f4fc"> 4342</a></span><span class="preprocessor">#define DCMI_IER_VSYNC_IE                    ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06c700c5e779551834862a2d14612e"> 4343</a></span><span class="preprocessor">#define DCMI_IER_LINE_IE                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span> </div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f313352a86f6b09726e63f89e161187"> 4346</a></span><span class="preprocessor">#define DCMI_IER_OVF_IE                      DCMI_IER_OVR_IE</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span> </div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span><span class="comment">/********************  Bits definition for DCMI_MIS register  ****************/</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941155c6f476426df918e806a0f32e4e"> 4349</a></span><span class="preprocessor">#define DCMI_MIS_FRAME_MIS                   ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf479b833da567f2ee940d570a54517"> 4350</a></span><span class="preprocessor">#define DCMI_MIS_OVR_MIS                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46deae49ce6acb93a2c9827b7de125ed"> 4351</a></span><span class="preprocessor">#define DCMI_MIS_ERR_MIS                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8559771f71aa7c77eec58339c628f26a"> 4352</a></span><span class="preprocessor">#define DCMI_MIS_VSYNC_MIS                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340adf786e70c8b9ebc2deef9aa30ced"> 4353</a></span><span class="preprocessor">#define DCMI_MIS_LINE_MIS                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span> </div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b7d7359389df61668089920ed5b28e"> 4356</a></span><span class="preprocessor">#define DCMI_MISR_FRAME_MIS                  DCMI_MIS_FRAME_MIS</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacaced5931c5790bdf6fc9ede4591496"> 4357</a></span><span class="preprocessor">#define DCMI_MISR_OVF_MIS                    DCMI_MIS_OVR_MIS</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117dd3b10b1c7a03016fce867a6a8281"> 4358</a></span><span class="preprocessor">#define DCMI_MISR_ERR_MIS                    DCMI_MIS_ERR_MIS</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a02749de4576d3631cf35dbb4e4bf5c"> 4359</a></span><span class="preprocessor">#define DCMI_MISR_VSYNC_MIS                  DCMI_MIS_VSYNC_MIS</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77aad6389ea95913c34b2ba3a14cfdca"> 4360</a></span><span class="preprocessor">#define DCMI_MISR_LINE_MIS                   DCMI_MIS_LINE_MIS</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span> </div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="comment">/********************  Bits definition for DCMI_ICR register  *****************/</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce2decf4166be0a5376ea2810403030"> 4363</a></span><span class="preprocessor">#define DCMI_ICR_FRAME_ISC                   ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d9f8083bf587a6e6d6f5470fb29a88"> 4364</a></span><span class="preprocessor">#define DCMI_ICR_OVR_ISC                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da69cdd9d4f4c280279fa05fdf235bc"> 4365</a></span><span class="preprocessor">#define DCMI_ICR_ERR_ISC                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd101bdda4f13c30d7af5a85156a047"> 4366</a></span><span class="preprocessor">#define DCMI_ICR_VSYNC_ISC                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64182a042ceb8275c54819458b1ca9c"> 4367</a></span><span class="preprocessor">#define DCMI_ICR_LINE_ISC                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span> </div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0318fb46a8594834640d08a9ae06f79e"> 4370</a></span><span class="preprocessor">#define DCMI_ICR_OVF_ISC                     DCMI_ICR_OVR_ISC</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span> </div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span><span class="comment">/********************  Bits definition for DCMI_ESCR register  ******************/</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822e9340b78048f18504488c6af07b17"> 4373</a></span><span class="preprocessor">#define DCMI_ESCR_FSC                        ((uint32_t)0x000000FF)</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f673b3dfe4d73c36ec941780cc91ce5"> 4374</a></span><span class="preprocessor">#define DCMI_ESCR_LSC                        ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174d7f3b7ae442fa4fa8a95bc551d7fe"> 4375</a></span><span class="preprocessor">#define DCMI_ESCR_LEC                        ((uint32_t)0x00FF0000)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab398e0b4ccde3ef98da25a420ad0d47d"> 4376</a></span><span class="preprocessor">#define DCMI_ESCR_FEC                        ((uint32_t)0xFF000000)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span> </div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="comment">/********************  Bits definition for DCMI_ESUR register  ******************/</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07da26e3445ad620bf9f79853f521985"> 4379</a></span><span class="preprocessor">#define DCMI_ESUR_FSU                        ((uint32_t)0x000000FF)</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef06107788d6ef1164cca2eec17ccd82"> 4380</a></span><span class="preprocessor">#define DCMI_ESUR_LSU                        ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e5d6c1fa10262d9deb97e557fd294c"> 4381</a></span><span class="preprocessor">#define DCMI_ESUR_LEU                        ((uint32_t)0x00FF0000)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71824df64b1b6626e66e5a83d4663a6e"> 4382</a></span><span class="preprocessor">#define DCMI_ESUR_FEU                        ((uint32_t)0xFF000000)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span> </div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><span class="comment">/********************  Bits definition for DCMI_CWSTRT register  ******************/</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae099a5f83a683df21addd2efd2d9400a"> 4385</a></span><span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT                  ((uint32_t)0x00003FFF)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f7a07e86f5331bd024197bf986f7fb"> 4386</a></span><span class="preprocessor">#define DCMI_CWSTRT_VST                      ((uint32_t)0x1FFF0000)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span> </div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="comment">/********************  Bits definition for DCMI_CWSIZE register  ******************/</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c31745cc8efc121ae47c30cc42b384f"> 4389</a></span><span class="preprocessor">#define DCMI_CWSIZE_CAPCNT                   ((uint32_t)0x00003FFF)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c87e423cc974fce1a8a50213e47af8"> 4390</a></span><span class="preprocessor">#define DCMI_CWSIZE_VLINE                    ((uint32_t)0x3FFF0000)</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span> </div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="comment">/********************  Bits definition for DCMI_DR register  ******************/</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0910a5a593672f96d201adc561a04b9"> 4393</a></span><span class="preprocessor">#define DCMI_DR_BYTE0                        ((uint32_t)0x000000FF)</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01aefc5cd095660ac49a2b7b9180c82"> 4394</a></span><span class="preprocessor">#define DCMI_DR_BYTE1                        ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfbeeca97efa76992487f3c22d6aff"> 4395</a></span><span class="preprocessor">#define DCMI_DR_BYTE2                        ((uint32_t)0x00FF0000)</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa63e80a5e9f30b03e3b01b0c597a5cf"> 4396</a></span><span class="preprocessor">#define DCMI_DR_BYTE3                        ((uint32_t)0xFF000000)</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span> </div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span><span class="comment">/*                 Digital Filter for Sigma Delta Modulators                  */</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span> </div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="comment">/****************   DFSDM channel configuration registers  ********************/</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span> </div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment">/***************  Bit definition for DFSDM_CHCFGR1 register  ******************/</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01643e1b9fdae24a6e4a21200a123e6"> 4407</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DFSDMEN                ((uint32_t)0x80000000)            </span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d9ddb99bfc5103f56ebd76b7003c0b"> 4408</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_CKOUTSRC               ((uint32_t)0x40000000)            </span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06aaca33a4f9803b8f4a0715ad3a400"> 4409</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_CKOUTDIV               ((uint32_t)0x00FF0000)            </span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaceec63c5f0918035568b8382bbe3b69"> 4410</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DATPACK                ((uint32_t)0x0000C000)            </span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72594a0b7fa5bba4708544faab5d63aa"> 4411</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DATPACK_1              ((uint32_t)0x00008000)            </span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d437e63b9045a12c8d6cc4e7569a25d"> 4412</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DATPACK_0              ((uint32_t)0x00004000)            </span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddaae3662409a67c8afed0579489c332"> 4413</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DATMPX                 ((uint32_t)0x00003000)            </span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73beb77478ce011631a5c6a8e4aac694"> 4414</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DATMPX_1               ((uint32_t)0x00002000)            </span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab9eaa035906ed0db6e805fd15cc82c"> 4415</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_DATMPX_0               ((uint32_t)0x00001000)            </span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5f1e1631f818f4fc1bc9a8d46194e8"> 4416</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_CHINSEL                ((uint32_t)0x00000100)            </span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced1f34e12333509a41e0420e11f47c3"> 4417</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_CHEN                   ((uint32_t)0x00000080)            </span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dd15825afa4601a44a52a76db4b609"> 4418</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_CKABEN                 ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae1e26bd51dcf6a84368c2ab13ec146"> 4419</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SCDEN                  ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafda8d5f5f6edfb7b82bdc0f81ca4770"> 4420</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SPICKSEL               ((uint32_t)0x0000000C)            </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e3ef13cbb13f469828ca44fec4b0b2"> 4421</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SPICKSEL_1             ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3976592ef1c4da4d90f27909c739ea2"> 4422</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SPICKSEL_0             ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51ddd93fce6cd6882930ee01336a2d"> 4423</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SITP                   ((uint32_t)0x00000003)            </span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9f748cfec9d7387461e9a4f97b9b04"> 4424</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SITP_1                 ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7933bb2955416be37aee87784d8654c"> 4425</a></span><span class="preprocessor">#define  DFSDM_CHCFGR1_SITP_0                 ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="comment">/***************  Bit definition for DFSDM_CHCFGR2 register  ******************/</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5a863edf94aab965cadfb5efb41e83"> 4428</a></span><span class="preprocessor">#define  DFSDM_CHCFGR2_OFFSET                 ((uint32_t)0xFFFFFF00)            </span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ce7c4229cb5c8593ecdb946e241960"> 4429</a></span><span class="preprocessor">#define  DFSDM_CHCFGR2_DTRBS                  ((uint32_t)0x000000F8)            </span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="comment">/******************  Bit definition for DFSDM_CHAWSCDR register ***************/</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc422e62db991d6b8a9e85a60c13d869"> 4432</a></span><span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFORD                ((uint32_t)0x00C00000)            </span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3f65079f14f0285ce310d4f790af31"> 4433</a></span><span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFORD_1              ((uint32_t)0x00800000)            </span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada87005ab384a75acde342c8f36c4a64"> 4434</a></span><span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFORD_0              ((uint32_t)0x00400000)            </span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4189ea28ed783a22d4479308380e3fa8"> 4435</a></span><span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFOSR                ((uint32_t)0x001F0000)            </span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df2260c99dfca1da5577fbc7deb45b8"> 4436</a></span><span class="preprocessor">#define  DFSDM_CHAWSCDR_BKSCD                 ((uint32_t)0x0000F000)            </span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b5bd00a908d74debd89428f0959bd03"> 4437</a></span><span class="preprocessor">#define  DFSDM_CHAWSCDR_SCDT                  ((uint32_t)0x000000FF)            </span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="comment">/****************  Bit definition for DFSDM_CHWDATR register *******************/</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4c3e69b19e7720e91296726126500d"> 4440</a></span><span class="preprocessor">#define  DFSDM_CHWDATR_WDATA                  ((uint32_t)0x0000FFFF)            </span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="comment">/****************  Bit definition for DFSDM_CHDATINR register *****************/</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab924bfb56de163df51c169055a1e697f"> 4443</a></span><span class="preprocessor">#define  DFSDM_CHDATINR_INDAT0                ((uint32_t)0x0000FFFF)            </span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4f2a5fb81740ac4dcd996c1deb7b37"> 4444</a></span><span class="preprocessor">#define  DFSDM_CHDATINR_INDAT1                ((uint32_t)0xFFFF0000)            </span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="comment">/************************   DFSDM module registers  ****************************/</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span> </div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="comment">/*****************  Bit definition for DFSDM_FLTCR1 register *******************/</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafdd462a56f4759072952dcf6fdd0a0c"> 4449</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_AWFSEL                  ((uint32_t)0x40000000)            </span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b26a11d686215c40b86124618c4e1d6"> 4450</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_FAST                    ((uint32_t)0x20000000)            </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a337800ee02a94301bff8989f867c9b"> 4451</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_RCH                     ((uint32_t)0x07000000)            </span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b896809b8973be7d72fce31769f5be0"> 4452</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_RDMAEN                  ((uint32_t)0x00200000)            </span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga444f7086b0d5aed04d1786e6e01509f3"> 4453</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_RSYNC                   ((uint32_t)0x00080000)            </span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7443f54c7b9002fa10bec57635baae0"> 4454</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_RCONT                   ((uint32_t)0x00040000)            </span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9380339b702b5de8ba81b8e5a35f4ce"> 4455</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_RSWSTART                ((uint32_t)0x00020000)            </span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790186025b6086595574861cbb4a7be6"> 4456</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTEN                  ((uint32_t)0x00006000)            </span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e8554da2e4bf0f5038050718add647"> 4457</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTEN_1                ((uint32_t)0x00004000)            </span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a4218d7b4b428d7c8691e90d36620e"> 4458</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTEN_0                ((uint32_t)0x00002000)            </span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58de73c06e689135c3645bc5fbd7f1bf"> 4459</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL                 ((uint32_t)0x00000700)            </span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1ac3399e765498c905f2ed3366fca39"> 4460</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL_2               ((uint32_t)0x00000400)            </span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d560e4921ea3f15f5bc41d71cfa617"> 4461</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL_1               ((uint32_t)0x00000200)            </span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2"> 4462</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL_0               ((uint32_t)0x00000100)            </span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe0de7b362971df2a458926ee30b50b"> 4463</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JDMAEN                  ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529b30384947f752a33dcad4c42996b4"> 4464</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JSCAN                   ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16dd2807004f72158df0ab76f5d71cdf"> 4465</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JSYNC                   ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbc194f6878cb1810b86848c53d588"> 4466</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_JSWSTART                ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423ecc4eddc6b34c15fa994850bf708d"> 4467</a></span><span class="preprocessor">#define  DFSDM_FLTCR1_DFEN                    ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="comment">/********************  Bit definition for DFSDM_FLTCR2 register ***************/</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bd17ef9448e6495d84f898a9b8f90f"> 4470</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_AWDCH                   ((uint32_t)0x000F0000)            </span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1a13644cd06762ad4451c2dd29923d"> 4471</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_EXCH                    ((uint32_t)0x00000F00)            </span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga670875be1c00d4cc34b2871252b7b35e"> 4472</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_CKABIE                  ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2bef8aaed0842cd1ebf7254cd0c021"> 4473</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_SCDIE                   ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1e86493b61d14fae73457b1eae7b9d"> 4474</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_AWDIE                   ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44298bb6ea8ed2251517165c4363797"> 4475</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_ROVRIE                  ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d725e8f2c98f510955a1894cd3396c"> 4476</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_JOVRIE                  ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827fa1c77ef1817ffaa6994ae337502c"> 4477</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_REOCIE                  ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6598008195ecf24e5d1bea4a254c0a2"> 4478</a></span><span class="preprocessor">#define  DFSDM_FLTCR2_JEOCIE                  ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="comment">/*****************  Bit definition for DFSDM_FLTISR register *******************/</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b220f1486225a65cbae55901f0bfb03"> 4481</a></span><span class="preprocessor">#define  DFSDM_FLTISR_SCDF                    ((uint32_t)0x0F000000)            </span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcf9b44ec742a2d0ab08eb665e6b382"> 4482</a></span><span class="preprocessor">#define  DFSDM_FLTISR_CKABF                   ((uint32_t)0x000F0000)            </span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff907ddcf8d00cd88f3a3fe79ff8105"> 4483</a></span><span class="preprocessor">#define  DFSDM_FLTISR_RCIP                    ((uint32_t)0x00004000)            </span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b0a726264f800cf6741a998944b5ab"> 4484</a></span><span class="preprocessor">#define  DFSDM_FLTISR_JCIP                    ((uint32_t)0x00002000)            </span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga157092712e166161c3f56799cff7b8f7"> 4485</a></span><span class="preprocessor">#define  DFSDM_FLTISR_AWDF                    ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df1657fd8272295989e2eaabc641aaa"> 4486</a></span><span class="preprocessor">#define  DFSDM_FLTISR_ROVRF                   ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae30cffa9451c3ab16ad15ed9cb23e7"> 4487</a></span><span class="preprocessor">#define  DFSDM_FLTISR_JOVRF                   ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c8ad1d385ff6f8874eefee32245627"> 4488</a></span><span class="preprocessor">#define  DFSDM_FLTISR_REOCF                   ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef1e6dc513e78d71a1e0e3d10dee0dd"> 4489</a></span><span class="preprocessor">#define  DFSDM_FLTISR_JEOCF                   ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span><span class="comment">/*****************  Bit definition for DFSDM_FLTICR register *******************/</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38a676458954a7307e46991c98865bd4"> 4492</a></span><span class="preprocessor">#define  DFSDM_FLTICR_CLRSCSDF                ((uint32_t)0x0F000000)            </span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708aeeb25ba642e772c59095c80d2c18"> 4493</a></span><span class="preprocessor">#define  DFSDM_FLTICR_CLRCKABF                ((uint32_t)0x000F0000)            </span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8466d67e9efb261a8a1dfa50238ee0ec"> 4494</a></span><span class="preprocessor">#define  DFSDM_FLTICR_CLRROVRF                ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671d4ade002807420d4f07ad3d1a82d3"> 4495</a></span><span class="preprocessor">#define  DFSDM_FLTICR_CLRJOVRF                ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="comment">/****************  Bit definition for DFSDM_FLTJCHGR register ******************/</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf4b96059d73144172cf2340b6619dd7"> 4498</a></span><span class="preprocessor">#define  DFSDM_FLTJCHGR_JCHG                  ((uint32_t)0x000000FF)            </span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><span class="comment">/*****************  Bit definition for DFSDM_FLTFCR register *******************/</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91433a380778edd3d7ea1d051e81a62a"> 4501</a></span><span class="preprocessor">#define  DFSDM_FLTFCR_FORD                    ((uint32_t)0xE0000000)            </span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f9adcd54c6ca0808b83d99d1cfd5185"> 4502</a></span><span class="preprocessor">#define  DFSDM_FLTFCR_FORD_2                  ((uint32_t)0x80000000)            </span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67197a4a282b8fea2f7538cc3f1ea1f"> 4503</a></span><span class="preprocessor">#define  DFSDM_FLTFCR_FORD_1                  ((uint32_t)0x40000000)            </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c8da4224aef759de753f06831872c84"> 4504</a></span><span class="preprocessor">#define  DFSDM_FLTFCR_FORD_0                  ((uint32_t)0x20000000)            </span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f06d2770c0ebe51576fa82820483454"> 4505</a></span><span class="preprocessor">#define  DFSDM_FLTFCR_FOSR                    ((uint32_t)0x03FF0000)            </span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8128b32ae58ba065c9edb1d9e9531c6f"> 4506</a></span><span class="preprocessor">#define  DFSDM_FLTFCR_IOSR                    ((uint32_t)0x000000FF)            </span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="comment">/***************  Bit definition for DFSDM_FLTJDATAR register *****************/</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a36a61fd972100bc59a763ed2f33904"> 4509</a></span><span class="preprocessor">#define  DFSDM_FLTJDATAR_JDATA                ((uint32_t)0xFFFFFF00)            </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb962b42a9e2c8755471999a7f6e69b"> 4510</a></span><span class="preprocessor">#define  DFSDM_FLTJDATAR_JDATACH              ((uint32_t)0x00000007)            </span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="comment">/***************  Bit definition for DFSDM_FLTRDATAR register *****************/</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee28fc90dfb6656fc39d7947300e619d"> 4513</a></span><span class="preprocessor">#define  DFSDM_FLTRDATAR_RDATA                ((uint32_t)0xFFFFFF00)            </span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7942e51fce347d2d933a2fcbad01f4c"> 4514</a></span><span class="preprocessor">#define  DFSDM_FLTRDATAR_RPEND                ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff35e147c720b6add837974fcc3bbf09"> 4515</a></span><span class="preprocessor">#define  DFSDM_FLTRDATAR_RDATACH              ((uint32_t)0x00000007)            </span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="comment">/***************  Bit definition for DFSDM_FLTAWHTR register ******************/</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c544e94da40907dc8a12f31fef5127d"> 4518</a></span><span class="preprocessor">#define  DFSDM_FLTAWHTR_AWHT                 ((uint32_t)0xFFFFFF00)             </span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5407027129a700d61b1928163e60d027"> 4519</a></span><span class="preprocessor">#define  DFSDM_FLTAWHTR_BKAWH                ((uint32_t)0x0000000F)             </span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="comment">/***************  Bit definition for DFSDM_FLTAWLTR register ******************/</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ee6dffc9b12b173b4e7e8f7e3e931"> 4522</a></span><span class="preprocessor">#define  DFSDM_FLTAWLTR_AWLT                 ((uint32_t)0xFFFFFF00)             </span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167cde3da03aa0e79ac5dd7a97956ebf"> 4523</a></span><span class="preprocessor">#define  DFSDM_FLTAWLTR_BKAWL                ((uint32_t)0x0000000F)             </span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="comment">/***************  Bit definition for DFSDM_FLTAWSR register *******************/</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61d739fd7df7251e6acf32636e8664a9"> 4526</a></span><span class="preprocessor">#define  DFSDM_FLTAWSR_AWHTF                 ((uint32_t)0x00000F00)             </span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4a07ca25156e5cc903cdd6d8b94de9"> 4527</a></span><span class="preprocessor">#define  DFSDM_FLTAWSR_AWLTF                 ((uint32_t)0x0000000F)             </span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="comment">/***************  Bit definition for DFSDM_FLTAWCFR register ******************/</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae85655dfb066469073cf652fb85284"> 4530</a></span><span class="preprocessor">#define  DFSDM_FLTAWCFR_CLRAWHTF             ((uint32_t)0x00000F00)             </span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc761f0ff79dc3659db1ec4d9920fba3"> 4531</a></span><span class="preprocessor">#define  DFSDM_FLTAWCFR_CLRAWLTF             ((uint32_t)0x0000000F)             </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="comment">/***************  Bit definition for DFSDM_FLTEXMAX register ******************/</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9189c2aeb0cbc28231f67b991bd127d9"> 4534</a></span><span class="preprocessor">#define  DFSDM_FLTEXMAX_EXMAX                ((uint32_t)0xFFFFFF00)             </span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2a135d52cd00623d77280160610107"> 4535</a></span><span class="preprocessor">#define  DFSDM_FLTEXMAX_EXMAXCH              ((uint32_t)0x00000007)             </span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="comment">/***************  Bit definition for DFSDM_FLTEXMIN register ******************/</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a839013d37fce60c0c151c7a3317ca4"> 4538</a></span><span class="preprocessor">#define  DFSDM_FLTEXMIN_EXMIN                ((uint32_t)0xFFFFFF00)             </span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf588faa4a8fa60c29431030ccfd4f601"> 4539</a></span><span class="preprocessor">#define  DFSDM_FLTEXMIN_EXMINCH              ((uint32_t)0x00000007)             </span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="comment">/***************  Bit definition for DFSDM_FLTCNVTIMR register ****************/</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3925ad7c3718a33374e66e2e203de2c"> 4542</a></span><span class="preprocessor">#define  DFSDM_FLTCNVTIMR_CNVCNT             ((uint32_t)0xFFFFFFF0)             </span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span> </div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6"> 4550</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL                       ((uint32_t)0x0E000000)</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90"> 4551</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_0                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae"> 4552</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_1                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae001e60d3fd84c18bb5e2f96b695af38"> 4553</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_2                     ((uint32_t)0x08000000) </span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f"> 4554</a></span><span class="preprocessor">#define DMA_SxCR_MBURST                      ((uint32_t)0x01800000)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 4555</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_0                    ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 4556</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_1                    ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e"> 4557</a></span><span class="preprocessor">#define DMA_SxCR_PBURST                      ((uint32_t)0x00600000)</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 4558</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_0                    ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 4559</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_1                    ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f597f58faf86d2b78ad931079f57305"> 4560</a></span><span class="preprocessor">#define DMA_SxCR_ACK                         ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d"> 4561</a></span><span class="preprocessor">#define DMA_SxCR_CT                          ((uint32_t)0x00080000)  </span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497"> 4562</a></span><span class="preprocessor">#define DMA_SxCR_DBM                         ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c"> 4563</a></span><span class="preprocessor">#define DMA_SxCR_PL                          ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 4564</a></span><span class="preprocessor">#define DMA_SxCR_PL_0                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 4565</a></span><span class="preprocessor">#define DMA_SxCR_PL_1                        ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70"> 4566</a></span><span class="preprocessor">#define DMA_SxCR_PINCOS                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773"> 4567</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE                       ((uint32_t)0x00006000)</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 4568</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_0                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 4569</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_1                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0"> 4570</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE                       ((uint32_t)0x00001800)</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 4571</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_0                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 4572</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_1                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719"> 4573</a></span><span class="preprocessor">#define DMA_SxCR_MINC                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b"> 4574</a></span><span class="preprocessor">#define DMA_SxCR_PINC                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb"> 4575</a></span><span class="preprocessor">#define DMA_SxCR_CIRC                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4"> 4576</a></span><span class="preprocessor">#define DMA_SxCR_DIR                         ((uint32_t)0x000000C0)</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 4577</a></span><span class="preprocessor">#define DMA_SxCR_DIR_0                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 4578</a></span><span class="preprocessor">#define DMA_SxCR_DIR_1                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2"> 4579</a></span><span class="preprocessor">#define DMA_SxCR_PFCTRL                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7"> 4580</a></span><span class="preprocessor">#define DMA_SxCR_TCIE                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20"> 4581</a></span><span class="preprocessor">#define DMA_SxCR_HTIE                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602"> 4582</a></span><span class="preprocessor">#define DMA_SxCR_TEIE                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41"> 4583</a></span><span class="preprocessor">#define DMA_SxCR_DMEIE                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e"> 4584</a></span><span class="preprocessor">#define DMA_SxCR_EN                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span> </div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0"> 4587</a></span><span class="preprocessor">#define DMA_SxNDT                            ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 4588</a></span><span class="preprocessor">#define DMA_SxNDT_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 4589</a></span><span class="preprocessor">#define DMA_SxNDT_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 4590</a></span><span class="preprocessor">#define DMA_SxNDT_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 4591</a></span><span class="preprocessor">#define DMA_SxNDT_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 4592</a></span><span class="preprocessor">#define DMA_SxNDT_4                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 4593</a></span><span class="preprocessor">#define DMA_SxNDT_5                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 4594</a></span><span class="preprocessor">#define DMA_SxNDT_6                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 4595</a></span><span class="preprocessor">#define DMA_SxNDT_7                          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 4596</a></span><span class="preprocessor">#define DMA_SxNDT_8                          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 4597</a></span><span class="preprocessor">#define DMA_SxNDT_9                          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 4598</a></span><span class="preprocessor">#define DMA_SxNDT_10                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 4599</a></span><span class="preprocessor">#define DMA_SxNDT_11                         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 4600</a></span><span class="preprocessor">#define DMA_SxNDT_12                         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 4601</a></span><span class="preprocessor">#define DMA_SxNDT_13                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 4602</a></span><span class="preprocessor">#define DMA_SxNDT_14                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 4603</a></span><span class="preprocessor">#define DMA_SxNDT_15                         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span> </div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span> </div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1"> 4606</a></span><span class="preprocessor">#define DMA_SxFCR_FEIE                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853"> 4607</a></span><span class="preprocessor">#define DMA_SxFCR_FS                         ((uint32_t)0x00000038)</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 4608</a></span><span class="preprocessor">#define DMA_SxFCR_FS_0                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 4609</a></span><span class="preprocessor">#define DMA_SxFCR_FS_1                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 4610</a></span><span class="preprocessor">#define DMA_SxFCR_FS_2                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9"> 4611</a></span><span class="preprocessor">#define DMA_SxFCR_DMDIS                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f"> 4612</a></span><span class="preprocessor">#define DMA_SxFCR_FTH                        ((uint32_t)0x00000003)</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 4613</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 4614</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span> </div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span> </div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8"> 4617</a></span><span class="preprocessor">#define DMA_LISR_TCIF3                       ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f"> 4618</a></span><span class="preprocessor">#define DMA_LISR_HTIF3                       ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f"> 4619</a></span><span class="preprocessor">#define DMA_LISR_TEIF3                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196"> 4620</a></span><span class="preprocessor">#define DMA_LISR_DMEIF3                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952"> 4621</a></span><span class="preprocessor">#define DMA_LISR_FEIF3                       ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8"> 4622</a></span><span class="preprocessor">#define DMA_LISR_TCIF2                       ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6"> 4623</a></span><span class="preprocessor">#define DMA_LISR_HTIF2                       ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89"> 4624</a></span><span class="preprocessor">#define DMA_LISR_TEIF2                       ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a"> 4625</a></span><span class="preprocessor">#define DMA_LISR_DMEIF2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213"> 4626</a></span><span class="preprocessor">#define DMA_LISR_FEIF2                       ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b"> 4627</a></span><span class="preprocessor">#define DMA_LISR_TCIF1                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72"> 4628</a></span><span class="preprocessor">#define DMA_LISR_HTIF1                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972"> 4629</a></span><span class="preprocessor">#define DMA_LISR_TEIF1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c"> 4630</a></span><span class="preprocessor">#define DMA_LISR_DMEIF1                      ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922"> 4631</a></span><span class="preprocessor">#define DMA_LISR_FEIF1                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d"> 4632</a></span><span class="preprocessor">#define DMA_LISR_TCIF0                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9"> 4633</a></span><span class="preprocessor">#define DMA_LISR_HTIF0                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba"> 4634</a></span><span class="preprocessor">#define DMA_LISR_TEIF0                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878"> 4635</a></span><span class="preprocessor">#define DMA_LISR_DMEIF0                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f"> 4636</a></span><span class="preprocessor">#define DMA_LISR_FEIF0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span> </div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482"> 4639</a></span><span class="preprocessor">#define DMA_HISR_TCIF7                       ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d"> 4640</a></span><span class="preprocessor">#define DMA_HISR_HTIF7                       ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6"> 4641</a></span><span class="preprocessor">#define DMA_HISR_TEIF7                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39"> 4642</a></span><span class="preprocessor">#define DMA_HISR_DMEIF7                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1"> 4643</a></span><span class="preprocessor">#define DMA_HISR_FEIF7                       ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45"> 4644</a></span><span class="preprocessor">#define DMA_HISR_TCIF6                       ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b"> 4645</a></span><span class="preprocessor">#define DMA_HISR_HTIF6                       ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c"> 4646</a></span><span class="preprocessor">#define DMA_HISR_TEIF6                       ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38"> 4647</a></span><span class="preprocessor">#define DMA_HISR_DMEIF6                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca"> 4648</a></span><span class="preprocessor">#define DMA_HISR_FEIF6                       ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321"> 4649</a></span><span class="preprocessor">#define DMA_HISR_TCIF5                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9"> 4650</a></span><span class="preprocessor">#define DMA_HISR_HTIF5                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637"> 4651</a></span><span class="preprocessor">#define DMA_HISR_TEIF5                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2"> 4652</a></span><span class="preprocessor">#define DMA_HISR_DMEIF5                      ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519"> 4653</a></span><span class="preprocessor">#define DMA_HISR_FEIF5                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973"> 4654</a></span><span class="preprocessor">#define DMA_HISR_TCIF4                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0"> 4655</a></span><span class="preprocessor">#define DMA_HISR_HTIF4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1"> 4656</a></span><span class="preprocessor">#define DMA_HISR_TEIF4                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8"> 4657</a></span><span class="preprocessor">#define DMA_HISR_DMEIF4                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1"> 4658</a></span><span class="preprocessor">#define DMA_HISR_FEIF4                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span> </div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span><span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137"> 4661</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF3                     ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3"> 4662</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF3                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee"> 4663</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF3                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361"> 4664</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3                    ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963"> 4665</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF3                     ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59"> 4666</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF2                     ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa"> 4667</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF2                     ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a"> 4668</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF2                     ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8"> 4669</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2                    ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3"> 4670</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF2                     ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed"> 4671</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF1                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969"> 4672</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF1                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4"> 4673</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936"> 4674</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37"> 4675</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF1                     ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e"> 4676</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF0                     ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1"> 4677</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF0                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420"> 4678</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF0                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9"> 4679</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0                    ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74"> 4680</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF0                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span> </div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69"> 4683</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF7                     ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9"> 4684</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF7                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf"> 4685</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF7                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f"> 4686</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7                    ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a"> 4687</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF7                     ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6"> 4688</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF6                     ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a"> 4689</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF6                     ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788"> 4690</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF6                     ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807"> 4691</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6                    ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced"> 4692</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF6                     ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72"> 4693</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF5                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc"> 4694</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF5                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586"> 4695</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF5                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221"> 4696</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52"> 4697</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF5                     ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db"> 4698</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF4                     ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8"> 4699</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF4                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"> 4700</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF4                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44"> 4701</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4                    ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff"> 4702</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF4                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span> </div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="comment">/*                         AHB Master DMA2D Controller (DMA2D)                */</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span> </div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="comment">/********************  Bit definition for DMA2D_CR register  ******************/</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span> </div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371"> 4712</a></span><span class="preprocessor">#define DMA2D_CR_START                     ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a"> 4713</a></span><span class="preprocessor">#define DMA2D_CR_SUSP                      ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca"> 4714</a></span><span class="preprocessor">#define DMA2D_CR_ABORT                     ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890"> 4715</a></span><span class="preprocessor">#define DMA2D_CR_TEIE                      ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e"> 4716</a></span><span class="preprocessor">#define DMA2D_CR_TCIE                      ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f"> 4717</a></span><span class="preprocessor">#define DMA2D_CR_TWIE                      ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294"> 4718</a></span><span class="preprocessor">#define DMA2D_CR_CAEIE                     ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd"> 4719</a></span><span class="preprocessor">#define DMA2D_CR_CTCIE                     ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce"> 4720</a></span><span class="preprocessor">#define DMA2D_CR_CEIE                      ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad8f10cbb0de796eb4a96448806ecf56"> 4721</a></span><span class="preprocessor">#define DMA2D_CR_MODE                      ((uint32_t)0x00030000)               </span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span><span class="comment">/********************  Bit definition for DMA2D_ISR register  *****************/</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span> </div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797e73d0317c5351ebfa81fcec9ee74a"> 4725</a></span><span class="preprocessor">#define DMA2D_ISR_TEIF                     ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebfdf3351d8b08d4e6cb20e53027f286"> 4726</a></span><span class="preprocessor">#define DMA2D_ISR_TCIF                     ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d"> 4727</a></span><span class="preprocessor">#define DMA2D_ISR_TWIF                     ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae12132e7245c4850274fcdd20bd1b1fd"> 4728</a></span><span class="preprocessor">#define DMA2D_ISR_CAEIF                    ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb26c8920a05593c5a4adf37859c8cc"> 4729</a></span><span class="preprocessor">#define DMA2D_ISR_CTCIF                    ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b811475a96958284c17f32467a19a4"> 4730</a></span><span class="preprocessor">#define DMA2D_ISR_CEIF                     ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="comment">/********************  Bit definition for DMA2D_IFCR register  ****************/</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span> </div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdbdb20e91f692ab5a88bd14390fef6"> 4734</a></span><span class="preprocessor">#define DMA2D_IFCR_CTEIF                   ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25202fe085a2364676d43a19f4ff5338"> 4735</a></span><span class="preprocessor">#define DMA2D_IFCR_CTCIF                   ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09a567e729b486217584e51d68c403c"> 4736</a></span><span class="preprocessor">#define DMA2D_IFCR_CTWIF                   ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33acd3c0b766643e754c6eca065dbe38"> 4737</a></span><span class="preprocessor">#define DMA2D_IFCR_CAECIF                  ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7581cf290760437ef949a3eef56e843f"> 4738</a></span><span class="preprocessor">#define DMA2D_IFCR_CCTCIF                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5"> 4739</a></span><span class="preprocessor">#define DMA2D_IFCR_CCEIF                   ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700ffb7c66ff9b6e587f54b4d6f9d409"> 4742</a></span><span class="preprocessor">#define DMA2D_IFSR_CTEIF                   DMA2D_IFCR_CTEIF                     </span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ff825263374c6a82a940cef3f22def"> 4743</a></span><span class="preprocessor">#define DMA2D_IFSR_CTCIF                   DMA2D_IFCR_CTCIF                     </span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d11dcc310801f1a21fa1621a911a69"> 4744</a></span><span class="preprocessor">#define DMA2D_IFSR_CTWIF                   DMA2D_IFCR_CTWIF                     </span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9331ca07d508ec2330248ead234e759"> 4745</a></span><span class="preprocessor">#define DMA2D_IFSR_CCAEIF                  DMA2D_IFCR_CAECIF                    </span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603151f7582af8487dbca059b8c2797c"> 4746</a></span><span class="preprocessor">#define DMA2D_IFSR_CCTCIF                  DMA2D_IFCR_CCTCIF                    </span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c3669077ab408fc19f9a56d85dbeb"> 4747</a></span><span class="preprocessor">#define DMA2D_IFSR_CCEIF                   DMA2D_IFCR_CCEIF                     </span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="comment">/********************  Bit definition for DMA2D_FGMAR register  ***************/</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span> </div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040254533141c16e79385b1d53f5e200"> 4751</a></span><span class="preprocessor">#define DMA2D_FGMAR_MA                     ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="comment">/********************  Bit definition for DMA2D_FGOR register  ****************/</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span> </div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3994214fb7867cdd705a98306261d4d"> 4755</a></span><span class="preprocessor">#define DMA2D_FGOR_LO                      ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span><span class="comment">/********************  Bit definition for DMA2D_BGMAR register  ***************/</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span> </div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae232ec07c8af265cf273378b9bd1441"> 4759</a></span><span class="preprocessor">#define DMA2D_BGMAR_MA                     ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="comment">/********************  Bit definition for DMA2D_BGOR register  ****************/</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span> </div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0"> 4763</a></span><span class="preprocessor">#define DMA2D_BGOR_LO                      ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment">/********************  Bit definition for DMA2D_FGPFCCR register  *************/</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span> </div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab96e4329f0cce1ff4939b86794ace4a5"> 4767</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CM                   ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae19d74a8747e3ff1d59bbf8281bef16"> 4768</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CM_0                 ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20389b903fceabce35ef86afbb195b8e"> 4769</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CM_1                 ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3da8a8b64107d1e2f9a78580133b1"> 4770</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CM_2                 ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32cf1cafe2d77d4287c13f9b35387471"> 4771</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CM_3                 ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df"> 4772</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CCM                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5"> 4773</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_START                ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499d209664516db6d8e51c156d297a64"> 4774</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_CS                   ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662bae660d091cd661ae03b7b83b9fff"> 4775</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_AM                   ((uint32_t)0x00030000)               </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a0f72a3311c7addc80cb4b2a6dd606"> 4776</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_AM_0                 ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31741e936457f10c0018d17a668f8a7"> 4777</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_AM_1                 ((uint32_t)0x00020000)               </span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31134d8c12473dc1a2993ae779c97764"> 4778</a></span><span class="preprocessor">#define DMA2D_FGPFCCR_ALPHA                ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment">/********************  Bit definition for DMA2D_FGCOLR register  **************/</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span> </div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a"> 4782</a></span><span class="preprocessor">#define DMA2D_FGCOLR_BLUE                  ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga883726ad2d4c810d52f1488fb88fbee8"> 4783</a></span><span class="preprocessor">#define DMA2D_FGCOLR_GREEN                 ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2"> 4784</a></span><span class="preprocessor">#define DMA2D_FGCOLR_RED                   ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="comment">/********************  Bit definition for DMA2D_BGPFCCR register  *************/</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span> </div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e"> 4788</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_CM                   ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90de47ab23a989fdcb87b80a2ba19e77"> 4789</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_CM_0                 ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0775cf25afbe6b7c532cd1be3292ac4"> 4790</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_CM_1                 ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4329cef34024ce9da66cc50742fa8664"> 4791</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_CM_2                 ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="preprocessor">#define DMA2D_FGPFCCR_CM_3                 ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af16ab77cfa65b68d87955f8174c374"> 4793</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_CCM                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3"> 4794</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_START                ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6815a2ca2215068895c9a472d7ddda39"> 4795</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_CS                   ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabed12e8c87f469181c517b5bf45dddf"> 4796</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_AM                   ((uint32_t)0x00030000)               </span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0b7efdbc0b6d9e79283513a8182e56"> 4797</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_AM_0                 ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d8adf261814b395b285745b3ed906f"> 4798</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_AM_1                 ((uint32_t)0x00020000)               </span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc612a1b1244f639b71a4d32951d0ed"> 4799</a></span><span class="preprocessor">#define DMA2D_BGPFCCR_ALPHA                ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="comment">/********************  Bit definition for DMA2D_BGCOLR register  **************/</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span> </div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eed8c8ec566069a0d09afb988562b85"> 4803</a></span><span class="preprocessor">#define DMA2D_BGCOLR_BLUE                  ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f2e6030b2805bc1317cf9a176128dd"> 4804</a></span><span class="preprocessor">#define DMA2D_BGCOLR_GREEN                 ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b707327b395aa7ed5dcb17d5d63025"> 4805</a></span><span class="preprocessor">#define DMA2D_BGCOLR_RED                   ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment">/********************  Bit definition for DMA2D_FGCMAR register  **************/</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span> </div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e06e669220bd1ec2684822441e98b3"> 4809</a></span><span class="preprocessor">#define DMA2D_FGCMAR_MA                    ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="comment">/********************  Bit definition for DMA2D_BGCMAR register  **************/</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span> </div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc532dedbdffb9510e22260244a0559"> 4813</a></span><span class="preprocessor">#define DMA2D_BGCMAR_MA                    ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">/********************  Bit definition for DMA2D_OPFCCR register  **************/</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span> </div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a"> 4817</a></span><span class="preprocessor">#define DMA2D_OPFCCR_CM                    ((uint32_t)0x00000007)               </span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed17ce29894511ebece5f982af327845"> 4818</a></span><span class="preprocessor">#define DMA2D_OPFCCR_CM_0                  ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeac900ad7b654976b210a5a3f3a1f95d"> 4819</a></span><span class="preprocessor">#define DMA2D_OPFCCR_CM_1                  ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093ffc44792d3708c93ce6438870956d"> 4820</a></span><span class="preprocessor">#define DMA2D_OPFCCR_CM_2                  ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment">/********************  Bit definition for DMA2D_OCOLR register  ***************/</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span> </div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164c96762ec6cbaac2bff45dd84b97cf"> 4826</a></span><span class="preprocessor">#define DMA2D_OCOLR_BLUE_1                 ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c"> 4827</a></span><span class="preprocessor">#define DMA2D_OCOLR_GREEN_1                ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3928724c5937ffda60f29f272dda4fc"> 4828</a></span><span class="preprocessor">#define DMA2D_OCOLR_RED_1                  ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaada795f8e861c5a220054e78c31c512"> 4829</a></span><span class="preprocessor">#define DMA2D_OCOLR_ALPHA_1                ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302e4754b96470c3c0e1c42f7a513001"> 4832</a></span><span class="preprocessor">#define DMA2D_OCOLR_BLUE_2                 ((uint32_t)0x0000001F)               </span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885ce0eaadc6ca878568ff43ee710958"> 4833</a></span><span class="preprocessor">#define DMA2D_OCOLR_GREEN_2                ((uint32_t)0x000007E0)               </span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af9cee2f3d6ab752e910249adb89816"> 4834</a></span><span class="preprocessor">#define DMA2D_OCOLR_RED_2                  ((uint32_t)0x0000F800)               </span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aa0634e409fb6d9fc68ecf9533c8d9c"> 4837</a></span><span class="preprocessor">#define DMA2D_OCOLR_BLUE_3                 ((uint32_t)0x0000001F)               </span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4c97dc43e39e09956c2f4d8e092d17"> 4838</a></span><span class="preprocessor">#define DMA2D_OCOLR_GREEN_3                ((uint32_t)0x000003E0)               </span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea63157a41a08d213f6cb8395373b385"> 4839</a></span><span class="preprocessor">#define DMA2D_OCOLR_RED_3                  ((uint32_t)0x00007C00)               </span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc0bf21946366343cedce1a2e9b07259"> 4840</a></span><span class="preprocessor">#define DMA2D_OCOLR_ALPHA_3                ((uint32_t)0x00008000)               </span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2439915c875a33bf9119382276cb89"> 4843</a></span><span class="preprocessor">#define DMA2D_OCOLR_BLUE_4                 ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801078def8b64717b6fa0688483e3b78"> 4844</a></span><span class="preprocessor">#define DMA2D_OCOLR_GREEN_4                ((uint32_t)0x000000F0)               </span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd8ba291eeaec6bdf282570dc94699f"> 4845</a></span><span class="preprocessor">#define DMA2D_OCOLR_RED_4                  ((uint32_t)0x00000F00)               </span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b00eb37c77d6852cfbb731b603a9d5"> 4846</a></span><span class="preprocessor">#define DMA2D_OCOLR_ALPHA_4                ((uint32_t)0x0000F000)               </span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span><span class="comment">/********************  Bit definition for DMA2D_OMAR register  ****************/</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span> </div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4898744c8de9d7d0d59d7ff41653a04f"> 4850</a></span><span class="preprocessor">#define DMA2D_OMAR_MA                      ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="comment">/********************  Bit definition for DMA2D_OOR register  *****************/</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span> </div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4dae0dd24a62d5a70fce6d095761ab"> 4854</a></span><span class="preprocessor">#define DMA2D_OOR_LO                       ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span><span class="comment">/********************  Bit definition for DMA2D_NLR register  *****************/</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span> </div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7be9ed42e3543c13c9976a738470d2e"> 4858</a></span><span class="preprocessor">#define DMA2D_NLR_NL                       ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade633c0e602bb412837333b687b1619a"> 4859</a></span><span class="preprocessor">#define DMA2D_NLR_PL                       ((uint32_t)0x3FFF0000)               </span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="comment">/********************  Bit definition for DMA2D_LWR register  *****************/</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span> </div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebac2dac47e0480401202c86c3dacd4"> 4863</a></span><span class="preprocessor">#define DMA2D_LWR_LW                       ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment">/********************  Bit definition for DMA2D_AMTCR register  ***************/</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span> </div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15"> 4867</a></span><span class="preprocessor">#define DMA2D_AMTCR_EN                     ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5dccef2a3b408c458365114ca277ac"> 4868</a></span><span class="preprocessor">#define DMA2D_AMTCR_DT                     ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span><span class="comment">/********************  Bit definition for DMA2D_FGCLUT register  **************/</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span>                                                                     </div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="comment">/********************  Bit definition for DMA2D_BGCLUT register  **************/</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span> </div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span> </div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 4883</a></span><span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 4884</a></span><span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 4885</a></span><span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 4886</a></span><span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 4887</a></span><span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 4888</a></span><span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 4889</a></span><span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 4890</a></span><span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 4891</a></span><span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 4892</a></span><span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 4893</a></span><span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 4894</a></span><span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 4895</a></span><span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 4896</a></span><span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 4897</a></span><span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 4898</a></span><span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 4899</a></span><span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 4900</a></span><span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 4901</a></span><span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 4902</a></span><span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 4903</a></span><span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 4906</a></span><span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 4907</a></span><span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 4908</a></span><span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 4909</a></span><span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 4910</a></span><span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 4911</a></span><span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 4912</a></span><span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 4913</a></span><span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 4914</a></span><span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 4915</a></span><span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 4916</a></span><span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 4917</a></span><span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 4918</a></span><span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 4919</a></span><span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 4920</a></span><span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 4921</a></span><span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 4922</a></span><span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 4923</a></span><span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 4924</a></span><span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 4925</a></span><span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 4926</a></span><span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 4929</a></span><span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 4930</a></span><span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 4931</a></span><span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 4932</a></span><span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 4933</a></span><span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 4934</a></span><span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 4935</a></span><span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 4936</a></span><span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 4937</a></span><span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 4938</a></span><span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 4939</a></span><span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 4940</a></span><span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 4941</a></span><span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 4942</a></span><span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 4943</a></span><span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 4944</a></span><span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 4945</a></span><span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 4946</a></span><span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 4947</a></span><span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 4948</a></span><span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 4949</a></span><span class="preprocessor">#define  EXTI_RTSR_TR23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 4952</a></span><span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 4953</a></span><span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 4954</a></span><span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 4955</a></span><span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 4956</a></span><span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 4957</a></span><span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 4958</a></span><span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 4959</a></span><span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 4960</a></span><span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 4961</a></span><span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 4962</a></span><span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 4963</a></span><span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 4964</a></span><span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 4965</a></span><span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 4966</a></span><span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 4967</a></span><span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 4968</a></span><span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 4969</a></span><span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 4970</a></span><span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 4971</a></span><span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 4972</a></span><span class="preprocessor">#define  EXTI_FTSR_TR23                      ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 4975</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 4976</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 4977</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 4978</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 4979</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 4980</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 4981</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 4982</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 4983</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 4984</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 4985</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 4986</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 4987</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 4988</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 4989</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 4990</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 4991</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 4992</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 4993</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 4994</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 4995</a></span><span class="preprocessor">#define  EXTI_SWIER_SWIER23                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 4998</a></span><span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 4999</a></span><span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 5000</a></span><span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 5001</a></span><span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 5002</a></span><span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 5003</a></span><span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 5004</a></span><span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 5005</a></span><span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 5006</a></span><span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 5007</a></span><span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 5008</a></span><span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 5009</a></span><span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 5010</a></span><span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 5011</a></span><span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 5012</a></span><span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 5013</a></span><span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 5014</a></span><span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 5015</a></span><span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 5016</a></span><span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 5017</a></span><span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 5018</a></span><span class="preprocessor">#define  EXTI_PR_PR23                        ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 5026</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY                    ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936324709ea40109331b76849da2c8b2"> 5027</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_0WS                ((uint32_t)0x00000000)</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec66af244e6afb5bbf9816d7c76e1621"> 5028</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_1WS                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257"> 5029</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_2WS                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3437dcee177845a407919d3b2d9bd063"> 5030</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_3WS                ((uint32_t)0x00000003)</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3594f2a9e12213efe75cd7df646e1ad"> 5031</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_4WS                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918"> 5032</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_5WS                ((uint32_t)0x00000005)</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3019ff197b4fd698e9625c9abb67f4be"> 5033</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_6WS                ((uint32_t)0x00000006)</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa164c6e6fdfcae274a84dc87ca87b95e"> 5034</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_7WS                ((uint32_t)0x00000007)</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f8078f5374cc3f5a03d32d820166d1"> 5035</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_8WS                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1eb3fa1ed22b5eaf27127dbc595c94"> 5036</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_9WS                ((uint32_t)0x00000009)</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfa58b7a1ceac2a54a01c35183c606f"> 5037</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_10WS               ((uint32_t)0x0000000A)</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090b61ac30c669a4aa444e6ac8b1840d"> 5038</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_11WS               ((uint32_t)0x0000000B)</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab15fcf83d62d874c46a2693f2436e14e"> 5039</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_12WS               ((uint32_t)0x0000000C)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69dcbabace32e958f918bf10aaf3460"> 5040</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_13WS               ((uint32_t)0x0000000D)</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4fe4205ceb9511137d1649849d3761"> 5041</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_14WS               ((uint32_t)0x0000000E)</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91adfcf84aadad50a0127d2865353683"> 5042</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_15WS               ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span> </div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 5044</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 5045</a></span><span class="preprocessor">#define FLASH_ACR_ICEN                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896"> 5046</a></span><span class="preprocessor">#define FLASH_ACR_DCEN                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5"> 5047</a></span><span class="preprocessor">#define FLASH_ACR_ICRST                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53d7c85551a9829014d6027d67ce6c7"> 5048</a></span><span class="preprocessor">#define FLASH_ACR_DCRST                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277876cbec14426a7a70ed6b3ead6d49"> 5049</a></span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS              ((uint32_t)0x40023C00)</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c5712edb158a725d8647c6af19544e"> 5050</a></span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS              ((uint32_t)0x40023C03)</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span> </div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 5053</a></span><span class="preprocessor">#define FLASH_SR_EOP                         ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab779aa8b88258e15c183041744a846ff"> 5054</a></span><span class="preprocessor">#define FLASH_SR_SOP                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 5055</a></span><span class="preprocessor">#define FLASH_SR_WRPERR                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 5056</a></span><span class="preprocessor">#define FLASH_SR_PGAERR                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2704724528be959f82089f67e3869"> 5057</a></span><span class="preprocessor">#define FLASH_SR_PGPERR                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 5058</a></span><span class="preprocessor">#define FLASH_SR_PGSERR                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 5059</a></span><span class="preprocessor">#define FLASH_SR_BSY                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span> </div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 5062</a></span><span class="preprocessor">#define FLASH_CR_PG                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e561d67b381c4bd8714cd6a9c15f56"> 5063</a></span><span class="preprocessor">#define FLASH_CR_SER                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 5064</a></span><span class="preprocessor">#define FLASH_CR_MER                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035fdd19649827a4231d9e718fff67be"> 5065</a></span><span class="preprocessor">#define FLASH_CR_MER1                        FLASH_CR_MER</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4375b021000bd1acdecab7f72240f57d"> 5066</a></span><span class="preprocessor">#define FLASH_CR_SNB                         ((uint32_t)0x000000F8)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 5067</a></span><span class="preprocessor">#define FLASH_CR_SNB_0                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 5068</a></span><span class="preprocessor">#define FLASH_CR_SNB_1                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 5069</a></span><span class="preprocessor">#define FLASH_CR_SNB_2                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 5070</a></span><span class="preprocessor">#define FLASH_CR_SNB_3                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 5071</a></span><span class="preprocessor">#define FLASH_CR_SNB_4                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948ebea4921be9f981292b6e6733b00f"> 5072</a></span><span class="preprocessor">#define FLASH_CR_PSIZE                       ((uint32_t)0x00000300)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 5073</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 5074</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb5af925f8183d38a85dad10fc34528"> 5075</a></span><span class="preprocessor">#define FLASH_CR_MER2                        ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 5076</a></span><span class="preprocessor">#define FLASH_CR_STRT                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 5077</a></span><span class="preprocessor">#define FLASH_CR_EOPIE                       ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 5078</a></span><span class="preprocessor">#define FLASH_CR_LOCK                        ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span> </div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1da080e341fca41ce7f7d661cc4904"> 5081</a></span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0858d561d4790c86b64a60204a09a3b5"> 5082</a></span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf842eaac29efd86925c9431a8eb99b27"> 5083</a></span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2971824f63351f09ad3db521d6a5b212"> 5084</a></span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cadc42caa03753ab8733da2b957ead"> 5085</a></span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV                 ((uint32_t)0x0000000C)</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9198e76e4af532cb78ba3d8d7b1b35a3"> 5086</a></span><span class="preprocessor">#define FLASH_OPTCR_BFB2                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span> </div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38cbe85e3a2c30dbe6ccb3b3e636504"> 5088</a></span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b1ec98e521815433b3eec1e4136fd2"> 5089</a></span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82102d640fe1d3e6e9f9c6a3e0adb56f"> 5090</a></span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa180c5732c34b271618aa58695c8ff5a"> 5091</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP                     ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 5092</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_0                   ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 5093</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_1                   ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 5094</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_2                   ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 5095</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_3                   ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 5096</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_4                   ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 5097</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_5                   ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 5098</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_6                   ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 5099</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_7                   ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2bbd885cff2e6c16662a014f3125e1"> 5100</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP                    ((uint32_t)0x0FFF0000)</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823e5c42b89e152a8394c3fa6c8811ca"> 5101</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0ef7c876b297706a26dda017441f9c"> 5102</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c5b96918f1871febfb31a026028522"> 5103</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_2                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0fa51cc0e95dcc79b74f451898f634"> 5104</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_3                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad936542dd4c587babd790e92783d90fb"> 5105</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_4                  ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20268ac71dad90ee983642bb328e8ca"> 5106</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_5                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947616eac2be3f26ae1a3d748e70cac8"> 5107</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_6                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d248e42a97e1c852cbea42b25598e1"> 5108</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_7                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb38a3c5a67d67160a33d1762ed0f51f"> 5109</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_8                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e186dbacd1587760b167b9ae4166c5c"> 5110</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_9                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f22bae03f31d60f0c6aded7cd29ead"> 5111</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_10                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11ce7f6df6922142fc54fb8d376e239"> 5112</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_11                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span> </div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b7d9725eafd522586664407fb9fe905"> 5114</a></span><span class="preprocessor">#define FLASH_OPTCR_DB1M                    ((uint32_t)0x40000000) </span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319a7b9c8e58943de71013d952264a16"> 5115</a></span><span class="preprocessor">#define FLASH_OPTCR_SPRMOD                  ((uint32_t)0x80000000) </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span>                                             </div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166b108d44b55fef7da25bb1a9696d4a"> 5118</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP                    ((uint32_t)0x0FFF0000)</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 5119</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 5120</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 5121</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_2                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 5122</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_3                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 5123</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_4                  ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 5124</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_5                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 5125</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_6                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 5126</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_7                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 5127</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_8                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 5128</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_9                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 5129</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_10                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 5130</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_11                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span> </div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="comment">/*                       Flexible Static Memory Controller                    */</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span><span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span><span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span><span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span><span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span><span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span><span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span><span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span><span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span><span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span><span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span><span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span><span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span><span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span><span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span><span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span><span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span><span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span><span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span><span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span><span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span><span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span><span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span><span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span><span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span><span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span><span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span><span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span><span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span><span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span><span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span><span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span><span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span><span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span><span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span><span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span><span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span><span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span><span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span><span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span><span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span><span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span><span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span><span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span><span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span><span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span><span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span><span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span><span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span><span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span><span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span><span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span><span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span><span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span><span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span><span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="preprocessor">#define  FSMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span><span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span><span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span><span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span><span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span><span class="preprocessor">#define  FSMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span><span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span><span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span><span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span><span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span><span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span><span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="preprocessor">#define  FSMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span><span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span><span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span><span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span><span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span><span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="preprocessor">#define  FSMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span><span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span><span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span><span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span><span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span><span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span><span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span><span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span><span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span><span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span><span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="preprocessor">#define  FSMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span><span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span><span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span><span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span><span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span><span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="preprocessor">#define  FSMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span><span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span><span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span><span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span><span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span><span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="preprocessor">#define  FSMC_SR2_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="preprocessor">#define  FSMC_SR2_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span><span class="preprocessor">#define  FSMC_SR2_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="preprocessor">#define  FSMC_SR2_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span><span class="preprocessor">#define  FSMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span><span class="preprocessor">#define  FSMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span><span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span><span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span><span class="preprocessor">#define  FSMC_SR3_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="preprocessor">#define  FSMC_SR3_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span><span class="preprocessor">#define  FSMC_SR3_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="preprocessor">#define  FSMC_SR3_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="preprocessor">#define  FSMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="preprocessor">#define  FSMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span><span class="preprocessor">#define  FSMC_SR4_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span><span class="preprocessor">#define  FSMC_SR4_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span><span class="preprocessor">#define  FSMC_SR4_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span><span class="preprocessor">#define  FSMC_SR4_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="preprocessor">#define  FSMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="preprocessor">#define  FSMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span><span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span><span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"> 5744</span><span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span><span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span><span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span><span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"> 5888</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"> 5889</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"> 5908</span><span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span><span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"> 5911</span><span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span><span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span> </div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span><span class="comment">/*                          Flexible Memory Controller                        */</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span><span class="comment">/******************  Bit definition for FMC_BCR1 register  *******************/</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><span class="preprocessor">#define  FMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span><span class="preprocessor">#define  FMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span><span class="preprocessor">#define  FMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="preprocessor">#define  FMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="preprocessor">#define  FMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span><span class="preprocessor">#define  FMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span><span class="preprocessor">#define  FMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span><span class="preprocessor">#define  FMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span><span class="preprocessor">#define  FMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span><span class="preprocessor">#define  FMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="preprocessor">#define  FMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span><span class="preprocessor">#define  FMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="preprocessor">#define  FMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span><span class="preprocessor">#define  FMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span><span class="preprocessor">#define  FMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span><span class="preprocessor">#define  FMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"> 5941</span><span class="preprocessor">#define  FMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span><span class="preprocessor">#define  FMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span><span class="preprocessor">#define  FMC_BCR1_CCLKEN                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="comment">/******************  Bit definition for FMC_BCR2 register  *******************/</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span><span class="preprocessor">#define  FMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span><span class="preprocessor">#define  FMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span><span class="preprocessor">#define  FMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span><span class="preprocessor">#define  FMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="preprocessor">#define  FMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="preprocessor">#define  FMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="preprocessor">#define  FMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span><span class="preprocessor">#define  FMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span><span class="preprocessor">#define  FMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span><span class="preprocessor">#define  FMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span><span class="preprocessor">#define  FMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><span class="preprocessor">#define  FMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span><span class="preprocessor">#define  FMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span><span class="preprocessor">#define  FMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="preprocessor">#define  FMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><span class="preprocessor">#define  FMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span><span class="preprocessor">#define  FMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span><span class="preprocessor">#define  FMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span><span class="comment">/******************  Bit definition for FMC_BCR3 register  *******************/</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span><span class="preprocessor">#define  FMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span><span class="preprocessor">#define  FMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span><span class="preprocessor">#define  FMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><span class="preprocessor">#define  FMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="preprocessor">#define  FMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="preprocessor">#define  FMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="preprocessor">#define  FMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="preprocessor">#define  FMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span><span class="preprocessor">#define  FMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span><span class="preprocessor">#define  FMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><span class="preprocessor">#define  FMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span><span class="preprocessor">#define  FMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span><span class="preprocessor">#define  FMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="preprocessor">#define  FMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="preprocessor">#define  FMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="preprocessor">#define  FMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><span class="preprocessor">#define  FMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span><span class="preprocessor">#define  FMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span><span class="comment">/******************  Bit definition for FMC_BCR4 register  *******************/</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="preprocessor">#define  FMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="preprocessor">#define  FMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span><span class="preprocessor">#define  FMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span><span class="preprocessor">#define  FMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span><span class="preprocessor">#define  FMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span><span class="preprocessor">#define  FMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span><span class="preprocessor">#define  FMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span><span class="preprocessor">#define  FMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span><span class="preprocessor">#define  FMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span><span class="preprocessor">#define  FMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span><span class="preprocessor">#define  FMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span><span class="preprocessor">#define  FMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span><span class="preprocessor">#define  FMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span><span class="preprocessor">#define  FMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span><span class="preprocessor">#define  FMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="preprocessor">#define  FMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span><span class="preprocessor">#define  FMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span><span class="preprocessor">#define  FMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment">/******************  Bit definition for FMC_BTR1 register  ******************/</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="preprocessor">#define  FMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="preprocessor">#define  FMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span><span class="preprocessor">#define  FMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span><span class="preprocessor">#define  FMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span><span class="preprocessor">#define  FMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span><span class="preprocessor">#define  FMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><span class="preprocessor">#define  FMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span><span class="preprocessor">#define  FMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><span class="preprocessor">#define  FMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="preprocessor">#define  FMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span><span class="preprocessor">#define  FMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="preprocessor">#define  FMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span><span class="preprocessor">#define  FMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span><span class="preprocessor">#define  FMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="preprocessor">#define  FMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span><span class="preprocessor">#define  FMC_BTR1_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span><span class="preprocessor">#define  FMC_BTR1_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="preprocessor">#define  FMC_BTR1_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="preprocessor">#define  FMC_BTR1_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="preprocessor">#define  FMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span><span class="preprocessor">#define  FMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span><span class="preprocessor">#define  FMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="preprocessor">#define  FMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span><span class="preprocessor">#define  FMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="preprocessor">#define  FMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><span class="preprocessor">#define  FMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span><span class="preprocessor">#define  FMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span><span class="preprocessor">#define  FMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><span class="preprocessor">#define  FMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span><span class="preprocessor">#define  FMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span><span class="preprocessor">#define  FMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span><span class="preprocessor">#define  FMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span><span class="preprocessor">#define  FMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span><span class="preprocessor">#define  FMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span><span class="preprocessor">#define  FMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span><span class="preprocessor">#define  FMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span><span class="preprocessor">#define  FMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span><span class="comment">/******************  Bit definition for FMC_BTR2 register  *******************/</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><span class="preprocessor">#define  FMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span><span class="preprocessor">#define  FMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span><span class="preprocessor">#define  FMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span><span class="preprocessor">#define  FMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span><span class="preprocessor">#define  FMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="preprocessor">#define  FMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span><span class="preprocessor">#define  FMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span><span class="preprocessor">#define  FMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span><span class="preprocessor">#define  FMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span><span class="preprocessor">#define  FMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"> 6072</span><span class="preprocessor">#define  FMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span><span class="preprocessor">#define  FMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span><span class="preprocessor">#define  FMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="preprocessor">#define  FMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span><span class="preprocessor">#define  FMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="preprocessor">#define  FMC_BTR2_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="preprocessor">#define  FMC_BTR2_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span><span class="preprocessor">#define  FMC_BTR2_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span><span class="preprocessor">#define  FMC_BTR2_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span><span class="preprocessor">#define  FMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span><span class="preprocessor">#define  FMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span><span class="preprocessor">#define  FMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span><span class="preprocessor">#define  FMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="preprocessor">#define  FMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span><span class="preprocessor">#define  FMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span><span class="preprocessor">#define  FMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span><span class="preprocessor">#define  FMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span><span class="preprocessor">#define  FMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span><span class="preprocessor">#define  FMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span><span class="preprocessor">#define  FMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span><span class="preprocessor">#define  FMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span><span class="preprocessor">#define  FMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span><span class="preprocessor">#define  FMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span><span class="preprocessor">#define  FMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span><span class="preprocessor">#define  FMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span><span class="preprocessor">#define  FMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span><span class="preprocessor">#define  FMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span><span class="comment">/*******************  Bit definition for FMC_BTR3 register  *******************/</span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span><span class="preprocessor">#define  FMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span><span class="preprocessor">#define  FMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span><span class="preprocessor">#define  FMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span><span class="preprocessor">#define  FMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span><span class="preprocessor">#define  FMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span><span class="preprocessor">#define  FMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span><span class="preprocessor">#define  FMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span><span class="preprocessor">#define  FMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span><span class="preprocessor">#define  FMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span><span class="preprocessor">#define  FMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span><span class="preprocessor">#define  FMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span><span class="preprocessor">#define  FMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span><span class="preprocessor">#define  FMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span><span class="preprocessor">#define  FMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span><span class="preprocessor">#define  FMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span><span class="preprocessor">#define  FMC_BTR3_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span><span class="preprocessor">#define  FMC_BTR3_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span><span class="preprocessor">#define  FMC_BTR3_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span><span class="preprocessor">#define  FMC_BTR3_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"> 6127</span><span class="preprocessor">#define  FMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"> 6128</span><span class="preprocessor">#define  FMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span><span class="preprocessor">#define  FMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span><span class="preprocessor">#define  FMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span><span class="preprocessor">#define  FMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span><span class="preprocessor">#define  FMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="preprocessor">#define  FMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span><span class="preprocessor">#define  FMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span><span class="preprocessor">#define  FMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span><span class="preprocessor">#define  FMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span><span class="preprocessor">#define  FMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span><span class="preprocessor">#define  FMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span><span class="preprocessor">#define  FMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span><span class="preprocessor">#define  FMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="preprocessor">#define  FMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span><span class="preprocessor">#define  FMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span><span class="preprocessor">#define  FMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span><span class="preprocessor">#define  FMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span><span class="comment">/******************  Bit definition for FMC_BTR4 register  *******************/</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span><span class="preprocessor">#define  FMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span><span class="preprocessor">#define  FMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span><span class="preprocessor">#define  FMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span><span class="preprocessor">#define  FMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><span class="preprocessor">#define  FMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span><span class="preprocessor">#define  FMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span><span class="preprocessor">#define  FMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span><span class="preprocessor">#define  FMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span><span class="preprocessor">#define  FMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span><span class="preprocessor">#define  FMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span><span class="preprocessor">#define  FMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="preprocessor">#define  FMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span><span class="preprocessor">#define  FMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span><span class="preprocessor">#define  FMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span><span class="preprocessor">#define  FMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span><span class="preprocessor">#define  FMC_BTR4_DATAST_4                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span><span class="preprocessor">#define  FMC_BTR4_DATAST_5                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span><span class="preprocessor">#define  FMC_BTR4_DATAST_6                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span><span class="preprocessor">#define  FMC_BTR4_DATAST_7                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span><span class="preprocessor">#define  FMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span><span class="preprocessor">#define  FMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span><span class="preprocessor">#define  FMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span><span class="preprocessor">#define  FMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span><span class="preprocessor">#define  FMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span><span class="preprocessor">#define  FMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span><span class="preprocessor">#define  FMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span><span class="preprocessor">#define  FMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span><span class="preprocessor">#define  FMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span><span class="preprocessor">#define  FMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span><span class="preprocessor">#define  FMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span><span class="preprocessor">#define  FMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span><span class="preprocessor">#define  FMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span><span class="preprocessor">#define  FMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span><span class="preprocessor">#define  FMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span><span class="preprocessor">#define  FMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span><span class="preprocessor">#define  FMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span><span class="preprocessor">#define  FMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span><span class="comment">/******************  Bit definition for FMC_BWTR1 register  ******************/</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span><span class="preprocessor">#define  FMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span><span class="preprocessor">#define  FMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span><span class="preprocessor">#define  FMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span><span class="preprocessor">#define  FMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span><span class="preprocessor">#define  FMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span><span class="preprocessor">#define  FMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span><span class="preprocessor">#define  FMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span><span class="preprocessor">#define  FMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span><span class="preprocessor">#define  FMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="preprocessor">#define  FMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span><span class="preprocessor">#define  FMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span><span class="preprocessor">#define  FMC_BWTR1_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><span class="preprocessor">#define  FMC_BWTR1_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span><span class="preprocessor">#define  FMC_BWTR1_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span><span class="preprocessor">#define  FMC_BWTR1_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span><span class="preprocessor">#define  FMC_BWTR1_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span><span class="preprocessor">#define  FMC_BWTR1_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span><span class="preprocessor">#define  FMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span><span class="preprocessor">#define  FMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span><span class="preprocessor">#define  FMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span><span class="comment">/******************  Bit definition for FMC_BWTR2 register  ******************/</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span><span class="preprocessor">#define  FMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span><span class="preprocessor">#define  FMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span><span class="preprocessor">#define  FMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span><span class="preprocessor">#define  FMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span><span class="preprocessor">#define  FMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span><span class="preprocessor">#define  FMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span><span class="preprocessor">#define  FMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span><span class="preprocessor">#define  FMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span><span class="preprocessor">#define  FMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span><span class="preprocessor">#define  FMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span><span class="preprocessor">#define  FMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span><span class="preprocessor">#define  FMC_BWTR2_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span><span class="preprocessor">#define  FMC_BWTR2_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span><span class="preprocessor">#define  FMC_BWTR2_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span><span class="preprocessor">#define  FMC_BWTR2_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span><span class="preprocessor">#define  FMC_BWTR2_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="preprocessor">#define  FMC_BWTR2_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span><span class="preprocessor">#define  FMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span><span class="preprocessor">#define  FMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span><span class="preprocessor">#define  FMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span><span class="comment">/******************  Bit definition for FMC_BWTR3 register  ******************/</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span><span class="preprocessor">#define  FMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span><span class="preprocessor">#define  FMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span><span class="preprocessor">#define  FMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span><span class="preprocessor">#define  FMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span><span class="preprocessor">#define  FMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span><span class="preprocessor">#define  FMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span><span class="preprocessor">#define  FMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><span class="preprocessor">#define  FMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span><span class="preprocessor">#define  FMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span><span class="preprocessor">#define  FMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span><span class="preprocessor">#define  FMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span><span class="preprocessor">#define  FMC_BWTR3_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span><span class="preprocessor">#define  FMC_BWTR3_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="preprocessor">#define  FMC_BWTR3_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span><span class="preprocessor">#define  FMC_BWTR3_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span><span class="preprocessor">#define  FMC_BWTR3_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span><span class="preprocessor">#define  FMC_BWTR3_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span><span class="preprocessor">#define  FMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"> 6290</span><span class="preprocessor">#define  FMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span><span class="preprocessor">#define  FMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span><span class="comment">/******************  Bit definition for FMC_BWTR4 register  ******************/</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span><span class="preprocessor">#define  FMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span><span class="preprocessor">#define  FMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span><span class="preprocessor">#define  FMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span><span class="preprocessor">#define  FMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span><span class="preprocessor">#define  FMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span><span class="preprocessor">#define  FMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span><span class="preprocessor">#define  FMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"> 6302</span><span class="preprocessor">#define  FMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"> 6303</span><span class="preprocessor">#define  FMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span><span class="preprocessor">#define  FMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span><span class="preprocessor">#define  FMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span><span class="preprocessor">#define  FMC_BWTR4_DATAST_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span><span class="preprocessor">#define  FMC_BWTR4_BUSTURN                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span><span class="preprocessor">#define  FMC_BWTR4_BUSTURN_0                ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span><span class="preprocessor">#define  FMC_BWTR4_BUSTURN_1                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span><span class="preprocessor">#define  FMC_BWTR4_BUSTURN_2                ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span><span class="preprocessor">#define  FMC_BWTR4_BUSTURN_3                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span><span class="preprocessor">#define  FMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span><span class="preprocessor">#define  FMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span><span class="preprocessor">#define  FMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span><span class="comment">/******************  Bit definition for FMC_PCR2 register  *******************/</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span><span class="preprocessor">#define  FMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span><span class="preprocessor">#define  FMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span><span class="preprocessor">#define  FMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span><span class="preprocessor">#define  FMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span><span class="preprocessor">#define  FMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span><span class="preprocessor">#define  FMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span><span class="preprocessor">#define  FMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span><span class="preprocessor">#define  FMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span><span class="preprocessor">#define  FMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span><span class="preprocessor">#define  FMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span><span class="preprocessor">#define  FMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span><span class="preprocessor">#define  FMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span><span class="preprocessor">#define  FMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span><span class="preprocessor">#define  FMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span><span class="preprocessor">#define  FMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"> 6346</span><span class="preprocessor">#define  FMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span><span class="preprocessor">#define  FMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span><span class="preprocessor">#define  FMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span><span class="preprocessor">#define  FMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span><span class="preprocessor">#define  FMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span><span class="preprocessor">#define  FMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span><span class="comment">/******************  Bit definition for FMC_PCR3 register  *******************/</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span><span class="preprocessor">#define  FMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span><span class="preprocessor">#define  FMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span><span class="preprocessor">#define  FMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="preprocessor">#define  FMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><span class="preprocessor">#define  FMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span><span class="preprocessor">#define  FMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span><span class="preprocessor">#define  FMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span><span class="preprocessor">#define  FMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span><span class="preprocessor">#define  FMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"> 6367</span><span class="preprocessor">#define  FMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span><span class="preprocessor">#define  FMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span><span class="preprocessor">#define  FMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span><span class="preprocessor">#define  FMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span><span class="preprocessor">#define  FMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span><span class="preprocessor">#define  FMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span><span class="preprocessor">#define  FMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span><span class="preprocessor">#define  FMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"> 6377</span><span class="preprocessor">#define  FMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"> 6378</span><span class="preprocessor">#define  FMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"> 6379</span><span class="preprocessor">#define  FMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span><span class="preprocessor">#define  FMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span><span class="comment">/******************  Bit definition for FMC_PCR4 register  *******************/</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span><span class="preprocessor">#define  FMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span><span class="preprocessor">#define  FMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span><span class="preprocessor">#define  FMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span><span class="preprocessor">#define  FMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><span class="preprocessor">#define  FMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="preprocessor">#define  FMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"> 6391</span><span class="preprocessor">#define  FMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span><span class="preprocessor">#define  FMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span><span class="preprocessor">#define  FMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span><span class="preprocessor">#define  FMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span><span class="preprocessor">#define  FMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span><span class="preprocessor">#define  FMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span><span class="preprocessor">#define  FMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"> 6400</span><span class="preprocessor">#define  FMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span><span class="preprocessor">#define  FMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"> 6402</span><span class="preprocessor">#define  FMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span><span class="preprocessor">#define  FMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span><span class="preprocessor">#define  FMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span><span class="preprocessor">#define  FMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><span class="preprocessor">#define  FMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span><span class="preprocessor">#define  FMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span><span class="comment">/*******************  Bit definition for FMC_SR2 register  *******************/</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span><span class="preprocessor">#define  FMC_SR2_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"> 6412</span><span class="preprocessor">#define  FMC_SR2_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span><span class="preprocessor">#define  FMC_SR2_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span><span class="preprocessor">#define  FMC_SR2_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span><span class="preprocessor">#define  FMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span><span class="preprocessor">#define  FMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span><span class="preprocessor">#define  FMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span><span class="comment">/*******************  Bit definition for FMC_SR3 register  *******************/</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span><span class="preprocessor">#define  FMC_SR3_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"> 6421</span><span class="preprocessor">#define  FMC_SR3_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"> 6422</span><span class="preprocessor">#define  FMC_SR3_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span><span class="preprocessor">#define  FMC_SR3_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span><span class="preprocessor">#define  FMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span><span class="preprocessor">#define  FMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span><span class="preprocessor">#define  FMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment">/*******************  Bit definition for FMC_SR4 register  *******************/</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span><span class="preprocessor">#define  FMC_SR4_IRS                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span><span class="preprocessor">#define  FMC_SR4_ILS                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span><span class="preprocessor">#define  FMC_SR4_IFS                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span><span class="preprocessor">#define  FMC_SR4_IREN                       ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span><span class="preprocessor">#define  FMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span><span class="preprocessor">#define  FMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span><span class="preprocessor">#define  FMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span><span class="comment">/******************  Bit definition for FMC_PMEM2 register  ******************/</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"> 6441</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"> 6442</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"> 6443</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span><span class="preprocessor">#define  FMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"> 6452</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span><span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"> 6460</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span><span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span><span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span><span class="comment">/******************  Bit definition for FMC_PMEM3 register  ******************/</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"> 6484</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span><span class="preprocessor">#define  FMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span><span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span><span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span><span class="comment">/******************  Bit definition for FMC_PMEM4 register  ******************/</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span><span class="preprocessor">#define  FMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span><span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span><span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"> 6551</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"> 6557</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span><span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span><span class="comment">/******************  Bit definition for FMC_PATT2 register  ******************/</span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"> 6565</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span><span class="preprocessor">#define  FMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"> 6574</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"> 6579</span><span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"> 6583</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"> 6588</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span><span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"> 6594</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"> 6595</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span><span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span><span class="comment">/******************  Bit definition for FMC_PATT3 register  ******************/</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"> 6609</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span><span class="preprocessor">#define  FMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"> 6618</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"> 6619</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span><span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"> 6624</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"> 6625</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"> 6628</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span><span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span><span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span><span class="comment">/******************  Bit definition for FMC_PATT4 register  ******************/</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span><span class="preprocessor">#define  FMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"> 6659</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"> 6660</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"> 6661</span><span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"> 6676</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"> 6679</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span><span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="comment">/******************  Bit definition for FMC_PIO4 register  *******************/</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span><span class="preprocessor">#define  FMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span><span class="preprocessor">#define  FMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span><span class="preprocessor">#define  FMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"> 6705</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span><span class="preprocessor">#define  FMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span><span class="preprocessor">#define  FMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span><span class="comment">/******************  Bit definition for FMC_ECCR2 register  ******************/</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span><span class="preprocessor">#define  FMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span><span class="comment">/******************  Bit definition for FMC_ECCR3 register  ******************/</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span><span class="preprocessor">#define  FMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span><span class="comment">/******************  Bit definition for FMC_SDCR1 register  ******************/</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span><span class="preprocessor">#define  FMC_SDCR1_NC                       ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span><span class="preprocessor">#define  FMC_SDCR1_NC_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span><span class="preprocessor">#define  FMC_SDCR1_NC_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span><span class="preprocessor">#define  FMC_SDCR1_NR                       ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><span class="preprocessor">#define  FMC_SDCR1_NR_0                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="preprocessor">#define  FMC_SDCR1_NR_1                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span><span class="preprocessor">#define  FMC_SDCR1_MWID                     ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span><span class="preprocessor">#define  FMC_SDCR1_MWID_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span><span class="preprocessor">#define  FMC_SDCR1_MWID_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span><span class="preprocessor">#define  FMC_SDCR1_NB                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span><span class="preprocessor">#define  FMC_SDCR1_CAS                      ((uint32_t)0x00000180)        </span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span><span class="preprocessor">#define  FMC_SDCR1_CAS_0                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"> 6747</span><span class="preprocessor">#define  FMC_SDCR1_CAS_1                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"> 6749</span><span class="preprocessor">#define  FMC_SDCR1_WP                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span><span class="preprocessor">#define  FMC_SDCR1_SDCLK                    ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span><span class="preprocessor">#define  FMC_SDCR1_SDCLK_0                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span><span class="preprocessor">#define  FMC_SDCR1_SDCLK_1                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="preprocessor">#define  FMC_SDCR1_RBURST                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span><span class="preprocessor">#define  FMC_SDCR1_RPIPE                    ((uint32_t)0x00006000)        </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span><span class="preprocessor">#define  FMC_SDCR1_RPIPE_0                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span><span class="preprocessor">#define  FMC_SDCR1_RPIPE_1                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"> 6761</span><span class="comment">/******************  Bit definition for FMC_SDCR2 register  ******************/</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span><span class="preprocessor">#define  FMC_SDCR2_NC                       ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span><span class="preprocessor">#define  FMC_SDCR2_NC_0                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="preprocessor">#define  FMC_SDCR2_NC_1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span><span class="preprocessor">#define  FMC_SDCR2_NR                       ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span><span class="preprocessor">#define  FMC_SDCR2_NR_0                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span><span class="preprocessor">#define  FMC_SDCR2_NR_1                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span><span class="preprocessor">#define  FMC_SDCR2_MWID                     ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span><span class="preprocessor">#define  FMC_SDCR2_MWID_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"> 6772</span><span class="preprocessor">#define  FMC_SDCR2_MWID_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"> 6774</span><span class="preprocessor">#define  FMC_SDCR2_NB                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"> 6776</span><span class="preprocessor">#define  FMC_SDCR2_CAS                      ((uint32_t)0x00000180)        </span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"> 6777</span><span class="preprocessor">#define  FMC_SDCR2_CAS_0                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span><span class="preprocessor">#define  FMC_SDCR2_CAS_1                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span><span class="preprocessor">#define  FMC_SDCR2_WP                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span><span class="preprocessor">#define  FMC_SDCR2_SDCLK                    ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span><span class="preprocessor">#define  FMC_SDCR2_SDCLK_0                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span><span class="preprocessor">#define  FMC_SDCR2_SDCLK_1                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span><span class="preprocessor">#define  FMC_SDCR2_RBURST                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span><span class="preprocessor">#define  FMC_SDCR2_RPIPE                    ((uint32_t)0x00006000)        </span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span><span class="preprocessor">#define  FMC_SDCR2_RPIPE_0                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span><span class="preprocessor">#define  FMC_SDCR2_RPIPE_1                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span><span class="comment">/******************  Bit definition for FMC_SDTR1 register  ******************/</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span><span class="preprocessor">#define  FMC_SDTR1_TMRD                     ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"> 6794</span><span class="preprocessor">#define  FMC_SDTR1_TMRD_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"> 6795</span><span class="preprocessor">#define  FMC_SDTR1_TMRD_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span><span class="preprocessor">#define  FMC_SDTR1_TMRD_2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span><span class="preprocessor">#define  FMC_SDTR1_TMRD_3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span><span class="preprocessor">#define  FMC_SDTR1_TXSR                     ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span><span class="preprocessor">#define  FMC_SDTR1_TXSR_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span><span class="preprocessor">#define  FMC_SDTR1_TXSR_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span><span class="preprocessor">#define  FMC_SDTR1_TXSR_2                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span><span class="preprocessor">#define  FMC_SDTR1_TXSR_3                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span><span class="preprocessor">#define  FMC_SDTR1_TRAS                     ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span><span class="preprocessor">#define  FMC_SDTR1_TRAS_0                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span><span class="preprocessor">#define  FMC_SDTR1_TRAS_1                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span><span class="preprocessor">#define  FMC_SDTR1_TRAS_2                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span><span class="preprocessor">#define  FMC_SDTR1_TRAS_3                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span><span class="preprocessor">#define  FMC_SDTR1_TRC                      ((uint32_t)0x0000F000)        </span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="preprocessor">#define  FMC_SDTR1_TRC_0                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span><span class="preprocessor">#define  FMC_SDTR1_TRC_1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span><span class="preprocessor">#define  FMC_SDTR1_TRC_2                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span><span class="preprocessor">#define  FMC_SDTR1_TWR                      ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span><span class="preprocessor">#define  FMC_SDTR1_TWR_0                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"> 6818</span><span class="preprocessor">#define  FMC_SDTR1_TWR_1                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"> 6819</span><span class="preprocessor">#define  FMC_SDTR1_TWR_2                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span><span class="preprocessor">#define  FMC_SDTR1_TRP                      ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span><span class="preprocessor">#define  FMC_SDTR1_TRP_0                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span><span class="preprocessor">#define  FMC_SDTR1_TRP_1                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span><span class="preprocessor">#define  FMC_SDTR1_TRP_2                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="preprocessor">#define  FMC_SDTR1_TRCD                     ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span><span class="preprocessor">#define  FMC_SDTR1_TRCD_0                   ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="preprocessor">#define  FMC_SDTR1_TRCD_1                   ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span><span class="preprocessor">#define  FMC_SDTR1_TRCD_2                   ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span><span class="comment">/******************  Bit definition for FMC_SDTR2 register  ******************/</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span><span class="preprocessor">#define  FMC_SDTR2_TMRD                     ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span><span class="preprocessor">#define  FMC_SDTR2_TMRD_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span><span class="preprocessor">#define  FMC_SDTR2_TMRD_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="preprocessor">#define  FMC_SDTR2_TMRD_2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span><span class="preprocessor">#define  FMC_SDTR2_TMRD_3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span><span class="preprocessor">#define  FMC_SDTR2_TXSR                     ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span><span class="preprocessor">#define  FMC_SDTR2_TXSR_0                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span><span class="preprocessor">#define  FMC_SDTR2_TXSR_1                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span><span class="preprocessor">#define  FMC_SDTR2_TXSR_2                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"> 6842</span><span class="preprocessor">#define  FMC_SDTR2_TXSR_3                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="preprocessor">#define  FMC_SDTR2_TRAS                     ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span><span class="preprocessor">#define  FMC_SDTR2_TRAS_0                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span><span class="preprocessor">#define  FMC_SDTR2_TRAS_1                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span><span class="preprocessor">#define  FMC_SDTR2_TRAS_2                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span><span class="preprocessor">#define  FMC_SDTR2_TRAS_3                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><span class="preprocessor">#define  FMC_SDTR2_TRC                      ((uint32_t)0x0000F000)        </span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span><span class="preprocessor">#define  FMC_SDTR2_TRC_0                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><span class="preprocessor">#define  FMC_SDTR2_TRC_1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="preprocessor">#define  FMC_SDTR2_TRC_2                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="preprocessor">#define  FMC_SDTR2_TWR                      ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span><span class="preprocessor">#define  FMC_SDTR2_TWR_0                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span><span class="preprocessor">#define  FMC_SDTR2_TWR_1                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span><span class="preprocessor">#define  FMC_SDTR2_TWR_2                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="preprocessor">#define  FMC_SDTR2_TRP                      ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span><span class="preprocessor">#define  FMC_SDTR2_TRP_0                    ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span><span class="preprocessor">#define  FMC_SDTR2_TRP_1                    ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span><span class="preprocessor">#define  FMC_SDTR2_TRP_2                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span><span class="preprocessor">#define  FMC_SDTR2_TRCD                     ((uint32_t)0x0F000000)        </span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span><span class="preprocessor">#define  FMC_SDTR2_TRCD_0                   ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span><span class="preprocessor">#define  FMC_SDTR2_TRCD_1                   ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span><span class="preprocessor">#define  FMC_SDTR2_TRCD_2                   ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span><span class="comment">/******************  Bit definition for FMC_SDCMR register  ******************/</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="preprocessor">#define  FMC_SDCMR_MODE                     ((uint32_t)0x00000007)        </span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="preprocessor">#define  FMC_SDCMR_MODE_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span><span class="preprocessor">#define  FMC_SDCMR_MODE_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span><span class="preprocessor">#define  FMC_SDCMR_MODE_2                   ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="preprocessor">#define  FMC_SDCMR_CTB2                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="preprocessor">#define  FMC_SDCMR_CTB1                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span><span class="preprocessor">#define  FMC_SDCMR_NRFS                     ((uint32_t)0x000001E0)        </span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><span class="preprocessor">#define  FMC_SDCMR_NRFS_0                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="preprocessor">#define  FMC_SDCMR_NRFS_1                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="preprocessor">#define  FMC_SDCMR_NRFS_2                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="preprocessor">#define  FMC_SDCMR_NRFS_3                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span><span class="preprocessor">#define  FMC_SDCMR_MRD                      ((uint32_t)0x003FFE00)        </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span><span class="comment">/******************  Bit definition for FMC_SDRTR register  ******************/</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span><span class="preprocessor">#define  FMC_SDRTR_CRE                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span><span class="preprocessor">#define  FMC_SDRTR_COUNT                    ((uint32_t)0x00003FFE)        </span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span><span class="preprocessor">#define  FMC_SDRTR_REIE                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span><span class="comment">/******************  Bit definition for FMC_SDSR register  ******************/</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span><span class="preprocessor">#define  FMC_SDSR_RE                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span><span class="preprocessor">#define  FMC_SDSR_MODES1                    ((uint32_t)0x00000006)        </span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span><span class="preprocessor">#define  FMC_SDSR_MODES1_0                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="preprocessor">#define  FMC_SDSR_MODES1_1                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="preprocessor">#define  FMC_SDSR_MODES2                    ((uint32_t)0x00000018)        </span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span><span class="preprocessor">#define  FMC_SDSR_MODES2_0                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span><span class="preprocessor">#define  FMC_SDSR_MODES2_1                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"> 6906</span><span class="preprocessor">#define  FMC_SDSR_BUSY                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span> </div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span><span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 6916</a></span><span class="preprocessor">#define GPIO_MODER_MODER0                    ((uint32_t)0x00000003)</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 6917</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 6918</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span> </div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 6920</a></span><span class="preprocessor">#define GPIO_MODER_MODER1                    ((uint32_t)0x0000000C)</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 6921</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_0                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 6922</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_1                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span> </div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 6924</a></span><span class="preprocessor">#define GPIO_MODER_MODER2                    ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 6925</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_0                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 6926</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_1                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span> </div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 6928</a></span><span class="preprocessor">#define GPIO_MODER_MODER3                    ((uint32_t)0x000000C0)</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 6929</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_0                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 6930</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_1                  ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span> </div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 6932</a></span><span class="preprocessor">#define GPIO_MODER_MODER4                    ((uint32_t)0x00000300)</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 6933</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_0                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 6934</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_1                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span> </div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 6936</a></span><span class="preprocessor">#define GPIO_MODER_MODER5                    ((uint32_t)0x00000C00)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 6937</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_0                  ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 6938</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_1                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span> </div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 6940</a></span><span class="preprocessor">#define GPIO_MODER_MODER6                    ((uint32_t)0x00003000)</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 6941</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_0                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 6942</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_1                  ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span> </div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 6944</a></span><span class="preprocessor">#define GPIO_MODER_MODER7                    ((uint32_t)0x0000C000)</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 6945</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_0                  ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 6946</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_1                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span> </div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 6948</a></span><span class="preprocessor">#define GPIO_MODER_MODER8                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 6949</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 6950</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span> </div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 6952</a></span><span class="preprocessor">#define GPIO_MODER_MODER9                    ((uint32_t)0x000C0000)</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 6953</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_0                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 6954</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_1                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span> </div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 6956</a></span><span class="preprocessor">#define GPIO_MODER_MODER10                   ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 6957</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_0                 ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 6958</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_1                 ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span> </div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 6960</a></span><span class="preprocessor">#define GPIO_MODER_MODER11                   ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 6961</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_0                 ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 6962</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_1                 ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span> </div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 6964</a></span><span class="preprocessor">#define GPIO_MODER_MODER12                   ((uint32_t)0x03000000)</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 6965</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_0                 ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 6966</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_1                 ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span> </div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 6968</a></span><span class="preprocessor">#define GPIO_MODER_MODER13                   ((uint32_t)0x0C000000)</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 6969</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_0                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 6970</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_1                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span> </div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 6972</a></span><span class="preprocessor">#define GPIO_MODER_MODER14                   ((uint32_t)0x30000000)</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 6973</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_0                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 6974</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_1                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span> </div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 6976</a></span><span class="preprocessor">#define GPIO_MODER_MODER15                   ((uint32_t)0xC0000000)</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 6977</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_0                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 6978</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_1                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span> </div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 6981</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_0                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 6982</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_1                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 6983</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_2                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 6984</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_3                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 6985</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_4                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 6986</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_5                     ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 6987</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_6                     ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 6988</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_7                     ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 6989</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_8                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 6990</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_9                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 6991</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_10                    ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 6992</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_11                    ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 6993</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_12                    ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 6994</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_13                    ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 6995</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_14                    ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 6996</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_15                    ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span> </div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 6999</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0               ((uint32_t)0x00000003)</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 7000</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 7001</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span> </div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 7003</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1               ((uint32_t)0x0000000C)</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 7004</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0             ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 7005</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1             ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span> </div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 7007</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2               ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 7008</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0             ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 7009</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1             ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"> 7010</span> </div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 7011</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3               ((uint32_t)0x000000C0)</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 7012</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 7013</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span> </div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 7015</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4               ((uint32_t)0x00000300)</span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 7016</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0             ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 7017</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1             ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span> </div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 7019</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5               ((uint32_t)0x00000C00)</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 7020</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0             ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 7021</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1             ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span> </div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 7023</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6               ((uint32_t)0x00003000)</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 7024</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0             ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 7025</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1             ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span> </div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 7027</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7               ((uint32_t)0x0000C000)</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 7028</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0             ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 7029</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1             ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"> 7030</span> </div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 7031</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8               ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 7032</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0             ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 7033</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1             ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span> </div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 7035</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9               ((uint32_t)0x000C0000)</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 7036</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0             ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 7037</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1             ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span> </div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 7039</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10              ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 7040</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0            ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 7041</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1            ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"> 7042</span> </div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 7043</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11              ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 7044</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0            ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 7045</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1            ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"> 7046</span> </div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 7047</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12              ((uint32_t)0x03000000)</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 7048</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0            ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 7049</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1            ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span> </div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 7051</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13              ((uint32_t)0x0C000000)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 7052</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0            ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 7053</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1            ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span> </div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 7055</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14              ((uint32_t)0x30000000)</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 7056</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0            ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 7057</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1            ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span> </div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 7059</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15              ((uint32_t)0xC0000000)</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 7060</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0            ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 7061</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1            ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span> </div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 7064</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0                    ((uint32_t)0x00000003)</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 7065</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 7066</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span> </div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 7068</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1                    ((uint32_t)0x0000000C)</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 7069</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 7070</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span> </div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 7072</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2                    ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 7073</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 7074</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span> </div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 7076</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3                    ((uint32_t)0x000000C0)</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 7077</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 7078</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                  ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"> 7079</span> </div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 7080</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4                    ((uint32_t)0x00000300)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 7081</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 7082</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span> </div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 7084</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5                    ((uint32_t)0x00000C00)</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 7085</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                  ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 7086</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span> </div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 7088</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6                    ((uint32_t)0x00003000)</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 7089</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 7090</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                  ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span> </div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 7092</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7                    ((uint32_t)0x0000C000)</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 7093</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                  ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 7094</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span> </div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 7096</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 7097</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 7098</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span> </div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 7100</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9                    ((uint32_t)0x000C0000)</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 7101</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                  ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 7102</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                  ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span> </div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 7104</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10                   ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 7105</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                 ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 7106</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                 ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span> </div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 7108</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11                   ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 7109</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                 ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 7110</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                 ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span> </div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 7112</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12                   ((uint32_t)0x03000000)</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 7113</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                 ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 7114</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                 ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"> 7115</span> </div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 7116</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13                   ((uint32_t)0x0C000000)</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 7117</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 7118</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span> </div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 7120</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14                   ((uint32_t)0x30000000)</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 7121</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 7122</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span> </div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 7124</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15                   ((uint32_t)0xC0000000)</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 7125</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 7126</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span> </div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726"> 7129</a></span><span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 7130</a></span><span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 7131</a></span><span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 7132</a></span><span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 7133</a></span><span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 7134</a></span><span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 7135</a></span><span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 7136</a></span><span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 7137</a></span><span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 7138</a></span><span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5"> 7139</a></span><span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 7140</a></span><span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645"> 7141</a></span><span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05"> 7142</a></span><span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 7143</a></span><span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 7144</a></span><span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span><span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5485fbd720ed7ddb22eb3ec11245efbc"> 7146</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13669e5ac3f49834766cd99be03a0d7"> 7147</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3936b414ffd9d8a7a546ecf5bee71c3"> 7148</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba6136975598a69ca053a924534829f2"> 7149</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b22966bfccc5de30156b87a60db42a"> 7150</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503034ab19d01c3c5535208dbdaa5160"> 7151</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b972f5d1e519823d58098533346aa2"> 7152</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1360495ee0a8ee3f1a6e858744b76693"> 7153</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0999b31939326c4558ff7383fb1d45c3"> 7154</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86496faba77364680e3abb58b99636b3"> 7155</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f82a10903250be4e628771b0276761"> 7156</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3d81079aa482c4670efbe56da9c827"> 7157</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53e6338143d8457b3db5c6846349910"> 7158</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afdc7a368dcf575096f85deaea5ef01"> 7159</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecbcd9d656d45bb5de5da1506ed1234"> 7160</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63220a77d16ca7e1475c67cfdf1ad8fd"> 7161</a></span><span class="preprocessor">#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span> </div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 7164</a></span><span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2"> 7165</a></span><span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 7166</a></span><span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 7167</a></span><span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 7168</a></span><span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 7169</a></span><span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838"> 7170</a></span><span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 7171</a></span><span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 7172</a></span><span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188"> 7173</a></span><span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 7174</a></span><span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c"> 7175</a></span><span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 7176</a></span><span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 7177</a></span><span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 7178</a></span><span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 7179</a></span><span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"> 7180</span><span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29dbb08cef82cec8fac9a0044f80d31b"> 7181</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b10e532cafe20fe2c2e7afa91150b3"> 7182</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d55284e587dfd6357e124fc8ab4014"> 7183</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7272497c2d79c2651812c716f5f00"> 7184</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1b9031a6c8ae6e1c1b7f8affb5689e"> 7185</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd860ae29854fe80c9e410e7e6cc957"> 7186</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b2cd9cf5cae35759f2b38cc0020a06"> 7187</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6427032856cd00e7a0b87279cf8e85"> 7188</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f30b73464b5d452c0217349b5294fe2"> 7189</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b3f0dd86d1dd8edbe20c09412e2297"> 7190</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf471b28dec1fdf0916e7beaa87d902a4"> 7191</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac73a7dd714babf1ab5894b4460dacc"> 7192</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcfc202ec3ee578aee32375a092a23d"> 7193</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f9a8a4dcf381e58a0ab84c3744d063"> 7194</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b35b661a670ae2afd11258398b7fb1"> 7195</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga267734cd2559e9cbf5c4041720e16d1e"> 7196</a></span><span class="preprocessor">#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span> </div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 7199</a></span><span class="preprocessor">#define GPIO_BSRR_BS_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 7200</a></span><span class="preprocessor">#define GPIO_BSRR_BS_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 7201</a></span><span class="preprocessor">#define GPIO_BSRR_BS_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 7202</a></span><span class="preprocessor">#define GPIO_BSRR_BS_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 7203</a></span><span class="preprocessor">#define GPIO_BSRR_BS_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 7204</a></span><span class="preprocessor">#define GPIO_BSRR_BS_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 7205</a></span><span class="preprocessor">#define GPIO_BSRR_BS_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 7206</a></span><span class="preprocessor">#define GPIO_BSRR_BS_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 7207</a></span><span class="preprocessor">#define GPIO_BSRR_BS_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 7208</a></span><span class="preprocessor">#define GPIO_BSRR_BS_9                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 7209</a></span><span class="preprocessor">#define GPIO_BSRR_BS_10                      ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 7210</a></span><span class="preprocessor">#define GPIO_BSRR_BS_11                      ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 7211</a></span><span class="preprocessor">#define GPIO_BSRR_BS_12                      ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 7212</a></span><span class="preprocessor">#define GPIO_BSRR_BS_13                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 7213</a></span><span class="preprocessor">#define GPIO_BSRR_BS_14                      ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 7214</a></span><span class="preprocessor">#define GPIO_BSRR_BS_15                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 7215</a></span><span class="preprocessor">#define GPIO_BSRR_BR_0                       ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 7216</a></span><span class="preprocessor">#define GPIO_BSRR_BR_1                       ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 7217</a></span><span class="preprocessor">#define GPIO_BSRR_BR_2                       ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 7218</a></span><span class="preprocessor">#define GPIO_BSRR_BR_3                       ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 7219</a></span><span class="preprocessor">#define GPIO_BSRR_BR_4                       ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 7220</a></span><span class="preprocessor">#define GPIO_BSRR_BR_5                       ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 7221</a></span><span class="preprocessor">#define GPIO_BSRR_BR_6                       ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 7222</a></span><span class="preprocessor">#define GPIO_BSRR_BR_7                       ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 7223</a></span><span class="preprocessor">#define GPIO_BSRR_BR_8                       ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 7224</a></span><span class="preprocessor">#define GPIO_BSRR_BR_9                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 7225</a></span><span class="preprocessor">#define GPIO_BSRR_BR_10                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 7226</a></span><span class="preprocessor">#define GPIO_BSRR_BR_11                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 7227</a></span><span class="preprocessor">#define GPIO_BSRR_BR_12                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 7228</a></span><span class="preprocessor">#define GPIO_BSRR_BR_13                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 7229</a></span><span class="preprocessor">#define GPIO_BSRR_BR_14                      ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 7230</a></span><span class="preprocessor">#define GPIO_BSRR_BR_15                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span> </div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"> 7233</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span><span class="comment">/*                                    HASH                                    */</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="comment">/******************  Bits definition for HASH_CR register  ********************/</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d828c238e95cab83f262fac028ec4e"> 7238</a></span><span class="preprocessor">#define HASH_CR_INIT                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacffa826f34e3997c3288ed568b391cb1"> 7239</a></span><span class="preprocessor">#define HASH_CR_DMAE                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad8c319a2f6bc2c050f18b370c495ee"> 7240</a></span><span class="preprocessor">#define HASH_CR_DATATYPE                     ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaadf76762e211dc840e3bac1204a59a"> 7241</a></span><span class="preprocessor">#define HASH_CR_DATATYPE_0                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5f8d43cd72da03998d6557647bee9c"> 7242</a></span><span class="preprocessor">#define HASH_CR_DATATYPE_1                   ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe7196086d41218655e176591247a48"> 7243</a></span><span class="preprocessor">#define HASH_CR_MODE                         ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1790e5b64fce305c27c6bf50cdbd5fe9"> 7244</a></span><span class="preprocessor">#define HASH_CR_ALGO                         ((uint32_t)0x00040080)</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7735ddc6318823e55e2711500363e08"> 7245</a></span><span class="preprocessor">#define HASH_CR_ALGO_0                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga251f6a85e9f9642c58e9b6fdfe3345d3"> 7246</a></span><span class="preprocessor">#define HASH_CR_ALGO_1                       ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21688b9c592b70eabe9ed4b6eeeac12"> 7247</a></span><span class="preprocessor">#define HASH_CR_NBW                          ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab132d9ddeca0aacfd27ba5ea3b19cdc9"> 7248</a></span><span class="preprocessor">#define HASH_CR_NBW_0                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee622ae1377f07d2419c360ae12ac563"> 7249</a></span><span class="preprocessor">#define HASH_CR_NBW_1                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac78ee752761beff6aba7294e5576c6a2"> 7250</a></span><span class="preprocessor">#define HASH_CR_NBW_2                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07fc5ec331992aec05c4b064400f250"> 7251</a></span><span class="preprocessor">#define HASH_CR_NBW_3                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f5948a6978b477adba2964e542775c9"> 7252</a></span><span class="preprocessor">#define HASH_CR_DINNE                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51177b66c52485050d090881c4e95e62"> 7253</a></span><span class="preprocessor">#define HASH_CR_MDMAT                        ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476515115229baeb8ae7aa9996195e44"> 7254</a></span><span class="preprocessor">#define HASH_CR_LKEY                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span> </div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span><span class="comment">/******************  Bits definition for HASH_STR register  *******************/</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf9d52ad29a5e3a891f533c04be625f"> 7257</a></span><span class="preprocessor">#define HASH_STR_NBW                         ((uint32_t)0x0000001F)</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f5859fc7b0b2186423484cf79ff9c76"> 7258</a></span><span class="preprocessor">#define HASH_STR_NBW_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd7ffbaa01da2e88a180c32bd4ddcb"> 7259</a></span><span class="preprocessor">#define HASH_STR_NBW_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3442ec5aab7509a4e544b3067e7bf749"> 7260</a></span><span class="preprocessor">#define HASH_STR_NBW_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038eee3a0a72e82555c0ed3eae038804"> 7261</a></span><span class="preprocessor">#define HASH_STR_NBW_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a131f1d3567bebcc782f38f5879f5eb"> 7262</a></span><span class="preprocessor">#define HASH_STR_NBW_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0728426e6f0324be8633a6b5a72ec185"> 7263</a></span><span class="preprocessor">#define HASH_STR_DCAL                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span> </div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span><span class="comment">/******************  Bits definition for HASH_IMR register  *******************/</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b5495f1d0908e950ef88b8809f5762"> 7266</a></span><span class="preprocessor">#define HASH_IMR_DINIM                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b459bd9c09494f9a5c343b4e0d0476e"> 7267</a></span><span class="preprocessor">#define HASH_IMR_DCIM                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span> </div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"> 7269</span><span class="comment">/******************  Bits definition for HASH_SR register  ********************/</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea8072b709747ddb1a39818cb125d68"> 7270</a></span><span class="preprocessor">#define HASH_SR_DINIS                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6784f29dbc4cc499725213509d3c453"> 7271</a></span><span class="preprocessor">#define HASH_SR_DCIS                         ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9273a6086423312265eebb04d9c33f6"> 7272</a></span><span class="preprocessor">#define HASH_SR_DMAS                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593ce96817f5a30039f32960fb82488d"> 7273</a></span><span class="preprocessor">#define HASH_SR_BUSY                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"> 7274</span> </div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 7281</a></span><span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 7282</a></span><span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 7283</a></span><span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 7284</a></span><span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 7285</a></span><span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 7286</a></span><span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 7287</a></span><span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 7288</a></span><span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 7289</a></span><span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 7290</a></span><span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 7291</a></span><span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 7292</a></span><span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 7293</a></span><span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 7294</a></span><span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 7297</a></span><span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 7298</a></span><span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 7299</a></span><span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 7300</a></span><span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 7301</a></span><span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 7302</a></span><span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 7303</a></span><span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 7305</a></span><span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 7306</a></span><span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 7307</a></span><span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 7308</a></span><span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 7309</a></span><span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 7312</a></span><span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 7313</a></span><span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 7315</a></span><span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 7316</a></span><span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 7317</a></span><span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 7318</a></span><span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 7319</a></span><span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 7320</a></span><span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 7321</a></span><span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 7322</a></span><span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 7323</a></span><span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 7324</a></span><span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 7326</a></span><span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 7329</a></span><span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 7330</a></span><span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 7333</a></span><span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 7336</a></span><span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 7337</a></span><span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 7338</a></span><span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 7339</a></span><span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 7340</a></span><span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 7341</a></span><span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 7342</a></span><span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 7343</a></span><span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 7344</a></span><span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 7345</a></span><span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 7346</a></span><span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 7347</a></span><span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 7348</a></span><span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 7349</a></span><span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 7352</a></span><span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 7353</a></span><span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 7354</a></span><span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 7355</a></span><span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 7356</a></span><span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 7357</a></span><span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 7358</a></span><span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 7359</a></span><span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"> 7361</span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 7362</a></span><span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 7363</a></span><span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 7364</a></span><span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 7367</a></span><span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 7370</a></span><span class="preprocessor">#define  I2C_FLTR_DNF                     ((uint8_t)0x0F)                  </span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 7371</a></span><span class="preprocessor">#define  I2C_FLTR_ANOFF                   ((uint8_t)0x10)                  </span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"> 7374</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span><span class="comment">/*              Fast-mode Plus Inter-integrated circuit (FMPI2C)              */</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span><span class="preprocessor">#define  FMPI2C_CR1_PE                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span><span class="preprocessor">#define  FMPI2C_CR1_TXIE                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"> 7382</span><span class="preprocessor">#define  FMPI2C_CR1_RXIE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span><span class="preprocessor">#define  FMPI2C_CR1_ADDRIE                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="preprocessor">#define  FMPI2C_CR1_NACKIE                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span><span class="preprocessor">#define  FMPI2C_CR1_STOPIE                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span><span class="preprocessor">#define  FMPI2C_CR1_TCIE                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="preprocessor">#define  FMPI2C_CR1_ERRIE                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span><span class="preprocessor">#define  FMPI2C_CR1_DFN                         ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span><span class="preprocessor">#define  FMPI2C_CR1_ANFOFF                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span><span class="preprocessor">#define  FMPI2C_CR1_TXDMAEN                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span><span class="preprocessor">#define  FMPI2C_CR1_RXDMAEN                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span><span class="preprocessor">#define  FMPI2C_CR1_SBC                         ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span><span class="preprocessor">#define  FMPI2C_CR1_NOSTRETCH                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span><span class="preprocessor">#define  FMPI2C_CR1_GCEN                        ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span><span class="preprocessor">#define  FMPI2C_CR1_SMBHEN                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span><span class="preprocessor">#define  FMPI2C_CR1_SMBDEN                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"> 7397</span><span class="preprocessor">#define  FMPI2C_CR1_ALERTEN                     ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span><span class="preprocessor">#define  FMPI2C_CR1_PECEN                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><span class="preprocessor">#define  FMPI2C_CR2_SADD                        ((uint32_t)0x000003FF)        </span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span><span class="preprocessor">#define  FMPI2C_CR2_RD_WRN                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span><span class="preprocessor">#define  FMPI2C_CR2_ADD10                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span><span class="preprocessor">#define  FMPI2C_CR2_HEAD10R                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="preprocessor">#define  FMPI2C_CR2_START                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span><span class="preprocessor">#define  FMPI2C_CR2_STOP                        ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span><span class="preprocessor">#define  FMPI2C_CR2_NACK                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span><span class="preprocessor">#define  FMPI2C_CR2_NBYTES                      ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"> 7409</span><span class="preprocessor">#define  FMPI2C_CR2_RELOAD                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"> 7410</span><span class="preprocessor">#define  FMPI2C_CR2_AUTOEND                     ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"> 7411</span><span class="preprocessor">#define  FMPI2C_CR2_PECBYTE                     ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span><span class="preprocessor">#define  FMPI2C_OAR1_OA1                        ((uint32_t)0x000003FF)        </span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span><span class="preprocessor">#define  FMPI2C_OAR1_OA1MODE                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span><span class="preprocessor">#define  FMPI2C_OAR1_OA1EN                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"> 7418</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"> 7419</span><span class="preprocessor">#define  FMPI2C_OAR2_OA2                        ((uint32_t)0x000000FE)        </span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"> 7420</span><span class="preprocessor">#define  FMPI2C_OAR2_OA2MSK                     ((uint32_t)0x00000700)        </span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"> 7421</span><span class="preprocessor">#define  FMPI2C_OAR2_OA2EN                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *****************/</span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span><span class="preprocessor">#define  FMPI2C_TIMINGR_SCLL                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span><span class="preprocessor">#define  FMPI2C_TIMINGR_SCLH                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span><span class="preprocessor">#define  FMPI2C_TIMINGR_SDADEL                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span><span class="preprocessor">#define  FMPI2C_TIMINGR_SCLDEL                  ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span><span class="preprocessor">#define  FMPI2C_TIMINGR_PRESC                   ((uint32_t)0xF0000000)        </span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *****************/</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span><span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMEOUTA               ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span><span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIDLE                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span><span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMOUTEN               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span><span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMEOUTB               ((uint32_t)0x0FFF0000)        </span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"> 7435</span><span class="preprocessor">#define  FMPI2C_TIMEOUTR_TEXTEN                 ((uint32_t)0x80000000)        </span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span><span class="preprocessor">#define  FMPI2C_ISR_TXE                         ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"> 7439</span><span class="preprocessor">#define  FMPI2C_ISR_TXIS                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="preprocessor">#define  FMPI2C_ISR_RXNE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span><span class="preprocessor">#define  FMPI2C_ISR_ADDR                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span><span class="preprocessor">#define  FMPI2C_ISR_NACKF                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span><span class="preprocessor">#define  FMPI2C_ISR_STOPF                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span><span class="preprocessor">#define  FMPI2C_ISR_TC                          ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><span class="preprocessor">#define  FMPI2C_ISR_TCR                         ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span><span class="preprocessor">#define  FMPI2C_ISR_BERR                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span><span class="preprocessor">#define  FMPI2C_ISR_ARLO                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span><span class="preprocessor">#define  FMPI2C_ISR_OVR                         ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span><span class="preprocessor">#define  FMPI2C_ISR_PECERR                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"> 7450</span><span class="preprocessor">#define  FMPI2C_ISR_TIMEOUT                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"> 7451</span><span class="preprocessor">#define  FMPI2C_ISR_ALERT                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span><span class="preprocessor">#define  FMPI2C_ISR_BUSY                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"> 7453</span><span class="preprocessor">#define  FMPI2C_ISR_DIR                         ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"> 7454</span><span class="preprocessor">#define  FMPI2C_ISR_ADDCODE                     ((uint32_t)0x00FE0000)        </span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span><span class="preprocessor">#define  FMPI2C_ICR_ADDRCF                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span><span class="preprocessor">#define  FMPI2C_ICR_NACKCF                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span><span class="preprocessor">#define  FMPI2C_ICR_STOPCF                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"> 7460</span><span class="preprocessor">#define  FMPI2C_ICR_BERRCF                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span><span class="preprocessor">#define  FMPI2C_ICR_ARLOCF                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span><span class="preprocessor">#define  FMPI2C_ICR_OVRCF                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span><span class="preprocessor">#define  FMPI2C_ICR_PECCF                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="preprocessor">#define  FMPI2C_ICR_TIMOUTCF                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span><span class="preprocessor">#define  FMPI2C_ICR_ALERTCF                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span><span class="comment">/******************  Bit definition for I2C_PECR register  ********************/</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span><span class="preprocessor">#define  FMPI2C_PECR_PEC                        ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"> 7471</span><span class="preprocessor">#define  FMPI2C_RXDR_RXDATA                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span><span class="preprocessor">#define  FMPI2C_TXDR_TXDATA                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"> 7477</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span><span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 7482</a></span><span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"> 7484</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 7485</a></span><span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 7486</a></span><span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 7487</a></span><span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 7488</a></span><span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 7491</a></span><span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 7494</a></span><span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 7495</a></span><span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"> 7497</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"> 7498</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"> 7499</span><span class="comment">/*                      LCD-TFT Display Controller (LTDC)                     */</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"> 7501</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span> </div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span><span class="comment">/********************  Bit definition for LTDC_SSCR register  *****************/</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"> 7504</span> </div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89c121ca98d7b5ccc3f0f7febf4eece"> 7505</a></span><span class="preprocessor">#define LTDC_SSCR_VSH                       ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga907f3558ae8795a88438115a0f4b9ea5"> 7506</a></span><span class="preprocessor">#define LTDC_SSCR_HSW                       ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"> 7508</span><span class="comment">/********************  Bit definition for LTDC_BPCR register  *****************/</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"> 7509</span> </div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535b0212401c5e7d4ed501432785cdc6"> 7510</a></span><span class="preprocessor">#define LTDC_BPCR_AVBP                      ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935a2c30e44ad5c705ae26199f60782"> 7511</a></span><span class="preprocessor">#define LTDC_BPCR_AHBP                      ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span><span class="comment">/********************  Bit definition for LTDC_AWCR register  *****************/</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span> </div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf5508c9feeec2a3e17380a3a2f55e"> 7515</a></span><span class="preprocessor">#define LTDC_AWCR_AAH                       ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a2a074b96e4a6f856d34efa93265baa"> 7516</a></span><span class="preprocessor">#define LTDC_AWCR_AAW                       ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"> 7518</span><span class="comment">/********************  Bit definition for LTDC_TWCR register  *****************/</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span> </div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab222ec4adc24cb96ba19ac718657980d"> 7520</a></span><span class="preprocessor">#define LTDC_TWCR_TOTALH                    ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9cb93332d3b62207e86bb7f3e126e0"> 7521</a></span><span class="preprocessor">#define LTDC_TWCR_TOTALW                    ((uint32_t)0x0FFF0000)              </span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"> 7523</span><span class="comment">/********************  Bit definition for LTDC_GCR register  ******************/</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span> </div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf55426883a15eeb7222f2afdb474078c"> 7525</a></span><span class="preprocessor">#define LTDC_GCR_LTDCEN                     ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1686ca70b7713b92388428cec667f3e1"> 7526</a></span><span class="preprocessor">#define LTDC_GCR_DBW                        ((uint32_t)0x00000070)              </span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeda36ed8fd82123f98869492dfa44ac"> 7527</a></span><span class="preprocessor">#define LTDC_GCR_DGW                        ((uint32_t)0x00000700)              </span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0240de6352abcfc4efb15b7ebf576822"> 7528</a></span><span class="preprocessor">#define LTDC_GCR_DRW                        ((uint32_t)0x00007000)              </span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b39681c28f80712e4eef125eccc1e0"> 7529</a></span><span class="preprocessor">#define LTDC_GCR_DEN                        ((uint32_t)0x00010000)              </span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3718fea213202d0fd836bfa24b744a10"> 7530</a></span><span class="preprocessor">#define LTDC_GCR_PCPOL                      ((uint32_t)0x10000000)              </span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b52f55ad6c0d4755ea7555661362bd0"> 7531</a></span><span class="preprocessor">#define LTDC_GCR_DEPOL                      ((uint32_t)0x20000000)              </span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997a434c558ff322253a50f971176433"> 7532</a></span><span class="preprocessor">#define LTDC_GCR_VSPOL                      ((uint32_t)0x40000000)              </span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8773e0967763b93c618099e9d173936e"> 7533</a></span><span class="preprocessor">#define LTDC_GCR_HSPOL                      ((uint32_t)0x80000000)              </span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae926ae4dfa16282de074099da8b22647"> 7536</a></span><span class="preprocessor">#define LTDC_GCR_DTEN                       LTDC_GCR_DEN</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span> </div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span><span class="comment">/********************  Bit definition for LTDC_SRCR register  *****************/</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span> </div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee9f0d3252c465422ad42a3e748c33"> 7540</a></span><span class="preprocessor">#define LTDC_SRCR_IMR                      ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a469ec4989f09bd45c0fa1bcd8fbb0a"> 7541</a></span><span class="preprocessor">#define LTDC_SRCR_VBR                      ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span><span class="comment">/********************  Bit definition for LTDC_BCCR register  *****************/</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"> 7544</span> </div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17515cc05bb25a491a9f27d6740c0169"> 7545</a></span><span class="preprocessor">#define LTDC_BCCR_BCBLUE                    ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8b89287c8bd118c951bf9466741561"> 7546</a></span><span class="preprocessor">#define LTDC_BCCR_BCGREEN                   ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdd228eaac63eafbb44f5402f772495"> 7547</a></span><span class="preprocessor">#define LTDC_BCCR_BCRED                     ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span><span class="comment">/********************  Bit definition for LTDC_IER register  ******************/</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span> </div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga986f9c276c5c09d609099fb9df0466f0"> 7551</a></span><span class="preprocessor">#define LTDC_IER_LIE                        ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e996a111de2bfbc7353ad721d23b62"> 7552</a></span><span class="preprocessor">#define LTDC_IER_FUIE                       ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31521896ca3734d4ea2d8b0a8c53e6c"> 7553</a></span><span class="preprocessor">#define LTDC_IER_TERRIE                     ((uint32_t)0x00000004)              </span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b81bb2975282a8c97904fb27f379b6"> 7554</a></span><span class="preprocessor">#define LTDC_IER_RRIE                       ((uint32_t)0x00000008)              </span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span><span class="comment">/********************  Bit definition for LTDC_ISR register  ******************/</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span> </div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1430a5052fa2be26d885e6019326f374"> 7558</a></span><span class="preprocessor">#define LTDC_ISR_LIF                        ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25511dce2346382813fbb8f38ed0afe"> 7559</a></span><span class="preprocessor">#define LTDC_ISR_FUIF                       ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d78d256e92cc8fd7c9180c16fe845b"> 7560</a></span><span class="preprocessor">#define LTDC_ISR_TERRIF                     ((uint32_t)0x00000004)              </span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8735819d356373cd4ee6f5fdb4889fc"> 7561</a></span><span class="preprocessor">#define LTDC_ISR_RRIF                       ((uint32_t)0x00000008)              </span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span><span class="comment">/********************  Bit definition for LTDC_ICR register  ******************/</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span> </div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15295bfc88388bbb0472e718dbb2e5e9"> 7565</a></span><span class="preprocessor">#define LTDC_ICR_CLIF                       ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d2e96e5ac6c5a269131c6eadf5f552"> 7566</a></span><span class="preprocessor">#define LTDC_ICR_CFUIF                      ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45dfff9d309c4a9b094930d8a2ae259a"> 7567</a></span><span class="preprocessor">#define LTDC_ICR_CTERRIF                    ((uint32_t)0x00000004)              </span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45709c66c8322628434d48bacdc9f92d"> 7568</a></span><span class="preprocessor">#define LTDC_ICR_CRRIF                      ((uint32_t)0x00000008)              </span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span><span class="comment">/********************  Bit definition for LTDC_LIPCR register  ****************/</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span> </div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1818ec63a734052e0b3652eb492a9cf3"> 7572</a></span><span class="preprocessor">#define LTDC_LIPCR_LIPOS                    ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span><span class="comment">/********************  Bit definition for LTDC_CPSR register  *****************/</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span> </div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5688f0180e7bacd368194e582eea441d"> 7576</a></span><span class="preprocessor">#define LTDC_CPSR_CYPOS                     ((uint32_t)0x0000FFFF)              </span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1056b9d14adcc3a2bd1057fcb71eec9"> 7577</a></span><span class="preprocessor">#define LTDC_CPSR_CXPOS                     ((uint32_t)0xFFFF0000)              </span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span><span class="comment">/********************  Bit definition for LTDC_CDSR register  *****************/</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span> </div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4c498e3baf6490c83ae67b7859b1ce"> 7581</a></span><span class="preprocessor">#define LTDC_CDSR_VDES                      ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3bfe7426e5ee59e4a136f408a09716"> 7582</a></span><span class="preprocessor">#define LTDC_CDSR_HDES                      ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb94c249cec7aaa63803eb9e4d56863"> 7583</a></span><span class="preprocessor">#define LTDC_CDSR_VSYNCS                    ((uint32_t)0x00000004)              </span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9556e6ff6318d564c481fb022b9f254e"> 7584</a></span><span class="preprocessor">#define LTDC_CDSR_HSYNCS                    ((uint32_t)0x00000008)              </span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span><span class="comment">/********************  Bit definition for LTDC_LxCR register  *****************/</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span> </div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4137ed7793f1e0399d2d4184f73eceb"> 7588</a></span><span class="preprocessor">#define LTDC_LxCR_LEN                       ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20578c97851c63d3c356bd3452e447f3"> 7589</a></span><span class="preprocessor">#define LTDC_LxCR_COLKEN                    ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed020e503cd29e946528c9ac63846d5"> 7590</a></span><span class="preprocessor">#define LTDC_LxCR_CLUTEN                    ((uint32_t)0x00000010)              </span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span><span class="comment">/********************  Bit definition for LTDC_LxWHPCR register  **************/</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span> </div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b9b7b4e2f5f9ea9d3ee20186d13623e"> 7594</a></span><span class="preprocessor">#define LTDC_LxWHPCR_WHSTPOS                ((uint32_t)0x00000FFF)              </span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad75b147ab755274aa4baca5541a6993e"> 7595</a></span><span class="preprocessor">#define LTDC_LxWHPCR_WHSPPOS                ((uint32_t)0xFFFF0000)              </span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span><span class="comment">/********************  Bit definition for LTDC_LxWVPCR register  **************/</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span> </div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa83711c9cfc27570784e119b69f5acd2"> 7599</a></span><span class="preprocessor">#define LTDC_LxWVPCR_WVSTPOS                ((uint32_t)0x00000FFF)              </span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8339caa7759f7159bb2aec90f6af49f9"> 7600</a></span><span class="preprocessor">#define LTDC_LxWVPCR_WVSPPOS                ((uint32_t)0xFFFF0000)              </span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span><span class="comment">/********************  Bit definition for LTDC_LxCKCR register  ***************/</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span> </div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fec067b174a76fcf8ee14b86addc7fa"> 7604</a></span><span class="preprocessor">#define LTDC_LxCKCR_CKBLUE                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979f0d91c15471854b39dced9923631a"> 7605</a></span><span class="preprocessor">#define LTDC_LxCKCR_CKGREEN                 ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0da8eeba215cd5327332a557b77c87"> 7606</a></span><span class="preprocessor">#define LTDC_LxCKCR_CKRED                   ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="comment">/********************  Bit definition for LTDC_LxPFCR register  ***************/</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span> </div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6badb297e740d959d1971c6109a7f417"> 7610</a></span><span class="preprocessor">#define LTDC_LxPFCR_PF                      ((uint32_t)0x00000007)              </span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><span class="comment">/********************  Bit definition for LTDC_LxCACR register  ***************/</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span> </div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad538e4df55b9d97c61bca14d93346a3"> 7614</a></span><span class="preprocessor">#define LTDC_LxCACR_CONSTA                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"> 7616</span><span class="comment">/********************  Bit definition for LTDC_LxDCCR register  ***************/</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span> </div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f017addde6d63278ed0872f95e9978"> 7618</a></span><span class="preprocessor">#define LTDC_LxDCCR_DCBLUE                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab49201f0db066d5578b6a5e9cd3753"> 7619</a></span><span class="preprocessor">#define LTDC_LxDCCR_DCGREEN                 ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bd39aae738ca9d3003a1fdb1805267"> 7620</a></span><span class="preprocessor">#define LTDC_LxDCCR_DCRED                   ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd6b290af2380f0e6d952200cc7b541"> 7621</a></span><span class="preprocessor">#define LTDC_LxDCCR_DCALPHA                 ((uint32_t)0xFF000000)              </span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><span class="comment">/********************  Bit definition for LTDC_LxBFCR register  ***************/</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span> </div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28cd200b3c7cb36eeccff2c56fdd649"> 7625</a></span><span class="preprocessor">#define LTDC_LxBFCR_BF2                     ((uint32_t)0x00000007)              </span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a130d060626796428774293042188f2"> 7626</a></span><span class="preprocessor">#define LTDC_LxBFCR_BF1                     ((uint32_t)0x00000700)              </span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span><span class="comment">/********************  Bit definition for LTDC_LxCFBAR register  **************/</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"> 7629</span> </div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533aa67a63316950180faf61ef5b72a9"> 7630</a></span><span class="preprocessor">#define LTDC_LxCFBAR_CFBADD                 ((uint32_t)0xFFFFFFFF)              </span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span><span class="comment">/********************  Bit definition for LTDC_LxCFBLR register  **************/</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span> </div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga010df13cba684fbf65e8d4e0200bc8b8"> 7634</a></span><span class="preprocessor">#define LTDC_LxCFBLR_CFBLL                  ((uint32_t)0x00001FFF)              </span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08649b490876b957949df5334c9bdafe"> 7635</a></span><span class="preprocessor">#define LTDC_LxCFBLR_CFBP                   ((uint32_t)0x1FFF0000)              </span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span><span class="comment">/********************  Bit definition for LTDC_LxCFBLNR register  *************/</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span> </div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5209baf02f3685749b1f22ea9de5532"> 7639</a></span><span class="preprocessor">#define LTDC_LxCFBLNR_CFBLNBR               ((uint32_t)0x000007FF)              </span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="comment">/********************  Bit definition for LTDC_LxCLUTWR register  *************/</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span> </div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00786e8173c10ab75d240557a384590"> 7643</a></span><span class="preprocessor">#define LTDC_LxCLUTWR_BLUE                  ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69ebaef3fa5e207583c452383902745"> 7644</a></span><span class="preprocessor">#define LTDC_LxCLUTWR_GREEN                 ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a21e31959c31fcf180c38bb6090043"> 7645</a></span><span class="preprocessor">#define LTDC_LxCLUTWR_RED                   ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b936eefb3a3b537f4914a745d94a41"> 7646</a></span><span class="preprocessor">#define LTDC_LxCLUTWR_CLUTADD               ((uint32_t)0xFF000000)              </span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span><span class="comment">/*                                    DSI                                     */</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"> 7653</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"> 7654</span><span class="comment">/*******************  Bit definition for DSI_VR register  *****************/</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span><span class="preprocessor">#define DSI_VR                         ((uint32_t)0x3133302A)               </span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">/*******************  Bit definition for DSI_CR register  *****************/</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="preprocessor">#define DSI_CR_EN                      ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span><span class="comment">/*******************  Bit definition for DSI_CCR register  ****************/</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span><span class="preprocessor">#define DSI_CCR_TXECKDIV               ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"> 7662</span><span class="preprocessor">#define DSI_CCR_TXECKDIV0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span><span class="preprocessor">#define DSI_CCR_TXECKDIV1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span><span class="preprocessor">#define DSI_CCR_TXECKDIV2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"> 7665</span><span class="preprocessor">#define DSI_CCR_TXECKDIV3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span><span class="preprocessor">#define DSI_CCR_TXECKDIV4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span><span class="preprocessor">#define DSI_CCR_TXECKDIV5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"> 7668</span><span class="preprocessor">#define DSI_CCR_TXECKDIV6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"> 7669</span><span class="preprocessor">#define DSI_CCR_TXECKDIV7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span> </div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span><span class="preprocessor">#define DSI_CCR_TOCKDIV                ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span><span class="preprocessor">#define DSI_CCR_TOCKDIV0               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span><span class="preprocessor">#define DSI_CCR_TOCKDIV1               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span><span class="preprocessor">#define DSI_CCR_TOCKDIV2               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span><span class="preprocessor">#define DSI_CCR_TOCKDIV3               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span><span class="preprocessor">#define DSI_CCR_TOCKDIV4               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"> 7677</span><span class="preprocessor">#define DSI_CCR_TOCKDIV5               ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"> 7678</span><span class="preprocessor">#define DSI_CCR_TOCKDIV6               ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span><span class="preprocessor">#define DSI_CCR_TOCKDIV7               ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span> </div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span><span class="comment">/*******************  Bit definition for DSI_LVCIDR register  *************/</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span><span class="preprocessor">#define DSI_LVCIDR_VCID                ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><span class="preprocessor">#define DSI_LVCIDR_VCID0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span><span class="preprocessor">#define DSI_LVCIDR_VCID1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span> </div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span><span class="comment">/*******************  Bit definition for DSI_LCOLCR register  *************/</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span><span class="preprocessor">#define DSI_LCOLCR_COLC                ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"> 7688</span><span class="preprocessor">#define DSI_LCOLCR_COLC0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"> 7689</span><span class="preprocessor">#define DSI_LCOLCR_COLC1               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"> 7690</span><span class="preprocessor">#define DSI_LCOLCR_COLC2               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><span class="preprocessor">#define DSI_LCOLCR_COLC3               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span> </div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span><span class="preprocessor">#define DSI_LCOLCR_LPE                 ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span><span class="comment">/*******************  Bit definition for DSI_LPCR register  ***************/</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span><span class="preprocessor">#define DSI_LPCR_DEP                   ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span><span class="preprocessor">#define DSI_LPCR_VSP                   ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span><span class="preprocessor">#define DSI_LPCR_HSP                   ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span><span class="comment">/*******************  Bit definition for DSI_LPMCR register  **************/</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE              ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"> 7702</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"> 7703</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"> 7704</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE2             ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE3             ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE4             ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE5             ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE6             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span><span class="preprocessor">#define DSI_LPMCR_VLPSIZE7             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"> 7710</span> </div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"> 7711</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE               ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE0              ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"> 7713</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE1              ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"> 7714</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE2              ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE3              ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE4              ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"> 7717</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE5              ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE6              ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span><span class="preprocessor">#define DSI_LPMCR_LPSIZE7              ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"> 7720</span> </div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span><span class="comment">/*******************  Bit definition for DSI_PCR register  ****************/</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span><span class="preprocessor">#define DSI_PCR_ETTXE                  ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span><span class="preprocessor">#define DSI_PCR_ETRXE                  ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span><span class="preprocessor">#define DSI_PCR_BTAE                   ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"> 7725</span><span class="preprocessor">#define DSI_PCR_ECCRXE                 ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"> 7726</span><span class="preprocessor">#define DSI_PCR_CRCRXE                 ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span><span class="comment">/*******************  Bit definition for DSI_GVCIDR register  *************/</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"> 7729</span><span class="preprocessor">#define DSI_GVCIDR_VCID                ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span><span class="preprocessor">#define DSI_GVCIDR_VCID0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span><span class="preprocessor">#define DSI_GVCIDR_VCID1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span> </div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span><span class="comment">/*******************  Bit definition for DSI_MCR register  ****************/</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span><span class="preprocessor">#define DSI_MCR_CMDM                   ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span><span class="comment">/*******************  Bit definition for DSI_VMCR register  ***************/</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span><span class="preprocessor">#define DSI_VMCR_VMT                   ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"> 7738</span><span class="preprocessor">#define DSI_VMCR_VMT0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span><span class="preprocessor">#define DSI_VMCR_VMT1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span> </div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"> 7741</span><span class="preprocessor">#define DSI_VMCR_LPVSAE                ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span><span class="preprocessor">#define DSI_VMCR_LPVBPE                ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span><span class="preprocessor">#define DSI_VMCR_LPVFPE                ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span><span class="preprocessor">#define DSI_VMCR_LPVAE                 ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span><span class="preprocessor">#define DSI_VMCR_LPHBPE                ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span><span class="preprocessor">#define DSI_VMCR_LPHFPE                ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span><span class="preprocessor">#define DSI_VMCR_FBTAAE                ((uint32_t)0x00004000)               </span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span><span class="preprocessor">#define DSI_VMCR_LPCE                  ((uint32_t)0x00008000)               </span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span><span class="preprocessor">#define DSI_VMCR_PGE                   ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"> 7750</span><span class="preprocessor">#define DSI_VMCR_PGM                   ((uint32_t)0x00100000)               </span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><span class="preprocessor">#define DSI_VMCR_PGO                   ((uint32_t)0x01000000)               </span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="comment">/*******************  Bit definition for DSI_VPCR register  ***************/</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span><span class="preprocessor">#define DSI_VPCR_VPSIZE                ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span><span class="preprocessor">#define DSI_VPCR_VPSIZE0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span><span class="preprocessor">#define DSI_VPCR_VPSIZE1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"> 7757</span><span class="preprocessor">#define DSI_VPCR_VPSIZE2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span><span class="preprocessor">#define DSI_VPCR_VPSIZE3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span><span class="preprocessor">#define DSI_VPCR_VPSIZE4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"> 7760</span><span class="preprocessor">#define DSI_VPCR_VPSIZE5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span><span class="preprocessor">#define DSI_VPCR_VPSIZE6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"> 7762</span><span class="preprocessor">#define DSI_VPCR_VPSIZE7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span><span class="preprocessor">#define DSI_VPCR_VPSIZE8               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span><span class="preprocessor">#define DSI_VPCR_VPSIZE9               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span><span class="preprocessor">#define DSI_VPCR_VPSIZE10              ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"> 7766</span><span class="preprocessor">#define DSI_VPCR_VPSIZE11              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="preprocessor">#define DSI_VPCR_VPSIZE12              ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span><span class="preprocessor">#define DSI_VPCR_VPSIZE13              ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span> </div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span><span class="comment">/*******************  Bit definition for DSI_VCCR register  ***************/</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span><span class="preprocessor">#define DSI_VCCR_NUMC                  ((uint32_t)0x00001FFF)               </span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"> 7772</span><span class="preprocessor">#define DSI_VCCR_NUMC0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"> 7773</span><span class="preprocessor">#define DSI_VCCR_NUMC1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span><span class="preprocessor">#define DSI_VCCR_NUMC2                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span><span class="preprocessor">#define DSI_VCCR_NUMC3                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="preprocessor">#define DSI_VCCR_NUMC4                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"> 7777</span><span class="preprocessor">#define DSI_VCCR_NUMC5                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"> 7778</span><span class="preprocessor">#define DSI_VCCR_NUMC6                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span><span class="preprocessor">#define DSI_VCCR_NUMC7                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span><span class="preprocessor">#define DSI_VCCR_NUMC8                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span><span class="preprocessor">#define DSI_VCCR_NUMC9                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span><span class="preprocessor">#define DSI_VCCR_NUMC10                ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span><span class="preprocessor">#define DSI_VCCR_NUMC11                ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"> 7784</span><span class="preprocessor">#define DSI_VCCR_NUMC12                ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"> 7785</span> </div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"> 7786</span><span class="comment">/*******************  Bit definition for DSI_VNPCR register  **************/</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"> 7787</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE               ((uint32_t)0x00001FFF)               </span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"> 7788</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE8              ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE9              ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE10             ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"> 7799</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE11             ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"> 7800</span><span class="preprocessor">#define DSI_VNPCR_NPSIZE12             ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"> 7801</span> </div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"> 7802</span><span class="comment">/*******************  Bit definition for DSI_VHSACR register  *************/</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span><span class="preprocessor">#define DSI_VHSACR_HSA                 ((uint32_t)0x00000FFF)               </span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span><span class="preprocessor">#define DSI_VHSACR_HSA0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"> 7805</span><span class="preprocessor">#define DSI_VHSACR_HSA1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"> 7806</span><span class="preprocessor">#define DSI_VHSACR_HSA2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span><span class="preprocessor">#define DSI_VHSACR_HSA3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span><span class="preprocessor">#define DSI_VHSACR_HSA4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span><span class="preprocessor">#define DSI_VHSACR_HSA5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span><span class="preprocessor">#define DSI_VHSACR_HSA6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="preprocessor">#define DSI_VHSACR_HSA7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span><span class="preprocessor">#define DSI_VHSACR_HSA8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"> 7813</span><span class="preprocessor">#define DSI_VHSACR_HSA9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"> 7814</span><span class="preprocessor">#define DSI_VHSACR_HSA10               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"> 7815</span><span class="preprocessor">#define DSI_VHSACR_HSA11               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span> </div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span><span class="comment">/*******************  Bit definition for DSI_VHBPCR register  *************/</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span><span class="preprocessor">#define DSI_VHBPCR_HBP                 ((uint32_t)0x00000FFF)               </span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span><span class="preprocessor">#define DSI_VHBPCR_HBP0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span><span class="preprocessor">#define DSI_VHBPCR_HBP1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"> 7821</span><span class="preprocessor">#define DSI_VHBPCR_HBP2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"> 7822</span><span class="preprocessor">#define DSI_VHBPCR_HBP3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"> 7823</span><span class="preprocessor">#define DSI_VHBPCR_HBP4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span><span class="preprocessor">#define DSI_VHBPCR_HBP5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span><span class="preprocessor">#define DSI_VHBPCR_HBP6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span><span class="preprocessor">#define DSI_VHBPCR_HBP7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span><span class="preprocessor">#define DSI_VHBPCR_HBP8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><span class="preprocessor">#define DSI_VHBPCR_HBP9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span><span class="preprocessor">#define DSI_VHBPCR_HBP10               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span><span class="preprocessor">#define DSI_VHBPCR_HBP11               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span> </div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"> 7832</span><span class="comment">/*******************  Bit definition for DSI_VLCR register  ***************/</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"> 7833</span><span class="preprocessor">#define DSI_VLCR_HLINE                 ((uint32_t)0x00007FFF)               </span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"> 7834</span><span class="preprocessor">#define DSI_VLCR_HLINE0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span><span class="preprocessor">#define DSI_VLCR_HLINE1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span><span class="preprocessor">#define DSI_VLCR_HLINE2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"> 7837</span><span class="preprocessor">#define DSI_VLCR_HLINE3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span><span class="preprocessor">#define DSI_VLCR_HLINE4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"> 7839</span><span class="preprocessor">#define DSI_VLCR_HLINE5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span><span class="preprocessor">#define DSI_VLCR_HLINE6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span><span class="preprocessor">#define DSI_VLCR_HLINE7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span><span class="preprocessor">#define DSI_VLCR_HLINE8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span><span class="preprocessor">#define DSI_VLCR_HLINE9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span><span class="preprocessor">#define DSI_VLCR_HLINE10               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span><span class="preprocessor">#define DSI_VLCR_HLINE11               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span><span class="preprocessor">#define DSI_VLCR_HLINE12               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span><span class="preprocessor">#define DSI_VLCR_HLINE13               ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span><span class="preprocessor">#define DSI_VLCR_HLINE14               ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span> </div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span><span class="comment">/*******************  Bit definition for DSI_VVSACR register  *************/</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"> 7851</span><span class="preprocessor">#define DSI_VVSACR_VSA                 ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span><span class="preprocessor">#define DSI_VVSACR_VSA0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span><span class="preprocessor">#define DSI_VVSACR_VSA1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"> 7854</span><span class="preprocessor">#define DSI_VVSACR_VSA2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span><span class="preprocessor">#define DSI_VVSACR_VSA3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span><span class="preprocessor">#define DSI_VVSACR_VSA4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span><span class="preprocessor">#define DSI_VVSACR_VSA5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span><span class="preprocessor">#define DSI_VVSACR_VSA6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"> 7859</span><span class="preprocessor">#define DSI_VVSACR_VSA7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span><span class="preprocessor">#define DSI_VVSACR_VSA8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span><span class="preprocessor">#define DSI_VVSACR_VSA9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"> 7862</span> </div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"> 7863</span><span class="comment">/*******************  Bit definition for DSI_VVBPCR register  *************/</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span><span class="preprocessor">#define DSI_VVBPCR_VBP                 ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span><span class="preprocessor">#define DSI_VVBPCR_VBP0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span><span class="preprocessor">#define DSI_VVBPCR_VBP1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"> 7867</span><span class="preprocessor">#define DSI_VVBPCR_VBP2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"> 7868</span><span class="preprocessor">#define DSI_VVBPCR_VBP3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span><span class="preprocessor">#define DSI_VVBPCR_VBP4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"> 7870</span><span class="preprocessor">#define DSI_VVBPCR_VBP5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span><span class="preprocessor">#define DSI_VVBPCR_VBP6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span><span class="preprocessor">#define DSI_VVBPCR_VBP7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"> 7873</span><span class="preprocessor">#define DSI_VVBPCR_VBP8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span><span class="preprocessor">#define DSI_VVBPCR_VBP9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span> </div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span><span class="comment">/*******************  Bit definition for DSI_VVFPCR register  *************/</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"> 7877</span><span class="preprocessor">#define DSI_VVFPCR_VFP                 ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span><span class="preprocessor">#define DSI_VVFPCR_VFP0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span><span class="preprocessor">#define DSI_VVFPCR_VFP1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span><span class="preprocessor">#define DSI_VVFPCR_VFP2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span><span class="preprocessor">#define DSI_VVFPCR_VFP3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"> 7882</span><span class="preprocessor">#define DSI_VVFPCR_VFP4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"> 7883</span><span class="preprocessor">#define DSI_VVFPCR_VFP5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span><span class="preprocessor">#define DSI_VVFPCR_VFP6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"> 7885</span><span class="preprocessor">#define DSI_VVFPCR_VFP7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"> 7886</span><span class="preprocessor">#define DSI_VVFPCR_VFP8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span><span class="preprocessor">#define DSI_VVFPCR_VFP9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span> </div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><span class="comment">/*******************  Bit definition for DSI_VVACR register  **************/</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span><span class="preprocessor">#define DSI_VVACR_VA                   ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"> 7891</span><span class="preprocessor">#define DSI_VVACR_VA0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span><span class="preprocessor">#define DSI_VVACR_VA1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span><span class="preprocessor">#define DSI_VVACR_VA2                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"> 7894</span><span class="preprocessor">#define DSI_VVACR_VA3                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"> 7895</span><span class="preprocessor">#define DSI_VVACR_VA4                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span><span class="preprocessor">#define DSI_VVACR_VA5                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span><span class="preprocessor">#define DSI_VVACR_VA6                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span><span class="preprocessor">#define DSI_VVACR_VA7                  ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"> 7899</span><span class="preprocessor">#define DSI_VVACR_VA8                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"> 7900</span><span class="preprocessor">#define DSI_VVACR_VA9                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span><span class="preprocessor">#define DSI_VVACR_VA10                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span><span class="preprocessor">#define DSI_VVACR_VA11                 ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"> 7903</span><span class="preprocessor">#define DSI_VVACR_VA12                 ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"> 7904</span><span class="preprocessor">#define DSI_VVACR_VA13                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span> </div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"> 7906</span><span class="comment">/*******************  Bit definition for DSI_LCCR register  ***************/</span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE               ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"> 7909</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"> 7910</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"> 7913</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE8              ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"> 7917</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE9              ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE10             ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE11             ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE12             ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE13             ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE14             ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span><span class="preprocessor">#define DSI_LCCR_CMDSIZE15             ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span> </div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"> 7925</span><span class="comment">/*******************  Bit definition for DSI_CMCR register  ***************/</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span><span class="preprocessor">#define DSI_CMCR_TEARE                 ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"> 7927</span><span class="preprocessor">#define DSI_CMCR_ARE                   ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"> 7928</span><span class="preprocessor">#define DSI_CMCR_GSW0TX                ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span><span class="preprocessor">#define DSI_CMCR_GSW1TX                ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span><span class="preprocessor">#define DSI_CMCR_GSW2TX                ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"> 7931</span><span class="preprocessor">#define DSI_CMCR_GSR0TX                ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"> 7932</span><span class="preprocessor">#define DSI_CMCR_GSR1TX                ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span><span class="preprocessor">#define DSI_CMCR_GSR2TX                ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span><span class="preprocessor">#define DSI_CMCR_GLWTX                 ((uint32_t)0x00004000)               </span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"> 7935</span><span class="preprocessor">#define DSI_CMCR_DSW0TX                ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span><span class="preprocessor">#define DSI_CMCR_DSW1TX                ((uint32_t)0x00020000)               </span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span><span class="preprocessor">#define DSI_CMCR_DSR0TX                ((uint32_t)0x00040000)               </span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span><span class="preprocessor">#define DSI_CMCR_DLWTX                 ((uint32_t)0x00080000)               </span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"> 7939</span><span class="preprocessor">#define DSI_CMCR_MRDPS                 ((uint32_t)0x01000000)               </span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"> 7941</span><span class="comment">/*******************  Bit definition for DSI_GHCR register  ***************/</span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"> 7942</span><span class="preprocessor">#define DSI_GHCR_DT                    ((uint32_t)0x0000003F)               </span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"> 7943</span><span class="preprocessor">#define DSI_GHCR_DT0                   ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span><span class="preprocessor">#define DSI_GHCR_DT1                   ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span><span class="preprocessor">#define DSI_GHCR_DT2                   ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span><span class="preprocessor">#define DSI_GHCR_DT3                   ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span><span class="preprocessor">#define DSI_GHCR_DT4                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span><span class="preprocessor">#define DSI_GHCR_DT5                   ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"> 7949</span> </div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span><span class="preprocessor">#define DSI_GHCR_VCID                  ((uint32_t)0x000000C0)               </span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span><span class="preprocessor">#define DSI_GHCR_VCID0                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span><span class="preprocessor">#define DSI_GHCR_VCID1                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span> </div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"> 7954</span><span class="preprocessor">#define DSI_GHCR_WCLSB                 ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span><span class="preprocessor">#define DSI_GHCR_WCLSB0                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"> 7956</span><span class="preprocessor">#define DSI_GHCR_WCLSB1                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"> 7957</span><span class="preprocessor">#define DSI_GHCR_WCLSB2                ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"> 7958</span><span class="preprocessor">#define DSI_GHCR_WCLSB3                ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span><span class="preprocessor">#define DSI_GHCR_WCLSB4                ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"> 7960</span><span class="preprocessor">#define DSI_GHCR_WCLSB5                ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span><span class="preprocessor">#define DSI_GHCR_WCLSB6                ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span><span class="preprocessor">#define DSI_GHCR_WCLSB7                ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span> </div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"> 7964</span><span class="preprocessor">#define DSI_GHCR_WCMSB                 ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"> 7965</span><span class="preprocessor">#define DSI_GHCR_WCMSB0                ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span><span class="preprocessor">#define DSI_GHCR_WCMSB1                ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"> 7967</span><span class="preprocessor">#define DSI_GHCR_WCMSB2                ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"> 7968</span><span class="preprocessor">#define DSI_GHCR_WCMSB3                ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span><span class="preprocessor">#define DSI_GHCR_WCMSB4                ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span><span class="preprocessor">#define DSI_GHCR_WCMSB5                ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"> 7971</span><span class="preprocessor">#define DSI_GHCR_WCMSB6                ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span><span class="preprocessor">#define DSI_GHCR_WCMSB7                ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"> 7973</span> </div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span><span class="comment">/*******************  Bit definition for DSI_GPDR register  ***************/</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span><span class="preprocessor">#define DSI_GPDR_DATA1                 ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"> 7976</span><span class="preprocessor">#define DSI_GPDR_DATA1_0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span><span class="preprocessor">#define DSI_GPDR_DATA1_1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span><span class="preprocessor">#define DSI_GPDR_DATA1_2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"> 7979</span><span class="preprocessor">#define DSI_GPDR_DATA1_3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"> 7980</span><span class="preprocessor">#define DSI_GPDR_DATA1_4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span><span class="preprocessor">#define DSI_GPDR_DATA1_5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"> 7982</span><span class="preprocessor">#define DSI_GPDR_DATA1_6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span><span class="preprocessor">#define DSI_GPDR_DATA1_7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span> </div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span><span class="preprocessor">#define DSI_GPDR_DATA2                 ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"> 7986</span><span class="preprocessor">#define DSI_GPDR_DATA2_0               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"> 7987</span><span class="preprocessor">#define DSI_GPDR_DATA2_1               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span><span class="preprocessor">#define DSI_GPDR_DATA2_2               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span><span class="preprocessor">#define DSI_GPDR_DATA2_3               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="preprocessor">#define DSI_GPDR_DATA2_4               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span><span class="preprocessor">#define DSI_GPDR_DATA2_5               ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span><span class="preprocessor">#define DSI_GPDR_DATA2_6               ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"> 7993</span><span class="preprocessor">#define DSI_GPDR_DATA2_7               ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"> 7994</span> </div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"> 7995</span><span class="preprocessor">#define DSI_GPDR_DATA3                 ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span><span class="preprocessor">#define DSI_GPDR_DATA3_0               ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span><span class="preprocessor">#define DSI_GPDR_DATA3_1               ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"> 7998</span><span class="preprocessor">#define DSI_GPDR_DATA3_2               ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><span class="preprocessor">#define DSI_GPDR_DATA3_3               ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span><span class="preprocessor">#define DSI_GPDR_DATA3_4               ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"> 8001</span><span class="preprocessor">#define DSI_GPDR_DATA3_5               ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"> 8002</span><span class="preprocessor">#define DSI_GPDR_DATA3_6               ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"> 8003</span><span class="preprocessor">#define DSI_GPDR_DATA3_7               ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"> 8004</span> </div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"> 8005</span><span class="preprocessor">#define DSI_GPDR_DATA4                 ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span><span class="preprocessor">#define DSI_GPDR_DATA4_0               ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span><span class="preprocessor">#define DSI_GPDR_DATA4_1               ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"> 8008</span><span class="preprocessor">#define DSI_GPDR_DATA4_2               ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"> 8009</span><span class="preprocessor">#define DSI_GPDR_DATA4_3               ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span><span class="preprocessor">#define DSI_GPDR_DATA4_4               ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span><span class="preprocessor">#define DSI_GPDR_DATA4_5               ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"> 8012</span><span class="preprocessor">#define DSI_GPDR_DATA4_6               ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span><span class="preprocessor">#define DSI_GPDR_DATA4_7               ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span> </div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"> 8015</span><span class="comment">/*******************  Bit definition for DSI_GPSR register  ***************/</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span><span class="preprocessor">#define DSI_GPSR_CMDFE                 ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"> 8017</span><span class="preprocessor">#define DSI_GPSR_CMDFF                 ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"> 8018</span><span class="preprocessor">#define DSI_GPSR_PWRFE                 ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"> 8019</span><span class="preprocessor">#define DSI_GPSR_PWRFF                 ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"> 8020</span><span class="preprocessor">#define DSI_GPSR_PRDFE                 ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span><span class="preprocessor">#define DSI_GPSR_PRDFF                 ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span><span class="preprocessor">#define DSI_GPSR_RCB                   ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span><span class="comment">/*******************  Bit definition for DSI_TCCR0 register  **************/</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT           ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"> 8026</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT0          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"> 8027</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT1          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT2          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"> 8029</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT3          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"> 8030</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT4          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"> 8031</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT5          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT6          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT7          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT8          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"> 8035</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT9          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"> 8036</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT10         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"> 8037</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT11         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"> 8038</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT12         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT13         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT14         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span><span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT15         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"> 8042</span> </div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT           ((uint32_t)0xFFFF0000)               </span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"> 8044</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT0          ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"> 8045</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT1          ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT2          ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"> 8047</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT3          ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"> 8048</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT4          ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"> 8049</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT5          ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"> 8050</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT6          ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT7          ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT8          ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT9          ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT10         ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"> 8055</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT11         ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"> 8056</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT12         ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"> 8057</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT13         ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"> 8058</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT14         ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"> 8059</span><span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT15         ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"> 8060</span> </div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span><span class="comment">/*******************  Bit definition for DSI_TCCR1 register  **************/</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT           ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT0          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"> 8064</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT1          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"> 8065</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT2          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"> 8066</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT3          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"> 8067</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT4          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT5          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT6          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT7          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"> 8071</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT8          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"> 8072</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT9          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT10         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"> 8074</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT11         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"> 8075</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT12         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT13         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"> 8077</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT14         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"> 8078</span><span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT15         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"> 8079</span> </div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"> 8080</span><span class="comment">/*******************  Bit definition for DSI_TCCR2 register  **************/</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"> 8081</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT           ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"> 8082</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT0          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT1          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT2          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"> 8085</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT3          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"> 8086</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT4          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT5          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT6          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"> 8089</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT7          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"> 8090</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT8          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT9          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT10         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT11         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT12         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT13         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT14         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span><span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT15         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span> </div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span><span class="comment">/*******************  Bit definition for DSI_TCCR3 register  **************/</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT           ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT0          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"> 8102</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT1          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"> 8103</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT2          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT3          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT4          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT5          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"> 8107</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT6          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"> 8108</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT7          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT8          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"> 8110</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT9          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"> 8111</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT10         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT11         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT12         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"> 8114</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT13         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"> 8115</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT14         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"> 8116</span><span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT15         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span> </div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span><span class="preprocessor">#define DSI_TCCR3_PM                   ((uint32_t)0x01000000)               </span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span><span class="comment">/*******************  Bit definition for DSI_TCCR4 register  **************/</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT           ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT0          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"> 8123</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT1          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"> 8124</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT2          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"> 8125</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT3          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"> 8126</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT4          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"> 8127</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT5          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT6          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"> 8129</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT7          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT8          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"> 8131</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT9          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT10         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT11         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT12         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT13         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT14         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"> 8137</span><span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT15         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"> 8138</span> </div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span><span class="comment">/*******************  Bit definition for DSI_TCCR5 register  **************/</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT            ((uint32_t)0x0000FFFF)               </span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT0           ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT1           ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT2           ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"> 8144</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT3           ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT4           ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"> 8146</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT5           ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"> 8147</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT6           ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT7           ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT8           ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"> 8150</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT9           ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT10          ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"> 8152</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT11          ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT12          ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT13          ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"> 8155</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT14          ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span><span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT15          ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span> </div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span><span class="comment">/*******************  Bit definition for DSI_TDCR register  ***************/</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span><span class="preprocessor">#define DSI_TDCR_3DM                   ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span><span class="preprocessor">#define DSI_TDCR_3DM0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"> 8161</span><span class="preprocessor">#define DSI_TDCR_3DM1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span> </div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><span class="preprocessor">#define DSI_TDCR_3DF                   ((uint32_t)0x0000000C)               </span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span><span class="preprocessor">#define DSI_TDCR_3DF0                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"> 8165</span><span class="preprocessor">#define DSI_TDCR_3DF1                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span> </div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span><span class="preprocessor">#define DSI_TDCR_SVS                   ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"> 8168</span><span class="preprocessor">#define DSI_TDCR_RF                    ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"> 8169</span><span class="preprocessor">#define DSI_TDCR_S3DC                  ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span><span class="comment">/*******************  Bit definition for DSI_CLCR register  ***************/</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span><span class="preprocessor">#define DSI_CLCR_DPCC                  ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"> 8173</span><span class="preprocessor">#define DSI_CLCR_ACR                   ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span><span class="comment">/*******************  Bit definition for DSI_CLTCR register  **************/</span></div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME           ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME0          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME1          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME2          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"> 8180</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME3          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"> 8181</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME4          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME5          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"> 8183</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME6          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"> 8184</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME7          ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME8          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span><span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME9          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"> 8187</span> </div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME           ((uint32_t)0x03FF0000)               </span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME0          ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME1          ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"> 8191</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME2          ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"> 8192</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME3          ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"> 8193</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME4          ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"> 8194</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME5          ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"> 8195</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME6          ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"> 8196</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME7          ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"> 8197</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME8          ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"> 8198</span><span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME9          ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"> 8199</span> </div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"> 8200</span><span class="comment">/*******************  Bit definition for DSI_DLTCR register  **************/</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME             ((uint32_t)0x00007FFF)               </span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME0            ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME1            ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME2            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME3            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME4            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME5            ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME6            ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"> 8209</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME7            ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"> 8210</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME8            ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME9            ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME10           ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME11           ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME12           ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME13           ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span><span class="preprocessor">#define DSI_DLTCR_MRD_TIME14           ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span> </div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"> 8218</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME           ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"> 8219</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME0          ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"> 8220</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME1          ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"> 8221</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME2          ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"> 8222</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME3          ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME4          ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME5          ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"> 8225</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME6          ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span><span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME7          ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"> 8227</span> </div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"> 8228</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME           ((uint32_t)0xFF000000)               </span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"> 8229</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME0          ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME1          ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"> 8231</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME2          ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"> 8232</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME3          ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"> 8233</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME4          ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"> 8234</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME5          ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME6          ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span><span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME7          ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span> </div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span><span class="comment">/*******************  Bit definition for DSI_PCTLR register  **************/</span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span><span class="preprocessor">#define DSI_PCTLR_DEN                  ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span><span class="preprocessor">#define DSI_PCTLR_CKE                  ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"> 8242</span><span class="comment">/*******************  Bit definition for DSI_PCONFR register  *************/</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"> 8243</span><span class="preprocessor">#define DSI_PCONFR_NL                  ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span><span class="preprocessor">#define DSI_PCONFR_NL0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"> 8245</span><span class="preprocessor">#define DSI_PCONFR_NL1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"> 8246</span>                                     </div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"> 8247</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME             ((uint32_t)0x0000FF00)               </span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"> 8248</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME0            ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"> 8249</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME1            ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"> 8250</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME2            ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME3            ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME4            ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME5            ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"> 8254</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME6            ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"> 8255</span><span class="preprocessor">#define DSI_PCONFR_SW_TIME7            ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"> 8256</span> </div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"> 8257</span><span class="comment">/*******************  Bit definition for DSI_PUCR register  ***************/</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"> 8258</span><span class="preprocessor">#define DSI_PUCR_URCL                  ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span><span class="preprocessor">#define DSI_PUCR_UECL                  ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"> 8260</span><span class="preprocessor">#define DSI_PUCR_URDL                  ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"> 8261</span><span class="preprocessor">#define DSI_PUCR_UEDL                  ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span><span class="comment">/*******************  Bit definition for DSI_PTTCR register  **************/</span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"> 8264</span><span class="preprocessor">#define DSI_PTTCR_TX_TRIG              ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"> 8265</span><span class="preprocessor">#define DSI_PTTCR_TX_TRIG0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"> 8266</span><span class="preprocessor">#define DSI_PTTCR_TX_TRIG1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"> 8267</span><span class="preprocessor">#define DSI_PTTCR_TX_TRIG2             ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"> 8268</span><span class="preprocessor">#define DSI_PTTCR_TX_TRIG3             ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span> </div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"> 8270</span><span class="comment">/*******************  Bit definition for DSI_PSR register  ****************/</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span><span class="preprocessor">#define DSI_PSR_PD                     ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"> 8272</span><span class="preprocessor">#define DSI_PSR_PSSC                   ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"> 8273</span><span class="preprocessor">#define DSI_PSR_UANC                   ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span><span class="preprocessor">#define DSI_PSR_PSS0                   ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span><span class="preprocessor">#define DSI_PSR_UAN0                   ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"> 8276</span><span class="preprocessor">#define DSI_PSR_RUE0                   ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span><span class="preprocessor">#define DSI_PSR_PSS1                   ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span><span class="preprocessor">#define DSI_PSR_UAN1                   ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"> 8280</span><span class="comment">/*******************  Bit definition for DSI_ISR0 register  ***************/</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"> 8281</span><span class="preprocessor">#define DSI_ISR0_AE0                   ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"> 8282</span><span class="preprocessor">#define DSI_ISR0_AE1                   ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"> 8283</span><span class="preprocessor">#define DSI_ISR0_AE2                   ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span><span class="preprocessor">#define DSI_ISR0_AE3                   ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span><span class="preprocessor">#define DSI_ISR0_AE4                   ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><span class="preprocessor">#define DSI_ISR0_AE5                   ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span><span class="preprocessor">#define DSI_ISR0_AE6                   ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"> 8288</span><span class="preprocessor">#define DSI_ISR0_AE7                   ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span><span class="preprocessor">#define DSI_ISR0_AE8                   ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span><span class="preprocessor">#define DSI_ISR0_AE9                   ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span><span class="preprocessor">#define DSI_ISR0_AE10                  ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"> 8292</span><span class="preprocessor">#define DSI_ISR0_AE11                  ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span><span class="preprocessor">#define DSI_ISR0_AE12                  ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span><span class="preprocessor">#define DSI_ISR0_AE13                  ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span><span class="preprocessor">#define DSI_ISR0_AE14                  ((uint32_t)0x00004000)               </span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span><span class="preprocessor">#define DSI_ISR0_AE15                  ((uint32_t)0x00008000)               </span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"> 8297</span><span class="preprocessor">#define DSI_ISR0_PE0                   ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span><span class="preprocessor">#define DSI_ISR0_PE1                   ((uint32_t)0x00020000)               </span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span><span class="preprocessor">#define DSI_ISR0_PE2                   ((uint32_t)0x00040000)               </span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="preprocessor">#define DSI_ISR0_PE3                   ((uint32_t)0x00080000)               </span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"> 8301</span><span class="preprocessor">#define DSI_ISR0_PE4                   ((uint32_t)0x00100000)               </span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span><span class="comment">/*******************  Bit definition for DSI_ISR1 register  ***************/</span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span><span class="preprocessor">#define DSI_ISR1_TOHSTX                ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"> 8305</span><span class="preprocessor">#define DSI_ISR1_TOLPRX                ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"> 8306</span><span class="preprocessor">#define DSI_ISR1_ECCSE                 ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"> 8307</span><span class="preprocessor">#define DSI_ISR1_ECCME                 ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"> 8308</span><span class="preprocessor">#define DSI_ISR1_CRCE                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"> 8309</span><span class="preprocessor">#define DSI_ISR1_PSE                   ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"> 8310</span><span class="preprocessor">#define DSI_ISR1_EOTPE                 ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"> 8311</span><span class="preprocessor">#define DSI_ISR1_LPWRE                 ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"> 8312</span><span class="preprocessor">#define DSI_ISR1_GCWRE                 ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"> 8313</span><span class="preprocessor">#define DSI_ISR1_GPWRE                 ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span><span class="preprocessor">#define DSI_ISR1_GPTXE                 ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"> 8315</span><span class="preprocessor">#define DSI_ISR1_GPRDE                 ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span><span class="preprocessor">#define DSI_ISR1_GPRXE                 ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"> 8318</span><span class="comment">/*******************  Bit definition for DSI_IER0 register  ***************/</span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span><span class="preprocessor">#define DSI_IER0_AE0IE                 ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"> 8320</span><span class="preprocessor">#define DSI_IER0_AE1IE                 ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span><span class="preprocessor">#define DSI_IER0_AE2IE                 ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"> 8322</span><span class="preprocessor">#define DSI_IER0_AE3IE                 ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"> 8323</span><span class="preprocessor">#define DSI_IER0_AE4IE                 ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span><span class="preprocessor">#define DSI_IER0_AE5IE                 ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span><span class="preprocessor">#define DSI_IER0_AE6IE                 ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"> 8326</span><span class="preprocessor">#define DSI_IER0_AE7IE                 ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="preprocessor">#define DSI_IER0_AE8IE                 ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"> 8328</span><span class="preprocessor">#define DSI_IER0_AE9IE                 ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"> 8329</span><span class="preprocessor">#define DSI_IER0_AE10IE                ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"> 8330</span><span class="preprocessor">#define DSI_IER0_AE11IE                ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"> 8331</span><span class="preprocessor">#define DSI_IER0_AE12IE                ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"> 8332</span><span class="preprocessor">#define DSI_IER0_AE13IE                ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"> 8333</span><span class="preprocessor">#define DSI_IER0_AE14IE                ((uint32_t)0x00004000)               </span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"> 8334</span><span class="preprocessor">#define DSI_IER0_AE15IE                ((uint32_t)0x00008000)               </span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"> 8335</span><span class="preprocessor">#define DSI_IER0_PE0IE                 ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span><span class="preprocessor">#define DSI_IER0_PE1IE                 ((uint32_t)0x00020000)               </span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"> 8337</span><span class="preprocessor">#define DSI_IER0_PE2IE                 ((uint32_t)0x00040000)               </span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"> 8338</span><span class="preprocessor">#define DSI_IER0_PE3IE                 ((uint32_t)0x00080000)               </span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span><span class="preprocessor">#define DSI_IER0_PE4IE                 ((uint32_t)0x00100000)               </span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"> 8341</span><span class="comment">/*******************  Bit definition for DSI_IER1 register  ***************/</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"> 8342</span><span class="preprocessor">#define DSI_IER1_TOHSTXIE              ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"> 8343</span><span class="preprocessor">#define DSI_IER1_TOLPRXIE              ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span><span class="preprocessor">#define DSI_IER1_ECCSEIE               ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"> 8345</span><span class="preprocessor">#define DSI_IER1_ECCMEIE               ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"> 8346</span><span class="preprocessor">#define DSI_IER1_CRCEIE                ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"> 8347</span><span class="preprocessor">#define DSI_IER1_PSEIE                 ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span><span class="preprocessor">#define DSI_IER1_EOTPEIE               ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span><span class="preprocessor">#define DSI_IER1_LPWREIE               ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="preprocessor">#define DSI_IER1_GCWREIE               ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span><span class="preprocessor">#define DSI_IER1_GPWREIE               ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"> 8352</span><span class="preprocessor">#define DSI_IER1_GPTXEIE               ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"> 8353</span><span class="preprocessor">#define DSI_IER1_GPRDEIE               ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span><span class="preprocessor">#define DSI_IER1_GPRXEIE               ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span><span class="comment">/*******************  Bit definition for DSI_FIR0 register  ***************/</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span><span class="preprocessor">#define DSI_FIR0_FAE0                  ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span><span class="preprocessor">#define DSI_FIR0_FAE1                  ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="preprocessor">#define DSI_FIR0_FAE2                  ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span><span class="preprocessor">#define DSI_FIR0_FAE3                  ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span><span class="preprocessor">#define DSI_FIR0_FAE4                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span><span class="preprocessor">#define DSI_FIR0_FAE5                  ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"> 8363</span><span class="preprocessor">#define DSI_FIR0_FAE6                  ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span><span class="preprocessor">#define DSI_FIR0_FAE7                  ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"> 8365</span><span class="preprocessor">#define DSI_FIR0_FAE8                  ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span><span class="preprocessor">#define DSI_FIR0_FAE9                  ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"> 8367</span><span class="preprocessor">#define DSI_FIR0_FAE10                 ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"> 8368</span><span class="preprocessor">#define DSI_FIR0_FAE11                 ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"> 8369</span><span class="preprocessor">#define DSI_FIR0_FAE12                 ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"> 8370</span><span class="preprocessor">#define DSI_FIR0_FAE13                 ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"> 8371</span><span class="preprocessor">#define DSI_FIR0_FAE14                 ((uint32_t)0x00004000)               </span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"> 8372</span><span class="preprocessor">#define DSI_FIR0_FAE15                 ((uint32_t)0x00008000)               </span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span><span class="preprocessor">#define DSI_FIR0_FPE0                  ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span><span class="preprocessor">#define DSI_FIR0_FPE1                  ((uint32_t)0x00020000)               </span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="preprocessor">#define DSI_FIR0_FPE2                  ((uint32_t)0x00040000)               </span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span><span class="preprocessor">#define DSI_FIR0_FPE3                  ((uint32_t)0x00080000)               </span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"> 8377</span><span class="preprocessor">#define DSI_FIR0_FPE4                  ((uint32_t)0x00100000)               </span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"> 8379</span><span class="comment">/*******************  Bit definition for DSI_FIR1 register  ***************/</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"> 8380</span><span class="preprocessor">#define DSI_FIR1_FTOHSTX               ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"> 8381</span><span class="preprocessor">#define DSI_FIR1_FTOLPRX               ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"> 8382</span><span class="preprocessor">#define DSI_FIR1_FECCSE                ((uint32_t)0x00000004)               </span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"> 8383</span><span class="preprocessor">#define DSI_FIR1_FECCME                ((uint32_t)0x00000008)               </span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span><span class="preprocessor">#define DSI_FIR1_FCRCE                 ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"> 8385</span><span class="preprocessor">#define DSI_FIR1_FPSE                  ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"> 8386</span><span class="preprocessor">#define DSI_FIR1_FEOTPE                ((uint32_t)0x00000040)               </span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"> 8387</span><span class="preprocessor">#define DSI_FIR1_FLPWRE                ((uint32_t)0x00000080)               </span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"> 8388</span><span class="preprocessor">#define DSI_FIR1_FGCWRE                ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span><span class="preprocessor">#define DSI_FIR1_FGPWRE                ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span><span class="preprocessor">#define DSI_FIR1_FGPTXE                ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span><span class="preprocessor">#define DSI_FIR1_FGPRDE                ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"> 8392</span><span class="preprocessor">#define DSI_FIR1_FGPRXE                ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"> 8394</span><span class="comment">/*******************  Bit definition for DSI_VSCR register  ***************/</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span><span class="preprocessor">#define DSI_VSCR_EN                    ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"> 8396</span><span class="preprocessor">#define DSI_VSCR_UR                    ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span><span class="comment">/*******************  Bit definition for DSI_LCVCIDR register  ************/</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"> 8399</span><span class="preprocessor">#define DSI_LCVCIDR_VCID               ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"> 8400</span><span class="preprocessor">#define DSI_LCVCIDR_VCID0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"> 8401</span><span class="preprocessor">#define DSI_LCVCIDR_VCID1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"> 8402</span> </div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span><span class="comment">/*******************  Bit definition for DSI_LCCCR register  **************/</span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"> 8404</span><span class="preprocessor">#define DSI_LCCCR_COLC                 ((uint32_t)0x0000000F)               </span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"> 8405</span><span class="preprocessor">#define DSI_LCCCR_COLC0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span><span class="preprocessor">#define DSI_LCCCR_COLC1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"> 8407</span><span class="preprocessor">#define DSI_LCCCR_COLC2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"> 8408</span><span class="preprocessor">#define DSI_LCCCR_COLC3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span> </div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"> 8410</span><span class="preprocessor">#define DSI_LCCCR_LPE                  ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span><span class="comment">/*******************  Bit definition for DSI_LPMCCR register  *************/</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE             ((uint32_t)0x000000FF)               </span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"> 8414</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE0            ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"> 8415</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE1            ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"> 8416</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE2            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"> 8417</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE3            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"> 8418</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE4            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"> 8419</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE5            ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"> 8420</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE6            ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span><span class="preprocessor">#define DSI_LPMCCR_VLPSIZE7            ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span> </div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"> 8423</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE              ((uint32_t)0x00FF0000)               </span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"> 8424</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE0             ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"> 8425</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE1             ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"> 8426</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE2             ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE3             ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE4             ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"> 8429</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE5             ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"> 8430</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE6             ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span><span class="preprocessor">#define DSI_LPMCCR_LPSIZE7             ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"> 8432</span> </div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"> 8433</span><span class="comment">/*******************  Bit definition for DSI_VMCCR register  **************/</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"> 8434</span><span class="preprocessor">#define DSI_VMCCR_VMT                  ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"> 8435</span><span class="preprocessor">#define DSI_VMCCR_VMT0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span><span class="preprocessor">#define DSI_VMCCR_VMT1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span> </div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"> 8438</span><span class="preprocessor">#define DSI_VMCCR_LPVSAE               ((uint32_t)0x00000100)               </span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"> 8439</span><span class="preprocessor">#define DSI_VMCCR_LPVBPE               ((uint32_t)0x00000200)               </span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"> 8440</span><span class="preprocessor">#define DSI_VMCCR_LPVFPE               ((uint32_t)0x00000400)               </span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"> 8441</span><span class="preprocessor">#define DSI_VMCCR_LPVAE                ((uint32_t)0x00000800)               </span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"> 8442</span><span class="preprocessor">#define DSI_VMCCR_LPHBPE               ((uint32_t)0x00001000)               </span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"> 8443</span><span class="preprocessor">#define DSI_VMCCR_LPHFE                ((uint32_t)0x00002000)               </span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"> 8444</span><span class="preprocessor">#define DSI_VMCCR_FBTAAE               ((uint32_t)0x00004000)               </span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span><span class="preprocessor">#define DSI_VMCCR_LPCE                 ((uint32_t)0x00008000)               </span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"> 8447</span><span class="comment">/*******************  Bit definition for DSI_VPCCR register  **************/</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"> 8448</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE               ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"> 8449</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"> 8453</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"> 8455</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"> 8456</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"> 8457</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE8              ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"> 8458</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE9              ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE10             ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE11             ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"> 8461</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE12             ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span><span class="preprocessor">#define DSI_VPCCR_VPSIZE13             ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"> 8463</span> </div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span><span class="comment">/*******************  Bit definition for DSI_VCCCR register  **************/</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"> 8465</span><span class="preprocessor">#define DSI_VCCCR_NUMC                 ((uint32_t)0x00001FFF)               </span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"> 8466</span><span class="preprocessor">#define DSI_VCCCR_NUMC0                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"> 8467</span><span class="preprocessor">#define DSI_VCCCR_NUMC1                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span><span class="preprocessor">#define DSI_VCCCR_NUMC2                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"> 8469</span><span class="preprocessor">#define DSI_VCCCR_NUMC3                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span><span class="preprocessor">#define DSI_VCCCR_NUMC4                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span><span class="preprocessor">#define DSI_VCCCR_NUMC5                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"> 8472</span><span class="preprocessor">#define DSI_VCCCR_NUMC6                ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"> 8473</span><span class="preprocessor">#define DSI_VCCCR_NUMC7                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"> 8474</span><span class="preprocessor">#define DSI_VCCCR_NUMC8                ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"> 8475</span><span class="preprocessor">#define DSI_VCCCR_NUMC9                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"> 8476</span><span class="preprocessor">#define DSI_VCCCR_NUMC10               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"> 8477</span><span class="preprocessor">#define DSI_VCCCR_NUMC11               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"> 8478</span><span class="preprocessor">#define DSI_VCCCR_NUMC12               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"> 8479</span> </div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"> 8480</span><span class="comment">/*******************  Bit definition for DSI_VNPCCR register  *************/</span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"> 8481</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE              ((uint32_t)0x00001FFF)               </span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"> 8482</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"> 8483</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"> 8484</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE2             ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"> 8485</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE3             ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE4             ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE5             ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"> 8488</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE6             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"> 8489</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE7             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE8             ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE9             ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"> 8492</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE10            ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE11            ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"> 8494</span><span class="preprocessor">#define DSI_VNPCCR_NPSIZE12            ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span> </div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"> 8496</span><span class="comment">/*******************  Bit definition for DSI_VHSACCR register  ************/</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"> 8497</span><span class="preprocessor">#define DSI_VHSACCR_HSA                ((uint32_t)0x00000FFF)               </span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"> 8498</span><span class="preprocessor">#define DSI_VHSACCR_HSA0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"> 8499</span><span class="preprocessor">#define DSI_VHSACCR_HSA1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span><span class="preprocessor">#define DSI_VHSACCR_HSA2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"> 8501</span><span class="preprocessor">#define DSI_VHSACCR_HSA3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"> 8502</span><span class="preprocessor">#define DSI_VHSACCR_HSA4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"> 8503</span><span class="preprocessor">#define DSI_VHSACCR_HSA5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"> 8504</span><span class="preprocessor">#define DSI_VHSACCR_HSA6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"> 8505</span><span class="preprocessor">#define DSI_VHSACCR_HSA7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span><span class="preprocessor">#define DSI_VHSACCR_HSA8               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span><span class="preprocessor">#define DSI_VHSACCR_HSA9               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span><span class="preprocessor">#define DSI_VHSACCR_HSA10              ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"> 8509</span><span class="preprocessor">#define DSI_VHSACCR_HSA11              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span> </div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span><span class="comment">/*******************  Bit definition for DSI_VHBPCCR register  ************/</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"> 8512</span><span class="preprocessor">#define DSI_VHBPCCR_HBP                ((uint32_t)0x00000FFF)               </span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"> 8513</span><span class="preprocessor">#define DSI_VHBPCCR_HBP0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"> 8514</span><span class="preprocessor">#define DSI_VHBPCCR_HBP1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"> 8515</span><span class="preprocessor">#define DSI_VHBPCCR_HBP2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"> 8516</span><span class="preprocessor">#define DSI_VHBPCCR_HBP3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"> 8517</span><span class="preprocessor">#define DSI_VHBPCCR_HBP4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"> 8518</span><span class="preprocessor">#define DSI_VHBPCCR_HBP5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span><span class="preprocessor">#define DSI_VHBPCCR_HBP6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"> 8520</span><span class="preprocessor">#define DSI_VHBPCCR_HBP7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"> 8521</span><span class="preprocessor">#define DSI_VHBPCCR_HBP8               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"> 8522</span><span class="preprocessor">#define DSI_VHBPCCR_HBP9               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"> 8523</span><span class="preprocessor">#define DSI_VHBPCCR_HBP10              ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"> 8524</span><span class="preprocessor">#define DSI_VHBPCCR_HBP11              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"> 8525</span> </div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span><span class="comment">/*******************  Bit definition for DSI_VLCCR register  **************/</span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"> 8527</span><span class="preprocessor">#define DSI_VLCCR_HLINE                ((uint32_t)0x00007FFF)               </span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"> 8528</span><span class="preprocessor">#define DSI_VLCCR_HLINE0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"> 8529</span><span class="preprocessor">#define DSI_VLCCR_HLINE1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"> 8530</span><span class="preprocessor">#define DSI_VLCCR_HLINE2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"> 8531</span><span class="preprocessor">#define DSI_VLCCR_HLINE3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"> 8532</span><span class="preprocessor">#define DSI_VLCCR_HLINE4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span><span class="preprocessor">#define DSI_VLCCR_HLINE5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"> 8534</span><span class="preprocessor">#define DSI_VLCCR_HLINE6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"> 8535</span><span class="preprocessor">#define DSI_VLCCR_HLINE7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"> 8536</span><span class="preprocessor">#define DSI_VLCCR_HLINE8               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"> 8537</span><span class="preprocessor">#define DSI_VLCCR_HLINE9               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"> 8538</span><span class="preprocessor">#define DSI_VLCCR_HLINE10              ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span><span class="preprocessor">#define DSI_VLCCR_HLINE11              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"> 8540</span><span class="preprocessor">#define DSI_VLCCR_HLINE12              ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span><span class="preprocessor">#define DSI_VLCCR_HLINE13              ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"> 8542</span><span class="preprocessor">#define DSI_VLCCR_HLINE14              ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"> 8543</span> </div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"> 8544</span><span class="comment">/*******************  Bit definition for DSI_VVSACCR register  ***************/</span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span><span class="preprocessor">#define DSI_VVSACCR_VSA                   ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"> 8546</span><span class="preprocessor">#define DSI_VVSACCR_VSA0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"> 8547</span><span class="preprocessor">#define DSI_VVSACCR_VSA1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span><span class="preprocessor">#define DSI_VVSACCR_VSA2                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"> 8549</span><span class="preprocessor">#define DSI_VVSACCR_VSA3                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span><span class="preprocessor">#define DSI_VVSACCR_VSA4                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"> 8551</span><span class="preprocessor">#define DSI_VVSACCR_VSA5                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"> 8552</span><span class="preprocessor">#define DSI_VVSACCR_VSA6                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"> 8553</span><span class="preprocessor">#define DSI_VVSACCR_VSA7                  ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"> 8554</span><span class="preprocessor">#define DSI_VVSACCR_VSA8                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span><span class="preprocessor">#define DSI_VVSACCR_VSA9                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span> </div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="comment">/*******************  Bit definition for DSI_VVBPCCR register  ************/</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span><span class="preprocessor">#define DSI_VVBPCCR_VBP                ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"> 8559</span><span class="preprocessor">#define DSI_VVBPCCR_VBP0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span><span class="preprocessor">#define DSI_VVBPCCR_VBP1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"> 8561</span><span class="preprocessor">#define DSI_VVBPCCR_VBP2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"> 8562</span><span class="preprocessor">#define DSI_VVBPCCR_VBP3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"> 8563</span><span class="preprocessor">#define DSI_VVBPCCR_VBP4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"> 8564</span><span class="preprocessor">#define DSI_VVBPCCR_VBP5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"> 8565</span><span class="preprocessor">#define DSI_VVBPCCR_VBP6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"> 8566</span><span class="preprocessor">#define DSI_VVBPCCR_VBP7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"> 8567</span><span class="preprocessor">#define DSI_VVBPCCR_VBP8               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"> 8568</span><span class="preprocessor">#define DSI_VVBPCCR_VBP9               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"> 8569</span> </div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"> 8570</span><span class="comment">/*******************  Bit definition for DSI_VVFPCCR register  ************/</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span><span class="preprocessor">#define DSI_VVFPCCR_VFP                ((uint32_t)0x000003FF)               </span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"> 8572</span><span class="preprocessor">#define DSI_VVFPCCR_VFP0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span><span class="preprocessor">#define DSI_VVFPCCR_VFP1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"> 8574</span><span class="preprocessor">#define DSI_VVFPCCR_VFP2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"> 8575</span><span class="preprocessor">#define DSI_VVFPCCR_VFP3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"> 8576</span><span class="preprocessor">#define DSI_VVFPCCR_VFP4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span><span class="preprocessor">#define DSI_VVFPCCR_VFP5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"> 8578</span><span class="preprocessor">#define DSI_VVFPCCR_VFP6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"> 8579</span><span class="preprocessor">#define DSI_VVFPCCR_VFP7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"> 8580</span><span class="preprocessor">#define DSI_VVFPCCR_VFP8               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"> 8581</span><span class="preprocessor">#define DSI_VVFPCCR_VFP9               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"> 8582</span> </div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"> 8583</span><span class="comment">/*******************  Bit definition for DSI_VVACCR register  *************/</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span><span class="preprocessor">#define DSI_VVACCR_VA                  ((uint32_t)0x00003FFF)               </span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span><span class="preprocessor">#define DSI_VVACCR_VA0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"> 8586</span><span class="preprocessor">#define DSI_VVACCR_VA1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span><span class="preprocessor">#define DSI_VVACCR_VA2                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"> 8588</span><span class="preprocessor">#define DSI_VVACCR_VA3                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span><span class="preprocessor">#define DSI_VVACCR_VA4                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"> 8590</span><span class="preprocessor">#define DSI_VVACCR_VA5                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"> 8591</span><span class="preprocessor">#define DSI_VVACCR_VA6                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"> 8592</span><span class="preprocessor">#define DSI_VVACCR_VA7                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"> 8593</span><span class="preprocessor">#define DSI_VVACCR_VA8                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span><span class="preprocessor">#define DSI_VVACCR_VA9                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span><span class="preprocessor">#define DSI_VVACCR_VA10                ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"> 8596</span><span class="preprocessor">#define DSI_VVACCR_VA11                ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"> 8597</span><span class="preprocessor">#define DSI_VVACCR_VA12                ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"> 8598</span><span class="preprocessor">#define DSI_VVACCR_VA13                ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"> 8599</span> </div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"> 8600</span><span class="comment">/*******************  Bit definition for DSI_TDCCR register  **************/</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"> 8601</span><span class="preprocessor">#define DSI_TDCCR_3DM                  ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"> 8602</span><span class="preprocessor">#define DSI_TDCCR_3DM0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"> 8603</span><span class="preprocessor">#define DSI_TDCCR_3DM1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"> 8604</span> </div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"> 8605</span><span class="preprocessor">#define DSI_TDCCR_3DF                  ((uint32_t)0x0000000C)               </span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"> 8606</span><span class="preprocessor">#define DSI_TDCCR_3DF0                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"> 8607</span><span class="preprocessor">#define DSI_TDCCR_3DF1                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"> 8608</span> </div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"> 8609</span><span class="preprocessor">#define DSI_TDCCR_SVS                  ((uint32_t)0x00000010)               </span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span><span class="preprocessor">#define DSI_TDCCR_RF                   ((uint32_t)0x00000020)               </span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"> 8611</span><span class="preprocessor">#define DSI_TDCCR_S3DC                 ((uint32_t)0x00010000)               </span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"> 8613</span><span class="comment">/*******************  Bit definition for DSI_WCFGR register  ***************/</span></div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"> 8614</span><span class="preprocessor">#define DSI_WCFGR_DSIM                   ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"> 8615</span><span class="preprocessor">#define DSI_WCFGR_COLMUX                 ((uint32_t)0x0000000E)              </span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span><span class="preprocessor">#define DSI_WCFGR_COLMUX0                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"> 8617</span><span class="preprocessor">#define DSI_WCFGR_COLMUX1                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"> 8618</span><span class="preprocessor">#define DSI_WCFGR_COLMUX2                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"> 8619</span> </div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"> 8620</span><span class="preprocessor">#define DSI_WCFGR_TESRC                  ((uint32_t)0x00000010)              </span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"> 8621</span><span class="preprocessor">#define DSI_WCFGR_TEPOL                  ((uint32_t)0x00000020)              </span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"> 8622</span><span class="preprocessor">#define DSI_WCFGR_AR                     ((uint32_t)0x00000040)              </span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"> 8623</span><span class="preprocessor">#define DSI_WCFGR_VSPOL                  ((uint32_t)0x00000080)              </span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"> 8625</span><span class="comment">/*******************  Bit definition for DSI_WCR register  *****************/</span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"> 8626</span><span class="preprocessor">#define DSI_WCR_COLM                     ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"> 8627</span><span class="preprocessor">#define DSI_WCR_SHTDN                    ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"> 8628</span><span class="preprocessor">#define DSI_WCR_LTDCEN                   ((uint32_t)0x00000004)              </span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span><span class="preprocessor">#define DSI_WCR_DSIEN                    ((uint32_t)0x00000008)              </span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span><span class="comment">/*******************  Bit definition for DSI_WIER register  ****************/</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"> 8632</span><span class="preprocessor">#define DSI_WIER_TEIE                    ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"> 8633</span><span class="preprocessor">#define DSI_WIER_ERIE                    ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"> 8634</span><span class="preprocessor">#define DSI_WIER_PLLLIE                  ((uint32_t)0x00000200)              </span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span><span class="preprocessor">#define DSI_WIER_PLLUIE                  ((uint32_t)0x00000400)              </span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"> 8636</span><span class="preprocessor">#define DSI_WIER_RRIE                    ((uint32_t)0x00002000)              </span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"> 8638</span><span class="comment">/*******************  Bit definition for DSI_WISR register  ****************/</span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"> 8639</span><span class="preprocessor">#define DSI_WISR_TEIF                    ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"> 8640</span><span class="preprocessor">#define DSI_WISR_ERIF                    ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"> 8641</span><span class="preprocessor">#define DSI_WISR_BUSY                    ((uint32_t)0x00000004)              </span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"> 8642</span><span class="preprocessor">#define DSI_WISR_PLLLS                   ((uint32_t)0x00000100)              </span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"> 8643</span><span class="preprocessor">#define DSI_WISR_PLLLIF                  ((uint32_t)0x00000200)              </span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"> 8644</span><span class="preprocessor">#define DSI_WISR_PLLUIF                  ((uint32_t)0x00000400)              </span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"> 8645</span><span class="preprocessor">#define DSI_WISR_RRS                     ((uint32_t)0x00001000)              </span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span><span class="preprocessor">#define DSI_WISR_RRIF                    ((uint32_t)0x00002000)              </span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"> 8648</span><span class="comment">/*******************  Bit definition for DSI_WIFCR register  ***************/</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"> 8649</span><span class="preprocessor">#define DSI_WIFCR_CTEIF                  ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"> 8650</span><span class="preprocessor">#define DSI_WIFCR_CERIF                  ((uint32_t)0x00000002)              </span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"> 8651</span><span class="preprocessor">#define DSI_WIFCR_CPLLLIF                ((uint32_t)0x00000200)              </span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"> 8652</span><span class="preprocessor">#define DSI_WIFCR_CPLLUIF                ((uint32_t)0x00000400)              </span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"> 8653</span><span class="preprocessor">#define DSI_WIFCR_CRRIF                  ((uint32_t)0x00002000)              </span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"> 8655</span><span class="comment">/*******************  Bit definition for DSI_WPCR0 register  ***************/</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"> 8656</span><span class="preprocessor">#define DSI_WPCR0_UIX4                   ((uint32_t)0x0000003F)              </span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"> 8657</span><span class="preprocessor">#define DSI_WPCR0_UIX4_0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"> 8658</span><span class="preprocessor">#define DSI_WPCR0_UIX4_1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"> 8659</span><span class="preprocessor">#define DSI_WPCR0_UIX4_2                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"> 8660</span><span class="preprocessor">#define DSI_WPCR0_UIX4_3                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"> 8661</span><span class="preprocessor">#define DSI_WPCR0_UIX4_4                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"> 8662</span><span class="preprocessor">#define DSI_WPCR0_UIX4_5                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"> 8663</span> </div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"> 8664</span><span class="preprocessor">#define DSI_WPCR0_SWCL                   ((uint32_t)0x00000040)              </span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"> 8665</span><span class="preprocessor">#define DSI_WPCR0_SWDL0                  ((uint32_t)0x00000080)              </span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"> 8666</span><span class="preprocessor">#define DSI_WPCR0_SWDL1                  ((uint32_t)0x00000100)              </span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span><span class="preprocessor">#define DSI_WPCR0_HSICL                  ((uint32_t)0x00000200)              </span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"> 8668</span><span class="preprocessor">#define DSI_WPCR0_HSIDL0                 ((uint32_t)0x00000400)              </span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"> 8669</span><span class="preprocessor">#define DSI_WPCR0_HSIDL1                 ((uint32_t)0x00000800)              </span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"> 8670</span><span class="preprocessor">#define DSI_WPCR0_FTXSMCL                ((uint32_t)0x00001000)              </span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"> 8671</span><span class="preprocessor">#define DSI_WPCR0_FTXSMDL                ((uint32_t)0x00002000)              </span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"> 8672</span><span class="preprocessor">#define DSI_WPCR0_CDOFFDL                ((uint32_t)0x00004000)              </span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"> 8673</span><span class="preprocessor">#define DSI_WPCR0_TDDL                   ((uint32_t)0x00010000)              </span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"> 8674</span><span class="preprocessor">#define DSI_WPCR0_PDEN                   ((uint32_t)0x00040000)              </span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"> 8675</span><span class="preprocessor">#define DSI_WPCR0_TCLKPREPEN             ((uint32_t)0x00080000)              </span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"> 8676</span><span class="preprocessor">#define DSI_WPCR0_TCLKZEROEN             ((uint32_t)0x00100000)              </span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"> 8677</span><span class="preprocessor">#define DSI_WPCR0_THSPREPEN              ((uint32_t)0x00200000)              </span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"> 8678</span><span class="preprocessor">#define DSI_WPCR0_THSTRAILEN             ((uint32_t)0x00400000)              </span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"> 8679</span><span class="preprocessor">#define DSI_WPCR0_THSZEROEN              ((uint32_t)0x00800000)              </span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"> 8680</span><span class="preprocessor">#define DSI_WPCR0_TLPXDEN                ((uint32_t)0x01000000)              </span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"> 8681</span><span class="preprocessor">#define DSI_WPCR0_THSEXITEN              ((uint32_t)0x02000000)              </span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span><span class="preprocessor">#define DSI_WPCR0_TLPXCEN                ((uint32_t)0x04000000)              </span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"> 8683</span><span class="preprocessor">#define DSI_WPCR0_TCLKPOSTEN             ((uint32_t)0x08000000)              </span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"> 8685</span><span class="comment">/*******************  Bit definition for DSI_WPCR1 register  ***************/</span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"> 8686</span><span class="preprocessor">#define DSI_WPCR1_HSTXDCL                ((uint32_t)0x00000003)              </span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"> 8687</span><span class="preprocessor">#define DSI_WPCR1_HSTXDCL0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"> 8688</span><span class="preprocessor">#define DSI_WPCR1_HSTXDCL1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"> 8689</span> </div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"> 8690</span><span class="preprocessor">#define DSI_WPCR1_HSTXDDL                ((uint32_t)0x0000000C)              </span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"> 8691</span><span class="preprocessor">#define DSI_WPCR1_HSTXDDL0               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"> 8692</span><span class="preprocessor">#define DSI_WPCR1_HSTXDDL1               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"> 8693</span> </div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"> 8694</span><span class="preprocessor">#define DSI_WPCR1_LPSRCCL                ((uint32_t)0x000000C0)              </span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"> 8695</span><span class="preprocessor">#define DSI_WPCR1_LPSRCCL0               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span><span class="preprocessor">#define DSI_WPCR1_LPSRCCL1               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"> 8697</span> </div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"> 8698</span><span class="preprocessor">#define DSI_WPCR1_LPSRCDL                ((uint32_t)0x00000300)              </span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"> 8699</span><span class="preprocessor">#define DSI_WPCR1_LPSRCDL0               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"> 8700</span><span class="preprocessor">#define DSI_WPCR1_LPSRCDL1               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"> 8701</span> </div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"> 8702</span><span class="preprocessor">#define DSI_WPCR1_SDDC                   ((uint32_t)0x00001000)              </span></div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"> 8704</span><span class="preprocessor">#define DSI_WPCR1_LPRXVCDL               ((uint32_t)0x0000C000)              </span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"> 8705</span><span class="preprocessor">#define DSI_WPCR1_LPRXVCDL0              ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"> 8706</span><span class="preprocessor">#define DSI_WPCR1_LPRXVCDL1              ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"> 8707</span> </div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"> 8708</span><span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL              ((uint32_t)0x00030000)              </span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"> 8709</span><span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL0             ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"> 8710</span><span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL1             ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span> </div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"> 8712</span><span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL              ((uint32_t)0x000C0000)              </span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"> 8713</span><span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL0             ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"> 8714</span><span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL1             ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"> 8715</span> </div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"> 8716</span><span class="preprocessor">#define DSI_WPCR1_FLPRXLPM               ((uint32_t)0x00400000)              </span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"> 8718</span><span class="preprocessor">#define DSI_WPCR1_LPRXFT                 ((uint32_t)0x06000000)              </span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"> 8719</span><span class="preprocessor">#define DSI_WPCR1_LPRXFT0                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"> 8720</span><span class="preprocessor">#define DSI_WPCR1_LPRXFT1                ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"> 8721</span> </div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"> 8722</span><span class="comment">/*******************  Bit definition for DSI_WPCR2 register  ***************/</span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"> 8723</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP               ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"> 8724</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"> 8725</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"> 8726</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"> 8727</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"> 8728</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"> 8729</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"> 8730</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"> 8731</span><span class="preprocessor">#define DSI_WPCR2_TCLKPREP7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"> 8732</span> </div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"> 8733</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO               ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"> 8734</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO0              ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"> 8735</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO1              ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"> 8736</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO2              ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"> 8737</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO3              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"> 8738</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO4              ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"> 8739</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO5              ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO6              ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"> 8741</span><span class="preprocessor">#define DSI_WPCR2_TCLKZERO7              ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"> 8742</span> </div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"> 8743</span><span class="preprocessor">#define DSI_WPCR2_THSPREP                ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span><span class="preprocessor">#define DSI_WPCR2_THSPREP0               ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"> 8745</span><span class="preprocessor">#define DSI_WPCR2_THSPREP1               ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"> 8746</span><span class="preprocessor">#define DSI_WPCR2_THSPREP2               ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"> 8747</span><span class="preprocessor">#define DSI_WPCR2_THSPREP3               ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"> 8748</span><span class="preprocessor">#define DSI_WPCR2_THSPREP4               ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"> 8749</span><span class="preprocessor">#define DSI_WPCR2_THSPREP5               ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"> 8750</span><span class="preprocessor">#define DSI_WPCR2_THSPREP6               ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"> 8751</span><span class="preprocessor">#define DSI_WPCR2_THSPREP7               ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"> 8752</span> </div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"> 8753</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL               ((uint32_t)0xFF000000)              </span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"> 8754</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL0              ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"> 8755</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL1              ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"> 8756</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL2              ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"> 8757</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL3              ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"> 8758</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL4              ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"> 8759</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL5              ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"> 8760</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL6              ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"> 8761</span><span class="preprocessor">#define DSI_WPCR2_THSTRAIL7              ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"> 8762</span> </div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"> 8763</span><span class="comment">/*******************  Bit definition for DSI_WPCR3 register  ***************/</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"> 8764</span><span class="preprocessor">#define DSI_WPCR3_THSZERO                ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"> 8765</span><span class="preprocessor">#define DSI_WPCR3_THSZERO0               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span><span class="preprocessor">#define DSI_WPCR3_THSZERO1               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"> 8767</span><span class="preprocessor">#define DSI_WPCR3_THSZERO2               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"> 8768</span><span class="preprocessor">#define DSI_WPCR3_THSZERO3               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"> 8769</span><span class="preprocessor">#define DSI_WPCR3_THSZERO4               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span><span class="preprocessor">#define DSI_WPCR3_THSZERO5               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"> 8771</span><span class="preprocessor">#define DSI_WPCR3_THSZERO6               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span><span class="preprocessor">#define DSI_WPCR3_THSZERO7               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"> 8773</span> </div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"> 8774</span><span class="preprocessor">#define DSI_WPCR3_TLPXD                  ((uint32_t)0x0000FF00)              </span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"> 8775</span><span class="preprocessor">#define DSI_WPCR3_TLPXD0                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span><span class="preprocessor">#define DSI_WPCR3_TLPXD1                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"> 8777</span><span class="preprocessor">#define DSI_WPCR3_TLPXD2                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"> 8778</span><span class="preprocessor">#define DSI_WPCR3_TLPXD3                 ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"> 8779</span><span class="preprocessor">#define DSI_WPCR3_TLPXD4                 ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span><span class="preprocessor">#define DSI_WPCR3_TLPXD5                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span><span class="preprocessor">#define DSI_WPCR3_TLPXD6                 ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"> 8782</span><span class="preprocessor">#define DSI_WPCR3_TLPXD7                 ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"> 8783</span> </div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"> 8784</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT                ((uint32_t)0x00FF0000)              </span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"> 8785</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT0               ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"> 8786</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT1               ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"> 8787</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT2               ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"> 8788</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT3               ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"> 8789</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT4               ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"> 8790</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT5               ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"> 8791</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT6               ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span><span class="preprocessor">#define DSI_WPCR3_THSEXIT7               ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"> 8793</span> </div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"> 8794</span><span class="preprocessor">#define DSI_WPCR3_TLPXC                  ((uint32_t)0xFF000000)              </span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"> 8795</span><span class="preprocessor">#define DSI_WPCR3_TLPXC0                 ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"> 8796</span><span class="preprocessor">#define DSI_WPCR3_TLPXC1                 ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"> 8797</span><span class="preprocessor">#define DSI_WPCR3_TLPXC2                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"> 8798</span><span class="preprocessor">#define DSI_WPCR3_TLPXC3                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"> 8799</span><span class="preprocessor">#define DSI_WPCR3_TLPXC4                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"> 8800</span><span class="preprocessor">#define DSI_WPCR3_TLPXC5                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"> 8801</span><span class="preprocessor">#define DSI_WPCR3_TLPXC6                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"> 8802</span><span class="preprocessor">#define DSI_WPCR3_TLPXC7                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"> 8803</span> </div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"> 8804</span><span class="comment">/*******************  Bit definition for DSI_WPCR4 register  ***************/</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"> 8805</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST               ((uint32_t)0x000000FF)              </span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"> 8806</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"> 8807</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"> 8808</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"> 8809</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"> 8810</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"> 8812</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"> 8813</span><span class="preprocessor">#define DSI_WPCR4_TCLKPOST7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"> 8814</span> </div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"> 8815</span><span class="comment">/*******************  Bit definition for DSI_WRPCR register  ***************/</span></div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span><span class="preprocessor">#define DSI_WRPCR_PLLEN                  ((uint32_t)0x00000001)              </span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"> 8817</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV               ((uint32_t)0x000001FC)              </span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"> 8818</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV0              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"> 8819</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV1              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"> 8820</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV2              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"> 8821</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV3              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"> 8822</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV4              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"> 8823</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV5              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"> 8824</span><span class="preprocessor">#define DSI_WRPCR_PLL_NDIV6              ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"> 8825</span> </div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"> 8826</span><span class="preprocessor">#define DSI_WRPCR_PLL_IDF                ((uint32_t)0x00007800)              </span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"> 8827</span><span class="preprocessor">#define DSI_WRPCR_PLL_IDF0               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"> 8828</span><span class="preprocessor">#define DSI_WRPCR_PLL_IDF1               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"> 8829</span><span class="preprocessor">#define DSI_WRPCR_PLL_IDF2               ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"> 8830</span><span class="preprocessor">#define DSI_WRPCR_PLL_IDF3               ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"> 8831</span> </div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"> 8832</span><span class="preprocessor">#define DSI_WRPCR_PLL_ODF                ((uint32_t)0x00030000)              </span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"> 8833</span><span class="preprocessor">#define DSI_WRPCR_PLL_ODF0               ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"> 8834</span><span class="preprocessor">#define DSI_WRPCR_PLL_ODF1               ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"> 8835</span> </div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"> 8836</span><span class="preprocessor">#define DSI_WRPCR_REGEN                  ((uint32_t)0x01000000)              </span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"> 8837</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"> 8838</span> </div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"> 8839</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"> 8840</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"> 8841</span><span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"> 8842</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"> 8843</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"> 8844</span><span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 8845</a></span><span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001)     </span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 8846</a></span><span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002)     </span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 8847</a></span><span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004)     </span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 8848</a></span><span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008)     </span></div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 8849</a></span><span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010)     </span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 8851</a></span><span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0)     </span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 8852</a></span><span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020)     </span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 8853</a></span><span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040)     </span></div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 8854</a></span><span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080)     </span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 8857</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint32_t)0x00000000)     </span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 8858</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint32_t)0x00000020)     </span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 8859</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint32_t)0x00000040)     </span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 8860</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint32_t)0x00000060)     </span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 8861</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint32_t)0x00000080)     </span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 8862</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint32_t)0x000000A0)     </span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 8863</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint32_t)0x000000C0)     </span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 8864</a></span><span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint32_t)0x000000E0)     </span></div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 8866</a></span><span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100)     </span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 8867</a></span><span class="preprocessor">#define  PWR_CR_FPDS                         ((uint32_t)0x00000200)     </span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1c7718e2c1a57985f79776683bb5464"> 8868</a></span><span class="preprocessor">#define  PWR_CR_LPUDS                        ((uint32_t)0x00000400)     </span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c516cad11a310e8c5b560b00220d45"> 8869</a></span><span class="preprocessor">#define  PWR_CR_MRUDS                        ((uint32_t)0x00000800)     </span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 8871</a></span><span class="preprocessor">#define  PWR_CR_LPLVDS                       ((uint32_t)0x00000400)     </span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 8872</a></span><span class="preprocessor">#define  PWR_CR_MRLVDS                       ((uint32_t)0x00000800)     </span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 8874</a></span><span class="preprocessor">#define  PWR_CR_ADCDC1                       ((uint32_t)0x00002000)     </span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 8876</a></span><span class="preprocessor">#define  PWR_CR_VOS                          ((uint32_t)0x0000C000)     </span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 8877</a></span><span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint32_t)0x00004000)     </span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 8878</a></span><span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint32_t)0x00008000)     </span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb849c6c4908d6f08f4fdc28d702522"> 8880</a></span><span class="preprocessor">#define  PWR_CR_ODEN                         ((uint32_t)0x00010000)     </span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e865d13e084ed53bded37c3cdea173"> 8881</a></span><span class="preprocessor">#define  PWR_CR_ODSWEN                       ((uint32_t)0x00020000)     </span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a"> 8882</a></span><span class="preprocessor">#define  PWR_CR_UDEN                         ((uint32_t)0x000C0000)     </span></div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c44f47475e9bf0bd6feae67b1cb12b"> 8883</a></span><span class="preprocessor">#define  PWR_CR_UDEN_0                       ((uint32_t)0x00040000)     </span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab974d921fa98b211719002f5830bbae4"> 8884</a></span><span class="preprocessor">#define  PWR_CR_UDEN_1                       ((uint32_t)0x00080000)     </span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4454070b891307e331c97d342e35db"> 8886</a></span><span class="preprocessor">#define  PWR_CR_FMSSR                        ((uint32_t)0x00100000)     </span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967ef7baeaedfc30f125092ee59b30"> 8887</a></span><span class="preprocessor">#define  PWR_CR_FISSR                        ((uint32_t)0x00200000)     </span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"> 8889</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2"> 8890</a></span><span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"> 8891</span> </div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"> 8892</span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 8893</a></span><span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001)     </span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 8894</a></span><span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002)     </span></div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 8895</a></span><span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004)     </span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 8896</a></span><span class="preprocessor">#define  PWR_CSR_BRR                         ((uint32_t)0x00000008)     </span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95285ed4947501c3847770cb400ce553"> 8897</a></span><span class="preprocessor">#define  PWR_CSR_WUPP                        ((uint32_t)0x00000080)     </span></div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 8898</a></span><span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint32_t)0x00000100)     </span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 8899</a></span><span class="preprocessor">#define  PWR_CSR_BRE                         ((uint32_t)0x00000200)     </span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 8900</a></span><span class="preprocessor">#define  PWR_CSR_VOSRDY                      ((uint32_t)0x00004000)     </span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35dfabd53bc335d95d330442cdfac6d"> 8901</a></span><span class="preprocessor">#define  PWR_CSR_ODRDY                       ((uint32_t)0x00010000)     </span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb55eb15d71248b59e36a158039f9b54"> 8902</a></span><span class="preprocessor">#define  PWR_CSR_ODSWRDY                     ((uint32_t)0x00020000)     </span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f0172b9dcefa55d772d4cb0eed6687"> 8903</a></span><span class="preprocessor">#define  PWR_CSR_UDSWRDY                     ((uint32_t)0x000C0000)     </span></div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"> 8905</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017220a84cc5ab813eee18edd6309827"> 8906</a></span><span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"> 8907</span> </div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"> 8908</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"> 8909</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"> 8911</span><span class="comment">/*                                    QUADSPI                                 */</span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"> 8912</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"> 8913</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"> 8914</span><span class="comment">/*****************  Bit definition for QUADSPI_CR register  *******************/</span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"> 8915</span><span class="preprocessor">#define  QUADSPI_CR_EN                           ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"> 8916</span><span class="preprocessor">#define  QUADSPI_CR_ABORT                        ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"> 8917</span><span class="preprocessor">#define  QUADSPI_CR_DMAEN                        ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"> 8918</span><span class="preprocessor">#define  QUADSPI_CR_TCEN                         ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"> 8919</span><span class="preprocessor">#define  QUADSPI_CR_SSHIFT                       ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"> 8920</span><span class="preprocessor">#define  QUADSPI_CR_DFM                          ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"> 8921</span><span class="preprocessor">#define  QUADSPI_CR_FSEL                         ((uint32_t)0x00000080)            </span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"> 8922</span><span class="preprocessor">#define  QUADSPI_CR_FTHRES                       ((uint32_t)0x00001F00)            </span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"> 8923</span><span class="preprocessor">#define  QUADSPI_CR_FTHRES_0                     ((uint32_t)0x00000100)            </span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"> 8924</span><span class="preprocessor">#define  QUADSPI_CR_FTHRES_1                     ((uint32_t)0x00000200)            </span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"> 8925</span><span class="preprocessor">#define  QUADSPI_CR_FTHRES_2                     ((uint32_t)0x00000400)            </span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"> 8926</span><span class="preprocessor">#define  QUADSPI_CR_FTHRES_3                     ((uint32_t)0x00000800)            </span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"> 8927</span><span class="preprocessor">#define  QUADSPI_CR_FTHRES_4                     ((uint32_t)0x00001000)            </span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"> 8928</span><span class="preprocessor">#define  QUADSPI_CR_TEIE                         ((uint32_t)0x00010000)            </span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"> 8929</span><span class="preprocessor">#define  QUADSPI_CR_TCIE                         ((uint32_t)0x00020000)            </span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"> 8930</span><span class="preprocessor">#define  QUADSPI_CR_FTIE                         ((uint32_t)0x00040000)            </span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"> 8931</span><span class="preprocessor">#define  QUADSPI_CR_SMIE                         ((uint32_t)0x00080000)            </span></div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"> 8932</span><span class="preprocessor">#define  QUADSPI_CR_TOIE                         ((uint32_t)0x00100000)            </span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"> 8933</span><span class="preprocessor">#define  QUADSPI_CR_APMS                         ((uint32_t)0x00400000)            </span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"> 8934</span><span class="preprocessor">#define  QUADSPI_CR_PMM                          ((uint32_t)0x00800000)            </span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"> 8935</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER                    ((uint32_t)0xFF000000)            </span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"> 8936</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_0                  ((uint32_t)0x01000000)            </span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"> 8937</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_1                  ((uint32_t)0x02000000)            </span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"> 8938</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_2                  ((uint32_t)0x04000000)            </span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"> 8939</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_3                  ((uint32_t)0x08000000)            </span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"> 8940</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_4                  ((uint32_t)0x10000000)            </span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"> 8941</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_5                  ((uint32_t)0x20000000)            </span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"> 8942</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_6                  ((uint32_t)0x40000000)            </span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"> 8943</span><span class="preprocessor">#define  QUADSPI_CR_PRESCALER_7                  ((uint32_t)0x80000000)            </span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"> 8945</span><span class="comment">/*****************  Bit definition for QUADSPI_DCR register  ******************/</span></div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"> 8946</span><span class="preprocessor">#define  QUADSPI_DCR_CKMODE                      ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"> 8947</span><span class="preprocessor">#define  QUADSPI_DCR_CSHT                        ((uint32_t)0x00000700)            </span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"> 8948</span><span class="preprocessor">#define  QUADSPI_DCR_CSHT_0                      ((uint32_t)0x00000100)            </span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"> 8949</span><span class="preprocessor">#define  QUADSPI_DCR_CSHT_1                      ((uint32_t)0x00000200)            </span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"> 8950</span><span class="preprocessor">#define  QUADSPI_DCR_CSHT_2                      ((uint32_t)0x00000400)            </span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"> 8951</span><span class="preprocessor">#define  QUADSPI_DCR_FSIZE                       ((uint32_t)0x001F0000)            </span></div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"> 8952</span><span class="preprocessor">#define  QUADSPI_DCR_FSIZE_0                     ((uint32_t)0x00010000)            </span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"> 8953</span><span class="preprocessor">#define  QUADSPI_DCR_FSIZE_1                     ((uint32_t)0x00020000)            </span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"> 8954</span><span class="preprocessor">#define  QUADSPI_DCR_FSIZE_2                     ((uint32_t)0x00040000)            </span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"> 8955</span><span class="preprocessor">#define  QUADSPI_DCR_FSIZE_3                     ((uint32_t)0x00080000)            </span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span><span class="preprocessor">#define  QUADSPI_DCR_FSIZE_4                     ((uint32_t)0x00100000)            </span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"> 8958</span><span class="comment">/******************  Bit definition for QUADSPI_SR register  *******************/</span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"> 8959</span><span class="preprocessor">#define  QUADSPI_SR_TEF                          ((uint32_t)0x00000001)             </span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"> 8960</span><span class="preprocessor">#define  QUADSPI_SR_TCF                          ((uint32_t)0x00000002)             </span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"> 8961</span><span class="preprocessor">#define  QUADSPI_SR_FTF                          ((uint32_t)0x00000004)             </span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"> 8962</span><span class="preprocessor">#define  QUADSPI_SR_SMF                          ((uint32_t)0x00000008)             </span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"> 8963</span><span class="preprocessor">#define  QUADSPI_SR_TOF                          ((uint32_t)0x00000010)             </span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"> 8964</span><span class="preprocessor">#define  QUADSPI_SR_BUSY                         ((uint32_t)0x00000020)             </span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"> 8965</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL                       ((uint32_t)0x00003F00)             </span></div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"> 8966</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL_0                     ((uint32_t)0x00000100)             </span></div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"> 8967</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL_1                     ((uint32_t)0x00000200)             </span></div>
<div class="line"><a id="l08968" name="l08968"></a><span class="lineno"> 8968</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL_2                     ((uint32_t)0x00000400)             </span></div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"> 8969</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL_3                     ((uint32_t)0x00000800)             </span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"> 8970</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL_4                     ((uint32_t)0x00001000)             </span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"> 8971</span><span class="preprocessor">#define  QUADSPI_SR_FLEVEL_5                     ((uint32_t)0x00002000)             </span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"> 8973</span><span class="comment">/******************  Bit definition for QUADSPI_FCR register  ******************/</span></div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"> 8974</span><span class="preprocessor">#define  QUADSPI_FCR_CTEF                        ((uint32_t)0x00000001)             </span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"> 8975</span><span class="preprocessor">#define  QUADSPI_FCR_CTCF                        ((uint32_t)0x00000002)             </span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"> 8976</span><span class="preprocessor">#define  QUADSPI_FCR_CSMF                        ((uint32_t)0x00000008)             </span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"> 8977</span><span class="preprocessor">#define  QUADSPI_FCR_CTOF                        ((uint32_t)0x00000010)             </span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"> 8979</span><span class="comment">/******************  Bit definition for QUADSPI_DLR register  ******************/</span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"> 8980</span><span class="preprocessor">#define  QUADSPI_DLR_DL                        ((uint32_t)0xFFFFFFFF)               </span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"> 8982</span><span class="comment">/******************  Bit definition for QUADSPI_CCR register  ******************/</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"> 8983</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION                  ((uint32_t)0x000000FF)            </span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"> 8984</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_0                ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"> 8985</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_1                ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"> 8986</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_2                ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"> 8987</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_3                ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"> 8988</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_4                ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l08989" name="l08989"></a><span class="lineno"> 8989</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_5                ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"> 8990</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_6                ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"> 8991</span><span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_7                ((uint32_t)0x00000080)            </span></div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"> 8992</span><span class="preprocessor">#define  QUADSPI_CCR_IMODE                        ((uint32_t)0x00000300)            </span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span><span class="preprocessor">#define  QUADSPI_CCR_IMODE_0                      ((uint32_t)0x00000100)            </span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"> 8994</span><span class="preprocessor">#define  QUADSPI_CCR_IMODE_1                      ((uint32_t)0x00000200)            </span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"> 8995</span><span class="preprocessor">#define  QUADSPI_CCR_ADMODE                       ((uint32_t)0x00000C00)            </span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"> 8996</span><span class="preprocessor">#define  QUADSPI_CCR_ADMODE_0                     ((uint32_t)0x00000400)            </span></div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"> 8997</span><span class="preprocessor">#define  QUADSPI_CCR_ADMODE_1                     ((uint32_t)0x00000800)            </span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"> 8998</span><span class="preprocessor">#define  QUADSPI_CCR_ADSIZE                       ((uint32_t)0x00003000)            </span></div>
<div class="line"><a id="l08999" name="l08999"></a><span class="lineno"> 8999</span><span class="preprocessor">#define  QUADSPI_CCR_ADSIZE_0                     ((uint32_t)0x00001000)            </span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"> 9000</span><span class="preprocessor">#define  QUADSPI_CCR_ADSIZE_1                     ((uint32_t)0x00002000)            </span></div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"> 9001</span><span class="preprocessor">#define  QUADSPI_CCR_ABMODE                       ((uint32_t)0x0000C000)            </span></div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"> 9002</span><span class="preprocessor">#define  QUADSPI_CCR_ABMODE_0                     ((uint32_t)0x00004000)            </span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"> 9003</span><span class="preprocessor">#define  QUADSPI_CCR_ABMODE_1                     ((uint32_t)0x00008000)            </span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"> 9004</span><span class="preprocessor">#define  QUADSPI_CCR_ABSIZE                       ((uint32_t)0x00030000)            </span></div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"> 9005</span><span class="preprocessor">#define  QUADSPI_CCR_ABSIZE_0                     ((uint32_t)0x00010000)            </span></div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"> 9006</span><span class="preprocessor">#define  QUADSPI_CCR_ABSIZE_1                     ((uint32_t)0x00020000)            </span></div>
<div class="line"><a id="l09007" name="l09007"></a><span class="lineno"> 9007</span><span class="preprocessor">#define  QUADSPI_CCR_DCYC                         ((uint32_t)0x007C0000)            </span></div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"> 9008</span><span class="preprocessor">#define  QUADSPI_CCR_DCYC_0                       ((uint32_t)0x00040000)            </span></div>
<div class="line"><a id="l09009" name="l09009"></a><span class="lineno"> 9009</span><span class="preprocessor">#define  QUADSPI_CCR_DCYC_1                       ((uint32_t)0x00080000)            </span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"> 9010</span><span class="preprocessor">#define  QUADSPI_CCR_DCYC_2                       ((uint32_t)0x00100000)            </span></div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"> 9011</span><span class="preprocessor">#define  QUADSPI_CCR_DCYC_3                       ((uint32_t)0x00200000)            </span></div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"> 9012</span><span class="preprocessor">#define  QUADSPI_CCR_DCYC_4                       ((uint32_t)0x00400000)            </span></div>
<div class="line"><a id="l09013" name="l09013"></a><span class="lineno"> 9013</span><span class="preprocessor">#define  QUADSPI_CCR_DMODE                        ((uint32_t)0x03000000)            </span></div>
<div class="line"><a id="l09014" name="l09014"></a><span class="lineno"> 9014</span><span class="preprocessor">#define  QUADSPI_CCR_DMODE_0                      ((uint32_t)0x01000000)            </span></div>
<div class="line"><a id="l09015" name="l09015"></a><span class="lineno"> 9015</span><span class="preprocessor">#define  QUADSPI_CCR_DMODE_1                      ((uint32_t)0x02000000)            </span></div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"> 9016</span><span class="preprocessor">#define  QUADSPI_CCR_FMODE                        ((uint32_t)0x0C000000)            </span></div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"> 9017</span><span class="preprocessor">#define  QUADSPI_CCR_FMODE_0                      ((uint32_t)0x04000000)            </span></div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"> 9018</span><span class="preprocessor">#define  QUADSPI_CCR_FMODE_1                      ((uint32_t)0x08000000)            </span></div>
<div class="line"><a id="l09019" name="l09019"></a><span class="lineno"> 9019</span><span class="preprocessor">#define  QUADSPI_CCR_SIOO                         ((uint32_t)0x10000000)            </span></div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"> 9020</span><span class="preprocessor">#define  QUADSPI_CCR_DHHC                         ((uint32_t)0x40000000)            </span></div>
<div class="line"><a id="l09021" name="l09021"></a><span class="lineno"> 9021</span><span class="preprocessor">#define  QUADSPI_CCR_DDRM                         ((uint32_t)0x80000000)            </span></div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"> 9022</span><span class="comment">/******************  Bit definition for QUADSPI_AR register  *******************/</span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"> 9023</span><span class="preprocessor">#define  QUADSPI_AR_ADDRESS                       ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"> 9025</span><span class="comment">/******************  Bit definition for QUADSPI_ABR register  ******************/</span></div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"> 9026</span><span class="preprocessor">#define  QUADSPI_ABR_ALTERNATE                    ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"> 9028</span><span class="comment">/******************  Bit definition for QUADSPI_DR register  *******************/</span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"> 9029</span><span class="preprocessor">#define  QUADSPI_DR_DATA                          ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a id="l09031" name="l09031"></a><span class="lineno"> 9031</span><span class="comment">/******************  Bit definition for QUADSPI_PSMKR register  ****************/</span></div>
<div class="line"><a id="l09032" name="l09032"></a><span class="lineno"> 9032</span><span class="preprocessor">#define  QUADSPI_PSMKR_MASK                       ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"> 9034</span><span class="comment">/******************  Bit definition for QUADSPI_PSMAR register  ****************/</span></div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"> 9035</span><span class="preprocessor">#define  QUADSPI_PSMAR_MATCH                      ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"> 9037</span><span class="comment">/******************  Bit definition for QUADSPI_PIR register  *****************/</span></div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"> 9038</span><span class="preprocessor">#define  QUADSPI_PIR_INTERVAL                     ((uint32_t)0x0000FFFF)            </span></div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"> 9040</span><span class="comment">/******************  Bit definition for QUADSPI_LPTR register  *****************/</span></div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"> 9041</span><span class="preprocessor">#define  QUADSPI_LPTR_TIMEOUT                     ((uint32_t)0x0000FFFF)            </span></div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"> 9042</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"> 9043</span> </div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"> 9044</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"> 9045</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"> 9046</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l09047" name="l09047"></a><span class="lineno"> 9047</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"> 9048</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"> 9049</span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 9050</a></span><span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09051" name="l09051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 9051</a></span><span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09052" name="l09052"></a><span class="lineno"> 9052</span> </div>
<div class="line"><a id="l09053" name="l09053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 9053</a></span><span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)</span></div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 9054</a></span><span class="preprocessor">#define  RCC_CR_HSITRIM_0                    ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 9055</a></span><span class="preprocessor">#define  RCC_CR_HSITRIM_1                    ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 9056</a></span><span class="preprocessor">#define  RCC_CR_HSITRIM_2                    ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 9057</a></span><span class="preprocessor">#define  RCC_CR_HSITRIM_3                    ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 9058</a></span><span class="preprocessor">#define  RCC_CR_HSITRIM_4                    ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 9060</a></span><span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)</span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 9061</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 9062</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 9063</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 9064</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09065" name="l09065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 9065</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_4                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 9066</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_5                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 9067</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_6                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 9068</a></span><span class="preprocessor">#define  RCC_CR_HSICAL_7                     ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 9070</a></span><span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 9071</a></span><span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 9072</a></span><span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 9073</a></span><span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 9074</a></span><span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 9075</a></span><span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133"> 9076</a></span><span class="preprocessor">#define  RCC_CR_PLLI2SON                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46"> 9077</a></span><span class="preprocessor">#define  RCC_CR_PLLI2SRDY                    ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b"> 9078</a></span><span class="preprocessor">#define  RCC_CR_PLLSAION                     ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d"> 9079</a></span><span class="preprocessor">#define  RCC_CR_PLLSAIRDY                    ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"> 9080</span> </div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"> 9081</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 9082</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM                    ((uint32_t)0x0000003F)</span></div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 9083</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM_0                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 9084</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM_1                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 9085</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM_2                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 9086</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM_3                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 9087</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM_4                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 9088</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLM_5                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"> 9089</span> </div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 9090</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN                     ((uint32_t)0x00007FC0)</span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 9091</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_0                   ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 9092</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_1                   ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 9093</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_2                   ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 9094</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_3                   ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 9095</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_4                   ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 9096</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_5                   ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 9097</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_6                   ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54"> 9098</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_7                   ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09099" name="l09099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 9099</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLN_8                   ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"> 9100</span> </div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d"> 9101</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLP                    ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 9102</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLP_0                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 9103</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLP_1                  ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"> 9104</span> </div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 9105</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587"> 9106</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSE              ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 9107</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSI              ((uint32_t)0x00000000)</span></div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"> 9108</span> </div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1"> 9109</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLQ                    ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 9110</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_0                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 9111</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_1                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 9112</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_2                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 9113</a></span><span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_3                  ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"> 9114</span> </div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"> 9115</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"> 9116</span><span class="preprocessor">#define  RCC_PLLCFGR_PLLR                    ((uint32_t)0x70000000)</span></div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"> 9117</span><span class="preprocessor">#define  RCC_PLLCFGR_PLLR_0                  ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"> 9118</span><span class="preprocessor">#define  RCC_PLLCFGR_PLLR_1                  ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09119" name="l09119"></a><span class="lineno"> 9119</span><span class="preprocessor">#define  RCC_PLLCFGR_PLLR_2                  ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"> 9120</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"> 9121</span> </div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"> 9122</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a id="l09124" name="l09124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 9124</a></span><span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 9125</a></span><span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 9126</a></span><span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l09128" name="l09128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 9128</a></span><span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 9129</a></span><span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 9130</a></span><span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"> 9131</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"> 9132</span><span class="preprocessor">#define  RCC_CFGR_SW_PLLR                    ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"> 9133</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"> 9134</span> </div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 9136</a></span><span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 9137</a></span><span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 9138</a></span><span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l09140" name="l09140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 9140</a></span><span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 9141</a></span><span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 9142</a></span><span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"> 9143</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F469_479xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"> 9144</span><span class="preprocessor">#define  RCC_CFGR_SWS_PLLR                   ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"> 9145</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"> 9146</span> </div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 9148</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 9149</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 9150</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 9151</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 9152</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 9154</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 9155</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l09156" name="l09156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 9156</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 9157</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 9158</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 9159</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 9160</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 9161</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 9162</a></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"> 9164</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"> 9166</span><span class="preprocessor">#define  RCC_CFGR_MCO1EN                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"> 9168</span><span class="preprocessor">#define  RCC_CFGR_MCO2EN                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"> 9169</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 9171</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00001C00)        </span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 9172</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 9173</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l09174" name="l09174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 9174</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 9176</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 9177</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 9178</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00001400)        </span></div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 9179</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00001800)        </span></div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 9180</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00001C00)        </span></div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 9183</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x0000E000)        </span></div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 9184</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 9185</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 9186</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 9188</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 9189</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 9190</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x0000A000)        </span></div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 9191</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x0000C000)        </span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 9192</a></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x0000E000)        </span></div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83"> 9195</a></span><span class="preprocessor">#define  RCC_CFGR_RTCPRE                     ((uint32_t)0x001F0000)</span></div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 9196</a></span><span class="preprocessor">#define  RCC_CFGR_RTCPRE_0                   ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 9197</a></span><span class="preprocessor">#define  RCC_CFGR_RTCPRE_1                   ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb"> 9198</a></span><span class="preprocessor">#define  RCC_CFGR_RTCPRE_2                   ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 9199</a></span><span class="preprocessor">#define  RCC_CFGR_RTCPRE_3                   ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 9200</a></span><span class="preprocessor">#define  RCC_CFGR_RTCPRE_4                   ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"> 9201</span> </div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4"> 9203</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1                       ((uint32_t)0x00600000)</span></div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 9204</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1_0                     ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 9205</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1_1                     ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"> 9206</span> </div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412"> 9207</a></span><span class="preprocessor">#define  RCC_CFGR_I2SSRC                     ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09208" name="l09208"></a><span class="lineno"> 9208</span> </div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5"> 9209</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1PRE                    ((uint32_t)0x07000000)</span></div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 9210</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1PRE_0                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 9211</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1PRE_1                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 9212</a></span><span class="preprocessor">#define  RCC_CFGR_MCO1PRE_2                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"> 9213</span> </div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e"> 9214</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2PRE                    ((uint32_t)0x38000000)</span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 9215</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2PRE_0                  ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 9216</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2PRE_1                  ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 9217</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2PRE_2                  ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09218" name="l09218"></a><span class="lineno"> 9218</span> </div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244"> 9219</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2                       ((uint32_t)0xC0000000)</span></div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd"> 9220</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2_0                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a"> 9221</a></span><span class="preprocessor">#define  RCC_CFGR_MCO2_1                     ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"> 9222</span> </div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"> 9223</span><span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 9224</a></span><span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 9225</a></span><span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 9226</a></span><span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 9227</a></span><span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 9228</a></span><span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad338d8663c078cf3d73e4bfaa44da093"> 9229</a></span><span class="preprocessor">#define  RCC_CIR_PLLI2SRDYF                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33085822ed319bf2549742043e56f55f"> 9230</a></span><span class="preprocessor">#define  RCC_CIR_PLLSAIRDYF                  ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 9231</a></span><span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 9232</a></span><span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 9233</a></span><span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 9234</a></span><span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 9235</a></span><span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 9236</a></span><span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc"> 9237</a></span><span class="preprocessor">#define  RCC_CIR_PLLI2SRDYIE                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470"> 9238</a></span><span class="preprocessor">#define  RCC_CIR_PLLSAIRDYIE                 ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 9239</a></span><span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 9240</a></span><span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 9241</a></span><span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 9242</a></span><span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 9243</a></span><span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e79cc7236f5f76cb97c8012771e6bb"> 9244</a></span><span class="preprocessor">#define  RCC_CIR_PLLI2SRDYC                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425b11a624411ace33a1884128175f4f"> 9245</a></span><span class="preprocessor">#define  RCC_CIR_PLLSAIRDYC                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 9246</a></span><span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"> 9247</span> </div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"> 9248</span><span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e"> 9249</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOARST               ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97"> 9250</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOBRST               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef"> 9251</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOCRST               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337"> 9252</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIODRST               ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184"> 9253</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOERST               ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00b21dc4408295d374a4970ea5ae751"> 9254</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOFRST               ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50322b0db25b2204aa114c4c29847051"> 9255</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOGRST               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd"> 9256</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOHRST               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5180658a02a87b501ab3f250593905b"> 9257</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOIRST               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fbf13bedd2885311c00811bbfbf2fa"> 9258</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOJRST               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d8007c0dd310682062de13518751b"> 9259</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_GPIOKRST               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b"> 9260</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_CRCRST                 ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0"> 9261</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_DMA1RST                ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b"> 9262</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_DMA2RST                ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25aa9e4bf01883c7fbc224b925ee4fc7"> 9263</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_DMA2DRST               ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1dca7f08a971d2c3bf39a928c49586"> 9264</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_ETHMACRST              ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236682929d2641e851f175ab3aa1f520"> 9265</a></span><span class="preprocessor">#define  RCC_AHB1RSTR_OTGHRST                ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"> 9266</span> </div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"> 9267</span><span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae909f90338c129e116b7d49bebfb31c5"> 9268</a></span><span class="preprocessor">#define  RCC_AHB2RSTR_DCMIRST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6e7104329464a06beff679cc6988f8"> 9269</a></span><span class="preprocessor">#define  RCC_AHB2RSTR_CRYPRST                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76abe5748945ac7fdcb1b7803156e9d0"> 9270</a></span><span class="preprocessor">#define  RCC_AHB2RSTR_HASHRST                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"> 9271</span> <span class="comment">/* maintained for legacy purpose */</span></div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002b712908eb99e0292afe35687773e1"> 9272</a></span><span class="preprocessor">#define  RCC_AHB2RSTR_HSAHRST                RCC_AHB2RSTR_HASHRST</span></div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b"> 9273</a></span><span class="preprocessor">#define  RCC_AHB2RSTR_RNGRST                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a"> 9274</a></span><span class="preprocessor">#define  RCC_AHB2RSTR_OTGFSRST               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"> 9275</span> </div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"> 9276</span><span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"> 9277</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"> 9278</span><span class="preprocessor">#define  RCC_AHB3RSTR_FSMCRST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"> 9279</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"> 9280</span> </div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"> 9281</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09282" name="l09282"></a><span class="lineno"> 9282</span><span class="preprocessor">#define  RCC_AHB3RSTR_FMCRST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"> 9283</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"> 9284</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"> 9285</span><span class="preprocessor">#define  RCC_AHB3RSTR_QSPIRST               ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"> 9286</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"> 9287</span> </div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"> 9288</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 9289</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 9290</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 9291</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 9292</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 9293</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 9294</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067deb756dd4100c901c6b25229678e4"> 9295</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59f66b35bdc0953428eb8c345397a7f"> 9296</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 9297</a></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"> 9298</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"> 9299</span><span class="preprocessor">#define  RCC_APB1RSTR_LPTIM1RST              ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"> 9300</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 9301</a></span><span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 9302</a></span><span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 9303</a></span><span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"> 9304</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"> 9305</span><span class="preprocessor">#define  RCC_APB1RSTR_SPDIFRXRST             ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"> 9306</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 9307</a></span><span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 9308</a></span><span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 9309</a></span><span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 9310</a></span><span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 9311</a></span><span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 9312</a></span><span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f"> 9313</a></span><span class="preprocessor">#define  RCC_APB1RSTR_I2C3RST                ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"> 9314</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"> 9315</span><span class="preprocessor">#define  RCC_APB1RSTR_FMPI2C1RST             ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"> 9316</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242"> 9317</a></span><span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b5d7042e23d54c7ecfcef2fbedad6e"> 9318</a></span><span class="preprocessor">#define  RCC_APB1RSTR_CAN2RST                ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"> 9319</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"> 9320</span><span class="preprocessor">#define  RCC_APB1RSTR_CECRST                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"> 9321</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 9322</a></span><span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 9323</a></span><span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8082ea21d27919bf78784f4f5be8734"> 9324</a></span><span class="preprocessor">#define  RCC_APB1RSTR_UART7RST               ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6667dd4c4cd43641139966d6d455d71f"> 9325</a></span><span class="preprocessor">#define  RCC_APB1RSTR_UART8RST               ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"> 9326</span> </div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"> 9327</span><span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 9328</a></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca"> 9329</a></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST                ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 9330</a></span><span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178"> 9331</a></span><span class="preprocessor">#define  RCC_APB2RSTR_USART6RST              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00f377d5a72cf8c225084efc4733aad"> 9332</a></span><span class="preprocessor">#define  RCC_APB2RSTR_UART9RST               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5139ac4bea1985cd19c130061b89440b"> 9333</a></span><span class="preprocessor">#define  RCC_APB2RSTR_UART10RST              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 9334</a></span><span class="preprocessor">#define  RCC_APB2RSTR_ADCRST                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d"> 9335</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SDIORST                ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 9336</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08"> 9337</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SPI4RST                ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 9338</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af"> 9339</a></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42"> 9340</a></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM10RST               ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 9341</a></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe"> 9342</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SPI5RST                ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e554201b98c7594e5e59e93a6dff4b8"> 9343</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SPI6RST                ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395"> 9344</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SAI1RST                ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"> 9345</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"> 9346</span><span class="preprocessor">#define  RCC_APB2RSTR_SAI2RST                ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"> 9347</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3f9f5166053bfd3bd193ce9d97b4c8"> 9348</a></span><span class="preprocessor">#define  RCC_APB2RSTR_LTDCRST                ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09349" name="l09349"></a><span class="lineno"> 9349</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"> 9350</span><span class="preprocessor">#define  RCC_APB2RSTR_DSIRST                 ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"> 9351</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"> 9352</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"> 9353</span><span class="preprocessor">#define  RCC_APB2RSTR_DFSDM1RST              ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"> 9354</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"> 9355</span> </div>
<div class="line"><a id="l09356" name="l09356"></a><span class="lineno"> 9356</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"> 9357</span><span class="preprocessor">#define  RCC_APB2RSTR_DFSDM2RST              ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"> 9358</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"> 9359</span><span class="comment">/* Old definitions, maintained for legacy purpose */</span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f676c6c842fc9471d51a50584fbe91"> 9360</a></span><span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4149ae34073698300cc7f6cc11f68c0"> 9361</a></span><span class="preprocessor">#define  RCC_APB2RSTR_DFSDMRST               RCC_APB2RSTR_DFSDM1RST</span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"> 9362</span> </div>
<div class="line"><a id="l09363" name="l09363"></a><span class="lineno"> 9363</span><span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5"> 9364</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOAEN                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5"> 9365</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOBEN                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733"> 9366</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOCEN                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916"> 9367</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIODEN                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6"> 9368</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOEEN                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa8e0fbecedb4167a4d7ef51e2a48b5"> 9369</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOFEN                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5304e897036391c916ef82258919a08b"> 9370</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOGEN                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6"> 9371</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOHEN                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee44347a6a62429ee74753fe1dea5d7"> 9372</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOIEN                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41171e8e5a809e65856d4011c19f05c5"> 9373</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOJEN                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa96ed213c5662ddd36feb20480137979"> 9374</a></span><span class="preprocessor">#define  RCC_AHB1ENR_GPIOKEN                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83"> 9375</a></span><span class="preprocessor">#define  RCC_AHB1ENR_CRCEN                   ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233"> 9376</a></span><span class="preprocessor">#define  RCC_AHB1ENR_BKPSRAMEN               ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65"> 9377</a></span><span class="preprocessor">#define  RCC_AHB1ENR_CCMDATARAMEN            ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba"> 9378</a></span><span class="preprocessor">#define  RCC_AHB1ENR_DMA1EN                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d"> 9379</a></span><span class="preprocessor">#define  RCC_AHB1ENR_DMA2EN                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bef4fb42adb3343f4f22b298cb9b1fd"> 9380</a></span><span class="preprocessor">#define  RCC_AHB1ENR_DMA2DEN                 ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga507020c3c3945dfbf3d628ffa42afdba"> 9381</a></span><span class="preprocessor">#define  RCC_AHB1ENR_ETHMACEN                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001f617c29d950ee1aa91773331ae6f6"> 9382</a></span><span class="preprocessor">#define  RCC_AHB1ENR_ETHMACTXEN              ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8933482a90a769d0cdd332b170132b77"> 9383</a></span><span class="preprocessor">#define  RCC_AHB1ENR_ETHMACRXEN              ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf11a8d105bc59e4f509d91cbf05e0e"> 9384</a></span><span class="preprocessor">#define  RCC_AHB1ENR_ETHMACPTPEN             ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d15ea68876f7a42ee7350074b05f4"> 9385</a></span><span class="preprocessor">#define  RCC_AHB1ENR_OTGHSEN                 ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784be313f54862d3670723f2334fa51f"> 9386</a></span><span class="preprocessor">#define  RCC_AHB1ENR_OTGHSULPIEN             ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09387" name="l09387"></a><span class="lineno"> 9387</span> </div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"> 9388</span><span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe6b7edde44307072327fcae3c15c8d0"> 9389</a></span><span class="preprocessor">#define  RCC_AHB2ENR_DCMIEN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82cbf1146f6135045d8c22db44ff2c12"> 9390</a></span><span class="preprocessor">#define  RCC_AHB2ENR_CRYPEN                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09391" name="l09391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67062297a8451ac49f18b44c974b4492"> 9391</a></span><span class="preprocessor">#define  RCC_AHB2ENR_HASHEN                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09392" name="l09392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b"> 9392</a></span><span class="preprocessor">#define  RCC_AHB2ENR_RNGEN                   ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d"> 9393</a></span><span class="preprocessor">#define  RCC_AHB2ENR_OTGFSEN                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"> 9394</span> </div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"> 9395</span><span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"> 9396</span> </div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"> 9397</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"> 9398</span><span class="preprocessor">#define  RCC_AHB3ENR_FSMCEN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"> 9399</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"> 9400</span> </div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"> 9401</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"> 9402</span><span class="preprocessor">#define  RCC_AHB3ENR_FMCEN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"> 9403</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"> 9404</span> </div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"> 9405</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"> 9406</span><span class="preprocessor">#define  RCC_AHB3ENR_QSPIEN                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"> 9407</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"> 9408</span> </div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"> 9409</span><span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 9410</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 9411</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 9412</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 9413</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 9414</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 9415</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd88b56485ee4ee3e406b1d6c062081"> 9416</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM12EN                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a95079e68e7c76584ef0b3de371288a"> 9417</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM13EN                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 9418</a></span><span class="preprocessor">#define  RCC_APB1ENR_TIM14EN                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"> 9419</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"> 9420</span><span class="preprocessor">#define  RCC_APB1ENR_LPTIM1EN                ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"> 9421</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 9422</a></span><span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 9423</a></span><span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 9424</a></span><span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"> 9425</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"> 9426</span><span class="preprocessor">#define  RCC_APB1ENR_SPDIFRXEN               ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"> 9427</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 9428</a></span><span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 9429</a></span><span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 9430</a></span><span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 9431</a></span><span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 9432</a></span><span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 9433</a></span><span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7"> 9434</a></span><span class="preprocessor">#define  RCC_APB1ENR_I2C3EN                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"> 9435</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"> 9436</span><span class="preprocessor">#define  RCC_APB1ENR_FMPI2C1EN               ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"> 9437</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29"> 9438</a></span><span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64f792b7a3401cff4d95e31d3867422"> 9439</a></span><span class="preprocessor">#define  RCC_APB1ENR_CAN2EN                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"> 9440</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"> 9441</span><span class="preprocessor">#define  RCC_APB1ENR_CECEN                   ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"> 9442</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 9443</a></span><span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 9444</a></span><span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7a022fda0cc030a4450f16243711eb"> 9445</a></span><span class="preprocessor">#define  RCC_APB1ENR_UART7EN                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2f21176461a0d7c96fc6d80bee4b02"> 9446</a></span><span class="preprocessor">#define  RCC_APB1ENR_UART8EN                 ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"> 9447</span> </div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"> 9448</span><span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 9449</a></span><span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292"> 9450</a></span><span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 9451</a></span><span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459"> 9452</a></span><span class="preprocessor">#define  RCC_APB2ENR_USART6EN                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88352a6dfa264d459f5037e2083e4ea1"> 9453</a></span><span class="preprocessor">#define  RCC_APB2ENR_UART9EN                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4b1fb39b779dcd6ee6590e7637adf16"> 9454</a></span><span class="preprocessor">#define  RCC_APB2ENR_UART10EN                ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 9455</a></span><span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445"> 9456</a></span><span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a"> 9457</a></span><span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                  ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8"> 9458</a></span><span class="preprocessor">#define  RCC_APB2ENR_SDIOEN                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 9459</a></span><span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16"> 9460</a></span><span class="preprocessor">#define  RCC_APB2ENR_SPI4EN                  ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 9461</a></span><span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac685212159f74963ecf386e5e41417a1"> 9462</a></span><span class="preprocessor">#define  RCC_APB2ENR_EXTIEN                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065"> 9463</a></span><span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055"> 9464</a></span><span class="preprocessor">#define  RCC_APB2ENR_TIM10EN                 ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 9465</a></span><span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea"> 9466</a></span><span class="preprocessor">#define  RCC_APB2ENR_SPI5EN                  ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a69871fe2c246de87d6330085f8fb2"> 9467</a></span><span class="preprocessor">#define  RCC_APB2ENR_SPI6EN                  ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9"> 9468</a></span><span class="preprocessor">#define  RCC_APB2ENR_SAI1EN                  ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"> 9469</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"> 9470</span><span class="preprocessor">#define  RCC_APB2ENR_SAI2EN                  ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"> 9471</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355bd72d57bef878611abbd68c5e2fa8"> 9472</a></span><span class="preprocessor">#define  RCC_APB2ENR_LTDCEN                  ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"> 9473</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"> 9474</span><span class="preprocessor">#define  RCC_APB2ENR_DSIEN                   ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"> 9475</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"> 9476</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"> 9477</span><span class="preprocessor">#define  RCC_APB2ENR_DFSDM1EN                ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"> 9478</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"> 9479</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"> 9480</span><span class="preprocessor">#define  RCC_APB2ENR_DFSDM2EN                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"> 9481</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"> 9482</span><span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb"> 9483</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOALPEN             ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545"> 9484</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOBLPEN             ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1"> 9485</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOCLPEN             ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470"> 9486</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIODLPEN             ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c"> 9487</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOELPEN             ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50c0506b1014d89224933c6c42e6f"> 9488</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOFLPEN             ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc004ecb0a2950100a062cda47586f"> 9489</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOGLPEN             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9"> 9490</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOHLPEN             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d927cfb1d110133bd64989b216a375"> 9491</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOILPEN             ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74296df157ab63437fbfd22c391e93f"> 9492</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOJLPEN             ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdc0a0df366953541eb273a2abddf80"> 9493</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_GPIOKLPEN             ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052"> 9494</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_CRCLPEN               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796"> 9495</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_FLITFLPEN             ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c"> 9496</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_SRAM1LPEN             ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7a4c822fa3073035a04487c4cca320"> 9497</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_SRAM2LPEN             ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4"> 9498</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_BKPSRAMLPEN           ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee817715d402e9c41037a29e99e916c"> 9499</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_SRAM3LPEN             ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77"> 9500</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_DMA1LPEN              ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207"> 9501</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_DMA2LPEN              ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eaf334d499a56654b4471dedcf07ab2"> 9502</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_DMA2DLPEN             ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421fd0aec3671e054ef18cd290bc164e"> 9503</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACLPEN            ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09935984b92821f18c3e00f7e4fbeb62"> 9504</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACTXLPEN          ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dc3cec4693215c0db36dcfd8a55ee8"> 9505</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACRXLPEN          ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04c4dfda05aebb5efe66518a28e29de"> 9506</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACPTPLPEN         ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934a7c19bd6f6b34941058c5c3552b91"> 9507</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSLPEN             ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9567cabb8058c53bae64ed4b77c05dd"> 9508</a></span><span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSULPILPEN         ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"> 9509</span> </div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"> 9510</span><span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ec4f41dcfdedeedef75a64ec65863a"> 9511</a></span><span class="preprocessor">#define  RCC_AHB2LPENR_DCMILPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a5b2e07710be6b18bcf11b817a396d"> 9512</a></span><span class="preprocessor">#define  RCC_AHB2LPENR_CRYPLPEN              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7959241184aefcd08cf78763b38a113"> 9513</a></span><span class="preprocessor">#define  RCC_AHB2LPENR_HASHLPEN              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864"> 9514</a></span><span class="preprocessor">#define  RCC_AHB2LPENR_RNGLPEN               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3"> 9515</a></span><span class="preprocessor">#define  RCC_AHB2LPENR_OTGFSLPEN             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"> 9516</span> </div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"> 9517</span><span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"> 9518</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"> 9519</span><span class="preprocessor">#define  RCC_AHB3LPENR_FSMCLPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"> 9520</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"> 9521</span> </div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"> 9522</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"> 9523</span><span class="preprocessor">#define  RCC_AHB3LPENR_FMCLPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"> 9524</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx  || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"> 9525</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"> 9526</span><span class="preprocessor">#define  RCC_AHB3LPENR_QSPILPEN             ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"> 9527</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F469_479xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"> 9528</span> </div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"> 9529</span><span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 9530</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM2LPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 9531</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM3LPEN              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 9532</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM4LPEN              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 9533</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89"> 9534</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f"> 9535</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM7LPEN              ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b47fde44967a5a600a042398a9cf3c6"> 9536</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM12LPEN             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9897d5f0033623a05997ca222d3a132b"> 9537</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM13LPEN             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd1af8912fedadb9edead5b31167a310"> 9538</a></span><span class="preprocessor">#define  RCC_APB1LPENR_TIM14LPEN             ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"> 9539</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"> 9540</span><span class="preprocessor">#define  RCC_APB1LPENR_LPTIM1LPEN            ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"> 9541</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 9542</a></span><span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 9543</a></span><span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472"> 9544</a></span><span class="preprocessor">#define  RCC_APB1LPENR_SPI3LPEN              ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"> 9545</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"> 9546</span><span class="preprocessor">#define  RCC_APB1LPENR_SPDIFRXLPEN           ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"> 9547</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671"> 9548</a></span><span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052"> 9549</a></span><span class="preprocessor">#define  RCC_APB1LPENR_USART3LPEN            ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 9550</a></span><span class="preprocessor">#define  RCC_APB1LPENR_UART4LPEN             ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 9551</a></span><span class="preprocessor">#define  RCC_APB1LPENR_UART5LPEN             ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 9552</a></span><span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637"> 9553</a></span><span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09554" name="l09554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9"> 9554</a></span><span class="preprocessor">#define  RCC_APB1LPENR_I2C3LPEN              ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09555" name="l09555"></a><span class="lineno"> 9555</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"> 9556</span><span class="preprocessor">#define  RCC_APB1LPENR_FMPI2C1LPEN           ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"> 9557</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb93b42a94b988f4a03bed9ea78b4519"> 9558</a></span><span class="preprocessor">#define  RCC_APB1LPENR_CAN1LPEN              ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167ad9fc43674d6993a9550ac3b6e70f"> 9559</a></span><span class="preprocessor">#define  RCC_APB1LPENR_CAN2LPEN              ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"> 9560</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"> 9561</span><span class="preprocessor">#define  RCC_APB1LPENR_CECLPEN               ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"> 9562</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4"> 9563</a></span><span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4"> 9564</a></span><span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga880ef558dbbf424fb90c409b04c48226"> 9565</a></span><span class="preprocessor">#define  RCC_APB1LPENR_UART7LPEN             ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97752f7c9da5bfb81da7f1724b5e3192"> 9566</a></span><span class="preprocessor">#define  RCC_APB1LPENR_UART8LPEN             ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"> 9567</span> </div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"> 9568</span><span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd"> 9569</a></span><span class="preprocessor">#define  RCC_APB2LPENR_TIM1LPEN              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1"> 9570</a></span><span class="preprocessor">#define  RCC_APB2LPENR_TIM8LPEN              ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98"> 9571</a></span><span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09572" name="l09572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d"> 9572</a></span><span class="preprocessor">#define  RCC_APB2LPENR_USART6LPEN            ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb332eb70df924a4b08b2906f2b15b08"> 9573</a></span><span class="preprocessor">#define  RCC_APB2LPENR_UART9LPEN             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca146ae12f743f169f8ceb37266bf43"> 9574</a></span><span class="preprocessor">#define  RCC_APB2LPENR_UART10LPEN            ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab"> 9575</a></span><span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac216d0b83590cd7db06aa3dd9118a9bf"> 9576</a></span><span class="preprocessor">#define  RCC_APB2LPENR_ADC2PEN               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127"> 9577</a></span><span class="preprocessor">#define  RCC_APB2LPENR_ADC3LPEN              ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc"> 9578</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SDIOLPEN              ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 9579</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13"> 9580</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SPI4LPEN              ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 9581</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 9582</a></span><span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 9583</a></span><span class="preprocessor">#define  RCC_APB2LPENR_TIM10LPEN             ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 9584</a></span><span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c"> 9585</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SPI5LPEN              ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff3ef243e422da69d9ab80e6c646da4"> 9586</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SPI6LPEN              ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd"> 9587</a></span><span class="preprocessor">#define  RCC_APB2LPENR_SAI1LPEN              ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"> 9588</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"> 9589</span><span class="preprocessor">#define  RCC_APB2LPENR_SAI2LPEN              ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"> 9590</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ec8b19c763bcab7af4e56cc5875799"> 9591</a></span><span class="preprocessor">#define  RCC_APB2LPENR_LTDCLPEN              ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"> 9592</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"> 9593</span><span class="preprocessor">#define  RCC_APB2LPENR_DSILPEN               ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"> 9594</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"> 9595</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"> 9596</span><span class="preprocessor">#define  RCC_APB2LPENR_DFSDM1LPEN            ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"> 9597</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"> 9598</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"> 9599</span><span class="preprocessor">#define  RCC_APB2LPENR_DFSDM2LPEN            ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"> 9600</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"> 9601</span> </div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"> 9602</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 9603</a></span><span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 9604</a></span><span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 9605</a></span><span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583"> 9606</a></span><span class="preprocessor">#define  RCC_BDCR_LSEMOD                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"> 9607</span> </div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 9608</a></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL                    ((uint32_t)0x00000300)</span></div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 9609</a></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                  ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 9610</a></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                  ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"> 9611</span> </div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 9612</a></span><span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 9613</a></span><span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"> 9614</span> </div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"> 9615</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 9616</a></span><span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 9617</a></span><span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09618" name="l09618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 9618</a></span><span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39"> 9619</a></span><span class="preprocessor">#define  RCC_CSR_BORRSTF                     ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf600bc53fc80265347f6c76c6b8b728a"> 9620</a></span><span class="preprocessor">#define  RCC_CSR_PADRSTF                     ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 9621</a></span><span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09622" name="l09622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 9622</a></span><span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1507e79ffc475547f2a9c9238965b57f"> 9623</a></span><span class="preprocessor">#define  RCC_CSR_WDGRSTF                     ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 9624</a></span><span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 9625</a></span><span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"> 9626</span> </div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"> 9627</span><span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c"> 9628</a></span><span class="preprocessor">#define  RCC_SSCGR_MODPER                    ((uint32_t)0x00001FFF)</span></div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806"> 9629</a></span><span class="preprocessor">#define  RCC_SSCGR_INCSTEP                   ((uint32_t)0x0FFFE000)</span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687"> 9630</a></span><span class="preprocessor">#define  RCC_SSCGR_SPREADSEL                 ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0"> 9631</a></span><span class="preprocessor">#define  RCC_SSCGR_SSCGEN                    ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"> 9632</span> </div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"> 9633</span><span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64eb00ab54985afe99fa12a467fb58e0"> 9634</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM              ((uint32_t)0x0000003F)</span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cae111b7f76a18c4d5fdd204f25290"> 9635</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_0            ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d9343c5adc189599178877e0a5b64c"> 9636</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_1            ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6edd4557f941a4789359954eb628ca92"> 9637</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_2            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3063daafd0c680d2da46e10d59ce832"> 9638</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_3            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2970e64070393efae06ebb7b7b0e44"> 9639</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_4            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92318270d153b4be34b3c762d82bd19"> 9640</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_5            ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"> 9641</span> </div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef"> 9642</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN              ((uint32_t)0x00007FC0)</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d"> 9643</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_0            ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eec842a298febfaadd7b5f79898b00"> 9644</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_1            ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be70f723d8e89b4566a9438a671f49"> 9645</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_2            ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63743438e947f632c0757a6daf2838af"> 9646</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_3            ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f94003cdc00380b298b54c485ca743"> 9647</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_4            ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c368d0e6199b212e7c185663dd2aa8"> 9648</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_5            ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf"> 9649</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_6            ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b"> 9650</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_7            ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a"> 9651</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_8            ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"> 9652</span> </div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"> 9653</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"> 9654</span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SSRC            ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"> 9655</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"> 9656</span> </div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"> 9657</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"> 9658</span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SP              ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"> 9659</span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SP_0            ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"> 9660</span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SP_1            ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"> 9661</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"> 9662</span> </div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3d21c4f7d5bef1eff3f7e8184c5a78"> 9663</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ              ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00e8e8971e8964f0de6326323501b43"> 9664</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_0            ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f7d35f943eefa64c93aaea53c129ca"> 9665</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_1            ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a682cfa9545f071364f21be0b58f87"> 9666</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_2            ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9296ea9a977caf0d794104a7e79dc376"> 9667</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_3            ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"> 9668</span> </div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50"> 9669</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR              ((uint32_t)0x70000000)</span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12"> 9670</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_0            ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86"> 9671</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_1            ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846"> 9672</a></span><span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_2            ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09673" name="l09673"></a><span class="lineno"> 9673</span> </div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"> 9674</span><span class="comment">/********************  Bit definition for RCC_PLLSAICFGR register  ************/</span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"> 9675</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"> 9676</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM              ((uint32_t)0x0000003F)</span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"> 9677</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_0            ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"> 9678</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_1            ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"> 9679</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_2            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"> 9680</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_3            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"> 9681</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_4            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09682" name="l09682"></a><span class="lineno"> 9682</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_5            ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"> 9683</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"> 9684</span> </div>
<div class="line"><a id="l09685" name="l09685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4"> 9685</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN              ((uint32_t)0x00007FC0)</span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5c1d110c1d2fde7ccd85624fb3a136"> 9686</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_0            ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa688a5654a7b9cb2701bf1ff9bb20b9f"> 9687</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_1            ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2ca33b66272b488ae3f1343cbeb157"> 9688</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_2            ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd473398038240a0ca595036dd802f4"> 9689</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_3            ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f01cb1643b967ccea0c4bdfee8a5d2"> 9690</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_4            ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842f52bbfa627ccdfdb2a8f84ca00384"> 9691</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_5            ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5e107420b55cb461ac7010909c4c8b"> 9692</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_6            ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09693" name="l09693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166ced33a990038256b643c0054b118b"> 9693</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_7            ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd342d1148729a6519b7e10823adaa4d"> 9694</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_8            ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"> 9695</span> </div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"> 9696</span><span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469_479xx)  </span></div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"> 9697</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP              ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"> 9698</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP_0            ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"> 9699</span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP_1            ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"> 9700</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"> 9701</span> </div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155627f8db4927361e1a1e6046b409dc"> 9702</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ              ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5043268b4da44b49fad35b7f94c811d"> 9703</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_0            ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a88a20d3ff2d9eedad0f880e84fdb72"> 9704</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_1            ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2faa0ef57b6622fc9f0171b13a51bfc"> 9705</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_2            ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf449fd540823d6bc2b04ba85438f4974"> 9706</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_3            ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"> 9707</span> </div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe89c42110c8e2deca3268b7a4d9af1"> 9708</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR              ((uint32_t)0x70000000)</span></div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6aa6c88568cdf3203e7582829b99e3"> 9709</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_0            ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4474d725d50cc4c62e1e684d87384de"> 9710</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_1            ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e0fda8dc6c340dc993417a24006bc6"> 9711</a></span><span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_2            ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"> 9712</span> </div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"> 9713</span><span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18080f9f063307e69574aa540d77c4c1"> 9714</a></span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVQ              ((uint32_t)0x0000001F)</span></div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881b528af3124735a1f78fad18b27f0f"> 9715</a></span><span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVQ              ((uint32_t)0x00001F00)</span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1847e94395a45ce60745fd743a03a7d3"> 9716</a></span><span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVR              ((uint32_t)0x00030000)</span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"> 9717</span> </div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"> 9718</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"> 9719</span><span class="preprocessor">#define  RCC_DCKCFGR_CKDFSDM1SEL             ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"> 9720</span><span class="preprocessor">#define  RCC_DCKCFGR_CKDFSDM1ASEL            ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"> 9721</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"> 9722</span> </div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"> 9723</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"> 9724</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR              ((uint32_t)0x0000001F)</span></div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"> 9725</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_0            ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"> 9726</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_1            ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"> 9727</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_2            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"> 9728</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_3            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"> 9729</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_4            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09730" name="l09730"></a><span class="lineno"> 9730</span> </div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"> 9731</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR                 ((uint32_t)0x00001F00)</span></div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"> 9732</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_0               ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"> 9733</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_1               ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"> 9734</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_2               ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"> 9735</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_3               ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"> 9736</span><span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_4               ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"> 9737</span><span class="preprocessor">#define  RCC_DCKCFGR_CKDFSDM2ASEL            ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"> 9738</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"> 9739</span> </div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a161d956bb71f8bba6aba7deb168b7"> 9740</a></span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC                ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l09741" name="l09741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d8c90672d1d61ecaf1459b515f141f"> 9741</a></span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC_0              ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dd37fcf162cd5b9759fc1889fd7e92"> 9742</a></span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC_1              ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09743" name="l09743"></a><span class="lineno"> 9743</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"> 9744</span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1SRC                 ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"> 9745</span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1SRC_0               ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"> 9746</span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1SRC_1               ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"> 9747</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"> 9748</span> </div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9ec8ec157168395df6b770775ead86"> 9749</a></span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC                ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52027f4e12bb06bc7c75a84fc6e4c410"> 9750</a></span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC_0              ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf438684bbeb0c6bdcfc2bd5a7b6663"> 9751</a></span><span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC_1              ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"> 9752</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"> 9753</span><span class="preprocessor">#define  RCC_DCKCFGR_SAI2SRC                 ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"> 9754</span><span class="preprocessor">#define  RCC_DCKCFGR_SAI2SRC_0               ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"> 9755</span><span class="preprocessor">#define  RCC_DCKCFGR_SAI2SRC_1               ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"> 9756</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"> 9757</span> </div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cc4107f023df9a3168daf04ba1c2da"> 9758</a></span><span class="preprocessor">#define  RCC_DCKCFGR_TIMPRE                  ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"> 9759</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"> 9760</span><span class="preprocessor">#define  RCC_DCKCFGR_CK48MSEL                ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"> 9761</span><span class="preprocessor">#define  RCC_DCKCFGR_SDIOSEL                 ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"> 9762</span><span class="preprocessor">#define  RCC_DCKCFGR_DSISEL                  ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"> 9763</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"> 9764</span> </div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"> 9765</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"> 9766</span><span class="preprocessor">#define  RCC_DCKCFGR_I2S1SRC                 ((uint32_t)0x06000000)</span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"> 9767</span><span class="preprocessor">#define  RCC_DCKCFGR_I2S1SRC_0               ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"> 9768</span><span class="preprocessor">#define  RCC_DCKCFGR_I2S1SRC_1               ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"> 9769</span><span class="preprocessor">#define  RCC_DCKCFGR_I2S2SRC                 ((uint32_t)0x18000000)</span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"> 9770</span><span class="preprocessor">#define  RCC_DCKCFGR_I2S2SRC_0               ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"> 9771</span><span class="preprocessor">#define  RCC_DCKCFGR_I2S2SRC_1               ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"> 9772</span> </div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"> 9773</span><span class="comment">/********************  Bit definition for RCC_CKGATENR register  ***************/</span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"> 9774</span><span class="preprocessor">#define  RCC_CKGATENR_AHB2APB1_CKEN          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"> 9775</span><span class="preprocessor">#define  RCC_CKGATENR_AHB2APB2_CKEN          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"> 9776</span><span class="preprocessor">#define  RCC_CKGATENR_CM4DBG_CKEN            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"> 9777</span><span class="preprocessor">#define  RCC_CKGATENR_SPARE_CKEN             ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"> 9778</span><span class="preprocessor">#define  RCC_CKGATENR_SRAM_CKEN              ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"> 9779</span><span class="preprocessor">#define  RCC_CKGATENR_FLITF_CKEN             ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"> 9780</span><span class="preprocessor">#define  RCC_CKGATENR_RCC_CKEN               ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"> 9781</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"> 9782</span><span class="preprocessor">#define  RCC_CKGATENR_RCC_EVTCTL             ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"> 9783</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"> 9784</span> </div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"> 9785</span><span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  ***************/</span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"> 9786</span><span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL             ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"> 9787</span><span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_0           ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09788" name="l09788"></a><span class="lineno"> 9788</span><span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_1           ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09789" name="l09789"></a><span class="lineno"> 9789</span><span class="preprocessor">#define  RCC_DCKCFGR2_CECSEL                 ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"> 9790</span><span class="preprocessor">#define  RCC_DCKCFGR2_CK48MSEL               ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"> 9791</span><span class="preprocessor">#define  RCC_DCKCFGR2_SDIOSEL                ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"> 9792</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"> 9793</span><span class="preprocessor">#define  RCC_DCKCFGR2_SPDIFRXSEL             ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"> 9794</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"> 9795</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"> 9796</span><span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL              ((uint32_t)0xC0000000)</span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"> 9797</span><span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_0            ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"> 9798</span><span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_1            ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"> 9799</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"> 9800</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"> 9801</span> </div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"> 9802</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"> 9803</span><span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC                  ((uint32_t)0x06000000)</span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"> 9804</span><span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC_0                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"> 9805</span><span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC_1                ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"> 9806</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"> 9807</span> </div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"> 9808</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l09809" name="l09809"></a><span class="lineno"> 9809</span><span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  **************/</span></div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"> 9810</span><span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL             ((uint32_t)0x00C00000)</span></div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"> 9811</span><span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_0           ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"> 9812</span><span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_1           ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"> 9813</span><span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL              ((uint32_t)0xC0000000)</span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"> 9814</span><span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_0            ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"> 9815</span><span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_1            ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"> 9816</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"> 9817</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"> 9818</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"> 9819</span><span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"> 9820</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"> 9821</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09822" name="l09822"></a><span class="lineno"> 9822</span><span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 9823</a></span><span class="preprocessor">#define RNG_CR_RNGEN                         ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09824" name="l09824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 9824</a></span><span class="preprocessor">#define RNG_CR_IE                            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"> 9825</span> </div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"> 9826</span><span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a id="l09827" name="l09827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 9827</a></span><span class="preprocessor">#define RNG_SR_DRDY                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 9828</a></span><span class="preprocessor">#define RNG_SR_CECS                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09829" name="l09829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2"> 9829</a></span><span class="preprocessor">#define RNG_SR_SECS                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 9830</a></span><span class="preprocessor">#define RNG_SR_CEIS                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 9831</a></span><span class="preprocessor">#define RNG_SR_SEIS                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"> 9832</span> </div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"> 9833</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"> 9834</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"> 9835</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"> 9836</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"> 9837</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"> 9838</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 9839</a></span><span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 9840</a></span><span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 9841</a></span><span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 9842</a></span><span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09843" name="l09843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 9843</a></span><span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a id="l09844" name="l09844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 9844</a></span><span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09845" name="l09845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 9845</a></span><span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09846" name="l09846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 9846</a></span><span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09847" name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 9847</a></span><span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 9848</a></span><span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 9849</a></span><span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 9850</a></span><span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 9851</a></span><span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 9852</a></span><span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l09853" name="l09853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 9853</a></span><span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09854" name="l09854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 9854</a></span><span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09855" name="l09855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 9855</a></span><span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09856" name="l09856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 9856</a></span><span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 9857</a></span><span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 9858</a></span><span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 9859</a></span><span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 9860</a></span><span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 9861</a></span><span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 9862</a></span><span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09863" name="l09863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 9863</a></span><span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09864" name="l09864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 9864</a></span><span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09865" name="l09865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 9865</a></span><span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09866" name="l09866"></a><span class="lineno"> 9866</span> </div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"> 9867</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 9868</a></span><span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span></div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 9869</a></span><span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 9870</a></span><span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 9871</a></span><span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 9872</a></span><span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09873" name="l09873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 9873</a></span><span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a id="l09874" name="l09874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 9874</a></span><span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09875" name="l09875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 9875</a></span><span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09876" name="l09876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 9876</a></span><span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 9877</a></span><span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 9878</a></span><span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 9879</a></span><span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09880" name="l09880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 9880</a></span><span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 9881</a></span><span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 9882</a></span><span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09883" name="l09883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 9883</a></span><span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 9884</a></span><span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 9885</a></span><span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09886" name="l09886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 9886</a></span><span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 9887</a></span><span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 9888</a></span><span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 9889</a></span><span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 9890</a></span><span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09891" name="l09891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 9891</a></span><span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 9892</a></span><span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 9893</a></span><span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 9894</a></span><span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 9895</a></span><span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"> 9896</span> </div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"> 9897</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 9898</a></span><span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 9899</a></span><span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span></div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 9900</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 9901</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 9902</a></span><span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 9903</a></span><span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 9904</a></span><span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 9905</a></span><span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 9906</a></span><span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 9907</a></span><span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09908" name="l09908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 9908</a></span><span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 9909</a></span><span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 9910</a></span><span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09911" name="l09911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 9911</a></span><span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 9912</a></span><span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 9913</a></span><span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 9914</a></span><span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09915" name="l09915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba"> 9915</a></span><span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09916" name="l09916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 9916</a></span><span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09917" name="l09917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 9917</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09918" name="l09918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 9918</a></span><span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09919" name="l09919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 9919</a></span><span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09920" name="l09920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 9920</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007)</span></div>
<div class="line"><a id="l09921" name="l09921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 9921</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09922" name="l09922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 9922</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09923" name="l09923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 9923</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09924" name="l09924"></a><span class="lineno"> 9924</span> </div>
<div class="line"><a id="l09925" name="l09925"></a><span class="lineno"> 9925</span><span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a id="l09926" name="l09926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 9926</a></span><span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09927" name="l09927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 9927</a></span><span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09928" name="l09928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 9928</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09929" name="l09929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 9929</a></span><span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09930" name="l09930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 9930</a></span><span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09931" name="l09931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 9931</a></span><span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09932" name="l09932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 9932</a></span><span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09933" name="l09933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 9933</a></span><span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09934" name="l09934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 9934</a></span><span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09935" name="l09935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 9935</a></span><span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09936" name="l09936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 9936</a></span><span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09937" name="l09937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 9937</a></span><span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09938" name="l09938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 9938</a></span><span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09939" name="l09939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 9939</a></span><span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09940" name="l09940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 9940</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09941" name="l09941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 9941</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09942" name="l09942"></a><span class="lineno"> 9942</span> </div>
<div class="line"><a id="l09943" name="l09943"></a><span class="lineno"> 9943</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l09944" name="l09944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 9944</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span></div>
<div class="line"><a id="l09945" name="l09945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 9945</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00001FFF)</span></div>
<div class="line"><a id="l09946" name="l09946"></a><span class="lineno"> 9946</span> </div>
<div class="line"><a id="l09947" name="l09947"></a><span class="lineno"> 9947</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l09948" name="l09948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 9948</a></span><span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a id="l09949" name="l09949"></a><span class="lineno"> 9949</span> </div>
<div class="line"><a id="l09950" name="l09950"></a><span class="lineno"> 9950</span><span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div>
<div class="line"><a id="l09951" name="l09951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0"> 9951</a></span><span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09952" name="l09952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d"> 9952</a></span><span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001F)</span></div>
<div class="line"><a id="l09953" name="l09953"></a><span class="lineno"> 9953</span> </div>
<div class="line"><a id="l09954" name="l09954"></a><span class="lineno"> 9954</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l09955" name="l09955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 9955</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09956" name="l09956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 9956</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09957" name="l09957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 9957</a></span><span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span></div>
<div class="line"><a id="l09958" name="l09958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 9958</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l09959" name="l09959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 9959</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l09960" name="l09960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 9960</a></span><span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l09961" name="l09961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 9961</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l09962" name="l09962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 9962</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l09963" name="l09963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 9963</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l09964" name="l09964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 9964</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l09965" name="l09965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 9965</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l09966" name="l09966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 9966</a></span><span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l09967" name="l09967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 9967</a></span><span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l09968" name="l09968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 9968</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l09969" name="l09969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 9969</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l09970" name="l09970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 9970</a></span><span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span></div>
<div class="line"><a id="l09971" name="l09971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 9971</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l09972" name="l09972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 9972</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l09973" name="l09973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 9973</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l09974" name="l09974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 9974</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l09975" name="l09975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 9975</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l09976" name="l09976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 9976</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span></div>
<div class="line"><a id="l09977" name="l09977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 9977</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l09978" name="l09978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 9978</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l09979" name="l09979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 9979</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l09980" name="l09980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 9980</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l09981" name="l09981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 9981</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l09982" name="l09982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 9982</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l09983" name="l09983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 9983</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l09984" name="l09984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 9984</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l09985" name="l09985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 9985</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l09986" name="l09986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 9986</a></span><span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span></div>
<div class="line"><a id="l09987" name="l09987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 9987</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l09988" name="l09988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 9988</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l09989" name="l09989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 9989</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l09990" name="l09990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 9990</a></span><span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l09991" name="l09991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 9991</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l09992" name="l09992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 9992</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l09993" name="l09993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 9993</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l09994" name="l09994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 9994</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l09995" name="l09995"></a><span class="lineno"> 9995</span> </div>
<div class="line"><a id="l09996" name="l09996"></a><span class="lineno"> 9996</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l09997" name="l09997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 9997</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l09998" name="l09998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 9998</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a id="l09999" name="l09999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 9999</a></span><span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000)</span></div>
<div class="line"><a id="l10000" name="l10000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">10000</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a id="l10001" name="l10001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">10001</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a id="l10002" name="l10002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">10002</a></span><span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l10003" name="l10003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">10003</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l10004" name="l10004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">10004</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l10005" name="l10005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">10005</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l10006" name="l10006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">10006</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l10007" name="l10007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">10007</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l10008" name="l10008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">10008</a></span><span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l10009" name="l10009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">10009</a></span><span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l10010" name="l10010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">10010</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l10011" name="l10011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">10011</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l10012" name="l10012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">10012</a></span><span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000)</span></div>
<div class="line"><a id="l10013" name="l10013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">10013</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l10014" name="l10014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">10014</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l10015" name="l10015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">10015</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l10016" name="l10016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">10016</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l10017" name="l10017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">10017</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l10018" name="l10018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">10018</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000)</span></div>
<div class="line"><a id="l10019" name="l10019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">10019</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l10020" name="l10020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">10020</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l10021" name="l10021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">10021</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l10022" name="l10022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">10022</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l10023" name="l10023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">10023</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l10024" name="l10024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">10024</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l10025" name="l10025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">10025</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l10026" name="l10026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">10026</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l10027" name="l10027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">10027</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l10028" name="l10028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">10028</a></span><span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070)</span></div>
<div class="line"><a id="l10029" name="l10029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">10029</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l10030" name="l10030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">10030</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l10031" name="l10031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">10031</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l10032" name="l10032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">10032</a></span><span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l10033" name="l10033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">10033</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l10034" name="l10034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">10034</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l10035" name="l10035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">10035</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l10036" name="l10036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">10036</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l10037" name="l10037"></a><span class="lineno">10037</span> </div>
<div class="line"><a id="l10038" name="l10038"></a><span class="lineno">10038</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l10039" name="l10039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">10039</a></span><span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span></div>
<div class="line"><a id="l10040" name="l10040"></a><span class="lineno">10040</span> </div>
<div class="line"><a id="l10041" name="l10041"></a><span class="lineno">10041</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l10042" name="l10042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">10042</a></span><span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a id="l10043" name="l10043"></a><span class="lineno">10043</span> </div>
<div class="line"><a id="l10044" name="l10044"></a><span class="lineno">10044</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l10045" name="l10045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">10045</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a id="l10046" name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">10046</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span></div>
<div class="line"><a id="l10047" name="l10047"></a><span class="lineno">10047</span> </div>
<div class="line"><a id="l10048" name="l10048"></a><span class="lineno">10048</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l10049" name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">10049</a></span><span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l10050" name="l10050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">10050</a></span><span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span></div>
<div class="line"><a id="l10051" name="l10051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">10051</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span></div>
<div class="line"><a id="l10052" name="l10052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">10052</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l10053" name="l10053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">10053</a></span><span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span></div>
<div class="line"><a id="l10054" name="l10054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">10054</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l10055" name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">10055</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l10056" name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">10056</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l10057" name="l10057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">10057</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span></div>
<div class="line"><a id="l10058" name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">10058</a></span><span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span></div>
<div class="line"><a id="l10059" name="l10059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">10059</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l10060" name="l10060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">10060</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l10061" name="l10061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">10061</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l10062" name="l10062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">10062</a></span><span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l10063" name="l10063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">10063</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l10064" name="l10064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">10064</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l10065" name="l10065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">10065</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l10066" name="l10066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">10066</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l10067" name="l10067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">10067</a></span><span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span></div>
<div class="line"><a id="l10068" name="l10068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">10068</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l10069" name="l10069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">10069</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l10070" name="l10070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">10070</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l10071" name="l10071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">10071</a></span><span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l10072" name="l10072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">10072</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l10073" name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">10073</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l10074" name="l10074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">10074</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l10075" name="l10075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">10075</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l10076" name="l10076"></a><span class="lineno">10076</span> </div>
<div class="line"><a id="l10077" name="l10077"></a><span class="lineno">10077</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l10078" name="l10078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">10078</a></span><span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span></div>
<div class="line"><a id="l10079" name="l10079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">10079</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l10080" name="l10080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">10080</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l10081" name="l10081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">10081</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l10082" name="l10082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">10082</a></span><span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l10083" name="l10083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">10083</a></span><span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span></div>
<div class="line"><a id="l10084" name="l10084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">10084</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l10085" name="l10085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">10085</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l10086" name="l10086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">10086</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l10087" name="l10087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">10087</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l10088" name="l10088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">10088</a></span><span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span></div>
<div class="line"><a id="l10089" name="l10089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">10089</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l10090" name="l10090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">10090</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l10091" name="l10091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">10091</a></span><span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span></div>
<div class="line"><a id="l10092" name="l10092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">10092</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l10093" name="l10093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">10093</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l10094" name="l10094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">10094</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l10095" name="l10095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">10095</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l10096" name="l10096"></a><span class="lineno">10096</span> </div>
<div class="line"><a id="l10097" name="l10097"></a><span class="lineno">10097</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l10098" name="l10098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">10098</a></span><span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFF)</span></div>
<div class="line"><a id="l10099" name="l10099"></a><span class="lineno">10099</span> </div>
<div class="line"><a id="l10100" name="l10100"></a><span class="lineno">10100</span><span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a id="l10101" name="l10101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">10101</a></span><span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l10102" name="l10102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">10102</a></span><span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l10103" name="l10103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">10103</a></span><span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l10104" name="l10104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">10104</a></span><span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FF)</span></div>
<div class="line"><a id="l10105" name="l10105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">10105</a></span><span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l10106" name="l10106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">10106</a></span><span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l10107" name="l10107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">10107</a></span><span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l10108" name="l10108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">10108</a></span><span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l10109" name="l10109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">10109</a></span><span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l10110" name="l10110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">10110</a></span><span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l10111" name="l10111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">10111</a></span><span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l10112" name="l10112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">10112</a></span><span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l10113" name="l10113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">10113</a></span><span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l10114" name="l10114"></a><span class="lineno">10114</span> </div>
<div class="line"><a id="l10115" name="l10115"></a><span class="lineno">10115</span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a id="l10116" name="l10116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">10116</a></span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l10117" name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872cbfe2e79e7fe2a4bfad6086f4ac49">10117</a></span><span class="preprocessor">#define RTC_TAFCR_TSINSEL                    ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l10118" name="l10118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989cde7332b2ec0b3934cb909514938d">10118</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPINSEL                  ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l10119" name="l10119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">10119</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a id="l10120" name="l10120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">10120</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span></div>
<div class="line"><a id="l10121" name="l10121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">10121</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a id="l10122" name="l10122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">10122</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span></div>
<div class="line"><a id="l10123" name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">10123</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span></div>
<div class="line"><a id="l10124" name="l10124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">10124</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l10125" name="l10125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">10125</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l10126" name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">10126</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span></div>
<div class="line"><a id="l10127" name="l10127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">10127</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l10128" name="l10128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">10128</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a id="l10129" name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">10129</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l10130" name="l10130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">10130</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l10131" name="l10131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">10131</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l10132" name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">10132</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008) </span></div>
<div class="line"><a id="l10133" name="l10133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">10133</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l10134" name="l10134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">10134</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l10135" name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">10135</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l10136" name="l10136"></a><span class="lineno">10136</span> </div>
<div class="line"><a id="l10137" name="l10137"></a><span class="lineno">10137</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l10138" name="l10138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">10138</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l10139" name="l10139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">10139</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l10140" name="l10140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">10140</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l10141" name="l10141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">10141</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l10142" name="l10142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">10142</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l10143" name="l10143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">10143</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a id="l10144" name="l10144"></a><span class="lineno">10144</span> </div>
<div class="line"><a id="l10145" name="l10145"></a><span class="lineno">10145</span><span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a id="l10146" name="l10146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">10146</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000)</span></div>
<div class="line"><a id="l10147" name="l10147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">10147</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000)</span></div>
<div class="line"><a id="l10148" name="l10148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">10148</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l10149" name="l10149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">10149</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l10150" name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">10150</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000)</span></div>
<div class="line"><a id="l10151" name="l10151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">10151</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a id="l10152" name="l10152"></a><span class="lineno">10152</span> </div>
<div class="line"><a id="l10153" name="l10153"></a><span class="lineno">10153</span><span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a id="l10154" name="l10154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">10154</a></span><span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10155" name="l10155"></a><span class="lineno">10155</span> </div>
<div class="line"><a id="l10156" name="l10156"></a><span class="lineno">10156</span><span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a id="l10157" name="l10157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">10157</a></span><span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10158" name="l10158"></a><span class="lineno">10158</span> </div>
<div class="line"><a id="l10159" name="l10159"></a><span class="lineno">10159</span><span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a id="l10160" name="l10160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">10160</a></span><span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10161" name="l10161"></a><span class="lineno">10161</span> </div>
<div class="line"><a id="l10162" name="l10162"></a><span class="lineno">10162</span><span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a id="l10163" name="l10163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">10163</a></span><span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10164" name="l10164"></a><span class="lineno">10164</span> </div>
<div class="line"><a id="l10165" name="l10165"></a><span class="lineno">10165</span><span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a id="l10166" name="l10166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">10166</a></span><span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10167" name="l10167"></a><span class="lineno">10167</span> </div>
<div class="line"><a id="l10168" name="l10168"></a><span class="lineno">10168</span><span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div>
<div class="line"><a id="l10169" name="l10169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">10169</a></span><span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10170" name="l10170"></a><span class="lineno">10170</span> </div>
<div class="line"><a id="l10171" name="l10171"></a><span class="lineno">10171</span><span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div>
<div class="line"><a id="l10172" name="l10172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">10172</a></span><span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10173" name="l10173"></a><span class="lineno">10173</span> </div>
<div class="line"><a id="l10174" name="l10174"></a><span class="lineno">10174</span><span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div>
<div class="line"><a id="l10175" name="l10175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731">10175</a></span><span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10176" name="l10176"></a><span class="lineno">10176</span> </div>
<div class="line"><a id="l10177" name="l10177"></a><span class="lineno">10177</span><span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div>
<div class="line"><a id="l10178" name="l10178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">10178</a></span><span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10179" name="l10179"></a><span class="lineno">10179</span> </div>
<div class="line"><a id="l10180" name="l10180"></a><span class="lineno">10180</span><span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div>
<div class="line"><a id="l10181" name="l10181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">10181</a></span><span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10182" name="l10182"></a><span class="lineno">10182</span> </div>
<div class="line"><a id="l10183" name="l10183"></a><span class="lineno">10183</span><span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div>
<div class="line"><a id="l10184" name="l10184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0">10184</a></span><span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10185" name="l10185"></a><span class="lineno">10185</span> </div>
<div class="line"><a id="l10186" name="l10186"></a><span class="lineno">10186</span><span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div>
<div class="line"><a id="l10187" name="l10187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">10187</a></span><span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10188" name="l10188"></a><span class="lineno">10188</span> </div>
<div class="line"><a id="l10189" name="l10189"></a><span class="lineno">10189</span><span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div>
<div class="line"><a id="l10190" name="l10190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">10190</a></span><span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10191" name="l10191"></a><span class="lineno">10191</span> </div>
<div class="line"><a id="l10192" name="l10192"></a><span class="lineno">10192</span><span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div>
<div class="line"><a id="l10193" name="l10193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">10193</a></span><span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10194" name="l10194"></a><span class="lineno">10194</span> </div>
<div class="line"><a id="l10195" name="l10195"></a><span class="lineno">10195</span><span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div>
<div class="line"><a id="l10196" name="l10196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0">10196</a></span><span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10197" name="l10197"></a><span class="lineno">10197</span> </div>
<div class="line"><a id="l10198" name="l10198"></a><span class="lineno">10198</span><span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div>
<div class="line"><a id="l10199" name="l10199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863">10199</a></span><span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10200" name="l10200"></a><span class="lineno">10200</span> </div>
<div class="line"><a id="l10201" name="l10201"></a><span class="lineno">10201</span><span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div>
<div class="line"><a id="l10202" name="l10202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">10202</a></span><span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10203" name="l10203"></a><span class="lineno">10203</span> </div>
<div class="line"><a id="l10204" name="l10204"></a><span class="lineno">10204</span><span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div>
<div class="line"><a id="l10205" name="l10205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282">10205</a></span><span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10206" name="l10206"></a><span class="lineno">10206</span> </div>
<div class="line"><a id="l10207" name="l10207"></a><span class="lineno">10207</span><span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div>
<div class="line"><a id="l10208" name="l10208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e">10208</a></span><span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10209" name="l10209"></a><span class="lineno">10209</span> </div>
<div class="line"><a id="l10210" name="l10210"></a><span class="lineno">10210</span><span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div>
<div class="line"><a id="l10211" name="l10211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f">10211</a></span><span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a id="l10212" name="l10212"></a><span class="lineno">10212</span> </div>
<div class="line"><a id="l10213" name="l10213"></a><span class="lineno">10213</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10214" name="l10214"></a><span class="lineno">10214</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10215" name="l10215"></a><span class="lineno">10215</span><span class="comment">/*                          Serial Audio Interface                            */</span></div>
<div class="line"><a id="l10216" name="l10216"></a><span class="lineno">10216</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10217" name="l10217"></a><span class="lineno">10217</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10218" name="l10218"></a><span class="lineno">10218</span><span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div>
<div class="line"><a id="l10219" name="l10219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc29912477e15bf48a732a8a3b55ae81">10219</a></span><span class="preprocessor">#define  SAI_GCR_SYNCIN                  ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l10220" name="l10220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d53daedcc93ebd30f9c358955cd3362">10220</a></span><span class="preprocessor">#define  SAI_GCR_SYNCIN_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10221" name="l10221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69">10221</a></span><span class="preprocessor">#define  SAI_GCR_SYNCIN_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10223" name="l10223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e">10223</a></span><span class="preprocessor">#define  SAI_GCR_SYNCOUT                 ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l10224" name="l10224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3a859999059ec321655a71ff53440f">10224</a></span><span class="preprocessor">#define  SAI_GCR_SYNCOUT_0               ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10225" name="l10225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c03899faccbae6c741743eb032dedc">10225</a></span><span class="preprocessor">#define  SAI_GCR_SYNCOUT_1               ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10227" name="l10227"></a><span class="lineno">10227</span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span></div>
<div class="line"><a id="l10228" name="l10228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51af4b787c1e5e049f3bb22b82902866">10228</a></span><span class="preprocessor">#define  SAI_xCR1_MODE                    ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l10229" name="l10229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24269e60d3836bf6524a8e56b2f8bba1">10229</a></span><span class="preprocessor">#define  SAI_xCR1_MODE_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10230" name="l10230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c25169081899de44a05e793e46d7ca5">10230</a></span><span class="preprocessor">#define  SAI_xCR1_MODE_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10232" name="l10232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8432db16a815678078cb1ffbd31a6f">10232</a></span><span class="preprocessor">#define  SAI_xCR1_PRTCFG                  ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a id="l10233" name="l10233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d920226316389ecf03b9854ddf9755">10233</a></span><span class="preprocessor">#define  SAI_xCR1_PRTCFG_0                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10234" name="l10234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8714977ece0c80ddb952222a0923d81d">10234</a></span><span class="preprocessor">#define  SAI_xCR1_PRTCFG_1                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10236" name="l10236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1204482a8c5427bffe720848696097">10236</a></span><span class="preprocessor">#define  SAI_xCR1_DS                      ((uint32_t)0x000000E0)        </span></div>
<div class="line"><a id="l10237" name="l10237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d">10237</a></span><span class="preprocessor">#define  SAI_xCR1_DS_0                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10238" name="l10238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a">10238</a></span><span class="preprocessor">#define  SAI_xCR1_DS_1                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10239" name="l10239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50b27e8638b16d12ef00e80bf0f097e">10239</a></span><span class="preprocessor">#define  SAI_xCR1_DS_2                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10241" name="l10241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dbec701e43531946ca96792b63e5ff">10241</a></span><span class="preprocessor">#define  SAI_xCR1_LSBFIRST                ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10242" name="l10242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7">10242</a></span><span class="preprocessor">#define  SAI_xCR1_CKSTR                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10244" name="l10244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0179f00f5bd962763b6425d930d449db">10244</a></span><span class="preprocessor">#define  SAI_xCR1_SYNCEN                  ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a id="l10245" name="l10245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62d1d3571fbfe85bdaa913b2911856e">10245</a></span><span class="preprocessor">#define  SAI_xCR1_SYNCEN_0                ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10246" name="l10246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59a87c05a0e147d3ed2364ccf91b18b">10246</a></span><span class="preprocessor">#define  SAI_xCR1_SYNCEN_1                ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10248" name="l10248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2">10248</a></span><span class="preprocessor">#define  SAI_xCR1_MONO                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l10249" name="l10249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c79a642d52f20f97ab575f655b1ddea">10249</a></span><span class="preprocessor">#define  SAI_xCR1_OUTDRIV                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l10250" name="l10250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916f81ebe07b5109b0ca405d41eb95b">10250</a></span><span class="preprocessor">#define  SAI_xCR1_SAIEN                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l10251" name="l10251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd">10251</a></span><span class="preprocessor">#define  SAI_xCR1_DMAEN                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l10252" name="l10252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98132c4a713c61f232c51b5c5e73622d">10252</a></span><span class="preprocessor">#define  SAI_xCR1_NODIV                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l10254" name="l10254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d3161434e2c4613f37ebe676735aaf">10254</a></span><span class="preprocessor">#define  SAI_xCR1_MCKDIV                  ((uint32_t)0x00780000)        </span></div>
<div class="line"><a id="l10255" name="l10255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a62dda2c1af628ead9fd7db830c69">10255</a></span><span class="preprocessor">#define  SAI_xCR1_MCKDIV_0                ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l10256" name="l10256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa253fffbd9bb4a514266afd305016485">10256</a></span><span class="preprocessor">#define  SAI_xCR1_MCKDIV_1                ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l10257" name="l10257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fa7d8a7306afaacd841374f5baa3e9">10257</a></span><span class="preprocessor">#define  SAI_xCR1_MCKDIV_2                ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l10258" name="l10258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac064c863cb6d75c11728a4642079fe99">10258</a></span><span class="preprocessor">#define  SAI_xCR1_MCKDIV_3                ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l10260" name="l10260"></a><span class="lineno">10260</span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span></div>
<div class="line"><a id="l10261" name="l10261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713102e56f4bb8c7c942662c82d04463">10261</a></span><span class="preprocessor">#define  SAI_xCR2_FTH                     ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l10262" name="l10262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71082a8712881f93ee19875609c699a">10262</a></span><span class="preprocessor">#define  SAI_xCR2_FTH_0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10263" name="l10263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada48fb2897794cd0d5436909c9706046">10263</a></span><span class="preprocessor">#define  SAI_xCR2_FTH_1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10265" name="l10265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2baa86fa37d7709b06a04664a52be0a1">10265</a></span><span class="preprocessor">#define  SAI_xCR2_FFLUSH                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10266" name="l10266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb67ecd983af1e4f8c9a5935c013752d">10266</a></span><span class="preprocessor">#define  SAI_xCR2_TRIS                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10267" name="l10267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga000d56139b0c8d823a8000c8c210b247">10267</a></span><span class="preprocessor">#define  SAI_xCR2_MUTE                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10268" name="l10268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba4ba2073e0737d432aeca306cc47e2">10268</a></span><span class="preprocessor">#define  SAI_xCR2_MUTEVAL                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10270" name="l10270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeea35e023c198d82d24fa64ab3081d9">10270</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT                  ((uint32_t)0x00001F80)       </span></div>
<div class="line"><a id="l10271" name="l10271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738aaa45d7140ea8adb69990c6b73f11">10271</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT_0               ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10272" name="l10272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8646398473c7b5d42ae6172796848562">10272</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT_1               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10273" name="l10273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008e089b87f5e7a0a63c565e1f59c206">10273</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT_2               ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10274" name="l10274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1271dbdafa65f001779fedc9c9320166">10274</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT_3               ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10275" name="l10275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa52897b581b1d2f36a23027f74770">10275</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT_4               ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10276" name="l10276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f">10276</a></span><span class="preprocessor">#define  SAI_xCR2_MUTECNT_5               ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l10278" name="l10278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1">10278</a></span><span class="preprocessor">#define  SAI_xCR2_CPL                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l10280" name="l10280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8732274be296455ea01ac0b95232c4d">10280</a></span><span class="preprocessor">#define  SAI_xCR2_COMP                    ((uint32_t)0x0000C000)        </span></div>
<div class="line"><a id="l10281" name="l10281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e73ed73e3404aa41ae0edad8af036f8">10281</a></span><span class="preprocessor">#define  SAI_xCR2_COMP_0                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l10282" name="l10282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d441ea4c041f91e4879a5b32278128">10282</a></span><span class="preprocessor">#define  SAI_xCR2_COMP_1                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l10284" name="l10284"></a><span class="lineno">10284</span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span></div>
<div class="line"><a id="l10285" name="l10285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7145cd48fe5f1135082db1dd5bab5697">10285</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a id="l10286" name="l10286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d">10286</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_0                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10287" name="l10287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9">10287</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_1                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10288" name="l10288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e705e32fff1ba410938636af8b5bc38">10288</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_2                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10289" name="l10289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad568d991beac0d0f1970ec66731c974b">10289</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_3                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10290" name="l10290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c72db15f0f18329f497d1809be47298">10290</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_4                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10291" name="l10291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a">10291</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_5                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10292" name="l10292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e4b5d4429a6b6558bf92565a16de6a">10292</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_6                  ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10293" name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544">10293</a></span><span class="preprocessor">#define  SAI_xFRCR_FRL_7                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10295" name="l10295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5da4d6d92e108bac869ca37a1d9510c">10295</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL                  ((uint32_t)0x00007F00)        </span></div>
<div class="line"><a id="l10296" name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a6c7e235ee451ed574092b0ceb974e1">10296</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_0                ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10297" name="l10297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a74c00e149382365fa40c1fe4535794">10297</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_1                ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10298" name="l10298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a7f33c72264a5adeb95cb02e413601">10298</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_2                ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10299" name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a31862f1e9c31bf35e35eea8920f38">10299</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_3                ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10300" name="l10300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcbbf60f36e99c371327f02a9d151ae">10300</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_4                ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l10301" name="l10301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa">10301</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_5                ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l10302" name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a">10302</a></span><span class="preprocessor">#define  SAI_xFRCR_FSALL_6                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l10304" name="l10304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b9e1700cf196e3dec87c1362023ca29">10304</a></span><span class="preprocessor">#define  SAI_xFRCR_FSDEF                  ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l10305" name="l10305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e8613bc470ec537f6ee8e93bf06324">10305</a></span><span class="preprocessor">#define  SAI_xFRCR_FSPOL                  ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l10306" name="l10306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250708d79ab12828bb6388390790a406">10306</a></span><span class="preprocessor">#define  SAI_xFRCR_FSOFF                  ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l10307" name="l10307"></a><span class="lineno">10307</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l10308" name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a91a67abdf0da4d675611ec50a06d0">10308</a></span><span class="preprocessor">#define  SAI_xFRCR_FSPO                   SAI_xFRCR_FSPOL</span></div>
<div class="line"><a id="l10309" name="l10309"></a><span class="lineno">10309</span> </div>
<div class="line"><a id="l10310" name="l10310"></a><span class="lineno">10310</span><span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span></div>
<div class="line"><a id="l10311" name="l10311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7765ebf87061237afaa5995af169e52">10311</a></span><span class="preprocessor">#define  SAI_xSLOTR_FBOFF                 ((uint32_t)0x0000001F)        </span></div>
<div class="line"><a id="l10312" name="l10312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b408483c0ead128ebc644ae18f56640">10312</a></span><span class="preprocessor">#define  SAI_xSLOTR_FBOFF_0               ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10313" name="l10313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bccac768ad131f506077eb62bae5735">10313</a></span><span class="preprocessor">#define  SAI_xSLOTR_FBOFF_1               ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10314" name="l10314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a">10314</a></span><span class="preprocessor">#define  SAI_xSLOTR_FBOFF_2               ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10315" name="l10315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d37e327ea19b508974044944370f67">10315</a></span><span class="preprocessor">#define  SAI_xSLOTR_FBOFF_3               ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10316" name="l10316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4dc62365e1f26821a794a1d6d445e65">10316</a></span><span class="preprocessor">#define  SAI_xSLOTR_FBOFF_4               ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10318" name="l10318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5a75af6a1bddfb90900eb32a954b79">10318</a></span><span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ                ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a id="l10319" name="l10319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43df0af67bd0155111e18bcecbdf7ad">10319</a></span><span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_0              ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10320" name="l10320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf84f10c4f64d886eed350d7227f112a2">10320</a></span><span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_1              ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10322" name="l10322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb9f8174d764be83e5317d3e1035d7">10322</a></span><span class="preprocessor">#define  SAI_xSLOTR_NBSLOT                ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a id="l10323" name="l10323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4da866d6d37aa5bf683719627e987d">10323</a></span><span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_0              ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10324" name="l10324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb">10324</a></span><span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_1              ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10325" name="l10325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0">10325</a></span><span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_2              ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10326" name="l10326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b">10326</a></span><span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_3              ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10328" name="l10328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3be5abc4ae85eb99423ad87c2742813">10328</a></span><span class="preprocessor">#define  SAI_xSLOTR_SLOTEN                ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l10330" name="l10330"></a><span class="lineno">10330</span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span></div>
<div class="line"><a id="l10331" name="l10331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19cf98322a8a9297bf189674085a3c4d">10331</a></span><span class="preprocessor">#define  SAI_xIMR_OVRUDRIE                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10332" name="l10332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d1812361eb7081a60d575fbc1c664e">10332</a></span><span class="preprocessor">#define  SAI_xIMR_MUTEDETIE               ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10333" name="l10333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce2334c9381068661356c84b947507">10333</a></span><span class="preprocessor">#define  SAI_xIMR_WCKCFGIE                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10334" name="l10334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ddbd32ec7f069219827247614454f9">10334</a></span><span class="preprocessor">#define  SAI_xIMR_FREQIE                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10335" name="l10335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c51a8eacd28e521cf3da6d3a427a32">10335</a></span><span class="preprocessor">#define  SAI_xIMR_CNRDYIE                 ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10336" name="l10336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c">10336</a></span><span class="preprocessor">#define  SAI_xIMR_AFSDETIE                ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10337" name="l10337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac59347c7f574af79b586a793b2160f">10337</a></span><span class="preprocessor">#define  SAI_xIMR_LFSDETIE                ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10339" name="l10339"></a><span class="lineno">10339</span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span></div>
<div class="line"><a id="l10340" name="l10340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac935e26343913d548d1fa4a1d53d37df">10340</a></span><span class="preprocessor">#define  SAI_xSR_OVRUDR                   ((uint32_t)0x00000001)         </span></div>
<div class="line"><a id="l10341" name="l10341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f97a8a22c3301d76e3704fb70d1234">10341</a></span><span class="preprocessor">#define  SAI_xSR_MUTEDET                  ((uint32_t)0x00000002)         </span></div>
<div class="line"><a id="l10342" name="l10342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85199d384ead397bc7e5874b948e798">10342</a></span><span class="preprocessor">#define  SAI_xSR_WCKCFG                   ((uint32_t)0x00000004)         </span></div>
<div class="line"><a id="l10343" name="l10343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5530f57526edd6dc0d2774042f8f5cc">10343</a></span><span class="preprocessor">#define  SAI_xSR_FREQ                     ((uint32_t)0x00000008)         </span></div>
<div class="line"><a id="l10344" name="l10344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59176cbf38a7bf9913215ca9cc716da7">10344</a></span><span class="preprocessor">#define  SAI_xSR_CNRDY                    ((uint32_t)0x00000010)         </span></div>
<div class="line"><a id="l10345" name="l10345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc2e10428061bed46dc98ae7aa7f31">10345</a></span><span class="preprocessor">#define  SAI_xSR_AFSDET                   ((uint32_t)0x00000020)         </span></div>
<div class="line"><a id="l10346" name="l10346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d45adbe2be27461e25ecbf736e0500">10346</a></span><span class="preprocessor">#define  SAI_xSR_LFSDET                   ((uint32_t)0x00000040)         </span></div>
<div class="line"><a id="l10348" name="l10348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59818375f1cff9c6f6f7236282786e05">10348</a></span><span class="preprocessor">#define  SAI_xSR_FLVL                     ((uint32_t)0x00070000)         </span></div>
<div class="line"><a id="l10349" name="l10349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997ab54aae94ba235453fdfabd9d87ce">10349</a></span><span class="preprocessor">#define  SAI_xSR_FLVL_0                   ((uint32_t)0x00010000)         </span></div>
<div class="line"><a id="l10350" name="l10350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506ef457d3e6a1b29c0d2d823574d30a">10350</a></span><span class="preprocessor">#define  SAI_xSR_FLVL_1                   ((uint32_t)0x00020000)         </span></div>
<div class="line"><a id="l10351" name="l10351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ba36509d0ee8a339bd65002529fe5d">10351</a></span><span class="preprocessor">#define  SAI_xSR_FLVL_2                   ((uint32_t)0x00030000)         </span></div>
<div class="line"><a id="l10353" name="l10353"></a><span class="lineno">10353</span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span></div>
<div class="line"><a id="l10354" name="l10354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2055a162a6d48320dd850efe26666986">10354</a></span><span class="preprocessor">#define  SAI_xCLRFR_COVRUDR               ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10355" name="l10355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc93014165f8d5f1543f08ee91602b8">10355</a></span><span class="preprocessor">#define  SAI_xCLRFR_CMUTEDET              ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10356" name="l10356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac253542238f77deb2ea84843653cb06b">10356</a></span><span class="preprocessor">#define  SAI_xCLRFR_CWCKCFG               ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10357" name="l10357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594324f23f4ead6abc8fec3b94e4606">10357</a></span><span class="preprocessor">#define  SAI_xCLRFR_CFREQ                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10358" name="l10358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef77e53ee176c9ba61416ca5503ac717">10358</a></span><span class="preprocessor">#define  SAI_xCLRFR_CCNRDY                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10359" name="l10359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc76390a8daf386c8932b54957a6569">10359</a></span><span class="preprocessor">#define  SAI_xCLRFR_CAFSDET               ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10360" name="l10360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27f000890347520975d00db031f8998">10360</a></span><span class="preprocessor">#define  SAI_xCLRFR_CLFSDET               ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10362" name="l10362"></a><span class="lineno">10362</span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span></div>
<div class="line"><a id="l10363" name="l10363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01089cc7783e04655bd5cfbf25c6f52">10363</a></span><span class="preprocessor">#define  SAI_xDR_DATA                     ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10364" name="l10364"></a><span class="lineno">10364</span> </div>
<div class="line"><a id="l10365" name="l10365"></a><span class="lineno">10365</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l10366" name="l10366"></a><span class="lineno">10366</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10367" name="l10367"></a><span class="lineno">10367</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10368" name="l10368"></a><span class="lineno">10368</span><span class="comment">/*                              SPDIF-RX Interface                            */</span></div>
<div class="line"><a id="l10369" name="l10369"></a><span class="lineno">10369</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10370" name="l10370"></a><span class="lineno">10370</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10371" name="l10371"></a><span class="lineno">10371</span><span class="comment">/********************  Bit definition for SPDIFRX_CR register  *******************/</span></div>
<div class="line"><a id="l10372" name="l10372"></a><span class="lineno">10372</span><span class="preprocessor">#define  SPDIFRX_CR_SPDIFEN                  ((uint32_t)0x00000003)        </span></div>
<div class="line"><a id="l10373" name="l10373"></a><span class="lineno">10373</span><span class="preprocessor">#define  SPDIFRX_CR_RXDMAEN                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10374" name="l10374"></a><span class="lineno">10374</span><span class="preprocessor">#define  SPDIFRX_CR_RXSTEO                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10375" name="l10375"></a><span class="lineno">10375</span><span class="preprocessor">#define  SPDIFRX_CR_DRFMT                    ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l10376" name="l10376"></a><span class="lineno">10376</span><span class="preprocessor">#define  SPDIFRX_CR_PMSK                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10377" name="l10377"></a><span class="lineno">10377</span><span class="preprocessor">#define  SPDIFRX_CR_VMSK                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10378" name="l10378"></a><span class="lineno">10378</span><span class="preprocessor">#define  SPDIFRX_CR_CUMSK                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10379" name="l10379"></a><span class="lineno">10379</span><span class="preprocessor">#define  SPDIFRX_CR_PTMSK                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10380" name="l10380"></a><span class="lineno">10380</span><span class="preprocessor">#define  SPDIFRX_CR_CBDMAEN                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10381" name="l10381"></a><span class="lineno">10381</span><span class="preprocessor">#define  SPDIFRX_CR_CHSEL                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10382" name="l10382"></a><span class="lineno">10382</span><span class="preprocessor">#define  SPDIFRX_CR_NBTR                     ((uint32_t)0x00003000)        </span></div>
<div class="line"><a id="l10383" name="l10383"></a><span class="lineno">10383</span><span class="preprocessor">#define  SPDIFRX_CR_WFA                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l10384" name="l10384"></a><span class="lineno">10384</span><span class="preprocessor">#define  SPDIFRX_CR_INSEL                    ((uint32_t)0x00070000)        </span></div>
<div class="line"><a id="l10386" name="l10386"></a><span class="lineno">10386</span><span class="comment">/*******************  Bit definition for SPDIFRX_IMR register  *******************/</span></div>
<div class="line"><a id="l10387" name="l10387"></a><span class="lineno">10387</span><span class="preprocessor">#define  SPDIFRX_IMR_RXNEIE                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10388" name="l10388"></a><span class="lineno">10388</span><span class="preprocessor">#define  SPDIFRX_IMR_CSRNEIE                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10389" name="l10389"></a><span class="lineno">10389</span><span class="preprocessor">#define  SPDIFRX_IMR_PERRIE                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10390" name="l10390"></a><span class="lineno">10390</span><span class="preprocessor">#define  SPDIFRX_IMR_OVRIE                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10391" name="l10391"></a><span class="lineno">10391</span><span class="preprocessor">#define  SPDIFRX_IMR_SBLKIE                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10392" name="l10392"></a><span class="lineno">10392</span><span class="preprocessor">#define  SPDIFRX_IMR_SYNCDIE                  ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10393" name="l10393"></a><span class="lineno">10393</span><span class="preprocessor">#define  SPDIFRX_IMR_IFEIE                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10395" name="l10395"></a><span class="lineno">10395</span><span class="comment">/*******************  Bit definition for SPDIFRX_SR register  *******************/</span></div>
<div class="line"><a id="l10396" name="l10396"></a><span class="lineno">10396</span><span class="preprocessor">#define  SPDIFRX_SR_RXNE                   ((uint32_t)0x00000001)       </span></div>
<div class="line"><a id="l10397" name="l10397"></a><span class="lineno">10397</span><span class="preprocessor">#define  SPDIFRX_SR_CSRNE                  ((uint32_t)0x00000002)       </span></div>
<div class="line"><a id="l10398" name="l10398"></a><span class="lineno">10398</span><span class="preprocessor">#define  SPDIFRX_SR_PERR                   ((uint32_t)0x00000004)       </span></div>
<div class="line"><a id="l10399" name="l10399"></a><span class="lineno">10399</span><span class="preprocessor">#define  SPDIFRX_SR_OVR                    ((uint32_t)0x00000008)       </span></div>
<div class="line"><a id="l10400" name="l10400"></a><span class="lineno">10400</span><span class="preprocessor">#define  SPDIFRX_SR_SBD                    ((uint32_t)0x00000010)       </span></div>
<div class="line"><a id="l10401" name="l10401"></a><span class="lineno">10401</span><span class="preprocessor">#define  SPDIFRX_SR_SYNCD                  ((uint32_t)0x00000020)       </span></div>
<div class="line"><a id="l10402" name="l10402"></a><span class="lineno">10402</span><span class="preprocessor">#define  SPDIFRX_SR_FERR                   ((uint32_t)0x00000040)       </span></div>
<div class="line"><a id="l10403" name="l10403"></a><span class="lineno">10403</span><span class="preprocessor">#define  SPDIFRX_SR_SERR                   ((uint32_t)0x00000080)       </span></div>
<div class="line"><a id="l10404" name="l10404"></a><span class="lineno">10404</span><span class="preprocessor">#define  SPDIFRX_SR_TERR                   ((uint32_t)0x00000100)       </span></div>
<div class="line"><a id="l10405" name="l10405"></a><span class="lineno">10405</span><span class="preprocessor">#define  SPDIFRX_SR_WIDTH5                 ((uint32_t)0x7FFF0000)       </span></div>
<div class="line"><a id="l10407" name="l10407"></a><span class="lineno">10407</span><span class="comment">/*******************  Bit definition for SPDIFRX_IFCR register  *******************/</span></div>
<div class="line"><a id="l10408" name="l10408"></a><span class="lineno">10408</span><span class="preprocessor">#define  SPDIFRX_IFCR_PERRCF               ((uint32_t)0x00000004)       </span></div>
<div class="line"><a id="l10409" name="l10409"></a><span class="lineno">10409</span><span class="preprocessor">#define  SPDIFRX_IFCR_OVRCF                ((uint32_t)0x00000008)       </span></div>
<div class="line"><a id="l10410" name="l10410"></a><span class="lineno">10410</span><span class="preprocessor">#define  SPDIFRX_IFCR_SBDCF                ((uint32_t)0x00000010)       </span></div>
<div class="line"><a id="l10411" name="l10411"></a><span class="lineno">10411</span><span class="preprocessor">#define  SPDIFRX_IFCR_SYNCDCF              ((uint32_t)0x00000020)       </span></div>
<div class="line"><a id="l10413" name="l10413"></a><span class="lineno">10413</span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b00 case) *******************/</span></div>
<div class="line"><a id="l10414" name="l10414"></a><span class="lineno">10414</span><span class="preprocessor">#define  SPDIFRX_DR0_DR                    ((uint32_t)0x00FFFFFF)        </span></div>
<div class="line"><a id="l10415" name="l10415"></a><span class="lineno">10415</span><span class="preprocessor">#define  SPDIFRX_DR0_PE                    ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l10416" name="l10416"></a><span class="lineno">10416</span><span class="preprocessor">#define  SPDIFRX_DR0_V                     ((uint32_t)0x02000000)        </span></div>
<div class="line"><a id="l10417" name="l10417"></a><span class="lineno">10417</span><span class="preprocessor">#define  SPDIFRX_DR0_U                     ((uint32_t)0x04000000)        </span></div>
<div class="line"><a id="l10418" name="l10418"></a><span class="lineno">10418</span><span class="preprocessor">#define  SPDIFRX_DR0_C                     ((uint32_t)0x08000000)        </span></div>
<div class="line"><a id="l10419" name="l10419"></a><span class="lineno">10419</span><span class="preprocessor">#define  SPDIFRX_DR0_PT                    ((uint32_t)0x30000000)        </span></div>
<div class="line"><a id="l10421" name="l10421"></a><span class="lineno">10421</span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b01 case) *******************/</span></div>
<div class="line"><a id="l10422" name="l10422"></a><span class="lineno">10422</span><span class="preprocessor">#define  SPDIFRX_DR1_DR                    ((uint32_t)0xFFFFFF00)        </span></div>
<div class="line"><a id="l10423" name="l10423"></a><span class="lineno">10423</span><span class="preprocessor">#define  SPDIFRX_DR1_PT                    ((uint32_t)0x00000030)        </span></div>
<div class="line"><a id="l10424" name="l10424"></a><span class="lineno">10424</span><span class="preprocessor">#define  SPDIFRX_DR1_C                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10425" name="l10425"></a><span class="lineno">10425</span><span class="preprocessor">#define  SPDIFRX_DR1_U                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10426" name="l10426"></a><span class="lineno">10426</span><span class="preprocessor">#define  SPDIFRX_DR1_V                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10427" name="l10427"></a><span class="lineno">10427</span><span class="preprocessor">#define  SPDIFRX_DR1_PE                    ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10429" name="l10429"></a><span class="lineno">10429</span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b10 case) *******************/</span></div>
<div class="line"><a id="l10430" name="l10430"></a><span class="lineno">10430</span><span class="preprocessor">#define  SPDIFRX_DR1_DRNL1                 ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a id="l10431" name="l10431"></a><span class="lineno">10431</span><span class="preprocessor">#define  SPDIFRX_DR1_DRNL2                 ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a id="l10433" name="l10433"></a><span class="lineno">10433</span><span class="comment">/*******************  Bit definition for SPDIFRX_CSR register   *******************/</span></div>
<div class="line"><a id="l10434" name="l10434"></a><span class="lineno">10434</span><span class="preprocessor">#define  SPDIFRX_CSR_USR                     ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a id="l10435" name="l10435"></a><span class="lineno">10435</span><span class="preprocessor">#define  SPDIFRX_CSR_CS                      ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a id="l10436" name="l10436"></a><span class="lineno">10436</span><span class="preprocessor">#define  SPDIFRX_CSR_SOB                     ((uint32_t)0x01000000)        </span></div>
<div class="line"><a id="l10438" name="l10438"></a><span class="lineno">10438</span><span class="comment">/*******************  Bit definition for SPDIFRX_DIR register    *******************/</span></div>
<div class="line"><a id="l10439" name="l10439"></a><span class="lineno">10439</span><span class="preprocessor">#define  SPDIFRX_DIR_THI                 ((uint32_t)0x000013FF)        </span></div>
<div class="line"><a id="l10440" name="l10440"></a><span class="lineno">10440</span><span class="preprocessor">#define  SPDIFRX_DIR_TLO                 ((uint32_t)0x1FFF0000)        </span></div>
<div class="line"><a id="l10441" name="l10441"></a><span class="lineno">10441</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l10442" name="l10442"></a><span class="lineno">10442</span> </div>
<div class="line"><a id="l10443" name="l10443"></a><span class="lineno">10443</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10444" name="l10444"></a><span class="lineno">10444</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10445" name="l10445"></a><span class="lineno">10445</span><span class="comment">/*                          SD host Interface                                 */</span></div>
<div class="line"><a id="l10446" name="l10446"></a><span class="lineno">10446</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10447" name="l10447"></a><span class="lineno">10447</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10448" name="l10448"></a><span class="lineno">10448</span><span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div>
<div class="line"><a id="l10449" name="l10449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">10449</a></span><span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span></div>
<div class="line"><a id="l10450" name="l10450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">10450</a></span><span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l10451" name="l10451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">10451</a></span><span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l10453" name="l10453"></a><span class="lineno">10453</span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span></div>
<div class="line"><a id="l10454" name="l10454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">10454</a></span><span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span></div>
<div class="line"><a id="l10455" name="l10455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">10455</a></span><span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l10456" name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">10456</a></span><span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l10457" name="l10457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">10457</a></span><span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l10459" name="l10459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">10459</a></span><span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span></div>
<div class="line"><a id="l10460" name="l10460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">10460</a></span><span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l10461" name="l10461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">10461</a></span><span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l10463" name="l10463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">10463</a></span><span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l10464" name="l10464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">10464</a></span><span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l10466" name="l10466"></a><span class="lineno">10466</span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span></div>
<div class="line"><a id="l10467" name="l10467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">10467</a></span><span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span></div>
<div class="line"><a id="l10469" name="l10469"></a><span class="lineno">10469</span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span></div>
<div class="line"><a id="l10470" name="l10470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">10470</a></span><span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span></div>
<div class="line"><a id="l10472" name="l10472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">10472</a></span><span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span></div>
<div class="line"><a id="l10473" name="l10473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">10473</a></span><span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l10474" name="l10474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">10474</a></span><span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l10476" name="l10476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">10476</a></span><span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l10477" name="l10477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">10477</a></span><span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l10478" name="l10478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">10478</a></span><span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l10479" name="l10479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">10479</a></span><span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l10480" name="l10480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">10480</a></span><span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l10481" name="l10481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">10481</a></span><span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l10482" name="l10482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">10482</a></span><span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l10484" name="l10484"></a><span class="lineno">10484</span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span></div>
<div class="line"><a id="l10485" name="l10485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">10485</a></span><span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span></div>
<div class="line"><a id="l10487" name="l10487"></a><span class="lineno">10487</span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span></div>
<div class="line"><a id="l10488" name="l10488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">10488</a></span><span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10490" name="l10490"></a><span class="lineno">10490</span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span></div>
<div class="line"><a id="l10491" name="l10491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">10491</a></span><span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10493" name="l10493"></a><span class="lineno">10493</span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span></div>
<div class="line"><a id="l10494" name="l10494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">10494</a></span><span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10496" name="l10496"></a><span class="lineno">10496</span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span></div>
<div class="line"><a id="l10497" name="l10497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">10497</a></span><span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10499" name="l10499"></a><span class="lineno">10499</span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span></div>
<div class="line"><a id="l10500" name="l10500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">10500</a></span><span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10502" name="l10502"></a><span class="lineno">10502</span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span></div>
<div class="line"><a id="l10503" name="l10503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">10503</a></span><span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10505" name="l10505"></a><span class="lineno">10505</span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span></div>
<div class="line"><a id="l10506" name="l10506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">10506</a></span><span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span></div>
<div class="line"><a id="l10508" name="l10508"></a><span class="lineno">10508</span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span></div>
<div class="line"><a id="l10509" name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">10509</a></span><span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l10510" name="l10510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">10510</a></span><span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l10511" name="l10511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">10511</a></span><span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l10512" name="l10512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">10512</a></span><span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l10514" name="l10514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">10514</a></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span></div>
<div class="line"><a id="l10515" name="l10515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">10515</a></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l10516" name="l10516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">10516</a></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l10517" name="l10517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">10517</a></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l10518" name="l10518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">10518</a></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l10520" name="l10520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">10520</a></span><span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l10521" name="l10521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">10521</a></span><span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l10522" name="l10522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">10522</a></span><span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l10523" name="l10523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">10523</a></span><span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l10525" name="l10525"></a><span class="lineno">10525</span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span></div>
<div class="line"><a id="l10526" name="l10526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">10526</a></span><span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span></div>
<div class="line"><a id="l10528" name="l10528"></a><span class="lineno">10528</span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span></div>
<div class="line"><a id="l10529" name="l10529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">10529</a></span><span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10530" name="l10530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">10530</a></span><span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10531" name="l10531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">10531</a></span><span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10532" name="l10532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">10532</a></span><span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10533" name="l10533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">10533</a></span><span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10534" name="l10534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">10534</a></span><span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10535" name="l10535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">10535</a></span><span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10536" name="l10536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">10536</a></span><span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10537" name="l10537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">10537</a></span><span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10538" name="l10538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">10538</a></span><span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10539" name="l10539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">10539</a></span><span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10540" name="l10540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">10540</a></span><span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10541" name="l10541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">10541</a></span><span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l10542" name="l10542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">10542</a></span><span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l10543" name="l10543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">10543</a></span><span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l10544" name="l10544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">10544</a></span><span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l10545" name="l10545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">10545</a></span><span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l10546" name="l10546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">10546</a></span><span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l10547" name="l10547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">10547</a></span><span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l10548" name="l10548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">10548</a></span><span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l10549" name="l10549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">10549</a></span><span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l10550" name="l10550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">10550</a></span><span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l10551" name="l10551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">10551</a></span><span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l10552" name="l10552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">10552</a></span><span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l10554" name="l10554"></a><span class="lineno">10554</span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span></div>
<div class="line"><a id="l10555" name="l10555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">10555</a></span><span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10556" name="l10556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">10556</a></span><span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10557" name="l10557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">10557</a></span><span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10558" name="l10558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">10558</a></span><span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10559" name="l10559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">10559</a></span><span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10560" name="l10560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">10560</a></span><span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10561" name="l10561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">10561</a></span><span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10562" name="l10562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">10562</a></span><span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10563" name="l10563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">10563</a></span><span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10564" name="l10564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">10564</a></span><span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10565" name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">10565</a></span><span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10566" name="l10566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">10566</a></span><span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l10567" name="l10567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">10567</a></span><span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l10569" name="l10569"></a><span class="lineno">10569</span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span></div>
<div class="line"><a id="l10570" name="l10570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">10570</a></span><span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a id="l10571" name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">10571</a></span><span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a id="l10572" name="l10572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">10572</a></span><span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span></div>
<div class="line"><a id="l10573" name="l10573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">10573</a></span><span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span></div>
<div class="line"><a id="l10574" name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">10574</a></span><span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a id="l10575" name="l10575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">10575</a></span><span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span></div>
<div class="line"><a id="l10576" name="l10576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">10576</a></span><span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span></div>
<div class="line"><a id="l10577" name="l10577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">10577</a></span><span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span></div>
<div class="line"><a id="l10578" name="l10578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">10578</a></span><span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a id="l10579" name="l10579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">10579</a></span><span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span></div>
<div class="line"><a id="l10580" name="l10580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">10580</a></span><span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span></div>
<div class="line"><a id="l10581" name="l10581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">10581</a></span><span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a id="l10582" name="l10582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">10582</a></span><span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a id="l10583" name="l10583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">10583</a></span><span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a id="l10584" name="l10584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">10584</a></span><span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a id="l10585" name="l10585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">10585</a></span><span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span></div>
<div class="line"><a id="l10586" name="l10586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">10586</a></span><span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a id="l10587" name="l10587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">10587</a></span><span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a id="l10588" name="l10588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">10588</a></span><span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a id="l10589" name="l10589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">10589</a></span><span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span></div>
<div class="line"><a id="l10590" name="l10590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">10590</a></span><span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a id="l10591" name="l10591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">10591</a></span><span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a id="l10592" name="l10592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">10592</a></span><span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a id="l10593" name="l10593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">10593</a></span><span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span></div>
<div class="line"><a id="l10595" name="l10595"></a><span class="lineno">10595</span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span></div>
<div class="line"><a id="l10596" name="l10596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">10596</a></span><span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span></div>
<div class="line"><a id="l10598" name="l10598"></a><span class="lineno">10598</span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span></div>
<div class="line"><a id="l10599" name="l10599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">10599</a></span><span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a id="l10601" name="l10601"></a><span class="lineno">10601</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10602" name="l10602"></a><span class="lineno">10602</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10603" name="l10603"></a><span class="lineno">10603</span><span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a id="l10604" name="l10604"></a><span class="lineno">10604</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10605" name="l10605"></a><span class="lineno">10605</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10606" name="l10606"></a><span class="lineno">10606</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l10607" name="l10607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">10607</a></span><span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l10608" name="l10608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">10608</a></span><span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l10609" name="l10609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">10609</a></span><span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l10611" name="l10611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">10611</a></span><span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span></div>
<div class="line"><a id="l10612" name="l10612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">10612</a></span><span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l10613" name="l10613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">10613</a></span><span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l10614" name="l10614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">10614</a></span><span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l10616" name="l10616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">10616</a></span><span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l10617" name="l10617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">10617</a></span><span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l10618" name="l10618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">10618</a></span><span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l10619" name="l10619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">10619</a></span><span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l10620" name="l10620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">10620</a></span><span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l10621" name="l10621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">10621</a></span><span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l10622" name="l10622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">10622</a></span><span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l10623" name="l10623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">10623</a></span><span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l10624" name="l10624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">10624</a></span><span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l10625" name="l10625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">10625</a></span><span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l10627" name="l10627"></a><span class="lineno">10627</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l10628" name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">10628</a></span><span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l10629" name="l10629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">10629</a></span><span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l10630" name="l10630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">10630</a></span><span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l10631" name="l10631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">10631</a></span><span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l10632" name="l10632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">10632</a></span><span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l10633" name="l10633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">10633</a></span><span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span></div>
<div class="line"><a id="l10635" name="l10635"></a><span class="lineno">10635</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l10636" name="l10636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">10636</a></span><span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l10637" name="l10637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">10637</a></span><span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l10638" name="l10638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">10638</a></span><span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l10639" name="l10639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">10639</a></span><span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l10640" name="l10640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">10640</a></span><span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l10641" name="l10641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">10641</a></span><span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l10642" name="l10642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">10642</a></span><span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l10643" name="l10643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">10643</a></span><span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span></div>
<div class="line"><a id="l10645" name="l10645"></a><span class="lineno">10645</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l10646" name="l10646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">10646</a></span><span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l10648" name="l10648"></a><span class="lineno">10648</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l10649" name="l10649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">10649</a></span><span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l10651" name="l10651"></a><span class="lineno">10651</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l10652" name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">10652</a></span><span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l10654" name="l10654"></a><span class="lineno">10654</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l10655" name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">10655</a></span><span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l10657" name="l10657"></a><span class="lineno">10657</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l10658" name="l10658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">10658</a></span><span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l10660" name="l10660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">10660</a></span><span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span></div>
<div class="line"><a id="l10661" name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">10661</a></span><span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l10662" name="l10662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">10662</a></span><span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l10664" name="l10664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">10664</a></span><span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l10666" name="l10666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">10666</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span></div>
<div class="line"><a id="l10667" name="l10667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">10667</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l10668" name="l10668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">10668</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l10670" name="l10670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">10670</a></span><span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l10672" name="l10672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">10672</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span></div>
<div class="line"><a id="l10673" name="l10673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">10673</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l10674" name="l10674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">10674</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l10676" name="l10676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">10676</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l10677" name="l10677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">10677</a></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l10678" name="l10678"></a><span class="lineno">10678</span><span class="preprocessor">#if defined(STM32F413_423xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l10679" name="l10679"></a><span class="lineno">10679</span><span class="preprocessor">#define  SPI_I2SCFGR_ASTRTEN                 ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l10680" name="l10680"></a><span class="lineno">10680</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l10681" name="l10681"></a><span class="lineno">10681</span> </div>
<div class="line"><a id="l10682" name="l10682"></a><span class="lineno">10682</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l10683" name="l10683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">10683</a></span><span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span></div>
<div class="line"><a id="l10684" name="l10684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">10684</a></span><span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l10685" name="l10685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">10685</a></span><span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l10687" name="l10687"></a><span class="lineno">10687</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10688" name="l10688"></a><span class="lineno">10688</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10689" name="l10689"></a><span class="lineno">10689</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l10690" name="l10690"></a><span class="lineno">10690</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l10691" name="l10691"></a><span class="lineno">10691</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l10692" name="l10692"></a><span class="lineno">10692</span><span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span>  </div>
<div class="line"><a id="l10693" name="l10693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">10693</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000007) </span></div>
<div class="line"><a id="l10694" name="l10694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">10694</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001) </span></div>
<div class="line"><a id="l10695" name="l10695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">10695</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002) </span></div>
<div class="line"><a id="l10696" name="l10696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819">10696</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        ((uint32_t)0x00000004) </span></div>
<div class="line"><a id="l10698" name="l10698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7765535faf23de1a7038d97d44f014">10698</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_FB_MODE           ((uint32_t)0x00000100) </span></div>
<div class="line"><a id="l10700" name="l10700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc9935984aa2d506eb568944cf4a45f">10700</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC           ((uint32_t)0x00000C00) </span></div>
<div class="line"><a id="l10701" name="l10701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276499965fb1684630220852279130a1">10701</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_0         ((uint32_t)0x00000400) </span></div>
<div class="line"><a id="l10702" name="l10702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb96fd21495e6aed7dee995c6e2bb47">10702</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_1         ((uint32_t)0x00000800) </span></div>
<div class="line"><a id="l10705" name="l10705"></a><span class="lineno">10705</span><span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></div>
<div class="line"><a id="l10706" name="l10706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44bae7ffc1cdebd5efbefbf679881df">10706</a></span><span class="preprocessor">#define SYSCFG_PMC_ADCxDC2              ((uint32_t)0x00070000) </span></div>
<div class="line"><a id="l10707" name="l10707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e">10707</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2              ((uint32_t)0x00010000) </span></div>
<div class="line"><a id="l10708" name="l10708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2da0bee4d174489ae10478531aee6ee">10708</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC2DC2              ((uint32_t)0x00020000) </span></div>
<div class="line"><a id="l10709" name="l10709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0af481dc291ff0419926ec1044bf5">10709</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC3DC2              ((uint32_t)0x00040000) </span></div>
<div class="line"><a id="l10711" name="l10711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8ca35cdab213cb2400c49434de326">10711</a></span><span class="preprocessor">#define SYSCFG_PMC_MII_RMII_SEL         ((uint32_t)0x00800000) </span></div>
<div class="line"><a id="l10712" name="l10712"></a><span class="lineno">10712</span><span class="comment">/* Old MII_RMII_SEL bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l10713" name="l10713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7af9191fbf95433bc0a76454118ce9">10713</a></span><span class="preprocessor">#define SYSCFG_PMC_MII_RMII             SYSCFG_PMC_MII_RMII_SEL</span></div>
<div class="line"><a id="l10714" name="l10714"></a><span class="lineno">10714</span> </div>
<div class="line"><a id="l10715" name="l10715"></a><span class="lineno">10715</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a id="l10716" name="l10716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">10716</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint16_t)0x000F) </span></div>
<div class="line"><a id="l10717" name="l10717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">10717</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint16_t)0x00F0) </span></div>
<div class="line"><a id="l10718" name="l10718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">10718</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint16_t)0x0F00) </span></div>
<div class="line"><a id="l10719" name="l10719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">10719</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint16_t)0xF000) </span></div>
<div class="line"><a id="l10723" name="l10723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">10723</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10724" name="l10724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">10724</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a id="l10725" name="l10725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">10725</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a id="l10726" name="l10726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">10726</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint16_t)0x0003) </span></div>
<div class="line"><a id="l10727" name="l10727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">10727</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint16_t)0x0004) </span></div>
<div class="line"><a id="l10728" name="l10728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">10728</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint16_t)0x0005) </span></div>
<div class="line"><a id="l10729" name="l10729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">10729</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         ((uint16_t)0x0006) </span></div>
<div class="line"><a id="l10730" name="l10730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">10730</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint16_t)0x0007) </span></div>
<div class="line"><a id="l10731" name="l10731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc4b69ff5f5d9b35bf01f26d6aa4e60">10731</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PI         ((uint16_t)0x0008) </span></div>
<div class="line"><a id="l10732" name="l10732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e700a5f59f337d03c187fa0362b7e25">10732</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PJ         ((uint16_t)0x0009) </span></div>
<div class="line"><a id="l10733" name="l10733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc647540eb5508cb2ab48912d8109d6">10733</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PK         ((uint16_t)0x000A) </span></div>
<div class="line"><a id="l10738" name="l10738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">10738</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10739" name="l10739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">10739</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a id="l10740" name="l10740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">10740</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a id="l10741" name="l10741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">10741</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint16_t)0x0030) </span></div>
<div class="line"><a id="l10742" name="l10742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">10742</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint16_t)0x0040) </span></div>
<div class="line"><a id="l10743" name="l10743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">10743</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint16_t)0x0050) </span></div>
<div class="line"><a id="l10744" name="l10744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">10744</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         ((uint16_t)0x0060) </span></div>
<div class="line"><a id="l10745" name="l10745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">10745</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint16_t)0x0070) </span></div>
<div class="line"><a id="l10746" name="l10746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga010784c7bdee3c742b48c500ee52e223">10746</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PI         ((uint16_t)0x0080) </span></div>
<div class="line"><a id="l10747" name="l10747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232102a76f0a0ccb0324f44e64f4319">10747</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PJ         ((uint16_t)0x0090) </span></div>
<div class="line"><a id="l10748" name="l10748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeafb8444f108af88702f80fb2e4e8b7">10748</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PK         ((uint16_t)0x00A0) </span></div>
<div class="line"><a id="l10753" name="l10753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">10753</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10754" name="l10754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">10754</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint16_t)0x0100) </span></div>
<div class="line"><a id="l10755" name="l10755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">10755</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint16_t)0x0200) </span></div>
<div class="line"><a id="l10756" name="l10756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">10756</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint16_t)0x0300) </span></div>
<div class="line"><a id="l10757" name="l10757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">10757</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint16_t)0x0400) </span></div>
<div class="line"><a id="l10758" name="l10758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">10758</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint16_t)0x0500) </span></div>
<div class="line"><a id="l10759" name="l10759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">10759</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         ((uint16_t)0x0600) </span></div>
<div class="line"><a id="l10760" name="l10760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">10760</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint16_t)0x0700) </span></div>
<div class="line"><a id="l10761" name="l10761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00bc1224b7bfd46dcec32676a601de51">10761</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PI         ((uint16_t)0x0800) </span></div>
<div class="line"><a id="l10762" name="l10762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53128c2b1f3e639d35a1f8e631fa2c13">10762</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PJ         ((uint16_t)0x0900) </span></div>
<div class="line"><a id="l10763" name="l10763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a107628f66d66e8df22fd6811a345bd">10763</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PK         ((uint16_t)0x0A00) </span></div>
<div class="line"><a id="l10768" name="l10768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">10768</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10769" name="l10769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">10769</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint16_t)0x1000) </span></div>
<div class="line"><a id="l10770" name="l10770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">10770</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint16_t)0x2000) </span></div>
<div class="line"><a id="l10771" name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">10771</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint16_t)0x3000) </span></div>
<div class="line"><a id="l10772" name="l10772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">10772</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint16_t)0x4000) </span></div>
<div class="line"><a id="l10773" name="l10773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">10773</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         ((uint16_t)0x5000) </span></div>
<div class="line"><a id="l10774" name="l10774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">10774</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         ((uint16_t)0x6000) </span></div>
<div class="line"><a id="l10775" name="l10775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94">10775</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH         ((uint16_t)0x7000) </span></div>
<div class="line"><a id="l10776" name="l10776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337e37f58e8710ea8305a16c08e390b9">10776</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PI         ((uint16_t)0x8000) </span></div>
<div class="line"><a id="l10777" name="l10777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdad8f490346214ec7b3d61b4ea1c7ad">10777</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PJ         ((uint16_t)0x9000) </span></div>
<div class="line"><a id="l10778" name="l10778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1bc7d66cef7e2c38001e533b5a2cb3">10778</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PK         ((uint16_t)0xA000) </span></div>
<div class="line"><a id="l10780" name="l10780"></a><span class="lineno">10780</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a id="l10781" name="l10781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">10781</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint16_t)0x000F) </span></div>
<div class="line"><a id="l10782" name="l10782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">10782</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint16_t)0x00F0) </span></div>
<div class="line"><a id="l10783" name="l10783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">10783</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint16_t)0x0F00) </span></div>
<div class="line"><a id="l10784" name="l10784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">10784</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint16_t)0xF000) </span></div>
<div class="line"><a id="l10788" name="l10788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">10788</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10789" name="l10789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">10789</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a id="l10790" name="l10790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">10790</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a id="l10791" name="l10791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">10791</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint16_t)0x0003) </span></div>
<div class="line"><a id="l10792" name="l10792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">10792</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint16_t)0x0004) </span></div>
<div class="line"><a id="l10793" name="l10793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">10793</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint16_t)0x0005) </span></div>
<div class="line"><a id="l10794" name="l10794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">10794</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         ((uint16_t)0x0006) </span></div>
<div class="line"><a id="l10795" name="l10795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0">10795</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH         ((uint16_t)0x0007) </span></div>
<div class="line"><a id="l10796" name="l10796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad36a509bf6deabd5446a07c20964f83">10796</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PI         ((uint16_t)0x0008) </span></div>
<div class="line"><a id="l10797" name="l10797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d44847f15e222328912aa17c89011ba">10797</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PJ         ((uint16_t)0x0009) </span></div>
<div class="line"><a id="l10798" name="l10798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725442e7062a50081e6cde9824ef8dda">10798</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PK         ((uint16_t)0x000A) </span></div>
<div class="line"><a id="l10803" name="l10803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">10803</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10804" name="l10804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">10804</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a id="l10805" name="l10805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">10805</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a id="l10806" name="l10806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">10806</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint16_t)0x0030) </span></div>
<div class="line"><a id="l10807" name="l10807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">10807</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint16_t)0x0040) </span></div>
<div class="line"><a id="l10808" name="l10808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">10808</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint16_t)0x0050) </span></div>
<div class="line"><a id="l10809" name="l10809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">10809</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         ((uint16_t)0x0060) </span></div>
<div class="line"><a id="l10810" name="l10810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9">10810</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH         ((uint16_t)0x0070) </span></div>
<div class="line"><a id="l10811" name="l10811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3c4ebe4d750f89465acd067ab0ee30">10811</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PI         ((uint16_t)0x0080) </span></div>
<div class="line"><a id="l10812" name="l10812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46385d25f48fdde97f44899f2b4e575">10812</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PJ         ((uint16_t)0x0090) </span></div>
<div class="line"><a id="l10813" name="l10813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dacedcac988ae8fdf497c8ffcd4abd6">10813</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PK         ((uint16_t)0x00A0) </span></div>
<div class="line"><a id="l10818" name="l10818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">10818</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10819" name="l10819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">10819</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint16_t)0x0100) </span></div>
<div class="line"><a id="l10820" name="l10820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">10820</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint16_t)0x0200) </span></div>
<div class="line"><a id="l10821" name="l10821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">10821</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint16_t)0x0300) </span></div>
<div class="line"><a id="l10822" name="l10822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">10822</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint16_t)0x0400) </span></div>
<div class="line"><a id="l10823" name="l10823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">10823</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint16_t)0x0500) </span></div>
<div class="line"><a id="l10824" name="l10824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">10824</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         ((uint16_t)0x0600) </span></div>
<div class="line"><a id="l10825" name="l10825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63">10825</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH         ((uint16_t)0x0700) </span></div>
<div class="line"><a id="l10826" name="l10826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4222e7d9ed672ea2de3a038c23f9566b">10826</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PI         ((uint16_t)0x0800) </span></div>
<div class="line"><a id="l10827" name="l10827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3cdd7a752a460390d6ac94674d1ba0">10827</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PJ         ((uint16_t)0x0900) </span></div>
<div class="line"><a id="l10828" name="l10828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f0361d9e37199eea2e73bb113b7a48">10828</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PK         ((uint16_t)0x0A00) </span></div>
<div class="line"><a id="l10833" name="l10833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">10833</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10834" name="l10834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">10834</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint16_t)0x1000) </span></div>
<div class="line"><a id="l10835" name="l10835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">10835</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint16_t)0x2000) </span></div>
<div class="line"><a id="l10836" name="l10836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">10836</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint16_t)0x3000) </span></div>
<div class="line"><a id="l10837" name="l10837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">10837</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint16_t)0x4000) </span></div>
<div class="line"><a id="l10838" name="l10838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">10838</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint16_t)0x5000) </span></div>
<div class="line"><a id="l10839" name="l10839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">10839</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         ((uint16_t)0x6000) </span></div>
<div class="line"><a id="l10840" name="l10840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99">10840</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH         ((uint16_t)0x7000) </span></div>
<div class="line"><a id="l10841" name="l10841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68ca6758cf36232dd5ac63afae97cbc">10841</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PI         ((uint16_t)0x8000) </span></div>
<div class="line"><a id="l10842" name="l10842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22fad11dd80a70bfb0a91f56ff0e416">10842</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PJ         ((uint16_t)0x9000) </span></div>
<div class="line"><a id="l10843" name="l10843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac51ba73786abb388c733ee96ee024de7">10843</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PK         ((uint16_t)0xA000) </span></div>
<div class="line"><a id="l10845" name="l10845"></a><span class="lineno">10845</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a id="l10846" name="l10846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">10846</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint16_t)0x000F) </span></div>
<div class="line"><a id="l10847" name="l10847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">10847</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint16_t)0x00F0) </span></div>
<div class="line"><a id="l10848" name="l10848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">10848</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint16_t)0x0F00) </span></div>
<div class="line"><a id="l10849" name="l10849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">10849</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint16_t)0xF000) </span></div>
<div class="line"><a id="l10854" name="l10854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">10854</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10855" name="l10855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">10855</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a id="l10856" name="l10856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">10856</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a id="l10857" name="l10857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">10857</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint16_t)0x0003) </span></div>
<div class="line"><a id="l10858" name="l10858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">10858</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint16_t)0x0004) </span></div>
<div class="line"><a id="l10859" name="l10859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">10859</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         ((uint16_t)0x0005) </span></div>
<div class="line"><a id="l10860" name="l10860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">10860</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         ((uint16_t)0x0006) </span></div>
<div class="line"><a id="l10861" name="l10861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">10861</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH         ((uint16_t)0x0007) </span></div>
<div class="line"><a id="l10862" name="l10862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b679636c97041f5584012c78f6d7a3">10862</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PI         ((uint16_t)0x0008) </span></div>
<div class="line"><a id="l10863" name="l10863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94bb21b628890c9cec186f42c7ead755">10863</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PJ         ((uint16_t)0x0009) </span></div>
<div class="line"><a id="l10868" name="l10868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">10868</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10869" name="l10869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">10869</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a id="l10870" name="l10870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">10870</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a id="l10871" name="l10871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">10871</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint16_t)0x0030) </span></div>
<div class="line"><a id="l10872" name="l10872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">10872</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint16_t)0x0040) </span></div>
<div class="line"><a id="l10873" name="l10873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">10873</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint16_t)0x0050) </span></div>
<div class="line"><a id="l10874" name="l10874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">10874</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         ((uint16_t)0x0060) </span></div>
<div class="line"><a id="l10875" name="l10875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2">10875</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH         ((uint16_t)0x0070) </span></div>
<div class="line"><a id="l10876" name="l10876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd8a0da1b9ede601094f6c651a499e4">10876</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PI         ((uint16_t)0x0080) </span></div>
<div class="line"><a id="l10877" name="l10877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344339c633d16052647ab51a275922fa">10877</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PJ         ((uint16_t)0x0090) </span></div>
<div class="line"><a id="l10882" name="l10882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">10882</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10883" name="l10883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">10883</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint16_t)0x0100) </span></div>
<div class="line"><a id="l10884" name="l10884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">10884</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint16_t)0x0200) </span></div>
<div class="line"><a id="l10885" name="l10885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">10885</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint16_t)0x0300) </span></div>
<div class="line"><a id="l10886" name="l10886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">10886</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint16_t)0x0400) </span></div>
<div class="line"><a id="l10887" name="l10887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">10887</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint16_t)0x0500) </span></div>
<div class="line"><a id="l10888" name="l10888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">10888</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        ((uint16_t)0x0600) </span></div>
<div class="line"><a id="l10889" name="l10889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255">10889</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH        ((uint16_t)0x0700) </span></div>
<div class="line"><a id="l10890" name="l10890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bee76cf4bed88ff7b51145393b2cd19">10890</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PI        ((uint16_t)0x0800) </span></div>
<div class="line"><a id="l10891" name="l10891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59606bc6eef1b380640138cffd98979b">10891</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PJ        ((uint16_t)0x0900) </span></div>
<div class="line"><a id="l10896" name="l10896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">10896</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10897" name="l10897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">10897</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint16_t)0x1000) </span></div>
<div class="line"><a id="l10898" name="l10898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">10898</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint16_t)0x2000) </span></div>
<div class="line"><a id="l10899" name="l10899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">10899</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint16_t)0x3000) </span></div>
<div class="line"><a id="l10900" name="l10900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">10900</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint16_t)0x4000) </span></div>
<div class="line"><a id="l10901" name="l10901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">10901</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        ((uint16_t)0x5000) </span></div>
<div class="line"><a id="l10902" name="l10902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">10902</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        ((uint16_t)0x6000) </span></div>
<div class="line"><a id="l10903" name="l10903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf">10903</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH        ((uint16_t)0x7000) </span></div>
<div class="line"><a id="l10904" name="l10904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadb14df8764208abeeaf6197489f1b4">10904</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PI        ((uint16_t)0x8000) </span></div>
<div class="line"><a id="l10905" name="l10905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8543b917331198709a24b7187dfb754f">10905</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PJ        ((uint16_t)0x9000) </span></div>
<div class="line"><a id="l10907" name="l10907"></a><span class="lineno">10907</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></div>
<div class="line"><a id="l10908" name="l10908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">10908</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint16_t)0x000F) </span></div>
<div class="line"><a id="l10909" name="l10909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">10909</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint16_t)0x00F0) </span></div>
<div class="line"><a id="l10910" name="l10910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">10910</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint16_t)0x0F00) </span></div>
<div class="line"><a id="l10911" name="l10911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">10911</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint16_t)0xF000) </span></div>
<div class="line"><a id="l10915" name="l10915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">10915</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10916" name="l10916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">10916</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint16_t)0x0001) </span></div>
<div class="line"><a id="l10917" name="l10917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">10917</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint16_t)0x0002) </span></div>
<div class="line"><a id="l10918" name="l10918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">10918</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint16_t)0x0003) </span></div>
<div class="line"><a id="l10919" name="l10919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">10919</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint16_t)0x0004) </span></div>
<div class="line"><a id="l10920" name="l10920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">10920</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        ((uint16_t)0x0005) </span></div>
<div class="line"><a id="l10921" name="l10921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">10921</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        ((uint16_t)0x0006) </span></div>
<div class="line"><a id="l10922" name="l10922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6">10922</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH        ((uint16_t)0x0007) </span></div>
<div class="line"><a id="l10923" name="l10923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b0a128e5f877059ee8ca447e0baf64">10923</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PI        ((uint16_t)0x0008) </span></div>
<div class="line"><a id="l10924" name="l10924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7d68aea236bccd244e00c3fced03c4">10924</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PJ        ((uint16_t)0x0009) </span></div>
<div class="line"><a id="l10929" name="l10929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">10929</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10930" name="l10930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">10930</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint16_t)0x0010) </span></div>
<div class="line"><a id="l10931" name="l10931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">10931</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint16_t)0x0020) </span></div>
<div class="line"><a id="l10932" name="l10932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">10932</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint16_t)0x0030) </span></div>
<div class="line"><a id="l10933" name="l10933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">10933</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint16_t)0x0040) </span></div>
<div class="line"><a id="l10934" name="l10934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">10934</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        ((uint16_t)0x0050) </span></div>
<div class="line"><a id="l10935" name="l10935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">10935</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        ((uint16_t)0x0060) </span></div>
<div class="line"><a id="l10936" name="l10936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6">10936</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH        ((uint16_t)0x0070) </span></div>
<div class="line"><a id="l10937" name="l10937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae849a9a49305e7d6cbdf64843f689fe8">10937</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PI        ((uint16_t)0x0008) </span></div>
<div class="line"><a id="l10938" name="l10938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab24991447f0782993e757f4b40f9a240">10938</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PJ        ((uint16_t)0x0009) </span></div>
<div class="line"><a id="l10943" name="l10943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">10943</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10944" name="l10944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">10944</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint16_t)0x0100) </span></div>
<div class="line"><a id="l10945" name="l10945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">10945</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint16_t)0x0200) </span></div>
<div class="line"><a id="l10946" name="l10946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">10946</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint16_t)0x0300) </span></div>
<div class="line"><a id="l10947" name="l10947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">10947</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint16_t)0x0400) </span></div>
<div class="line"><a id="l10948" name="l10948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">10948</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        ((uint16_t)0x0500) </span></div>
<div class="line"><a id="l10949" name="l10949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">10949</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        ((uint16_t)0x0600) </span></div>
<div class="line"><a id="l10950" name="l10950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377">10950</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH        ((uint16_t)0x0700) </span></div>
<div class="line"><a id="l10951" name="l10951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eac0e4606773207d17bae55b9c98c48">10951</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PI        ((uint16_t)0x0800) </span></div>
<div class="line"><a id="l10952" name="l10952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a22133144911fc2a0f2f4ba3169978">10952</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PJ        ((uint16_t)0x0900) </span></div>
<div class="line"><a id="l10957" name="l10957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">10957</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a id="l10958" name="l10958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">10958</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint16_t)0x1000) </span></div>
<div class="line"><a id="l10959" name="l10959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">10959</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint16_t)0x2000) </span></div>
<div class="line"><a id="l10960" name="l10960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">10960</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint16_t)0x3000) </span></div>
<div class="line"><a id="l10961" name="l10961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">10961</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint16_t)0x4000) </span></div>
<div class="line"><a id="l10962" name="l10962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">10962</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        ((uint16_t)0x5000) </span></div>
<div class="line"><a id="l10963" name="l10963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">10963</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        ((uint16_t)0x6000) </span></div>
<div class="line"><a id="l10964" name="l10964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3">10964</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH        ((uint16_t)0x7000) </span></div>
<div class="line"><a id="l10965" name="l10965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10744f0cf063194bad45f820287ade46">10965</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PI        ((uint16_t)0x8000) </span></div>
<div class="line"><a id="l10966" name="l10966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa9c5da4a6103fc4e5bded02646de74">10966</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PJ        ((uint16_t)0x9000) </span></div>
<div class="line"><a id="l10968" name="l10968"></a><span class="lineno">10968</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l10969" name="l10969"></a><span class="lineno">10969</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR register  *****************/</span></div>
<div class="line"><a id="l10970" name="l10970"></a><span class="lineno">10970</span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL         ((uint32_t)0x00000001) </span></div>
<div class="line"><a id="l10971" name="l10971"></a><span class="lineno">10971</span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA         ((uint32_t)0x00000002) </span></div>
<div class="line"><a id="l10972" name="l10972"></a><span class="lineno">10972</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l10973" name="l10973"></a><span class="lineno">10973</span> </div>
<div class="line"><a id="l10974" name="l10974"></a><span class="lineno">10974</span><span class="preprocessor">#if defined (STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l10975" name="l10975"></a><span class="lineno">10975</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div>
<div class="line"><a id="l10976" name="l10976"></a><span class="lineno">10976</span><span class="preprocessor">#define SYSCFG_CFGR2_CLL                ((uint32_t)0x00000001) </span></div>
<div class="line"><a id="l10977" name="l10977"></a><span class="lineno">10977</span><span class="preprocessor">#define SYSCFG_CFGR2_PVDL               ((uint32_t)0x00000004) </span></div>
<div class="line"><a id="l10978" name="l10978"></a><span class="lineno">10978</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l10979" name="l10979"></a><span class="lineno">10979</span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span>  </div>
<div class="line"><a id="l10980" name="l10980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">10980</a></span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD             ((uint32_t)0x00000001) </span></div>
<div class="line"><a id="l10981" name="l10981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215">10981</a></span><span class="preprocessor">#define SYSCFG_CMPCR_READY              ((uint32_t)0x00000100) </span></div>
<div class="line"><a id="l10983" name="l10983"></a><span class="lineno">10983</span><span class="preprocessor">#if defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l10984" name="l10984"></a><span class="lineno">10984</span><span class="comment">/******************  Bit definition for SYSCFG_MCHDLYCR register  *****************/</span></div>
<div class="line"><a id="l10985" name="l10985"></a><span class="lineno">10985</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_BSCKSEL         ((uint32_t)0x00000001) </span></div>
<div class="line"><a id="l10986" name="l10986"></a><span class="lineno">10986</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_MCHDLY1EN       ((uint32_t)0x00000002) </span></div>
<div class="line"><a id="l10987" name="l10987"></a><span class="lineno">10987</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1D0SEL     ((uint32_t)0x00000004) </span></div>
<div class="line"><a id="l10988" name="l10988"></a><span class="lineno">10988</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1D2SEL     ((uint32_t)0x00000008) </span></div>
<div class="line"><a id="l10989" name="l10989"></a><span class="lineno">10989</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CK02SEL   ((uint32_t)0x00000010) </span></div>
<div class="line"><a id="l10990" name="l10990"></a><span class="lineno">10990</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CK13SEL   ((uint32_t)0x00000020) </span></div>
<div class="line"><a id="l10991" name="l10991"></a><span class="lineno">10991</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CFG       ((uint32_t)0x00000040) </span></div>
<div class="line"><a id="l10992" name="l10992"></a><span class="lineno">10992</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CKOSEL    ((uint32_t)0x00000080) </span></div>
<div class="line"><a id="l10993" name="l10993"></a><span class="lineno">10993</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_MCHDLY2EN       ((uint32_t)0x00000100) </span></div>
<div class="line"><a id="l10994" name="l10994"></a><span class="lineno">10994</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D0SEL     ((uint32_t)0x00000200) </span></div>
<div class="line"><a id="l10995" name="l10995"></a><span class="lineno">10995</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D2SEL     ((uint32_t)0x00000400) </span></div>
<div class="line"><a id="l10996" name="l10996"></a><span class="lineno">10996</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D4SEL     ((uint32_t)0x00000800) </span></div>
<div class="line"><a id="l10997" name="l10997"></a><span class="lineno">10997</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D6SEL     ((uint32_t)0x00001000) </span></div>
<div class="line"><a id="l10998" name="l10998"></a><span class="lineno">10998</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK04SEL   ((uint32_t)0x00002000) </span></div>
<div class="line"><a id="l10999" name="l10999"></a><span class="lineno">10999</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK15SEL   ((uint32_t)0x00004000) </span></div>
<div class="line"><a id="l11000" name="l11000"></a><span class="lineno">11000</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK26SEL   ((uint32_t)0x00008000) </span></div>
<div class="line"><a id="l11001" name="l11001"></a><span class="lineno">11001</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK37SEL   ((uint32_t)0x00010000) </span></div>
<div class="line"><a id="l11002" name="l11002"></a><span class="lineno">11002</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CFG       ((uint32_t)0x00020000) </span></div>
<div class="line"><a id="l11003" name="l11003"></a><span class="lineno">11003</span><span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CKOSEL    ((uint32_t)0x00040000) </span></div>
<div class="line"><a id="l11004" name="l11004"></a><span class="lineno">11004</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11005" name="l11005"></a><span class="lineno">11005</span> </div>
<div class="line"><a id="l11006" name="l11006"></a><span class="lineno">11006</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11007" name="l11007"></a><span class="lineno">11007</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11008" name="l11008"></a><span class="lineno">11008</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l11009" name="l11009"></a><span class="lineno">11009</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11010" name="l11010"></a><span class="lineno">11010</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11011" name="l11011"></a><span class="lineno">11011</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l11012" name="l11012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">11012</a></span><span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11013" name="l11013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">11013</a></span><span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11014" name="l11014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">11014</a></span><span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11015" name="l11015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">11015</a></span><span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11016" name="l11016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">11016</a></span><span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11018" name="l11018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">11018</a></span><span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span></div>
<div class="line"><a id="l11019" name="l11019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">11019</a></span><span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11020" name="l11020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">11020</a></span><span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11022" name="l11022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">11022</a></span><span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11024" name="l11024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">11024</a></span><span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span></div>
<div class="line"><a id="l11025" name="l11025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">11025</a></span><span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11026" name="l11026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">11026</a></span><span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11028" name="l11028"></a><span class="lineno">11028</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l11029" name="l11029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">11029</a></span><span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11030" name="l11030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">11030</a></span><span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11031" name="l11031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">11031</a></span><span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11033" name="l11033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">11033</a></span><span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span></div>
<div class="line"><a id="l11034" name="l11034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">11034</a></span><span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11035" name="l11035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">11035</a></span><span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11036" name="l11036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">11036</a></span><span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11038" name="l11038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">11038</a></span><span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11039" name="l11039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">11039</a></span><span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11040" name="l11040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">11040</a></span><span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11041" name="l11041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">11041</a></span><span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11042" name="l11042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">11042</a></span><span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11043" name="l11043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">11043</a></span><span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11044" name="l11044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">11044</a></span><span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11045" name="l11045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">11045</a></span><span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11047" name="l11047"></a><span class="lineno">11047</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l11048" name="l11048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">11048</a></span><span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span></div>
<div class="line"><a id="l11049" name="l11049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">11049</a></span><span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11050" name="l11050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">11050</a></span><span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11051" name="l11051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">11051</a></span><span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11053" name="l11053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">11053</a></span><span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span></div>
<div class="line"><a id="l11054" name="l11054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">11054</a></span><span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11055" name="l11055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">11055</a></span><span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11056" name="l11056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">11056</a></span><span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11058" name="l11058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">11058</a></span><span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11060" name="l11060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">11060</a></span><span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span></div>
<div class="line"><a id="l11061" name="l11061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">11061</a></span><span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11062" name="l11062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">11062</a></span><span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11063" name="l11063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">11063</a></span><span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11064" name="l11064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">11064</a></span><span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11066" name="l11066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">11066</a></span><span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span></div>
<div class="line"><a id="l11067" name="l11067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">11067</a></span><span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11068" name="l11068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">11068</a></span><span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11070" name="l11070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">11070</a></span><span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11071" name="l11071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">11071</a></span><span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11073" name="l11073"></a><span class="lineno">11073</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l11074" name="l11074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">11074</a></span><span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11075" name="l11075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">11075</a></span><span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11076" name="l11076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">11076</a></span><span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11077" name="l11077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">11077</a></span><span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11078" name="l11078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">11078</a></span><span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11079" name="l11079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">11079</a></span><span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11080" name="l11080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">11080</a></span><span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11081" name="l11081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">11081</a></span><span class="preprocessor">#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11082" name="l11082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">11082</a></span><span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11083" name="l11083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">11083</a></span><span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11084" name="l11084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">11084</a></span><span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11085" name="l11085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">11085</a></span><span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11086" name="l11086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">11086</a></span><span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11087" name="l11087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">11087</a></span><span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11088" name="l11088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">11088</a></span><span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11090" name="l11090"></a><span class="lineno">11090</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l11091" name="l11091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">11091</a></span><span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11092" name="l11092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">11092</a></span><span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11093" name="l11093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">11093</a></span><span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11094" name="l11094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">11094</a></span><span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11095" name="l11095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">11095</a></span><span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11096" name="l11096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">11096</a></span><span class="preprocessor">#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11097" name="l11097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">11097</a></span><span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11098" name="l11098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">11098</a></span><span class="preprocessor">#define  TIM_SR_BIF                          ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11099" name="l11099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">11099</a></span><span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11100" name="l11100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">11100</a></span><span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11101" name="l11101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">11101</a></span><span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11102" name="l11102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">11102</a></span><span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11104" name="l11104"></a><span class="lineno">11104</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l11105" name="l11105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">11105</a></span><span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l11106" name="l11106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">11106</a></span><span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l11107" name="l11107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">11107</a></span><span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l11108" name="l11108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">11108</a></span><span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l11109" name="l11109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">11109</a></span><span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l11110" name="l11110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">11110</a></span><span class="preprocessor">#define  TIM_EGR_COMG                        ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l11111" name="l11111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">11111</a></span><span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l11112" name="l11112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">11112</a></span><span class="preprocessor">#define  TIM_EGR_BG                          ((uint8_t)0x80)               </span></div>
<div class="line"><a id="l11114" name="l11114"></a><span class="lineno">11114</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l11115" name="l11115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">11115</a></span><span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span></div>
<div class="line"><a id="l11116" name="l11116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">11116</a></span><span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11117" name="l11117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">11117</a></span><span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11119" name="l11119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">11119</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11120" name="l11120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">11120</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11122" name="l11122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">11122</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span></div>
<div class="line"><a id="l11123" name="l11123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">11123</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11124" name="l11124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">11124</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11125" name="l11125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">11125</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11127" name="l11127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">11127</a></span><span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11129" name="l11129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">11129</a></span><span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span></div>
<div class="line"><a id="l11130" name="l11130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">11130</a></span><span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11131" name="l11131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">11131</a></span><span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11133" name="l11133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">11133</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11134" name="l11134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">11134</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11136" name="l11136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">11136</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span></div>
<div class="line"><a id="l11137" name="l11137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">11137</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11138" name="l11138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">11138</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11139" name="l11139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">11139</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11141" name="l11141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">11141</a></span><span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11143" name="l11143"></a><span class="lineno">11143</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11144" name="l11144"></a><span class="lineno">11144</span> </div>
<div class="line"><a id="l11145" name="l11145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">11145</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span></div>
<div class="line"><a id="l11146" name="l11146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">11146</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11147" name="l11147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">11147</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11149" name="l11149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">11149</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span></div>
<div class="line"><a id="l11150" name="l11150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">11150</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11151" name="l11151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">11151</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11152" name="l11152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">11152</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11153" name="l11153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">11153</a></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11155" name="l11155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">11155</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span></div>
<div class="line"><a id="l11156" name="l11156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">11156</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11157" name="l11157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">11157</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11159" name="l11159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">11159</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span></div>
<div class="line"><a id="l11160" name="l11160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">11160</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11161" name="l11161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">11161</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11162" name="l11162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">11162</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11163" name="l11163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">11163</a></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11165" name="l11165"></a><span class="lineno">11165</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l11166" name="l11166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">11166</a></span><span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span></div>
<div class="line"><a id="l11167" name="l11167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">11167</a></span><span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11168" name="l11168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">11168</a></span><span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11170" name="l11170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">11170</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11171" name="l11171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">11171</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11173" name="l11173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">11173</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span></div>
<div class="line"><a id="l11174" name="l11174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">11174</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11175" name="l11175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">11175</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11176" name="l11176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">11176</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11178" name="l11178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">11178</a></span><span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11180" name="l11180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">11180</a></span><span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span></div>
<div class="line"><a id="l11181" name="l11181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">11181</a></span><span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11182" name="l11182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">11182</a></span><span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11184" name="l11184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">11184</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11185" name="l11185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">11185</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11187" name="l11187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">11187</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span></div>
<div class="line"><a id="l11188" name="l11188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">11188</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11189" name="l11189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">11189</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11190" name="l11190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">11190</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11192" name="l11192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">11192</a></span><span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11194" name="l11194"></a><span class="lineno">11194</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l11195" name="l11195"></a><span class="lineno">11195</span> </div>
<div class="line"><a id="l11196" name="l11196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">11196</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span></div>
<div class="line"><a id="l11197" name="l11197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">11197</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11198" name="l11198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">11198</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11200" name="l11200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">11200</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span></div>
<div class="line"><a id="l11201" name="l11201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">11201</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11202" name="l11202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">11202</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11203" name="l11203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">11203</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11204" name="l11204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">11204</a></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11206" name="l11206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">11206</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span></div>
<div class="line"><a id="l11207" name="l11207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">11207</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11208" name="l11208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">11208</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11210" name="l11210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">11210</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span></div>
<div class="line"><a id="l11211" name="l11211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">11211</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11212" name="l11212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">11212</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11213" name="l11213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">11213</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11214" name="l11214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">11214</a></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11216" name="l11216"></a><span class="lineno">11216</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l11217" name="l11217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">11217</a></span><span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11218" name="l11218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">11218</a></span><span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11219" name="l11219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">11219</a></span><span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11220" name="l11220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">11220</a></span><span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11221" name="l11221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">11221</a></span><span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11222" name="l11222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">11222</a></span><span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11223" name="l11223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">11223</a></span><span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11224" name="l11224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">11224</a></span><span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11225" name="l11225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">11225</a></span><span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11226" name="l11226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">11226</a></span><span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11227" name="l11227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">11227</a></span><span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11228" name="l11228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">11228</a></span><span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11229" name="l11229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">11229</a></span><span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11230" name="l11230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">11230</a></span><span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11231" name="l11231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">11231</a></span><span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11233" name="l11233"></a><span class="lineno">11233</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l11234" name="l11234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">11234</a></span><span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11236" name="l11236"></a><span class="lineno">11236</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l11237" name="l11237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">11237</a></span><span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11239" name="l11239"></a><span class="lineno">11239</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l11240" name="l11240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">11240</a></span><span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11242" name="l11242"></a><span class="lineno">11242</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l11243" name="l11243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">11243</a></span><span class="preprocessor">#define  TIM_RCR_REP                         ((uint8_t)0xFF)               </span></div>
<div class="line"><a id="l11245" name="l11245"></a><span class="lineno">11245</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l11246" name="l11246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">11246</a></span><span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11248" name="l11248"></a><span class="lineno">11248</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l11249" name="l11249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">11249</a></span><span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11251" name="l11251"></a><span class="lineno">11251</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l11252" name="l11252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">11252</a></span><span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11254" name="l11254"></a><span class="lineno">11254</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l11255" name="l11255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">11255</a></span><span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11257" name="l11257"></a><span class="lineno">11257</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l11258" name="l11258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">11258</a></span><span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            </span></div>
<div class="line"><a id="l11259" name="l11259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">11259</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11260" name="l11260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">11260</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11261" name="l11261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">11261</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11262" name="l11262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">11262</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11263" name="l11263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">11263</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11264" name="l11264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">11264</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11265" name="l11265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">11265</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11266" name="l11266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">11266</a></span><span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11268" name="l11268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">11268</a></span><span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            </span></div>
<div class="line"><a id="l11269" name="l11269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">11269</a></span><span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11270" name="l11270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">11270</a></span><span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11272" name="l11272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">11272</a></span><span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11273" name="l11273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">11273</a></span><span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11274" name="l11274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">11274</a></span><span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11275" name="l11275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">11275</a></span><span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11276" name="l11276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">11276</a></span><span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11277" name="l11277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">11277</a></span><span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11279" name="l11279"></a><span class="lineno">11279</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l11280" name="l11280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">11280</a></span><span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span></div>
<div class="line"><a id="l11281" name="l11281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">11281</a></span><span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11282" name="l11282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">11282</a></span><span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11283" name="l11283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">11283</a></span><span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11284" name="l11284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">11284</a></span><span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11285" name="l11285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">11285</a></span><span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11287" name="l11287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">11287</a></span><span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span></div>
<div class="line"><a id="l11288" name="l11288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">11288</a></span><span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11289" name="l11289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">11289</a></span><span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11290" name="l11290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">11290</a></span><span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11291" name="l11291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">11291</a></span><span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11292" name="l11292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">11292</a></span><span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11294" name="l11294"></a><span class="lineno">11294</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l11295" name="l11295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">11295</a></span><span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a id="l11297" name="l11297"></a><span class="lineno">11297</span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span></div>
<div class="line"><a id="l11298" name="l11298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">11298</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP                       ((uint16_t)0x00C0)            </span></div>
<div class="line"><a id="l11299" name="l11299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">11299</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_0                     ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11300" name="l11300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">11300</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_1                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11301" name="l11301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">11301</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP                      ((uint16_t)0x0C00)            </span></div>
<div class="line"><a id="l11302" name="l11302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549">11302</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP_0                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11303" name="l11303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">11303</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP_1                    ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11305" name="l11305"></a><span class="lineno">11305</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div>
<div class="line"><a id="l11306" name="l11306"></a><span class="lineno">11306</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11307" name="l11307"></a><span class="lineno">11307</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11308" name="l11308"></a><span class="lineno">11308</span><span class="comment">/*                         Low Power Timer (LPTIM)                            */</span></div>
<div class="line"><a id="l11309" name="l11309"></a><span class="lineno">11309</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11310" name="l11310"></a><span class="lineno">11310</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11311" name="l11311"></a><span class="lineno">11311</span><span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div>
<div class="line"><a id="l11312" name="l11312"></a><span class="lineno">11312</span><span class="preprocessor">#define  LPTIM_ISR_CMPM                         ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l11313" name="l11313"></a><span class="lineno">11313</span><span class="preprocessor">#define  LPTIM_ISR_ARRM                         ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l11314" name="l11314"></a><span class="lineno">11314</span><span class="preprocessor">#define  LPTIM_ISR_EXTTRIG                      ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l11315" name="l11315"></a><span class="lineno">11315</span><span class="preprocessor">#define  LPTIM_ISR_CMPOK                        ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l11316" name="l11316"></a><span class="lineno">11316</span><span class="preprocessor">#define  LPTIM_ISR_ARROK                        ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l11317" name="l11317"></a><span class="lineno">11317</span><span class="preprocessor">#define  LPTIM_ISR_UP                           ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l11318" name="l11318"></a><span class="lineno">11318</span><span class="preprocessor">#define  LPTIM_ISR_DOWN                         ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l11320" name="l11320"></a><span class="lineno">11320</span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span></div>
<div class="line"><a id="l11321" name="l11321"></a><span class="lineno">11321</span><span class="preprocessor">#define  LPTIM_ICR_CMPMCF                       ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l11322" name="l11322"></a><span class="lineno">11322</span><span class="preprocessor">#define  LPTIM_ICR_ARRMCF                       ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l11323" name="l11323"></a><span class="lineno">11323</span><span class="preprocessor">#define  LPTIM_ICR_EXTTRIGCF                    ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l11324" name="l11324"></a><span class="lineno">11324</span><span class="preprocessor">#define  LPTIM_ICR_CMPOKCF                      ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l11325" name="l11325"></a><span class="lineno">11325</span><span class="preprocessor">#define  LPTIM_ICR_ARROKCF                      ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l11326" name="l11326"></a><span class="lineno">11326</span><span class="preprocessor">#define  LPTIM_ICR_UPCF                         ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l11327" name="l11327"></a><span class="lineno">11327</span><span class="preprocessor">#define  LPTIM_ICR_DOWNCF                       ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l11329" name="l11329"></a><span class="lineno">11329</span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span></div>
<div class="line"><a id="l11330" name="l11330"></a><span class="lineno">11330</span><span class="preprocessor">#define  LPTIM_IER_CMPMIE                       ((uint32_t)0x00000001)            </span></div>
<div class="line"><a id="l11331" name="l11331"></a><span class="lineno">11331</span><span class="preprocessor">#define  LPTIM_IER_ARRMIE                       ((uint32_t)0x00000002)            </span></div>
<div class="line"><a id="l11332" name="l11332"></a><span class="lineno">11332</span><span class="preprocessor">#define  LPTIM_IER_EXTTRIGIE                    ((uint32_t)0x00000004)            </span></div>
<div class="line"><a id="l11333" name="l11333"></a><span class="lineno">11333</span><span class="preprocessor">#define  LPTIM_IER_CMPOKIE                      ((uint32_t)0x00000008)            </span></div>
<div class="line"><a id="l11334" name="l11334"></a><span class="lineno">11334</span><span class="preprocessor">#define  LPTIM_IER_ARROKIE                      ((uint32_t)0x00000010)            </span></div>
<div class="line"><a id="l11335" name="l11335"></a><span class="lineno">11335</span><span class="preprocessor">#define  LPTIM_IER_UPIE                         ((uint32_t)0x00000020)            </span></div>
<div class="line"><a id="l11336" name="l11336"></a><span class="lineno">11336</span><span class="preprocessor">#define  LPTIM_IER_DOWNIE                       ((uint32_t)0x00000040)            </span></div>
<div class="line"><a id="l11338" name="l11338"></a><span class="lineno">11338</span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span></div>
<div class="line"><a id="l11339" name="l11339"></a><span class="lineno">11339</span><span class="preprocessor">#define  LPTIM_CFGR_CKSEL                       ((uint32_t)0x00000001)             </span></div>
<div class="line"><a id="l11341" name="l11341"></a><span class="lineno">11341</span><span class="preprocessor">#define  LPTIM_CFGR_CKPOL                       ((uint32_t)0x00000006)             </span></div>
<div class="line"><a id="l11342" name="l11342"></a><span class="lineno">11342</span><span class="preprocessor">#define  LPTIM_CFGR_CKPOL_0                     ((uint32_t)0x00000002)             </span></div>
<div class="line"><a id="l11343" name="l11343"></a><span class="lineno">11343</span><span class="preprocessor">#define  LPTIM_CFGR_CKPOL_1                     ((uint32_t)0x00000004)             </span></div>
<div class="line"><a id="l11345" name="l11345"></a><span class="lineno">11345</span><span class="preprocessor">#define  LPTIM_CFGR_CKFLT                       ((uint32_t)0x00000018)             </span></div>
<div class="line"><a id="l11346" name="l11346"></a><span class="lineno">11346</span><span class="preprocessor">#define  LPTIM_CFGR_CKFLT_0                     ((uint32_t)0x00000008)             </span></div>
<div class="line"><a id="l11347" name="l11347"></a><span class="lineno">11347</span><span class="preprocessor">#define  LPTIM_CFGR_CKFLT_1                     ((uint32_t)0x00000010)             </span></div>
<div class="line"><a id="l11349" name="l11349"></a><span class="lineno">11349</span><span class="preprocessor">#define  LPTIM_CFGR_TRGFLT                      ((uint32_t)0x000000C0)             </span></div>
<div class="line"><a id="l11350" name="l11350"></a><span class="lineno">11350</span><span class="preprocessor">#define  LPTIM_CFGR_TRGFLT_0                    ((uint32_t)0x00000040)             </span></div>
<div class="line"><a id="l11351" name="l11351"></a><span class="lineno">11351</span><span class="preprocessor">#define  LPTIM_CFGR_TRGFLT_1                    ((uint32_t)0x00000080)             </span></div>
<div class="line"><a id="l11353" name="l11353"></a><span class="lineno">11353</span><span class="preprocessor">#define  LPTIM_CFGR_PRESC                       ((uint32_t)0x00000E00)             </span></div>
<div class="line"><a id="l11354" name="l11354"></a><span class="lineno">11354</span><span class="preprocessor">#define  LPTIM_CFGR_PRESC_0                     ((uint32_t)0x00000200)             </span></div>
<div class="line"><a id="l11355" name="l11355"></a><span class="lineno">11355</span><span class="preprocessor">#define  LPTIM_CFGR_PRESC_1                     ((uint32_t)0x00000400)             </span></div>
<div class="line"><a id="l11356" name="l11356"></a><span class="lineno">11356</span><span class="preprocessor">#define  LPTIM_CFGR_PRESC_2                     ((uint32_t)0x00000800)             </span></div>
<div class="line"><a id="l11358" name="l11358"></a><span class="lineno">11358</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL                     ((uint32_t)0x0000E000)             </span></div>
<div class="line"><a id="l11359" name="l11359"></a><span class="lineno">11359</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_0                   ((uint32_t)0x00002000)             </span></div>
<div class="line"><a id="l11360" name="l11360"></a><span class="lineno">11360</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_1                   ((uint32_t)0x00004000)             </span></div>
<div class="line"><a id="l11361" name="l11361"></a><span class="lineno">11361</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_2                   ((uint32_t)0x00008000)             </span></div>
<div class="line"><a id="l11363" name="l11363"></a><span class="lineno">11363</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGEN                      ((uint32_t)0x00060000)             </span></div>
<div class="line"><a id="l11364" name="l11364"></a><span class="lineno">11364</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGEN_0                    ((uint32_t)0x00020000)             </span></div>
<div class="line"><a id="l11365" name="l11365"></a><span class="lineno">11365</span><span class="preprocessor">#define  LPTIM_CFGR_TRIGEN_1                    ((uint32_t)0x00040000)             </span></div>
<div class="line"><a id="l11367" name="l11367"></a><span class="lineno">11367</span><span class="preprocessor">#define  LPTIM_CFGR_TIMOUT                      ((uint32_t)0x00080000)             </span></div>
<div class="line"><a id="l11368" name="l11368"></a><span class="lineno">11368</span><span class="preprocessor">#define  LPTIM_CFGR_WAVE                        ((uint32_t)0x00100000)             </span></div>
<div class="line"><a id="l11369" name="l11369"></a><span class="lineno">11369</span><span class="preprocessor">#define  LPTIM_CFGR_WAVPOL                      ((uint32_t)0x00200000)             </span></div>
<div class="line"><a id="l11370" name="l11370"></a><span class="lineno">11370</span><span class="preprocessor">#define  LPTIM_CFGR_PRELOAD                     ((uint32_t)0x00400000)             </span></div>
<div class="line"><a id="l11371" name="l11371"></a><span class="lineno">11371</span><span class="preprocessor">#define  LPTIM_CFGR_COUNTMODE                   ((uint32_t)0x00800000)             </span></div>
<div class="line"><a id="l11372" name="l11372"></a><span class="lineno">11372</span><span class="preprocessor">#define  LPTIM_CFGR_ENC                         ((uint32_t)0x01000000)             </span></div>
<div class="line"><a id="l11374" name="l11374"></a><span class="lineno">11374</span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span></div>
<div class="line"><a id="l11375" name="l11375"></a><span class="lineno">11375</span><span class="preprocessor">#define  LPTIM_CR_ENABLE                        ((uint32_t)0x00000001)             </span></div>
<div class="line"><a id="l11376" name="l11376"></a><span class="lineno">11376</span><span class="preprocessor">#define  LPTIM_CR_SNGSTRT                       ((uint32_t)0x00000002)             </span></div>
<div class="line"><a id="l11377" name="l11377"></a><span class="lineno">11377</span><span class="preprocessor">#define  LPTIM_CR_CNTSTRT                       ((uint32_t)0x00000004)             </span></div>
<div class="line"><a id="l11379" name="l11379"></a><span class="lineno">11379</span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span></div>
<div class="line"><a id="l11380" name="l11380"></a><span class="lineno">11380</span><span class="preprocessor">#define  LPTIM_CMP_CMP                          ((uint32_t)0x0000FFFF)             </span></div>
<div class="line"><a id="l11382" name="l11382"></a><span class="lineno">11382</span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span></div>
<div class="line"><a id="l11383" name="l11383"></a><span class="lineno">11383</span><span class="preprocessor">#define  LPTIM_ARR_ARR                          ((uint32_t)0x0000FFFF)             </span></div>
<div class="line"><a id="l11385" name="l11385"></a><span class="lineno">11385</span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span></div>
<div class="line"><a id="l11386" name="l11386"></a><span class="lineno">11386</span><span class="preprocessor">#define  LPTIM_CNT_CNT                          ((uint32_t)0x0000FFFF)             </span></div>
<div class="line"><a id="l11388" name="l11388"></a><span class="lineno">11388</span><span class="comment">/******************  Bit definition for LPTIM_OR register  *******************/</span></div>
<div class="line"><a id="l11389" name="l11389"></a><span class="lineno">11389</span><span class="preprocessor">#define  LPTIM_OR_OR                           ((uint32_t)0x00000003)               </span></div>
<div class="line"><a id="l11390" name="l11390"></a><span class="lineno">11390</span><span class="preprocessor">#define  LPTIM_OR_OR_0                         ((uint32_t)0x00000001)               </span></div>
<div class="line"><a id="l11391" name="l11391"></a><span class="lineno">11391</span><span class="preprocessor">#define  LPTIM_OR_OR_1                         ((uint32_t)0x00000002)               </span></div>
<div class="line"><a id="l11392" name="l11392"></a><span class="lineno">11392</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11393" name="l11393"></a><span class="lineno">11393</span> </div>
<div class="line"><a id="l11394" name="l11394"></a><span class="lineno">11394</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11395" name="l11395"></a><span class="lineno">11395</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11396" name="l11396"></a><span class="lineno">11396</span><span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a id="l11397" name="l11397"></a><span class="lineno">11397</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11398" name="l11398"></a><span class="lineno">11398</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11399" name="l11399"></a><span class="lineno">11399</span><span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a id="l11400" name="l11400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">11400</a></span><span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11401" name="l11401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">11401</a></span><span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11402" name="l11402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">11402</a></span><span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11403" name="l11403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">11403</a></span><span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11404" name="l11404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">11404</a></span><span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11405" name="l11405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">11405</a></span><span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11406" name="l11406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">11406</a></span><span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11407" name="l11407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">11407</a></span><span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11408" name="l11408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">11408</a></span><span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11409" name="l11409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">11409</a></span><span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11411" name="l11411"></a><span class="lineno">11411</span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a id="l11412" name="l11412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">11412</a></span><span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span></div>
<div class="line"><a id="l11414" name="l11414"></a><span class="lineno">11414</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l11415" name="l11415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">11415</a></span><span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint16_t)0x000F)            </span></div>
<div class="line"><a id="l11416" name="l11416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">11416</a></span><span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint16_t)0xFFF0)            </span></div>
<div class="line"><a id="l11418" name="l11418"></a><span class="lineno">11418</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l11419" name="l11419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">11419</a></span><span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11420" name="l11420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">11420</a></span><span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11421" name="l11421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">11421</a></span><span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11422" name="l11422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">11422</a></span><span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11423" name="l11423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">11423</a></span><span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11424" name="l11424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">11424</a></span><span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11425" name="l11425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">11425</a></span><span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11426" name="l11426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">11426</a></span><span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11427" name="l11427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">11427</a></span><span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11428" name="l11428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">11428</a></span><span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11429" name="l11429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">11429</a></span><span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11430" name="l11430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">11430</a></span><span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11431" name="l11431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">11431</a></span><span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11432" name="l11432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">11432</a></span><span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11433" name="l11433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">11433</a></span><span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a id="l11435" name="l11435"></a><span class="lineno">11435</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l11436" name="l11436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">11436</a></span><span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span></div>
<div class="line"><a id="l11437" name="l11437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">11437</a></span><span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11438" name="l11438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">11438</a></span><span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11439" name="l11439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">11439</a></span><span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11440" name="l11440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">11440</a></span><span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11441" name="l11441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">11441</a></span><span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11442" name="l11442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">11442</a></span><span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11444" name="l11444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">11444</a></span><span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span></div>
<div class="line"><a id="l11445" name="l11445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">11445</a></span><span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a id="l11446" name="l11446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">11446</a></span><span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a id="l11448" name="l11448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">11448</a></span><span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span></div>
<div class="line"><a id="l11450" name="l11450"></a><span class="lineno">11450</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l11451" name="l11451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">11451</a></span><span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11452" name="l11452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">11452</a></span><span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11453" name="l11453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">11453</a></span><span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11454" name="l11454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">11454</a></span><span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11455" name="l11455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">11455</a></span><span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11456" name="l11456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">11456</a></span><span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11457" name="l11457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">11457</a></span><span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11458" name="l11458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">11458</a></span><span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11459" name="l11459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">11459</a></span><span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11460" name="l11460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">11460</a></span><span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11461" name="l11461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">11461</a></span><span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a id="l11462" name="l11462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">11462</a></span><span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span></div>
<div class="line"><a id="l11464" name="l11464"></a><span class="lineno">11464</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l11465" name="l11465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">11465</a></span><span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span></div>
<div class="line"><a id="l11466" name="l11466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">11466</a></span><span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11467" name="l11467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">11467</a></span><span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11468" name="l11468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">11468</a></span><span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11469" name="l11469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">11469</a></span><span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11470" name="l11470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">11470</a></span><span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11471" name="l11471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">11471</a></span><span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11472" name="l11472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">11472</a></span><span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11473" name="l11473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">11473</a></span><span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11475" name="l11475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">11475</a></span><span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span></div>
<div class="line"><a id="l11477" name="l11477"></a><span class="lineno">11477</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11478" name="l11478"></a><span class="lineno">11478</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11479" name="l11479"></a><span class="lineno">11479</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l11480" name="l11480"></a><span class="lineno">11480</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11481" name="l11481"></a><span class="lineno">11481</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11482" name="l11482"></a><span class="lineno">11482</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l11483" name="l11483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">11483</a></span><span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div>
<div class="line"><a id="l11484" name="l11484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">11484</a></span><span class="preprocessor">#define  WWDG_CR_T_0                         ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l11485" name="l11485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">11485</a></span><span class="preprocessor">#define  WWDG_CR_T_1                         ((uint8_t)0x02)               </span></div>
<div class="line"><a id="l11486" name="l11486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">11486</a></span><span class="preprocessor">#define  WWDG_CR_T_2                         ((uint8_t)0x04)               </span></div>
<div class="line"><a id="l11487" name="l11487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">11487</a></span><span class="preprocessor">#define  WWDG_CR_T_3                         ((uint8_t)0x08)               </span></div>
<div class="line"><a id="l11488" name="l11488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">11488</a></span><span class="preprocessor">#define  WWDG_CR_T_4                         ((uint8_t)0x10)               </span></div>
<div class="line"><a id="l11489" name="l11489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">11489</a></span><span class="preprocessor">#define  WWDG_CR_T_5                         ((uint8_t)0x20)               </span></div>
<div class="line"><a id="l11490" name="l11490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">11490</a></span><span class="preprocessor">#define  WWDG_CR_T_6                         ((uint8_t)0x40)               </span></div>
<div class="line"><a id="l11491" name="l11491"></a><span class="lineno">11491</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l11492" name="l11492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">11492</a></span><span class="preprocessor">#define  WWDG_CR_T0                          WWDG_CR_T_0</span></div>
<div class="line"><a id="l11493" name="l11493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">11493</a></span><span class="preprocessor">#define  WWDG_CR_T1                          WWDG_CR_T_1</span></div>
<div class="line"><a id="l11494" name="l11494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">11494</a></span><span class="preprocessor">#define  WWDG_CR_T2                          WWDG_CR_T_2</span></div>
<div class="line"><a id="l11495" name="l11495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">11495</a></span><span class="preprocessor">#define  WWDG_CR_T3                          WWDG_CR_T_3</span></div>
<div class="line"><a id="l11496" name="l11496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">11496</a></span><span class="preprocessor">#define  WWDG_CR_T4                          WWDG_CR_T_4</span></div>
<div class="line"><a id="l11497" name="l11497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">11497</a></span><span class="preprocessor">#define  WWDG_CR_T5                          WWDG_CR_T_5</span></div>
<div class="line"><a id="l11498" name="l11498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">11498</a></span><span class="preprocessor">#define  WWDG_CR_T6                          WWDG_CR_T_6</span></div>
<div class="line"><a id="l11499" name="l11499"></a><span class="lineno">11499</span> </div>
<div class="line"><a id="l11500" name="l11500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">11500</a></span><span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div>
<div class="line"><a id="l11502" name="l11502"></a><span class="lineno">11502</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l11503" name="l11503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">11503</a></span><span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div>
<div class="line"><a id="l11504" name="l11504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">11504</a></span><span class="preprocessor">#define  WWDG_CFR_W_0                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a id="l11505" name="l11505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">11505</a></span><span class="preprocessor">#define  WWDG_CFR_W_1                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a id="l11506" name="l11506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">11506</a></span><span class="preprocessor">#define  WWDG_CFR_W_2                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a id="l11507" name="l11507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">11507</a></span><span class="preprocessor">#define  WWDG_CFR_W_3                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a id="l11508" name="l11508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">11508</a></span><span class="preprocessor">#define  WWDG_CFR_W_4                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a id="l11509" name="l11509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">11509</a></span><span class="preprocessor">#define  WWDG_CFR_W_5                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a id="l11510" name="l11510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">11510</a></span><span class="preprocessor">#define  WWDG_CFR_W_6                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a id="l11511" name="l11511"></a><span class="lineno">11511</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l11512" name="l11512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">11512</a></span><span class="preprocessor">#define  WWDG_CFR_W0                         WWDG_CFR_W_0</span></div>
<div class="line"><a id="l11513" name="l11513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">11513</a></span><span class="preprocessor">#define  WWDG_CFR_W1                         WWDG_CFR_W_1</span></div>
<div class="line"><a id="l11514" name="l11514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">11514</a></span><span class="preprocessor">#define  WWDG_CFR_W2                         WWDG_CFR_W_2</span></div>
<div class="line"><a id="l11515" name="l11515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">11515</a></span><span class="preprocessor">#define  WWDG_CFR_W3                         WWDG_CFR_W_3</span></div>
<div class="line"><a id="l11516" name="l11516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">11516</a></span><span class="preprocessor">#define  WWDG_CFR_W4                         WWDG_CFR_W_4</span></div>
<div class="line"><a id="l11517" name="l11517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">11517</a></span><span class="preprocessor">#define  WWDG_CFR_W5                         WWDG_CFR_W_5</span></div>
<div class="line"><a id="l11518" name="l11518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">11518</a></span><span class="preprocessor">#define  WWDG_CFR_W6                         WWDG_CFR_W_6</span></div>
<div class="line"><a id="l11519" name="l11519"></a><span class="lineno">11519</span> </div>
<div class="line"><a id="l11520" name="l11520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">11520</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div>
<div class="line"><a id="l11521" name="l11521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">11521</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB_0                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a id="l11522" name="l11522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">11522</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB_1                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a id="l11523" name="l11523"></a><span class="lineno">11523</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l11524" name="l11524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">11524</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a id="l11525" name="l11525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">11525</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a id="l11526" name="l11526"></a><span class="lineno">11526</span> </div>
<div class="line"><a id="l11527" name="l11527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">11527</a></span><span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a id="l11529" name="l11529"></a><span class="lineno">11529</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l11530" name="l11530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">11530</a></span><span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div>
<div class="line"><a id="l11533" name="l11533"></a><span class="lineno">11533</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11534" name="l11534"></a><span class="lineno">11534</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11535" name="l11535"></a><span class="lineno">11535</span><span class="comment">/*                                DBG                                         */</span></div>
<div class="line"><a id="l11536" name="l11536"></a><span class="lineno">11536</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11537" name="l11537"></a><span class="lineno">11537</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11538" name="l11538"></a><span class="lineno">11538</span><span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a id="l11539" name="l11539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">11539</a></span><span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)</span></div>
<div class="line"><a id="l11540" name="l11540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">11540</a></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)</span></div>
<div class="line"><a id="l11541" name="l11541"></a><span class="lineno">11541</span> </div>
<div class="line"><a id="l11542" name="l11542"></a><span class="lineno">11542</span><span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a id="l11543" name="l11543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">11543</a></span><span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l11544" name="l11544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">11544</a></span><span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l11545" name="l11545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">11545</a></span><span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l11546" name="l11546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">11546</a></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l11547" name="l11547"></a><span class="lineno">11547</span> </div>
<div class="line"><a id="l11548" name="l11548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">11548</a></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)</span></div>
<div class="line"><a id="l11549" name="l11549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">11549</a></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l11550" name="l11550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">11550</a></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l11552" name="l11552"></a><span class="lineno">11552</span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div>
<div class="line"><a id="l11553" name="l11553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">11553</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP            ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l11554" name="l11554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">11554</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP            ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l11555" name="l11555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">11555</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP            ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l11556" name="l11556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">11556</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP            ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l11557" name="l11557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">11557</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP            ((uint32_t)0x00000010)</span></div>
<div class="line"><a id="l11558" name="l11558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">11558</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP            ((uint32_t)0x00000020)</span></div>
<div class="line"><a id="l11559" name="l11559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ca0e04ad8c94e5b7fe29d8b9c20ebff">11559</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP           ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l11560" name="l11560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef63b3c086ede54396596798553299">11560</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP           ((uint32_t)0x00000080)</span></div>
<div class="line"><a id="l11561" name="l11561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871">11561</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP           ((uint32_t)0x00000100)</span></div>
<div class="line"><a id="l11562" name="l11562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">11562</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP             ((uint32_t)0x00000400)</span></div>
<div class="line"><a id="l11563" name="l11563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">11563</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP            ((uint32_t)0x00000800)</span></div>
<div class="line"><a id="l11564" name="l11564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">11564</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP            ((uint32_t)0x00001000)</span></div>
<div class="line"><a id="l11565" name="l11565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">11565</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000)</span></div>
<div class="line"><a id="l11566" name="l11566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">11566</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   ((uint32_t)0x00400000)</span></div>
<div class="line"><a id="l11567" name="l11567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f7e5c708387aa1ddae35b892811b4e9">11567</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   ((uint32_t)0x00800000)</span></div>
<div class="line"><a id="l11568" name="l11568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b404dcea4857bccabbb03d6cce6be8c">11568</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP            ((uint32_t)0x02000000)</span></div>
<div class="line"><a id="l11569" name="l11569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a">11569</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP            ((uint32_t)0x04000000)</span></div>
<div class="line"><a id="l11570" name="l11570"></a><span class="lineno">11570</span><span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l11571" name="l11571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe48f858edb831fbcb8769421df7d8e9">11571</a></span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div>
<div class="line"><a id="l11572" name="l11572"></a><span class="lineno">11572</span> </div>
<div class="line"><a id="l11573" name="l11573"></a><span class="lineno">11573</span><span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div>
<div class="line"><a id="l11574" name="l11574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">11574</a></span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l11575" name="l11575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37128bf689254919b07f64ee41cad1cf">11575</a></span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP        ((uint32_t)0x00000002)</span></div>
<div class="line"><a id="l11576" name="l11576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">11576</a></span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP        ((uint32_t)0x00010000)</span></div>
<div class="line"><a id="l11577" name="l11577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">11577</a></span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP       ((uint32_t)0x00020000)</span></div>
<div class="line"><a id="l11578" name="l11578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">11578</a></span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP       ((uint32_t)0x00040000)</span></div>
<div class="line"><a id="l11579" name="l11579"></a><span class="lineno">11579</span> </div>
<div class="line"><a id="l11580" name="l11580"></a><span class="lineno">11580</span><span class="comment">/* Legacy aliases */</span></div>
<div class="line"><a id="l11581" name="l11581"></a><span class="lineno">11581</span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        DBGMCU_APB1_FZ_DBG_TIM1_STOP    </span></div>
<div class="line"><a id="l11582" name="l11582"></a><span class="lineno">11582</span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP        DBGMCU_APB1_FZ_DBG_TIM8_STOP</span></div>
<div class="line"><a id="l11583" name="l11583"></a><span class="lineno">11583</span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP        DBGMCU_APB1_FZ_DBG_TIM9_STOP</span></div>
<div class="line"><a id="l11584" name="l11584"></a><span class="lineno">11584</span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP       DBGMCU_APB1_FZ_DBG_TIM10_STOP</span></div>
<div class="line"><a id="l11585" name="l11585"></a><span class="lineno">11585</span><span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP       DBGMCU_APB1_FZ_DBG_TIM11_STOP</span></div>
<div class="line"><a id="l11586" name="l11586"></a><span class="lineno">11586</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11587" name="l11587"></a><span class="lineno">11587</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11588" name="l11588"></a><span class="lineno">11588</span><span class="comment">/*                Ethernet MAC Registers bits definitions                     */</span></div>
<div class="line"><a id="l11589" name="l11589"></a><span class="lineno">11589</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l11590" name="l11590"></a><span class="lineno">11590</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11591" name="l11591"></a><span class="lineno">11591</span><span class="comment">/* Bit definition for Ethernet MAC Control Register register */</span></div>
<div class="line"><a id="l11592" name="l11592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90fbae827b1368b83cd9b0d9c64cc8">11592</a></span><span class="preprocessor">#define ETH_MACCR_WD      ((uint32_t)0x00800000)  </span><span class="comment">/* Watchdog disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11593" name="l11593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef1243e257142caa99c086b07fa5d42">11593</a></span><span class="preprocessor">#define ETH_MACCR_JD      ((uint32_t)0x00400000)  </span><span class="comment">/* Jabber disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11594" name="l11594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989c71f66d1361519d2b0586f30b148f">11594</a></span><span class="preprocessor">#define ETH_MACCR_IFG     ((uint32_t)0x000E0000)  </span><span class="comment">/* Inter-frame gap */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11595" name="l11595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004e9dab4a5e1ed4f165facca6fd80aa">11595</a></span><span class="preprocessor">#define ETH_MACCR_IFG_96Bit     ((uint32_t)0x00000000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 96Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11596" name="l11596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0f2ad0cd583f00dd2739cbb3dbdeea">11596</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_88Bit     ((uint32_t)0x00020000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 88Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11597" name="l11597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56adc3166c71f29d2d30efc6ed3a4369">11597</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_80Bit     ((uint32_t)0x00040000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 80Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11598" name="l11598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2e77bc6fa5effe78706bfda4a51d1e2">11598</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_72Bit     ((uint32_t)0x00060000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 72Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11599" name="l11599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c191358878ffd90ad6a6af336b935b">11599</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_64Bit     ((uint32_t)0x00080000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 64Bit */</span><span class="preprocessor">        </span></div>
<div class="line"><a id="l11600" name="l11600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebea1ff24623d7ba11f9eea98cd5466b">11600</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_56Bit     ((uint32_t)0x000A0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 56Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11601" name="l11601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8984fcb3cf6fb85c26878d9341324d77">11601</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_48Bit     ((uint32_t)0x000C0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 48Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11602" name="l11602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc414a4c1360538a9ccbea64009d581">11602</a></span><span class="preprocessor">  #define ETH_MACCR_IFG_40Bit     ((uint32_t)0x000E0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 40Bit */</span><span class="preprocessor">              </span></div>
<div class="line"><a id="l11603" name="l11603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad298d344663cc1213716b5981c61682c">11603</a></span><span class="preprocessor">#define ETH_MACCR_CSD     ((uint32_t)0x00010000)  </span><span class="comment">/* Carrier sense disable (during transmission) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11604" name="l11604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa2d12a706f5c166e1ed620ec53177c">11604</a></span><span class="preprocessor">#define ETH_MACCR_FES     ((uint32_t)0x00004000)  </span><span class="comment">/* Fast ethernet speed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11605" name="l11605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f0065edda127d3f1fb6e88ca6f465b">11605</a></span><span class="preprocessor">#define ETH_MACCR_ROD     ((uint32_t)0x00002000)  </span><span class="comment">/* Receive own disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11606" name="l11606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ad823b7d50c85fc620a9a93d250d54">11606</a></span><span class="preprocessor">#define ETH_MACCR_LM      ((uint32_t)0x00001000)  </span><span class="comment">/* loopback mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11607" name="l11607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e463b0497de6801773acd7984722b2">11607</a></span><span class="preprocessor">#define ETH_MACCR_DM      ((uint32_t)0x00000800)  </span><span class="comment">/* Duplex mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11608" name="l11608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd6f6975a04c0ded0e1a9e98035e802">11608</a></span><span class="preprocessor">#define ETH_MACCR_IPCO    ((uint32_t)0x00000400)  </span><span class="comment">/* IP Checksum offload */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11609" name="l11609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2771077782e2dcac94367e54353696e">11609</a></span><span class="preprocessor">#define ETH_MACCR_RD      ((uint32_t)0x00000200)  </span><span class="comment">/* Retry disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11610" name="l11610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5d2fe7260609d8186a7005f925dc28">11610</a></span><span class="preprocessor">#define ETH_MACCR_APCS    ((uint32_t)0x00000080)  </span><span class="comment">/* Automatic Pad/CRC stripping */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11611" name="l11611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fab432a0d01c8c1786b3d48489c0f9">11611</a></span><span class="preprocessor">#define ETH_MACCR_BL      ((uint32_t)0x00000060)  </span><span class="comment">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span></div>
<div class="line"><a id="l11612" name="l11612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc0bcf13d6a51de76a67299ba40561f">11612</a></span><span class="comment">                                                       a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11613" name="l11613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga135a78ac267e35d598ed17aa776a1505">11613</a></span><span class="preprocessor">  #define ETH_MACCR_BL_10    ((uint32_t)0x00000000)  </span><span class="comment">/* k = min (n, 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11614" name="l11614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5f35dc63a68792a4abfaf9d11a2feb">11614</a></span><span class="preprocessor">  #define ETH_MACCR_BL_8     ((uint32_t)0x00000020)  </span><span class="comment">/* k = min (n, 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11615" name="l11615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4db303c5f5822875770938f7cfb7c5">11615</a></span><span class="preprocessor">  #define ETH_MACCR_BL_4     ((uint32_t)0x00000040)  </span><span class="comment">/* k = min (n, 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11616" name="l11616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90347f47e9623d4714e0631b1afbccc9">11616</a></span><span class="preprocessor">  #define ETH_MACCR_BL_1     ((uint32_t)0x00000060)  </span><span class="comment">/* k = min (n, 1) */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11617" name="l11617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c3818396ef51cad8be1f4c68fff164">11617</a></span><span class="preprocessor">#define ETH_MACCR_DC      ((uint32_t)0x00000010)  </span><span class="comment">/* Defferal check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11618" name="l11618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77984e7a5202bdc300bccc9cc90fad3e">11618</a></span><span class="preprocessor">#define ETH_MACCR_TE      ((uint32_t)0x00000008)  </span><span class="comment">/* Transmitter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11619" name="l11619"></a><span class="lineno">11619</span><span class="preprocessor">#define ETH_MACCR_RE      ((uint32_t)0x00000004)  </span><span class="comment">/* Receiver enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11620" name="l11620"></a><span class="lineno">11620</span> </div>
<div class="line"><a id="l11621" name="l11621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7970ce2fd938029f0a58cf668a82a0fb">11621</a></span><span class="comment">/* Bit definition for Ethernet MAC Frame Filter Register */</span></div>
<div class="line"><a id="l11622" name="l11622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b902b5561e392e47ce5d66275902e29">11622</a></span><span class="preprocessor">#define ETH_MACFFR_RA     ((uint32_t)0x80000000)  </span><span class="comment">/* Receive all */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11623" name="l11623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e710eda13cca42c8da46d5d37f34552">11623</a></span><span class="preprocessor">#define ETH_MACFFR_HPF    ((uint32_t)0x00000400)  </span><span class="comment">/* Hash or perfect filter */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11624" name="l11624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa351de2818df9599ce6b3378ca31f87">11624</a></span><span class="preprocessor">#define ETH_MACFFR_SAF    ((uint32_t)0x00000200)  </span><span class="comment">/* Source address filter enable */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11625" name="l11625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25724ed070e5948cb5541d890d2af603">11625</a></span><span class="preprocessor">#define ETH_MACFFR_SAIF   ((uint32_t)0x00000100)  </span><span class="comment">/* SA inverse filtering */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11626" name="l11626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bcec681af42037508574944fe68d6ff">11626</a></span><span class="preprocessor">#define ETH_MACFFR_PCF    ((uint32_t)0x000000C0)  </span><span class="comment">/* Pass control frames: 3 cases */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11627" name="l11627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf694466716e26c52452e21ce2a76f2fe">11627</a></span><span class="preprocessor">  #define ETH_MACFFR_PCF_BlockAll                ((uint32_t)0x00000040)  </span><span class="comment">/* MAC filters all control frames from reaching the application */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11628" name="l11628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e83e62d864be50e58455719d6df217">11628</a></span><span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardAll              ((uint32_t)0x00000080)  </span><span class="comment">/* MAC forwards all control frames to application even if they fail the Address Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11629" name="l11629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fea3f3e6b264e362a84675e09f33cbd">11629</a></span><span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0)  </span><span class="comment">/* MAC forwards control frames that pass the Address Filter. */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11630" name="l11630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafaa7da9e50e9ecf39bdc614c01bc22e">11630</a></span><span class="preprocessor">#define ETH_MACFFR_BFD    ((uint32_t)0x00000020)  </span><span class="comment">/* Broadcast frame disable */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11631" name="l11631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f50c885917d6df63e6250a530a9ce0c">11631</a></span><span class="preprocessor">#define ETH_MACFFR_PAM    ((uint32_t)0x00000010)  </span><span class="comment">/* Pass all mutlicast */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11632" name="l11632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab1e7a61949844d578d7580b9d2c143">11632</a></span><span class="preprocessor">#define ETH_MACFFR_DAIF   ((uint32_t)0x00000008)  </span><span class="comment">/* DA Inverse filtering */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11633" name="l11633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d925e8aa55a6b07772f86abce601529">11633</a></span><span class="preprocessor">#define ETH_MACFFR_HM     ((uint32_t)0x00000004)  </span><span class="comment">/* Hash multicast */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11634" name="l11634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga168f5e4a3eb11474c65396d75c07e086">11634</a></span><span class="preprocessor">#define ETH_MACFFR_HU     ((uint32_t)0x00000002)  </span><span class="comment">/* Hash unicast */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11635" name="l11635"></a><span class="lineno">11635</span><span class="preprocessor">#define ETH_MACFFR_PM     ((uint32_t)0x00000001)  </span><span class="comment">/* Promiscuous mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11636" name="l11636"></a><span class="lineno">11636</span> </div>
<div class="line"><a id="l11637" name="l11637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee61bc9033449996ae9f8f701b3bae23">11637</a></span><span class="comment">/* Bit definition for Ethernet MAC Hash Table High Register */</span></div>
<div class="line"><a id="l11638" name="l11638"></a><span class="lineno">11638</span><span class="preprocessor">#define ETH_MACHTHR_HTH   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11639" name="l11639"></a><span class="lineno">11639</span> </div>
<div class="line"><a id="l11640" name="l11640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac90cb3090f29ee9e5e7d935e8a3f2340">11640</a></span><span class="comment">/* Bit definition for Ethernet MAC Hash Table Low Register */</span></div>
<div class="line"><a id="l11641" name="l11641"></a><span class="lineno">11641</span><span class="preprocessor">#define ETH_MACHTLR_HTL   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11642" name="l11642"></a><span class="lineno">11642</span> </div>
<div class="line"><a id="l11643" name="l11643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga712f44a77db4edfaf961e469153e34a4">11643</a></span><span class="comment">/* Bit definition for Ethernet MAC MII Address Register */</span></div>
<div class="line"><a id="l11644" name="l11644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ab5db007b55dca29e98ba3b31f7e66">11644</a></span><span class="preprocessor">#define ETH_MACMIIAR_PA   ((uint32_t)0x0000F800)  </span><span class="comment">/* Physical layer address */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11645" name="l11645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0747e464ca8bb685ee34d28eb2677c40">11645</a></span><span class="preprocessor">#define ETH_MACMIIAR_MR   ((uint32_t)0x000007C0)  </span><span class="comment">/* MII register in the selected PHY */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11646" name="l11646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc1c108e8e7faa35839b3f72b5570d7">11646</a></span><span class="preprocessor">#define ETH_MACMIIAR_CR   ((uint32_t)0x0000001C)  </span><span class="comment">/* CR clock range: 6 cases */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11647" name="l11647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0002142eea07988f854915782bd691c9">11647</a></span><span class="preprocessor">  #define ETH_MACMIIAR_CR_Div42   ((uint32_t)0x00000000)  </span><span class="comment">/* HCLK:60-100 MHz; MDC clock= HCLK/42 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11648" name="l11648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49474ccdc05637adbc870989373c6535">11648</a></span><span class="preprocessor">  #define ETH_MACMIIAR_CR_Div62   ((uint32_t)0x00000004)  </span><span class="comment">/* HCLK:100-150 MHz; MDC clock= HCLK/62 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11649" name="l11649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a9da5dbeb77d96a729afc82d4f246d">11649</a></span><span class="preprocessor">  #define ETH_MACMIIAR_CR_Div16   ((uint32_t)0x00000008)  </span><span class="comment">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11650" name="l11650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372d485677cd2e3a995dab470abe66b8">11650</a></span><span class="preprocessor">  #define ETH_MACMIIAR_CR_Div26   ((uint32_t)0x0000000C)  </span><span class="comment">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11651" name="l11651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdb940b35822107a5959cdd1ab06482">11651</a></span><span class="preprocessor">  #define ETH_MACMIIAR_CR_Div102  ((uint32_t)0x00000010)  </span><span class="comment">/* HCLK:150-168 MHz; MDC clock= HCLK/102 */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l11652" name="l11652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3bd36fdbb97a3ec5b541997bf952aa">11652</a></span><span class="preprocessor">#define ETH_MACMIIAR_MW   ((uint32_t)0x00000002)  </span><span class="comment">/* MII write */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11653" name="l11653"></a><span class="lineno">11653</span><span class="preprocessor">#define ETH_MACMIIAR_MB   ((uint32_t)0x00000001)  </span><span class="comment">/* MII busy */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11654" name="l11654"></a><span class="lineno">11654</span>  </div>
<div class="line"><a id="l11655" name="l11655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1226bcd1fc955b69191cd84c1ffe6e">11655</a></span><span class="comment">/* Bit definition for Ethernet MAC MII Data Register */</span></div>
<div class="line"><a id="l11656" name="l11656"></a><span class="lineno">11656</span><span class="preprocessor">#define ETH_MACMIIDR_MD   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MII data: read/write data from/to PHY */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11657" name="l11657"></a><span class="lineno">11657</span> </div>
<div class="line"><a id="l11658" name="l11658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3bc8574eee69d1bf01d5ab91644bbc">11658</a></span><span class="comment">/* Bit definition for Ethernet MAC Flow Control Register */</span></div>
<div class="line"><a id="l11659" name="l11659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34f51c72bc9733694ca11993cc384e1">11659</a></span><span class="preprocessor">#define ETH_MACFCR_PT     ((uint32_t)0xFFFF0000)  </span><span class="comment">/* Pause time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11660" name="l11660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa299b14f248991ea740c352c2e2ec1e5">11660</a></span><span class="preprocessor">#define ETH_MACFCR_ZQPD   ((uint32_t)0x00000080)  </span><span class="comment">/* Zero-quanta pause disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11661" name="l11661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23d3e1992eec79fe65413ab67d3a3850">11661</a></span><span class="preprocessor">#define ETH_MACFCR_PLT    ((uint32_t)0x00000030)  </span><span class="comment">/* Pause low threshold: 4 cases */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11662" name="l11662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga006139afdeadd79e8ead0233a202b3aa">11662</a></span><span class="preprocessor">  #define ETH_MACFCR_PLT_Minus4   ((uint32_t)0x00000000)  </span><span class="comment">/* Pause time minus 4 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11663" name="l11663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71124fba7219f43938d8cc25ba4fad">11663</a></span><span class="preprocessor">  #define ETH_MACFCR_PLT_Minus28  ((uint32_t)0x00000010)  </span><span class="comment">/* Pause time minus 28 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11664" name="l11664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf55b57c1a06e060afd934e7883a6ebca">11664</a></span><span class="preprocessor">  #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020)  </span><span class="comment">/* Pause time minus 144 slot times */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11665" name="l11665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50539e6dcdc828a70c91ab0cb0c1c27c">11665</a></span><span class="preprocessor">  #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030)  </span><span class="comment">/* Pause time minus 256 slot times */</span><span class="preprocessor">      </span></div>
<div class="line"><a id="l11666" name="l11666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eec52cb081cdba237e1195fe8c324b">11666</a></span><span class="preprocessor">#define ETH_MACFCR_UPFD   ((uint32_t)0x00000008)  </span><span class="comment">/* Unicast pause frame detect */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11667" name="l11667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd88b7b637bef7a8022270ee02c64a">11667</a></span><span class="preprocessor">#define ETH_MACFCR_RFCE   ((uint32_t)0x00000004)  </span><span class="comment">/* Receive flow control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11668" name="l11668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dccd98a15d90caf17bcaa6ae13d60a3">11668</a></span><span class="preprocessor">#define ETH_MACFCR_TFCE   ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11669" name="l11669"></a><span class="lineno">11669</span><span class="preprocessor">#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001)  </span><span class="comment">/* Flow control busy/backpressure activate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11670" name="l11670"></a><span class="lineno">11670</span> </div>
<div class="line"><a id="l11671" name="l11671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd45480752cd22efecf0d7465bf49500">11671</a></span><span class="comment">/* Bit definition for Ethernet MAC VLAN Tag Register */</span></div>
<div class="line"><a id="l11672" name="l11672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50874dc921fd523d84621a337aebc53d">11672</a></span><span class="preprocessor">#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000)  </span><span class="comment">/* 12-bit VLAN tag comparison */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11673" name="l11673"></a><span class="lineno">11673</span><span class="preprocessor">#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF)  </span><span class="comment">/* VLAN tag identifier (for receive frames) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11674" name="l11674"></a><span class="lineno">11674</span> </div>
<div class="line"><a id="l11675" name="l11675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae49a607f4dc4ba71c695b3aa2fc0968">11675</a></span><span class="comment">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span> </div>
<div class="line"><a id="l11676" name="l11676"></a><span class="lineno">11676</span><span class="preprocessor">#define ETH_MACRWUFFR_D   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Wake-up frame filter register data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11677" name="l11677"></a><span class="lineno">11677</span><span class="comment">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span></div>
<div class="line"><a id="l11678" name="l11678"></a><span class="lineno">11678</span><span class="comment">   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span></div>
<div class="line"><a id="l11679" name="l11679"></a><span class="lineno">11679</span><span class="comment">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span></div>
<div class="line"><a id="l11680" name="l11680"></a><span class="lineno">11680</span><span class="comment">   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span></div>
<div class="line"><a id="l11681" name="l11681"></a><span class="lineno">11681</span><span class="comment">   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span></div>
<div class="line"><a id="l11682" name="l11682"></a><span class="lineno">11682</span><span class="comment">   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span></div>
<div class="line"><a id="l11683" name="l11683"></a><span class="lineno">11683</span><span class="comment">   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - </span></div>
<div class="line"><a id="l11684" name="l11684"></a><span class="lineno">11684</span><span class="comment">                              RSVD - Filter1 Command - RSVD - Filter0 Command</span></div>
<div class="line"><a id="l11685" name="l11685"></a><span class="lineno">11685</span><span class="comment">   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span></div>
<div class="line"><a id="l11686" name="l11686"></a><span class="lineno">11686</span><span class="comment">   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span></div>
<div class="line"><a id="l11687" name="l11687"></a><span class="lineno">11687</span><span class="comment">   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span></div>
<div class="line"><a id="l11688" name="l11688"></a><span class="lineno">11688</span> </div>
<div class="line"><a id="l11689" name="l11689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa7046c581aa1b663c819352930cdd8">11689</a></span><span class="comment">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span> </div>
<div class="line"><a id="l11690" name="l11690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2d01faf67db27fb0b2cfeaf94242b4">11690</a></span><span class="preprocessor">#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000)  </span><span class="comment">/* Wake-Up Frame Filter Register Pointer Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11691" name="l11691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga597abfcc1408cb51980fa7a594a6cf30">11691</a></span><span class="preprocessor">#define ETH_MACPMTCSR_GU     ((uint32_t)0x00000200)  </span><span class="comment">/* Global Unicast */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11692" name="l11692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab855f00737fb7f828752e1353c3a1031">11692</a></span><span class="preprocessor">#define ETH_MACPMTCSR_WFR    ((uint32_t)0x00000040)  </span><span class="comment">/* Wake-Up Frame Received */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11693" name="l11693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998f1f5665f94008e39dfabb489faf8e">11693</a></span><span class="preprocessor">#define ETH_MACPMTCSR_MPR    ((uint32_t)0x00000020)  </span><span class="comment">/* Magic Packet Received */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11694" name="l11694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81540e67436a755a7692b32a33871f63">11694</a></span><span class="preprocessor">#define ETH_MACPMTCSR_WFE    ((uint32_t)0x00000004)  </span><span class="comment">/* Wake-Up Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11695" name="l11695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab454be372dc141b6e515c4389cd18a12">11695</a></span><span class="preprocessor">#define ETH_MACPMTCSR_MPE    ((uint32_t)0x00000002)  </span><span class="comment">/* Magic Packet Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11696" name="l11696"></a><span class="lineno">11696</span><span class="preprocessor">#define ETH_MACPMTCSR_PD     ((uint32_t)0x00000001)  </span><span class="comment">/* Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11697" name="l11697"></a><span class="lineno">11697</span> </div>
<div class="line"><a id="l11698" name="l11698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e4af1a52a19f5b2d8f3ce74dd5c85e">11698</a></span><span class="comment">/* Bit definition for Ethernet MAC Status Register */</span></div>
<div class="line"><a id="l11699" name="l11699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f628abfb1f1076cd89ac76a373d48d6">11699</a></span><span class="preprocessor">#define ETH_MACSR_TSTS      ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11700" name="l11700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9faeaa8069b56260ffc8ed2daa06fcd">11700</a></span><span class="preprocessor">#define ETH_MACSR_MMCTS     ((uint32_t)0x00000040)  </span><span class="comment">/* MMC transmit status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11701" name="l11701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764dd9b736867f6c5b590c7ca49017c2">11701</a></span><span class="preprocessor">#define ETH_MACSR_MMMCRS    ((uint32_t)0x00000020)  </span><span class="comment">/* MMC receive status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11702" name="l11702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee99dd08ad3581436f53b7f22452dcb9">11702</a></span><span class="preprocessor">#define ETH_MACSR_MMCS      ((uint32_t)0x00000010)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11703" name="l11703"></a><span class="lineno">11703</span><span class="preprocessor">#define ETH_MACSR_PMTS      ((uint32_t)0x00000008)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11704" name="l11704"></a><span class="lineno">11704</span> </div>
<div class="line"><a id="l11705" name="l11705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f17c13903c30bc301c7897b93a16a24">11705</a></span><span class="comment">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span></div>
<div class="line"><a id="l11706" name="l11706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2cdb4ba6c97aba3e82e8192ebddcb5f">11706</a></span><span class="preprocessor">#define ETH_MACIMR_TSTIM     ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11707" name="l11707"></a><span class="lineno">11707</span><span class="preprocessor">#define ETH_MACIMR_PMTIM     ((uint32_t)0x00000008)  </span><span class="comment">/* PMT interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11708" name="l11708"></a><span class="lineno">11708</span> </div>
<div class="line"><a id="l11709" name="l11709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142dbcbb7da81e8549dde3c239ed8251">11709</a></span><span class="comment">/* Bit definition for Ethernet MAC Address0 High Register */</span></div>
<div class="line"><a id="l11710" name="l11710"></a><span class="lineno">11710</span><span class="preprocessor">#define ETH_MACA0HR_MACA0H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address0 high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11711" name="l11711"></a><span class="lineno">11711</span> </div>
<div class="line"><a id="l11712" name="l11712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ed9dbd9711ee9c19f40c73d8f33be3">11712</a></span><span class="comment">/* Bit definition for Ethernet MAC Address0 Low Register */</span></div>
<div class="line"><a id="l11713" name="l11713"></a><span class="lineno">11713</span><span class="preprocessor">#define ETH_MACA0LR_MACA0L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address0 low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11714" name="l11714"></a><span class="lineno">11714</span> </div>
<div class="line"><a id="l11715" name="l11715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f88c5ead1109f1e0abac07bcb2e44ea">11715</a></span><span class="comment">/* Bit definition for Ethernet MAC Address1 High Register */</span></div>
<div class="line"><a id="l11716" name="l11716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3840a96465b73115d34360abf3704c5">11716</a></span><span class="preprocessor">#define ETH_MACA1HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11717" name="l11717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf2fe1242cce62c3fe1cc49ce513b6a">11717</a></span><span class="preprocessor">#define ETH_MACA1HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11718" name="l11718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e731440906539ecb1c52a84df889c5">11718</a></span><span class="preprocessor">#define ETH_MACA1HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11719" name="l11719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ebf87cc6584613fea5a49a382b2d67">11719</a></span><span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11720" name="l11720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa211fa742d34dd8e8d2ca2ea5e865a">11720</a></span><span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11721" name="l11721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3767ea17fd333409e63262ab5f6878">11721</a></span><span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11722" name="l11722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3520a54e7e68617539b51885b7bb918">11722</a></span><span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11723" name="l11723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3894de2dc133fd5e03e4d4817852adfd">11723</a></span><span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11724" name="l11724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd4d059d3d4734c2528ef12cadbd769">11724</a></span><span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [7:0] */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l11725" name="l11725"></a><span class="lineno">11725</span><span class="preprocessor">#define ETH_MACA1HR_MACA1H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11726" name="l11726"></a><span class="lineno">11726</span> </div>
<div class="line"><a id="l11727" name="l11727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce742aa0eabc2a8b23ba4f79f18409a">11727</a></span><span class="comment">/* Bit definition for Ethernet MAC Address1 Low Register */</span></div>
<div class="line"><a id="l11728" name="l11728"></a><span class="lineno">11728</span><span class="preprocessor">#define ETH_MACA1LR_MACA1L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address1 low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11729" name="l11729"></a><span class="lineno">11729</span> </div>
<div class="line"><a id="l11730" name="l11730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5713abb4f70f5514d2d44c44ea17254e">11730</a></span><span class="comment">/* Bit definition for Ethernet MAC Address2 High Register */</span></div>
<div class="line"><a id="l11731" name="l11731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3f0a2b08321c5441a87b385bfe0c41">11731</a></span><span class="preprocessor">#define ETH_MACA2HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11732" name="l11732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270c0bb939fd71e02a8d221caada1071">11732</a></span><span class="preprocessor">#define ETH_MACA2HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11733" name="l11733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656070d9cc36501e927908e2f3903332">11733</a></span><span class="preprocessor">#define ETH_MACA2HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11734" name="l11734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga322aa03bccdcb0b2e85119629e95be57">11734</a></span><span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11735" name="l11735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9519b002d1e0c04b1d5989bf410d24cb">11735</a></span><span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11736" name="l11736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc71bd0499aaa5a76247a6bd6e5e79a">11736</a></span><span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11737" name="l11737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394acdc62df68dadb1190d4f83f6dbaa">11737</a></span><span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11738" name="l11738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87b47b25381694fdcc397cc63ea8810">11738</a></span><span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11739" name="l11739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c73a460038c40e28b27fe0cfcd17cef">11739</a></span><span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11740" name="l11740"></a><span class="lineno">11740</span><span class="preprocessor">#define ETH_MACA2HR_MACA2H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11741" name="l11741"></a><span class="lineno">11741</span> </div>
<div class="line"><a id="l11742" name="l11742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757e0ceef1c6d529f28c7875ff3e88e7">11742</a></span><span class="comment">/* Bit definition for Ethernet MAC Address2 Low Register */</span></div>
<div class="line"><a id="l11743" name="l11743"></a><span class="lineno">11743</span><span class="preprocessor">#define ETH_MACA2LR_MACA2L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address2 low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11744" name="l11744"></a><span class="lineno">11744</span> </div>
<div class="line"><a id="l11745" name="l11745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3bb6d5c1237b2c573f22876a62dcaa9">11745</a></span><span class="comment">/* Bit definition for Ethernet MAC Address3 High Register */</span></div>
<div class="line"><a id="l11746" name="l11746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c41346fd61170b413812a19fcac8db">11746</a></span><span class="preprocessor">#define ETH_MACA3HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11747" name="l11747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ec855ed04aea21b400ae947b54a353">11747</a></span><span class="preprocessor">#define ETH_MACA3HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11748" name="l11748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019fe5bc7d94ee1ee4a605e06e777bb5">11748</a></span><span class="preprocessor">#define ETH_MACA3HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11749" name="l11749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33587cdbe844563e853e3815b63c7c47">11749</a></span><span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11750" name="l11750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae147613a45eb3d13b84b66158217bb89">11750</a></span><span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11751" name="l11751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b47f3fddf3dcd39b3af7785c1e5cced">11751</a></span><span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11752" name="l11752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4744ba01934291f07b1b132b82cb1bd4">11752</a></span><span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11753" name="l11753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f2f1ab81a02837ed96e5f92fe96181">11753</a></span><span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11754" name="l11754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5d9faa67c4cc6d1c42ec26ad99d57b">11754</a></span><span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11755" name="l11755"></a><span class="lineno">11755</span><span class="preprocessor">#define ETH_MACA3HR_MACA3H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address3 high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11756" name="l11756"></a><span class="lineno">11756</span> </div>
<div class="line"><a id="l11757" name="l11757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa08b4ccde1b7251ba6317e744b09a95f">11757</a></span><span class="comment">/* Bit definition for Ethernet MAC Address3 Low Register */</span></div>
<div class="line"><a id="l11758" name="l11758"></a><span class="lineno">11758</span><span class="preprocessor">#define ETH_MACA3LR_MACA3L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address3 low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11759" name="l11759"></a><span class="lineno">11759</span> </div>
<div class="line"><a id="l11760" name="l11760"></a><span class="lineno">11760</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11761" name="l11761"></a><span class="lineno">11761</span><span class="comment">/*                Ethernet MMC Registers bits definition                      */</span></div>
<div class="line"><a id="l11762" name="l11762"></a><span class="lineno">11762</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11763" name="l11763"></a><span class="lineno">11763</span> </div>
<div class="line"><a id="l11764" name="l11764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb309947d400951235c17953254fbf8">11764</a></span><span class="comment">/* Bit definition for Ethernet MMC Contol Register */</span></div>
<div class="line"><a id="l11765" name="l11765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6eeda6ffcafe7d8ba531ccaa3abf90">11765</a></span><span class="preprocessor">#define ETH_MMCCR_MCFHP      ((uint32_t)0x00000020)  </span><span class="comment">/* MMC counter Full-Half preset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11766" name="l11766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ab5fbe6c5189b3f98095f9adb1eeeb">11766</a></span><span class="preprocessor">#define ETH_MMCCR_MCP        ((uint32_t)0x00000010)  </span><span class="comment">/* MMC counter preset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11767" name="l11767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243ae6b3acbbd295be6f76a84657a48d">11767</a></span><span class="preprocessor">#define ETH_MMCCR_MCF        ((uint32_t)0x00000008)  </span><span class="comment">/* MMC Counter Freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11768" name="l11768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948b685211ced94ef5d4b8d2c94df78a">11768</a></span><span class="preprocessor">#define ETH_MMCCR_ROR        ((uint32_t)0x00000004)  </span><span class="comment">/* Reset on Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11769" name="l11769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb520c80fc0b2f00304bb7f8f7c5d4e">11769</a></span><span class="preprocessor">#define ETH_MMCCR_CSR        ((uint32_t)0x00000002)  </span><span class="comment">/* Counter Stop Rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11770" name="l11770"></a><span class="lineno">11770</span><span class="preprocessor">#define ETH_MMCCR_CR         ((uint32_t)0x00000001)  </span><span class="comment">/* Counters Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11771" name="l11771"></a><span class="lineno">11771</span> </div>
<div class="line"><a id="l11772" name="l11772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b78bde6602ca062513389b8bf43e17">11772</a></span><span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span></div>
<div class="line"><a id="l11773" name="l11773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3859ff0eb6fff48fb98919fe72da15">11773</a></span><span class="preprocessor">#define ETH_MMCRIR_RGUFS     ((uint32_t)0x00020000)  </span><span class="comment">/* Set when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11774" name="l11774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74e35d76820f3c2b0eb743f26023792">11774</a></span><span class="preprocessor">#define ETH_MMCRIR_RFAES     ((uint32_t)0x00000040)  </span><span class="comment">/* Set when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11775" name="l11775"></a><span class="lineno">11775</span><span class="preprocessor">#define ETH_MMCRIR_RFCES     ((uint32_t)0x00000020)  </span><span class="comment">/* Set when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11776" name="l11776"></a><span class="lineno">11776</span> </div>
<div class="line"><a id="l11777" name="l11777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d5dcc69902946befc317ea5719a34c">11777</a></span><span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span></div>
<div class="line"><a id="l11778" name="l11778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796d834a29d0fc6fdc1908ba6db487c3">11778</a></span><span class="preprocessor">#define ETH_MMCTIR_TGFS      ((uint32_t)0x00200000)  </span><span class="comment">/* Set when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11779" name="l11779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe8e920b9e135d3e3ba61e0db758ff19">11779</a></span><span class="preprocessor">#define ETH_MMCTIR_TGFMSCS   ((uint32_t)0x00008000)  </span><span class="comment">/* Set when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11780" name="l11780"></a><span class="lineno">11780</span><span class="preprocessor">#define ETH_MMCTIR_TGFSCS    ((uint32_t)0x00004000)  </span><span class="comment">/* Set when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11781" name="l11781"></a><span class="lineno">11781</span> </div>
<div class="line"><a id="l11782" name="l11782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873a3b1c0a7756647be8455ea6bea8df">11782</a></span><span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span></div>
<div class="line"><a id="l11783" name="l11783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c763ea4da19192ab30828971579400c">11783</a></span><span class="preprocessor">#define ETH_MMCRIMR_RGUFM    ((uint32_t)0x00020000)  </span><span class="comment">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11784" name="l11784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3eb72a19c5a4bd34a9ec2c624bd8a8c">11784</a></span><span class="preprocessor">#define ETH_MMCRIMR_RFAEM    ((uint32_t)0x00000040)  </span><span class="comment">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11785" name="l11785"></a><span class="lineno">11785</span><span class="preprocessor">#define ETH_MMCRIMR_RFCEM    ((uint32_t)0x00000020)  </span><span class="comment">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11786" name="l11786"></a><span class="lineno">11786</span> </div>
<div class="line"><a id="l11787" name="l11787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67e69315d2e64d3f4c9b7e65aacf8be">11787</a></span><span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span></div>
<div class="line"><a id="l11788" name="l11788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b6f12c07d34bcc014eaa31c6719486">11788</a></span><span class="preprocessor">#define ETH_MMCTIMR_TGFM     ((uint32_t)0x00200000)  </span><span class="comment">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11789" name="l11789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f41666a525c61be9c88f3d54632ce34">11789</a></span><span class="preprocessor">#define ETH_MMCTIMR_TGFMSCM  ((uint32_t)0x00008000)  </span><span class="comment">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11790" name="l11790"></a><span class="lineno">11790</span><span class="preprocessor">#define ETH_MMCTIMR_TGFSCM   ((uint32_t)0x00004000)  </span><span class="comment">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11791" name="l11791"></a><span class="lineno">11791</span> </div>
<div class="line"><a id="l11792" name="l11792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784008b2facbc9cab1982e0382057d1c">11792</a></span><span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span></div>
<div class="line"><a id="l11793" name="l11793"></a><span class="lineno">11793</span><span class="preprocessor">#define ETH_MMCTGFSCCR_TGFSCC     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11794" name="l11794"></a><span class="lineno">11794</span> </div>
<div class="line"><a id="l11795" name="l11795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4a8b771ec947fe2b944108f72e64fbf">11795</a></span><span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span></div>
<div class="line"><a id="l11796" name="l11796"></a><span class="lineno">11796</span><span class="preprocessor">#define ETH_MMCTGFMSCCR_TGFMSCC   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11797" name="l11797"></a><span class="lineno">11797</span> </div>
<div class="line"><a id="l11798" name="l11798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b659b400b12fd5c539e24bc115dff2">11798</a></span><span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span></div>
<div class="line"><a id="l11799" name="l11799"></a><span class="lineno">11799</span><span class="preprocessor">#define ETH_MMCTGFCR_TGFC    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good frames transmitted. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11800" name="l11800"></a><span class="lineno">11800</span> </div>
<div class="line"><a id="l11801" name="l11801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed4e2c7449a522ecbc811252ba1f12b">11801</a></span><span class="comment">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span></div>
<div class="line"><a id="l11802" name="l11802"></a><span class="lineno">11802</span><span class="preprocessor">#define ETH_MMCRFCECR_RFCEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with CRC error. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11803" name="l11803"></a><span class="lineno">11803</span> </div>
<div class="line"><a id="l11804" name="l11804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52a70effea67d543da0842e323d2123">11804</a></span><span class="comment">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span></div>
<div class="line"><a id="l11805" name="l11805"></a><span class="lineno">11805</span><span class="preprocessor">#define ETH_MMCRFAECR_RFAEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with alignment (dribble) error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11806" name="l11806"></a><span class="lineno">11806</span> </div>
<div class="line"><a id="l11807" name="l11807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd42857738b46f748bc6a9109ab0f9e">11807</a></span><span class="comment">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span></div>
<div class="line"><a id="l11808" name="l11808"></a><span class="lineno">11808</span><span class="preprocessor">#define ETH_MMCRGUFCR_RGUFC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good unicast frames received. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11809" name="l11809"></a><span class="lineno">11809</span> </div>
<div class="line"><a id="l11810" name="l11810"></a><span class="lineno">11810</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11811" name="l11811"></a><span class="lineno">11811</span><span class="comment">/*               Ethernet PTP Registers bits definition                       */</span></div>
<div class="line"><a id="l11812" name="l11812"></a><span class="lineno">11812</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11813" name="l11813"></a><span class="lineno">11813</span> </div>
<div class="line"><a id="l11814" name="l11814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d47a61f30e11b514ef0840f3a0fb91">11814</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span></div>
<div class="line"><a id="l11815" name="l11815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fc513069f3282a3eb0882aed3bbfd1">11815</a></span><span class="preprocessor">#define ETH_PTPTSCR_TSCNT       ((uint32_t)0x00030000)  </span><span class="comment">/* Time stamp clock node type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11816" name="l11816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eaf5fc7cc8783ac1ca9ace803bb0160">11816</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSSMRME     ((uint32_t)0x00008000)  </span><span class="comment">/* Time stamp snapshot for message relevant to master enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11817" name="l11817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f42e1b4f3b0a00d0dce8d5bd59dee3">11817</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSSEME      ((uint32_t)0x00004000)  </span><span class="comment">/* Time stamp snapshot for event message enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11818" name="l11818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428ee209868452ee95f36fe45d0a4b4f">11818</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSSIPV4FE   ((uint32_t)0x00002000)  </span><span class="comment">/* Time stamp snapshot for IPv4 frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11819" name="l11819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69cfe467495afe0d32ec28b909b3eb9b">11819</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSSIPV6FE   ((uint32_t)0x00001000)  </span><span class="comment">/* Time stamp snapshot for IPv6 frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11820" name="l11820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga335a3940df21b9ee09ba00c46e2b161a">11820</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSSPTPOEFE  ((uint32_t)0x00000800)  </span><span class="comment">/* Time stamp snapshot for PTP over ethernet frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11821" name="l11821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2037dd72baca0b1c16a560b8488d92c5">11821</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSPTPPSV2E  ((uint32_t)0x00000400)  </span><span class="comment">/* Time stamp PTP packet snooping for version2 format enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11822" name="l11822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b00141a354c03c06e49046cde7a7e5">11822</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSSSR       ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp Sub-seconds rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11823" name="l11823"></a><span class="lineno">11823</span><span class="preprocessor">#define ETH_PTPTSSR_TSSARFE     ((uint32_t)0x00000100)  </span><span class="comment">/* Time stamp snapshot for all received frames enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11824" name="l11824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19406b465c944a3e465a8077cbfbf39e">11824</a></span> </div>
<div class="line"><a id="l11825" name="l11825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44670d6793da45549fb7ea38c3523783">11825</a></span><span class="preprocessor">#define ETH_PTPTSCR_TSARU    ((uint32_t)0x00000020)  </span><span class="comment">/* Addend register update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11826" name="l11826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga589a3a200c3f68543f556432cdb98075">11826</a></span><span class="preprocessor">#define ETH_PTPTSCR_TSITE    ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp interrupt trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11827" name="l11827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484f7a6e6df6b3f2131d3bfb3dba856">11827</a></span><span class="preprocessor">#define ETH_PTPTSCR_TSSTU    ((uint32_t)0x00000008)  </span><span class="comment">/* Time stamp update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11828" name="l11828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e58e22d5668ebf118f67df5eb13e834">11828</a></span><span class="preprocessor">#define ETH_PTPTSCR_TSSTI    ((uint32_t)0x00000004)  </span><span class="comment">/* Time stamp initialize */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11829" name="l11829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1129b1d368bdef0c5c07d9acf8edd7">11829</a></span><span class="preprocessor">#define ETH_PTPTSCR_TSFCU    ((uint32_t)0x00000002)  </span><span class="comment">/* Time stamp fine or coarse update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11830" name="l11830"></a><span class="lineno">11830</span><span class="preprocessor">#define ETH_PTPTSCR_TSE      ((uint32_t)0x00000001)  </span><span class="comment">/* Time stamp enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11831" name="l11831"></a><span class="lineno">11831</span> </div>
<div class="line"><a id="l11832" name="l11832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab51d59cd679f65a179fe5e271b63a22c">11832</a></span><span class="comment">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span></div>
<div class="line"><a id="l11833" name="l11833"></a><span class="lineno">11833</span><span class="preprocessor">#define ETH_PTPSSIR_STSSI    ((uint32_t)0x000000FF)  </span><span class="comment">/* System time Sub-second increment value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11834" name="l11834"></a><span class="lineno">11834</span> </div>
<div class="line"><a id="l11835" name="l11835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e066e9342e4f16955c1506d64b26d5">11835</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Register */</span></div>
<div class="line"><a id="l11836" name="l11836"></a><span class="lineno">11836</span><span class="preprocessor">#define ETH_PTPTSHR_STS      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* System Time second */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11837" name="l11837"></a><span class="lineno">11837</span> </div>
<div class="line"><a id="l11838" name="l11838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db7e66364e5d2022b53561fc6fcbfc6">11838</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span></div>
<div class="line"><a id="l11839" name="l11839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d984d62fb4bfdc0677734863135ade">11839</a></span><span class="preprocessor">#define ETH_PTPTSLR_STPNS    ((uint32_t)0x80000000)  </span><span class="comment">/* System Time Positive or negative time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11840" name="l11840"></a><span class="lineno">11840</span><span class="preprocessor">#define ETH_PTPTSLR_STSS     ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* System Time sub-seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11841" name="l11841"></a><span class="lineno">11841</span> </div>
<div class="line"><a id="l11842" name="l11842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790cfc8e9a003b703e25d158e3490066">11842</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span></div>
<div class="line"><a id="l11843" name="l11843"></a><span class="lineno">11843</span><span class="preprocessor">#define ETH_PTPTSHUR_TSUS    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp update seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11844" name="l11844"></a><span class="lineno">11844</span> </div>
<div class="line"><a id="l11845" name="l11845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03c675fcd71d14198665cb8c5956086">11845</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span></div>
<div class="line"><a id="l11846" name="l11846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17fdf1f11b40e68b24a27eb2c60f50b1">11846</a></span><span class="preprocessor">#define ETH_PTPTSLUR_TSUPNS  ((uint32_t)0x80000000)  </span><span class="comment">/* Time stamp update Positive or negative time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11847" name="l11847"></a><span class="lineno">11847</span><span class="preprocessor">#define ETH_PTPTSLUR_TSUSS   ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* Time stamp update sub-seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11848" name="l11848"></a><span class="lineno">11848</span> </div>
<div class="line"><a id="l11849" name="l11849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab944b9f1ceff57bb31beb689a19537c4">11849</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span></div>
<div class="line"><a id="l11850" name="l11850"></a><span class="lineno">11850</span><span class="preprocessor">#define ETH_PTPTSAR_TSA      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp addend */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11851" name="l11851"></a><span class="lineno">11851</span> </div>
<div class="line"><a id="l11852" name="l11852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21db9a6b88a17aef32ccce70f017329e">11852</a></span><span class="comment">/* Bit definition for Ethernet PTP Target Time High Register */</span></div>
<div class="line"><a id="l11853" name="l11853"></a><span class="lineno">11853</span><span class="preprocessor">#define ETH_PTPTTHR_TTSH     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11854" name="l11854"></a><span class="lineno">11854</span> </div>
<div class="line"><a id="l11855" name="l11855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e7a9592215e36a8db010374f57d210">11855</a></span><span class="comment">/* Bit definition for Ethernet PTP Target Time Low Register */</span></div>
<div class="line"><a id="l11856" name="l11856"></a><span class="lineno">11856</span><span class="preprocessor">#define ETH_PTPTTLR_TTSL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11857" name="l11857"></a><span class="lineno">11857</span> </div>
<div class="line"><a id="l11858" name="l11858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491e96ebf2d049900f049cead51f320a">11858</a></span><span class="comment">/* Bit definition for Ethernet PTP Time Stamp Status Register */</span></div>
<div class="line"><a id="l11859" name="l11859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa245035f820779346591bee91d96b473">11859</a></span><span class="preprocessor">#define ETH_PTPTSSR_TSTTR    ((uint32_t)0x00000020)  </span><span class="comment">/* Time stamp target time reached */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11860" name="l11860"></a><span class="lineno">11860</span><span class="preprocessor">#define ETH_PTPTSSR_TSSO     ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp seconds overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11861" name="l11861"></a><span class="lineno">11861</span> </div>
<div class="line"><a id="l11862" name="l11862"></a><span class="lineno">11862</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11863" name="l11863"></a><span class="lineno">11863</span><span class="comment">/*                 Ethernet DMA Registers bits definition                     */</span></div>
<div class="line"><a id="l11864" name="l11864"></a><span class="lineno">11864</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l11865" name="l11865"></a><span class="lineno">11865</span> </div>
<div class="line"><a id="l11866" name="l11866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec4fa12c34dc8fcacc2271f09ed0cbd">11866</a></span><span class="comment">/* Bit definition for Ethernet DMA Bus Mode Register */</span></div>
<div class="line"><a id="l11867" name="l11867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcb4414b6567f8b131712e0dc5c62beb">11867</a></span><span class="preprocessor">#define ETH_DMABMR_AAB       ((uint32_t)0x02000000)  </span><span class="comment">/* Address-Aligned beats */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11868" name="l11868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e71c4054613222a8610bde0b191d00">11868</a></span><span class="preprocessor">#define ETH_DMABMR_FPM        ((uint32_t)0x01000000)  </span><span class="comment">/* 4xPBL mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11869" name="l11869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8be5fad8f704e418e3d799d4c6d3d1">11869</a></span><span class="preprocessor">#define ETH_DMABMR_USP       ((uint32_t)0x00800000)  </span><span class="comment">/* Use separate PBL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11870" name="l11870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac56caa9d3b3a4300bd1aa0405131d7b9">11870</a></span><span class="preprocessor">#define ETH_DMABMR_RDP       ((uint32_t)0x007E0000)  </span><span class="comment">/* RxDMA PBL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11871" name="l11871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf9bcd9870547bd6f454db6667ccdecb">11871</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_1Beat    ((uint32_t)0x00020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11872" name="l11872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514499cdf6581fdcff5eaad5e6ab12f">11872</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_2Beat    ((uint32_t)0x00040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11873" name="l11873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b0089dafe1c8c2410127e93ea40681">11873</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4Beat    ((uint32_t)0x00080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11874" name="l11874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed1d26d7d55828eadcea86f774c5dd3">11874</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_8Beat    ((uint32_t)0x00100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11875" name="l11875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3636f50cc2841e5a945f7e908420cbd5">11875</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_16Beat   ((uint32_t)0x00200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11876" name="l11876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8ea3f877aaa74f8ea2d1a788ae3180">11876</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_32Beat   ((uint32_t)0x00400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor">                </span></div>
<div class="line"><a id="l11877" name="l11877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0258c404d957601ae069a77c82d39b">11877</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_4Beat   ((uint32_t)0x01020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11878" name="l11878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ebf97fad14c750a087ed09210e42a1b">11878</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_8Beat   ((uint32_t)0x01040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11879" name="l11879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5e2d5606e920b57f303f032b0bad32b">11879</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_16Beat  ((uint32_t)0x01080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11880" name="l11880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1eab5835a2d15d943d5a8fbed274478">11880</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_32Beat  ((uint32_t)0x01100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11881" name="l11881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea2c20d00d2428c5f6a8fe4d7ebb392">11881</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_64Beat  ((uint32_t)0x01200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11882" name="l11882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717f163fe72c7e1c999123160dde4143">11882</a></span><span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l11883" name="l11883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06b7c29931b088e66f13b055aaddcd6">11883</a></span><span class="preprocessor">#define ETH_DMABMR_FB        ((uint32_t)0x00010000)  </span><span class="comment">/* Fixed Burst */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11884" name="l11884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478e7d5ec02db7237be51fa5b83b9e25">11884</a></span><span class="preprocessor">#define ETH_DMABMR_RTPR      ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11885" name="l11885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9e5dda525076cc163bdc29f18e4055">11885</a></span><span class="preprocessor">  #define ETH_DMABMR_RTPR_1_1     ((uint32_t)0x00000000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11886" name="l11886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e4fd353c5a9ecee3feb428eb54ce2b">11886</a></span><span class="preprocessor">  #define ETH_DMABMR_RTPR_2_1     ((uint32_t)0x00004000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11887" name="l11887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6d57a1f21bc958fa0cfab0cfed02b1">11887</a></span><span class="preprocessor">  #define ETH_DMABMR_RTPR_3_1     ((uint32_t)0x00008000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11888" name="l11888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3daa2867b6d01e8eda765e77648599">11888</a></span><span class="preprocessor">  #define ETH_DMABMR_RTPR_4_1     ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l11889" name="l11889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb5f1c9376d0a0bc956aba567c7cb9">11889</a></span><span class="preprocessor">#define ETH_DMABMR_PBL    ((uint32_t)0x00003F00)  </span><span class="comment">/* Programmable burst length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11890" name="l11890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a034f8cf671cba686e882172ad93949">11890</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_1Beat    ((uint32_t)0x00000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11891" name="l11891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55ff9b7cebc3489fcaab886a065d372c">11891</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_2Beat    ((uint32_t)0x00000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11892" name="l11892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae920200ec813649824a20b434c1eecb5">11892</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4Beat    ((uint32_t)0x00000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11893" name="l11893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6351d1d02e94053527b8e18f393b1e82">11893</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_8Beat    ((uint32_t)0x00000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11894" name="l11894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d8ee65c1583f4ec9092bc45563d720">11894</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_16Beat   ((uint32_t)0x00001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11895" name="l11895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89566024f4f6772d59592f5bacc7828d">11895</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_32Beat   ((uint32_t)0x00002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor">                </span></div>
<div class="line"><a id="l11896" name="l11896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33acf850c7d6f97899f69d76d87a3dd6">11896</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_4Beat   ((uint32_t)0x01000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11897" name="l11897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c68f3a0a692fbd81bac47bfe2340bb">11897</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_8Beat   ((uint32_t)0x01000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11898" name="l11898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21298fccc783e5c6d65b9d64960b4ca2">11898</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_16Beat  ((uint32_t)0x01000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11899" name="l11899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a789fc58356a8084c5f1eeba366de2">11899</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_32Beat  ((uint32_t)0x01000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11900" name="l11900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c90887a852a858c630ac388bec0b392">11900</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_64Beat  ((uint32_t)0x01001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11901" name="l11901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04f1ef51af153093743c190d25ea21b">11901</a></span><span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11902" name="l11902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1931fd959cb78283ab0cf0bd9804387">11902</a></span><span class="preprocessor">#define ETH_DMABMR_EDE       ((uint32_t)0x00000080)  </span><span class="comment">/* Enhanced Descriptor Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11903" name="l11903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd126734c36f2db46c51e73cef07afce">11903</a></span><span class="preprocessor">#define ETH_DMABMR_DSL       ((uint32_t)0x0000007C)  </span><span class="comment">/* Descriptor Skip Length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11904" name="l11904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e8dfe321aeaecaa87e290f4d6e710dc">11904</a></span><span class="preprocessor">#define ETH_DMABMR_DA        ((uint32_t)0x00000002)  </span><span class="comment">/* DMA arbitration scheme */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11905" name="l11905"></a><span class="lineno">11905</span><span class="preprocessor">#define ETH_DMABMR_SR        ((uint32_t)0x00000001)  </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11906" name="l11906"></a><span class="lineno">11906</span> </div>
<div class="line"><a id="l11907" name="l11907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2d9dbefaa6940adf6422092fae2da6">11907</a></span><span class="comment">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span></div>
<div class="line"><a id="l11908" name="l11908"></a><span class="lineno">11908</span><span class="preprocessor">#define ETH_DMATPDR_TPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Transmit poll demand */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11909" name="l11909"></a><span class="lineno">11909</span> </div>
<div class="line"><a id="l11910" name="l11910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f1c5a5628c6e7dcd853e511eac49e8">11910</a></span><span class="comment">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span></div>
<div class="line"><a id="l11911" name="l11911"></a><span class="lineno">11911</span><span class="preprocessor">#define ETH_DMARPDR_RPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Receive poll demand  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11912" name="l11912"></a><span class="lineno">11912</span> </div>
<div class="line"><a id="l11913" name="l11913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e60ae1c7b80cf199c372b5e701b46e">11913</a></span><span class="comment">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span></div>
<div class="line"><a id="l11914" name="l11914"></a><span class="lineno">11914</span><span class="preprocessor">#define ETH_DMARDLAR_SRL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of receive list */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11915" name="l11915"></a><span class="lineno">11915</span> </div>
<div class="line"><a id="l11916" name="l11916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9f12964bc4e019afface14df2dc87c">11916</a></span><span class="comment">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span></div>
<div class="line"><a id="l11917" name="l11917"></a><span class="lineno">11917</span><span class="preprocessor">#define ETH_DMATDLAR_STL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of transmit list */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11918" name="l11918"></a><span class="lineno">11918</span> </div>
<div class="line"><a id="l11919" name="l11919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55027d33ea49f5498f5c9a0dab629d7">11919</a></span><span class="comment">/* Bit definition for Ethernet DMA Status Register */</span></div>
<div class="line"><a id="l11920" name="l11920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4792ff5cd86cdea1edf34ea90448b34a">11920</a></span><span class="preprocessor">#define ETH_DMASR_TSTS       ((uint32_t)0x20000000)  </span><span class="comment">/* Time-stamp trigger status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11921" name="l11921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6207fe0c8383456188e9bb1e2fb9fe">11921</a></span><span class="preprocessor">#define ETH_DMASR_PMTS       ((uint32_t)0x10000000)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11922" name="l11922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga098b5395babfd8474a75a5a2034c94f2">11922</a></span><span class="preprocessor">#define ETH_DMASR_MMCS       ((uint32_t)0x08000000)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11923" name="l11923"></a><span class="lineno">11923</span><span class="preprocessor">#define ETH_DMASR_EBS        ((uint32_t)0x03800000)  </span><span class="comment">/* Error bits status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11924" name="l11924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e1dfda0e23a1ae10c0c05c405e5c73">11924</a></span>  <span class="comment">/* combination with EBS[2:0] for GetFlagStatus function */</span></div>
<div class="line"><a id="l11925" name="l11925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315c68184fd0f0e510539dc8cd986393">11925</a></span><span class="preprocessor">  #define ETH_DMASR_EBS_DescAccess      ((uint32_t)0x02000000)  </span><span class="comment">/* Error bits 0-data buffer, 1-desc. access */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11926" name="l11926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd56804ed872078d962ef5f01dc295e1">11926</a></span><span class="preprocessor">  #define ETH_DMASR_EBS_ReadTransf      ((uint32_t)0x01000000)  </span><span class="comment">/* Error bits 0-write trnsf, 1-read transfr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11927" name="l11927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga806073adcecb9139b1c1d7ed35a4f37c">11927</a></span><span class="preprocessor">  #define ETH_DMASR_EBS_DataTransfTx    ((uint32_t)0x00800000)  </span><span class="comment">/* Error bits 0-Rx DMA, 1-Tx DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11928" name="l11928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0d4830c8196127e9b26178b23b6f3e">11928</a></span><span class="preprocessor">#define ETH_DMASR_TPS         ((uint32_t)0x00700000)  </span><span class="comment">/* Transmit process state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11929" name="l11929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd9af883f17d4bbbdde6866ecf67afe2">11929</a></span><span class="preprocessor">  #define ETH_DMASR_TPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Tx Command issued  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11930" name="l11930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351ab7003c342ab1b43f9fd158fdc00d">11930</a></span><span class="preprocessor">  #define ETH_DMASR_TPS_Fetching        ((uint32_t)0x00100000)  </span><span class="comment">/* Running - fetching the Tx descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11931" name="l11931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72af54920faf4b54e760c3784dccaf65">11931</a></span><span class="preprocessor">  #define ETH_DMASR_TPS_Waiting         ((uint32_t)0x00200000)  </span><span class="comment">/* Running - waiting for status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11932" name="l11932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b3558db79b5903dd3966ceed7bb1e8">11932</a></span><span class="preprocessor">  #define ETH_DMASR_TPS_Reading         ((uint32_t)0x00300000)  </span><span class="comment">/* Running - reading the data from host memory */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11933" name="l11933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6e95d2a805ec4d8e50de467825c86e0">11933</a></span><span class="preprocessor">  #define ETH_DMASR_TPS_Suspended       ((uint32_t)0x00600000)  </span><span class="comment">/* Suspended - Tx Descriptor unavailabe */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11934" name="l11934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae773175991a44530bcd26057a7b3819e">11934</a></span><span class="preprocessor">  #define ETH_DMASR_TPS_Closing         ((uint32_t)0x00700000)  </span><span class="comment">/* Running - closing Rx descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11935" name="l11935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a2dfc943902722a1bce1d0a24125e45">11935</a></span><span class="preprocessor">#define ETH_DMASR_RPS         ((uint32_t)0x000E0000)  </span><span class="comment">/* Receive process state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11936" name="l11936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92a04f8a6f4c047967d38e4fd3f4bbb9">11936</a></span><span class="preprocessor">  #define ETH_DMASR_RPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Rx Command issued */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11937" name="l11937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5440bd06e487e3ca5d64afebc8b48bac">11937</a></span><span class="preprocessor">  #define ETH_DMASR_RPS_Fetching        ((uint32_t)0x00020000)  </span><span class="comment">/* Running - fetching the Rx descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11938" name="l11938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e1406af058b582a7f60f8415edde15">11938</a></span><span class="preprocessor">  #define ETH_DMASR_RPS_Waiting         ((uint32_t)0x00060000)  </span><span class="comment">/* Running - waiting for packet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11939" name="l11939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0976a4ba0b8dcbe42fdef38a8589fda8">11939</a></span><span class="preprocessor">  #define ETH_DMASR_RPS_Suspended       ((uint32_t)0x00080000)  </span><span class="comment">/* Suspended - Rx Descriptor unavailable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11940" name="l11940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6aaf0193e4f15e2937cb18586567e43">11940</a></span><span class="preprocessor">  #define ETH_DMASR_RPS_Closing         ((uint32_t)0x000A0000)  </span><span class="comment">/* Running - closing descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11941" name="l11941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8585a6af3197e49831882373410d94c">11941</a></span><span class="preprocessor">  #define ETH_DMASR_RPS_Queuing         ((uint32_t)0x000E0000)  </span><span class="comment">/* Running - queuing the recieve frame into host memory */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11942" name="l11942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb15b33a997bec75b9c8750231ee411">11942</a></span><span class="preprocessor">#define ETH_DMASR_NIS        ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11943" name="l11943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899d94d62f011fc56aa5814e528055f7">11943</a></span><span class="preprocessor">#define ETH_DMASR_AIS        ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11944" name="l11944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c0a99d8d2ff948096d06b6dfdab9c">11944</a></span><span class="preprocessor">#define ETH_DMASR_ERS        ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11945" name="l11945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb828d827c627f704a53dc486cec821c">11945</a></span><span class="preprocessor">#define ETH_DMASR_FBES       ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11946" name="l11946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ce8d0c087f96b2b5c3e1db45cd1ecf5">11946</a></span><span class="preprocessor">#define ETH_DMASR_ETS        ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11947" name="l11947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de31c814e36b7bb2b752e7b62bf840">11947</a></span><span class="preprocessor">#define ETH_DMASR_RWTS       ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11948" name="l11948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5569311c70d6ededf186d9a8af19d884">11948</a></span><span class="preprocessor">#define ETH_DMASR_RPSS       ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11949" name="l11949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f33df77007eab0110e1ffef365a2df">11949</a></span><span class="preprocessor">#define ETH_DMASR_RBUS       ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11950" name="l11950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2597865c464586829cec4f8d26fb1f1">11950</a></span><span class="preprocessor">#define ETH_DMASR_RS         ((uint32_t)0x00000040)  </span><span class="comment">/* Receive status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11951" name="l11951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c2f1e3cb729230b1099026b6a53b867">11951</a></span><span class="preprocessor">#define ETH_DMASR_TUS        ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit underflow status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11952" name="l11952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c543637a7e9669b8bdb12265b5ff448">11952</a></span><span class="preprocessor">#define ETH_DMASR_ROS        ((uint32_t)0x00000010)  </span><span class="comment">/* Receive overflow status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11953" name="l11953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26668ea80a2d794d72c0a441aa73d0d7">11953</a></span><span class="preprocessor">#define ETH_DMASR_TJTS       ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11954" name="l11954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48c871e98a7794ce6cd8294baee114a">11954</a></span><span class="preprocessor">#define ETH_DMASR_TBUS       ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11955" name="l11955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa47191609cba66df647cb7e8e10974">11955</a></span><span class="preprocessor">#define ETH_DMASR_TPSS       ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11956" name="l11956"></a><span class="lineno">11956</span><span class="preprocessor">#define ETH_DMASR_TS         ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11957" name="l11957"></a><span class="lineno">11957</span> </div>
<div class="line"><a id="l11958" name="l11958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade93bfc37c0b1fc371b2fa1278ee7dfd">11958</a></span><span class="comment">/* Bit definition for Ethernet DMA Operation Mode Register */</span></div>
<div class="line"><a id="l11959" name="l11959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132ff722841d431f9c6d3fc7e0c8912">11959</a></span><span class="preprocessor">#define ETH_DMAOMR_DTCEFD    ((uint32_t)0x04000000)  </span><span class="comment">/* Disable Dropping of TCP/IP checksum error frames */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11960" name="l11960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61cfaa51bb7973e7e3c4fd6d549c88b2">11960</a></span><span class="preprocessor">#define ETH_DMAOMR_RSF       ((uint32_t)0x02000000)  </span><span class="comment">/* Receive store and forward */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11961" name="l11961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600b35b875335358746524e5f6760613">11961</a></span><span class="preprocessor">#define ETH_DMAOMR_DFRF      ((uint32_t)0x01000000)  </span><span class="comment">/* Disable flushing of received frames */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11962" name="l11962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ba6031456a00e99638005b7af823a49">11962</a></span><span class="preprocessor">#define ETH_DMAOMR_TSF       ((uint32_t)0x00200000)  </span><span class="comment">/* Transmit store and forward */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11963" name="l11963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af2f55493df254efed28cad7fb72651">11963</a></span><span class="preprocessor">#define ETH_DMAOMR_FTF       ((uint32_t)0x00100000)  </span><span class="comment">/* Flush transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11964" name="l11964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0372554b5b8c2b816071ced929b30f">11964</a></span><span class="preprocessor">#define ETH_DMAOMR_TTC       ((uint32_t)0x0001C000)  </span><span class="comment">/* Transmit threshold control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11965" name="l11965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0af7e5f2074a30e33e4845b1c72155">11965</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11966" name="l11966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a29aa54f61418b0086bef0d8c9a4868">11966</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_128Bytes      ((uint32_t)0x00004000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11967" name="l11967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d703eb56388097660839c0dbb2dcf4">11967</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_192Bytes      ((uint32_t)0x00008000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11968" name="l11968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6cd2f59e4f784ef22ca7873bcafe6">11968</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_256Bytes      ((uint32_t)0x0000C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11969" name="l11969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e74522b40a38dbc62dca1cc87f7b13f">11969</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_40Bytes       ((uint32_t)0x00010000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11970" name="l11970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e990a61fd2ca6d1f5d9e0fddfc1a76">11970</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_32Bytes       ((uint32_t)0x00014000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11971" name="l11971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c21df36ca8ecb3c2d016cd4c683aded">11971</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_24Bytes       ((uint32_t)0x00018000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11972" name="l11972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f15d70215b151c4c151b7b8475939ce">11972</a></span><span class="preprocessor">  #define ETH_DMAOMR_TTC_16Bytes       ((uint32_t)0x0001C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11973" name="l11973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ff2d7be55ac4e29a18d8490012d8d8f">11973</a></span><span class="preprocessor">#define ETH_DMAOMR_ST        ((uint32_t)0x00002000)  </span><span class="comment">/* Start/stop transmission command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11974" name="l11974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fb0b48ffa17fb3c37e730e63790b95">11974</a></span><span class="preprocessor">#define ETH_DMAOMR_FEF       ((uint32_t)0x00000080)  </span><span class="comment">/* Forward error frames */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11975" name="l11975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00653932f863ff8c73752e4dea63283d">11975</a></span><span class="preprocessor">#define ETH_DMAOMR_FUGF      ((uint32_t)0x00000040)  </span><span class="comment">/* Forward undersized good frames */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11976" name="l11976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29ec3c609bf796437bb50879be53974e">11976</a></span><span class="preprocessor">#define ETH_DMAOMR_RTC       ((uint32_t)0x00000018)  </span><span class="comment">/* receive threshold control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11977" name="l11977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4f5e1950abb65d6ed23e30994b7a26">11977</a></span><span class="preprocessor">  #define ETH_DMAOMR_RTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11978" name="l11978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73706fb0cf9a03909a55e3bcd19c75c">11978</a></span><span class="preprocessor">  #define ETH_DMAOMR_RTC_32Bytes       ((uint32_t)0x00000008)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11979" name="l11979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7099f07f7c61fdc118cebe38db796e9">11979</a></span><span class="preprocessor">  #define ETH_DMAOMR_RTC_96Bytes       ((uint32_t)0x00000010)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11980" name="l11980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9e1270eefa558420deba526b7cd2c2">11980</a></span><span class="preprocessor">  #define ETH_DMAOMR_RTC_128Bytes      ((uint32_t)0x00000018)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11981" name="l11981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08aaa0c916bb56d2e4e71fdf0f034da">11981</a></span><span class="preprocessor">#define ETH_DMAOMR_OSF       ((uint32_t)0x00000004)  </span><span class="comment">/* operate on second frame */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11982" name="l11982"></a><span class="lineno">11982</span><span class="preprocessor">#define ETH_DMAOMR_SR        ((uint32_t)0x00000002)  </span><span class="comment">/* Start/stop receive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11983" name="l11983"></a><span class="lineno">11983</span> </div>
<div class="line"><a id="l11984" name="l11984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c12b833cb206d8bafa7d60faebea805">11984</a></span><span class="comment">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span></div>
<div class="line"><a id="l11985" name="l11985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae9340fa928abb4664efbb5c8478756">11985</a></span><span class="preprocessor">#define ETH_DMAIER_NISE      ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11986" name="l11986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe43c4432e0505a5509424665692807">11986</a></span><span class="preprocessor">#define ETH_DMAIER_AISE      ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11987" name="l11987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e94d1d37660b7cca9306ac020b4110">11987</a></span><span class="preprocessor">#define ETH_DMAIER_ERIE      ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11988" name="l11988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1c57b5102ca78372420b45a707b43e">11988</a></span><span class="preprocessor">#define ETH_DMAIER_FBEIE     ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11989" name="l11989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa28e115ada97b2e6d793f9d542f93e35">11989</a></span><span class="preprocessor">#define ETH_DMAIER_ETIE      ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11990" name="l11990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcfba49acf14e8a0194e1fef8b1837f7">11990</a></span><span class="preprocessor">#define ETH_DMAIER_RWTIE     ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11991" name="l11991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c349d0b4aa329d39fcfd10d59de7b26">11991</a></span><span class="preprocessor">#define ETH_DMAIER_RPSIE     ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11992" name="l11992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce67fd8ee3363c1ab95b9f5324f745">11992</a></span><span class="preprocessor">#define ETH_DMAIER_RBUIE     ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11993" name="l11993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a59aa3adff595051bdda2da948ec71">11993</a></span><span class="preprocessor">#define ETH_DMAIER_RIE       ((uint32_t)0x00000040)  </span><span class="comment">/* Receive interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11994" name="l11994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cdf8611ab9a0a7f4fc0e0090a33ba6">11994</a></span><span class="preprocessor">#define ETH_DMAIER_TUIE      ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit Underflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11995" name="l11995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9cd48115f0b32941ee3087e9c60ec9">11995</a></span><span class="preprocessor">#define ETH_DMAIER_ROIE      ((uint32_t)0x00000010)  </span><span class="comment">/* Receive Overflow interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11996" name="l11996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9c473407d77a379d7032147b59">11996</a></span><span class="preprocessor">#define ETH_DMAIER_TJTIE     ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11997" name="l11997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d4b2c3e0d50326adf0e8b3955aa9972">11997</a></span><span class="preprocessor">#define ETH_DMAIER_TBUIE     ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11998" name="l11998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a19f069ddf349de788130cefdbc4149">11998</a></span><span class="preprocessor">#define ETH_DMAIER_TPSIE     ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l11999" name="l11999"></a><span class="lineno">11999</span><span class="preprocessor">#define ETH_DMAIER_TIE       ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12000" name="l12000"></a><span class="lineno">12000</span> </div>
<div class="line"><a id="l12001" name="l12001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3793f0a194ff3a19a1559824a821fe61">12001</a></span><span class="comment">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span></div>
<div class="line"><a id="l12002" name="l12002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9595307f4b9d38f6e0991fa54c4bae8f">12002</a></span><span class="preprocessor">#define ETH_DMAMFBOCR_OFOC   ((uint32_t)0x10000000)  </span><span class="comment">/* Overflow bit for FIFO overflow counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12003" name="l12003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffc962868d2b5ed265e7bffd6881aab">12003</a></span><span class="preprocessor">#define ETH_DMAMFBOCR_MFA    ((uint32_t)0x0FFE0000)  </span><span class="comment">/* Number of frames missed by the application */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12004" name="l12004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81aa193a52d5b3757a008b84eb0c6182">12004</a></span><span class="preprocessor">#define ETH_DMAMFBOCR_OMFC   ((uint32_t)0x00010000)  </span><span class="comment">/* Overflow bit for missed frame counter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12005" name="l12005"></a><span class="lineno">12005</span><span class="preprocessor">#define ETH_DMAMFBOCR_MFC    ((uint32_t)0x0000FFFF)  </span><span class="comment">/* Number of frames missed by the controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12006" name="l12006"></a><span class="lineno">12006</span> </div>
<div class="line"><a id="l12007" name="l12007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae013d158ee1e13f61069722eff4d52ac">12007</a></span><span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span></div>
<div class="line"><a id="l12008" name="l12008"></a><span class="lineno">12008</span><span class="preprocessor">#define ETH_DMACHTDR_HTDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit descriptor address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12009" name="l12009"></a><span class="lineno">12009</span> </div>
<div class="line"><a id="l12010" name="l12010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb91f0f377b2bb0bfffe7df0ad46c7d3">12010</a></span><span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span></div>
<div class="line"><a id="l12011" name="l12011"></a><span class="lineno">12011</span><span class="preprocessor">#define ETH_DMACHRDR_HRDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive descriptor address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12012" name="l12012"></a><span class="lineno">12012</span> </div>
<div class="line"><a id="l12013" name="l12013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3524cdddc8525fe50c6754029011e12">12013</a></span><span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span></div>
<div class="line"><a id="l12014" name="l12014"></a><span class="lineno">12014</span><span class="preprocessor">#define ETH_DMACHTBAR_HTBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit buffer address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12015" name="l12015"></a><span class="lineno">12015</span> </div>
<div class="line"><a id="l12016" name="l12016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cf1a9ed443f3498b67c658d26468212">12016</a></span><span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span></div>
<div class="line"><a id="l12017" name="l12017"></a><span class="lineno">12017</span><span class="preprocessor">#define ETH_DMACHRBAR_HRBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive buffer address pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12018" name="l12018"></a><span class="lineno">12018</span> </div>
<div class="line"><a id="l12027" name="l12027"></a><span class="lineno">12027</span><span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div>
<div class="line"><a id="l12028" name="l12028"></a><span class="lineno">12028</span><span class="preprocessor">  #include &quot;<a class="code" href="stm32f4xx__conf_8h.html">stm32f4xx_conf.h</a>&quot;</span></div>
<div class="line"><a id="l12029" name="l12029"></a><span class="lineno">12029</span><span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12030" name="l12030"></a><span class="lineno">12030</span> </div>
<div class="line"><a id="l12035" name="l12035"></a><span class="lineno">12035</span><span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div>
<div class="line"><a id="l12036" name="l12036"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">12036</a></span> </div>
<div class="line"><a id="l12037" name="l12037"></a><span class="lineno">12037</span><span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div>
<div class="line"><a id="l12038" name="l12038"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">12038</a></span> </div>
<div class="line"><a id="l12039" name="l12039"></a><span class="lineno">12039</span><span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div>
<div class="line"><a id="l12040" name="l12040"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga1378fbdda39f40b85420df55f41460ef">12040</a></span> </div>
<div class="line"><a id="l12041" name="l12041"></a><span class="lineno">12041</span><span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span></div>
<div class="line"><a id="l12042" name="l12042"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">12042</a></span> </div>
<div class="line"><a id="l12043" name="l12043"></a><span class="lineno">12043</span><span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span></div>
<div class="line"><a id="l12044" name="l12044"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">12044</a></span> </div>
<div class="line"><a id="l12045" name="l12045"></a><span class="lineno">12045</span><span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div>
<div class="line"><a id="l12046" name="l12046"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">12046</a></span> </div>
<div class="line"><a id="l12047" name="l12047"></a><span class="lineno">12047</span><span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span></div>
<div class="line"><a id="l12048" name="l12048"></a><span class="lineno">12048</span> </div>
<div class="line"><a id="l12053" name="l12053"></a><span class="lineno">12053</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l12054" name="l12054"></a><span class="lineno">12054</span>}</div>
<div class="line"><a id="l12055" name="l12055"></a><span class="lineno">12055</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12056" name="l12056"></a><span class="lineno">12056</span> </div>
<div class="line"><a id="l12057" name="l12057"></a><span class="lineno">12057</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l12058" name="l12058"></a><span class="lineno">12058</span> </div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0238d40f977d03709c97033b8379f98f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0238d40f977d03709c97033b8379f98f">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint16_t TXCRCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1780</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga02758713abfe580460dd5bcd8762702a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga02758713abfe580460dd5bcd8762702a">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1858</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga02b589bb589df4f39e549dca4d5abb08"><div class="ttname"><a href="group___c_m_s_i_s.html#ga02b589bb589df4f39e549dca4d5abb08">CAN_TypeDef::RF1R</a></div><div class="ttdeci">__IO uint32_t RF1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:947</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga02ce1ece243cc4ce1d66ebeca247fee1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga02ce1ece243cc4ce1d66ebeca247fee1">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint16_t I2SPR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1784</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1682</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0701e3347dd3d6de80063b802bcf011f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0701e3347dd3d6de80063b802bcf011f">CRYP_TypeDef::CSGCMCCM4R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM4R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1955</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga07d4e63efcbde252c667e64a8d818aa9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga07d4e63efcbde252c667e64a8d818aa9">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1742</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga082219a924d748e9c6092582aec06226"><div class="ttname"><a href="group___c_m_s_i_s.html#ga082219a924d748e9c6092582aec06226">CRYP_TypeDef::DMACR</a></div><div class="ttdeci">__IO uint32_t DMACR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1935</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga08ddbac546fa9928256654d31255c8c3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga08ddbac546fa9928256654d31255c8c3">SYSCFG_TypeDef::CMPCR</a></div><div class="ttdeci">__IO uint32_t CMPCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1495</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0a1acc0425516ff7969709d118b96a3b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0a1acc0425516ff7969709d118b96a3b">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1516</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0a5d6d20b17d55b2e892a924b6e70296"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0a5d6d20b17d55b2e892a924b6e70296">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">__IO uint32_t DCKCFGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1658</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0a8c8230846fd8ff154b9fde8dfa0399">DCMI_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1079</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0acc8eb90b17bef5b9e03c7ddaacfb0b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0acc8eb90b17bef5b9e03c7ddaacfb0b">CAN_FIFOMailBox_TypeDef::RIR</a></div><div class="ttdeci">__IO uint32_t RIR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:921</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0afd527a4ec64faf878f9957096102bf"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0afd527a4ec64faf878f9957096102bf">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1884</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0b1eeda834c3cfd4d2c67f242f7b2a1c">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1693</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1652</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0d952a17455687d6e9053730d028fa1d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0d952a17455687d6e9053730d028fa1d">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1305</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1062d56f4ea86ece15011e9ffc0e53c3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1062d56f4ea86ece15011e9ffc0e53c3">CRYP_TypeDef::CSGCMCCM6R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM6R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1957</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga112c0403ac38905a70cf5aaa9c8cc38a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga112c0403ac38905a70cf5aaa9c8cc38a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1882</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1173127526cca9128e409bc83c7729dc"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1173127526cca9128e409bc83c7729dc">ETH_TypeDef::MACSR</a></div><div class="ttdeci">__IO uint32_t MACSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1241</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga11b37b8303d2ddad1ee962c362cad796"><div class="ttname"><a href="group___c_m_s_i_s.html#ga11b37b8303d2ddad1ee962c362cad796">LTDC_Layer_TypeDef::CFBAR</a></div><div class="ttdeci">__IO uint32_t CFBAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1603</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga11e504ee49142f46dcc67740ae9235e5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga11e504ee49142f46dcc67740ae9235e5">TIM_TypeDef::RESERVED11</a></div><div class="ttdeci">uint16_t RESERVED11</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1883</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga11e65074b9f06b48c17cdfa5bea9f125"><div class="ttname"><a href="group___c_m_s_i_s.html#ga11e65074b9f06b48c17cdfa5bea9f125">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:878</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga121212bdb227106df681d24e5d896a4e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga121212bdb227106df681d24e5d896a4e">ETH_TypeDef::MACHTHR</a></div><div class="ttdeci">__IO uint32_t MACHTHR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1231</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga129dcc23d48588d5af7dd218b617933d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga129dcc23d48588d5af7dd218b617933d">ETH_TypeDef::MACRWUFFR</a></div><div class="ttdeci">__IO uint32_t MACRWUFFR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1238</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga12eba1fc5d54aa50fdda201f7f9a84a3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga12eba1fc5d54aa50fdda201f7f9a84a3">ETH_TypeDef::DMAMFBOCR</a></div><div class="ttdeci">__IO uint32_t DMAMFBOCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1288</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga12f62d3d3b9ee30c20c324b146e72795"><div class="ttname"><a href="group___c_m_s_i_s.html#ga12f62d3d3b9ee30c20c324b146e72795">ETH_TypeDef::MACFCR</a></div><div class="ttdeci">__IO uint32_t MACFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1235</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga13e161a9d71fc723979c06fe4e6e5bf5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga13e161a9d71fc723979c06fe4e6e5bf5">CRYP_TypeDef::CSGCM3R</a></div><div class="ttdeci">__IO uint32_t CSGCM3R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1962</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga140588a82bafbf0bf0c983111aadb351"><div class="ttname"><a href="group___c_m_s_i_s.html#ga140588a82bafbf0bf0c983111aadb351">LTDC_TypeDef::CPSR</a></div><div class="ttdeci">__IO uint32_t CPSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1584</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga146a0ff395793669bb88fbad8697fdff"><div class="ttname"><a href="group___c_m_s_i_s.html#ga146a0ff395793669bb88fbad8697fdff">CRYP_TypeDef::CSGCMCCM3R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM3R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1954</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1481b34cc41018c17e4ab592a1c8cb55"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1481b34cc41018c17e4ab592a1c8cb55">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1860</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga149feba01f9c4a49570c6d88619f504f">I2C_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1509</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga14d03244a7fda1d94b51ae9ed144ca12"><div class="ttname"><a href="group___c_m_s_i_s.html#ga14d03244a7fda1d94b51ae9ed144ca12">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1686</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1009</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga17e8aa3d2c6464eba518c8ccf28c173d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga17e8aa3d2c6464eba518c8ccf28c173d">DMA2D_TypeDef::FGMAR</a></div><div class="ttdeci">__IO uint32_t FGMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1118</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1841fa0366924d522d6ac880fb14d766"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1841fa0366924d522d6ac880fb14d766">TIM_TypeDef::RESERVED14</a></div><div class="ttdeci">uint16_t RESERVED14</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1889</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga18e294dd2625a93ebf2aab9f2b3c4911"><div class="ttname"><a href="group___c_m_s_i_s.html#ga18e294dd2625a93ebf2aab9f2b3c4911">ETH_TypeDef::MMCTIMR</a></div><div class="ttdeci">__IO uint32_t MMCTIMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1256</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga18e2b049f39ed894fc37ba092145a115"><div class="ttname"><a href="group___c_m_s_i_s.html#ga18e2b049f39ed894fc37ba092145a115">CRYP_TypeDef::CSGCMCCM5R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM5R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1956</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1b655471716402cff4ef1d584da01ea6"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1b655471716402cff4ef1d584da01ea6">DMA2D_TypeDef::BGCOLR</a></div><div class="ttdeci">__IO uint32_t BGCOLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1125</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1c2a59fc9bb4101881c7ddc98b938a4f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1c2a59fc9bb4101881c7ddc98b938a4f">LTDC_Layer_TypeDef::CFBLR</a></div><div class="ttdeci">__IO uint32_t CFBLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1604</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1cb734df34f6520a7204c4c70634ebba"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1cb734df34f6520a7204c4c70634ebba">CAN_TypeDef::FMR</a></div><div class="ttdeci">__IO uint32_t FMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:955</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1d34ab8e5c2041c00ba9526b3958099d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1d34ab8e5c2041c00ba9526b3958099d">ETH_TypeDef::MACHTLR</a></div><div class="ttdeci">__IO uint32_t MACHTLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1232</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1684</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1d854d2d7f0452f4c90035952b92d2ba"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1d854d2d7f0452f4c90035952b92d2ba">RTC_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1696</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1dd219eaeee8d9def822da843028bd02"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1dd219eaeee8d9def822da843028bd02">SDIO_TypeDef::DTIMER</a></div><div class="ttdeci">__IO uint32_t DTIMER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1749</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1dddf235f246a1d4e7e5084cd51e2dd0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1dddf235f246a1d4e7e5084cd51e2dd0">FLASH_TypeDef::OPTCR1</a></div><div class="ttdeci">__IO uint32_t OPTCR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1323</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1e79a16729e8d1032d9fe552d50dce41"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1e79a16729e8d1032d9fe552d50dce41">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint16_t SR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1518</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1e9c75b06c99d0611535f38c7b4aa845"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1e9c75b06c99d0611535f38c7b4aa845">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1638</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1ebbda0d742e80ca3d53edfa3a95f627"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1ebbda0d742e80ca3d53edfa3a95f627">ETH_TypeDef::PTPTSHR</a></div><div class="ttdeci">__IO uint32_t PTPTSHR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1270</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1eef24a1df459c6e5dd17d516013c5fb"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1eef24a1df459c6e5dd17d516013c5fb">DMA2D_TypeDef::NLR</a></div><div class="ttdeci">__IO uint32_t NLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1132</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga20acbcac1c35f66de94c9ff0e2ddc7b0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga20acbcac1c35f66de94c9ff0e2ddc7b0">ETH_TypeDef::MACCR</a></div><div class="ttdeci">__IO uint32_t MACCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1229</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2130abf1fefb63ce4c4b138fd8c9822a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2130abf1fefb63ce4c4b138fd8c9822a">SYSCFG_TypeDef::PMC</a></div><div class="ttdeci">__IO uint32_t PMC</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1485</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2277d6936f88a3bbb0b7fd1481b2c2c5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2277d6936f88a3bbb0b7fd1481b2c2c5">LTDC_TypeDef::AWCR</a></div><div class="ttdeci">__IO uint32_t AWCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1572</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="group___c_m_s_i_s.html#ga22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:887</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1681</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga23970354d69354ab78165e76afd6c2f7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga23970354d69354ab78165e76afd6c2f7">ETH_TypeDef::MMCTGFSCCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFSCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1258</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga24c3512abcc90ef75cf3e9145e5dbe9b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga24c3512abcc90ef75cf3e9145e5dbe9b">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:881</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="group___c_m_s_i_s.html#ga24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1062</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1474</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1629</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga26f8b74978e03c8a4c99c9395a6a524d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga26f8b74978e03c8a4c99c9395a6a524d">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint16_t GTPR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1910</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="group___c_m_s_i_s.html#ga27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1880</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga27ad59cf99d0d0904958175238c40d8d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga27ad59cf99d0d0904958175238c40d8d">DMA2D_TypeDef::FGCMAR</a></div><div class="ttdeci">__IO uint32_t FGCMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1126</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="group___c_m_s_i_s.html#ga27af4e9f888f0b7b1e8da7e002d98798">CAN_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:943</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2842aa523df62f3508316eb3b2e08f4e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2842aa523df62f3508316eb3b2e08f4e">RTC_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1707</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga28560c5bfeb45326ea7f2019dba57bea"><div class="ttname"><a href="group___c_m_s_i_s.html#ga28560c5bfeb45326ea7f2019dba57bea">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1633</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga28e7b0195ce457d20f585f6587fc1cb8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga28e7b0195ce457d20f585f6587fc1cb8">ETH_TypeDef::PTPTTLR</a></div><div class="ttdeci">__IO uint32_t PTPTTLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1276</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga29e2e00c79be42d49f6f189c207cc664"><div class="ttname"><a href="group___c_m_s_i_s.html#ga29e2e00c79be42d49f6f189c207cc664">DMA2D_TypeDef::BGOR</a></div><div class="ttdeci">__IO uint32_t BGOR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1121</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1510</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2ab8fa08f05f63b322b38013283e6fa0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2ab8fa08f05f63b322b38013283e6fa0">DMA2D_TypeDef::BGMAR</a></div><div class="ttdeci">__IO uint32_t BGMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1120</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2ad24a3135aa498ba6691f6a114a9826"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2ad24a3135aa498ba6691f6a114a9826">DMA2D_TypeDef::BGPFCCR</a></div><div class="ttdeci">__IO uint32_t BGPFCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1124</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2b30982547fae7d545d260312771b5c9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2b30982547fae7d545d260312771b5c9">RCC_TypeDef::AHB2LPENR</a></div><div class="ttdeci">__IO uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1646</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2b39f943954e0e7d177b511d9074a0b7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2b39f943954e0e7d177b511d9074a0b7">CAN_TypeDef::ESR</a></div><div class="ttdeci">__IO uint32_t ESR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:949</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1467</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2ba9f73c7fa756305d54a8f80872c6df"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2ba9f73c7fa756305d54a8f80872c6df">ETH_TypeDef::MACA3LR</a></div><div class="ttdeci">__IO uint32_t MACA3LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1250</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">RTC_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1697</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1685</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2d08d5f995ed77228eb56741184a1bb6"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2d08d5f995ed77228eb56741184a1bb6">RCC_TypeDef::PLLI2SCFGR</a></div><div class="ttdeci">__IO uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1656</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2e45f9c9d67e384187b25334ba0a3e3d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2e45f9c9d67e384187b25334ba0a3e3d">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1007</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2e60bc2eefc18398fb2459d1b44453e5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2e60bc2eefc18398fb2459d1b44453e5">ETH_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint32_t RESERVED8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1277</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2f133f27cf624e76a2ac1092ab5789f7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2f133f27cf624e76a2ac1092ab5789f7">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint16_t RESERVED12</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1885</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1557</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2fc2e30027d62fbf2ad32f911fbadeca"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2fc2e30027d62fbf2ad32f911fbadeca">DMA2D_TypeDef::LWR</a></div><div class="ttdeci">__IO uint32_t LWR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1133</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2fd59854223e38158b4138ee8e913ab3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2fd59854223e38158b4138ee8e913ab3">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:880</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2ff82b9bf0231645108965aa0febd766"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2ff82b9bf0231645108965aa0febd766">RCC_TypeDef::AHB3LPENR</a></div><div class="ttdeci">__IO uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1647</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga30c2d8aa9c76dfba0b9a378b64700bda"><div class="ttname"><a href="group___c_m_s_i_s.html#ga30c2d8aa9c76dfba0b9a378b64700bda">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint16_t DMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1886</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga30f057fd86f8f793b6ab74bbe024b9d8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga30f057fd86f8f793b6ab74bbe024b9d8">LTDC_Layer_TypeDef::PFCR</a></div><div class="ttdeci">__IO uint32_t PFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1598</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga32210fb9ecbb0b4bd127e688f3f79802"><div class="ttname"><a href="group___c_m_s_i_s.html#ga32210fb9ecbb0b4bd127e688f3f79802">CRYP_TypeDef::K2LR</a></div><div class="ttdeci">__IO uint32_t K2LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1943</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1469</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1471</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:883</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga36bded5d2b6b499385e45660f4a3c867"><div class="ttname"><a href="group___c_m_s_i_s.html#ga36bded5d2b6b499385e45660f4a3c867">LTDC_Layer_TypeDef::WHPCR</a></div><div class="ttdeci">__IO uint32_t WHPCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1595</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga38a9f05c03174023fc6ac951c04eaeff"><div class="ttname"><a href="group___c_m_s_i_s.html#ga38a9f05c03174023fc6ac951c04eaeff">CRYP_TypeDef::IV1RR</a></div><div class="ttdeci">__IO uint32_t IV1RR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1950</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga38f1ce04678d5141e115cfd6f7b803d1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga38f1ce04678d5141e115cfd6f7b803d1">ETH_TypeDef::MACA2HR</a></div><div class="ttdeci">__IO uint32_t MACA2HR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1247</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga39e00067c0a87ebe4b0820ec414011b0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga39e00067c0a87ebe4b0820ec414011b0">CRYP_TypeDef::CSGCMCCM0R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM0R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1951</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3a54028253a75a470fccf841178cba46"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3a54028253a75a470fccf841178cba46">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:889</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3a6cc81e1024f9a93ec7653d32f12dcb"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3a6cc81e1024f9a93ec7653d32f12dcb">ETH_TypeDef::MACA1HR</a></div><div class="ttdeci">__IO uint32_t MACA1HR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1245</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3aa8cb3b286c630b9fa126616a1f6498"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3aa8cb3b286c630b9fa126616a1f6498">LTDC_TypeDef::SSCR</a></div><div class="ttdeci">__IO uint32_t SSCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1570</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3b7bcbbdcd4f728861babc3300a26f61"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3b7bcbbdcd4f728861babc3300a26f61">DMA2D_TypeDef::FGCOLR</a></div><div class="ttdeci">__IO uint32_t FGCOLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1123</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3ca109e86323625e5f56f92f999c3b05"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3ca109e86323625e5f56f92f999c3b05">CRYP_TypeDef::K0LR</a></div><div class="ttdeci">__IO uint32_t K0LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1939</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3da04fbdd44f48a1840e5e0a6295f3cf"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3da04fbdd44f48a1840e5e0a6295f3cf">SDIO_TypeDef::RESP3</a></div><div class="ttdeci">__I uint32_t RESP3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1747</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="group___c_m_s_i_s.html#ga3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:891</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga41a0448734e8ccbdd6fba98284815c6f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga41a0448734e8ccbdd6fba98284815c6f">CRYP_TypeDef::K2RR</a></div><div class="ttdeci">__IO uint32_t K2RR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1944</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga423b12ab536a1c4fdb1ce63f645822a7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga423b12ab536a1c4fdb1ce63f645822a7">ETH_TypeDef::MACA2LR</a></div><div class="ttdeci">__IO uint32_t MACA2LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1248</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4273e2b5aeb7bdf1006909b1a2b59bc8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4273e2b5aeb7bdf1006909b1a2b59bc8">SDIO_TypeDef::DCOUNT</a></div><div class="ttdeci">__I uint32_t DCOUNT</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1752</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga427dda1678f254bd98b1f321d7194a3b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga427dda1678f254bd98b1f321d7194a3b">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:877</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga445dd5529e7dc6a4fa2fec4f78da2692"><div class="ttname"><a href="group___c_m_s_i_s.html#ga445dd5529e7dc6a4fa2fec4f78da2692">HASH_TypeDef::DIN</a></div><div class="ttdeci">__IO uint32_t DIN</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1976</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga44962ea5442d203bf4954035d1bfeb9d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga44962ea5442d203bf4954035d1bfeb9d">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1772</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga45e8169adb601f00e411b840f9fbb5af"><div class="ttname"><a href="group___c_m_s_i_s.html#ga45e8169adb601f00e411b840f9fbb5af">ETH_TypeDef::MACA0LR</a></div><div class="ttdeci">__IO uint32_t MACA0LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1244</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4628a8c32f97ef93b15b2b503ef90c75"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4628a8c32f97ef93b15b2b503ef90c75">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1065</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga46c20c598e9e12f919f0ea47ebcbc90f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga46c20c598e9e12f919f0ea47ebcbc90f">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1631</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga470c323c7caa5d4362656cb0c8aa4528"><div class="ttname"><a href="group___c_m_s_i_s.html#ga470c323c7caa5d4362656cb0c8aa4528">CRYP_TypeDef::CSGCM5R</a></div><div class="ttdeci">__IO uint32_t CSGCM5R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1964</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga47766f433b160258ec05dbb6498fd271"><div class="ttname"><a href="group___c_m_s_i_s.html#ga47766f433b160258ec05dbb6498fd271">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint16_t OR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1888</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga47be8b57cf19a433c0682d91a0524463"><div class="ttname"><a href="group___c_m_s_i_s.html#ga47be8b57cf19a433c0682d91a0524463">LTDC_Layer_TypeDef::CACR</a></div><div class="ttdeci">__IO uint32_t CACR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1599</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4808ec597e5a5fefd8a83a9127dd1aec">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1690</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4c435f0e34ace4421241cd5c3ae87fc2"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4c435f0e34ace4421241cd5c3ae87fc2">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1008</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4c9b972a304c0e08ca27cbe57627c496">CAN_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:957</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4d92778e6e002275a9b91b834c2d2c46"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4d92778e6e002275a9b91b834c2d2c46">CRYP_TypeDef::CSGCM1R</a></div><div class="ttdeci">__IO uint32_t CSGCM1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1960</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4d99c78dffdb6e81e8f6b7abec263419"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4d99c78dffdb6e81e8f6b7abec263419">SDIO_TypeDef::RESP2</a></div><div class="ttdeci">__I uint32_t RESP2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1746</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1678</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4ec1dd54d976989b7c9e59fb14d974fb"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4ec1dd54d976989b7c9e59fb14d974fb">RTC_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1709</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1688</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga50c8425cf8d27268b3272ace0a224a94"><div class="ttname"><a href="group___c_m_s_i_s.html#ga50c8425cf8d27268b3272ace0a224a94">ETH_TypeDef::MMCTGFMSCCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFMSCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1259</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga516c328fcb53ec754384e584caf890f5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga516c328fcb53ec754384e584caf890f5">CRYP_TypeDef::K3LR</a></div><div class="ttdeci">__IO uint32_t K3LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1945</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga524e134cec519206cb41d0545e382978"><div class="ttname"><a href="group___c_m_s_i_s.html#ga524e134cec519206cb41d0545e382978">DCMI_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1078</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5573848497a716a9947fd87487709feb"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5573848497a716a9947fd87487709feb">I2C_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1513</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga55c1058cd74dba0ed0cb8963684b9199"><div class="ttname"><a href="group___c_m_s_i_s.html#ga55c1058cd74dba0ed0cb8963684b9199">ETH_TypeDef::PTPTSLR</a></div><div class="ttdeci">__IO uint32_t PTPTSLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1271</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga581ce491c035ce46db723260377c2032"><div class="ttname"><a href="group___c_m_s_i_s.html#ga581ce491c035ce46db723260377c2032">ETH_TypeDef::DMARDLAR</a></div><div class="ttdeci">__IO uint32_t DMARDLAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1283</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5ab25158531531e9b1cdb2bdbe66b67d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5ab25158531531e9b1cdb2bdbe66b67d">LTDC_Layer_TypeDef::CLUTWR</a></div><div class="ttdeci">__IO uint32_t CLUTWR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1607</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07">CAN_TypeDef::BTR</a></div><div class="ttdeci">__IO uint32_t BTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:950</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5c955643593b4aedbe9f84f054d26522"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5c955643593b4aedbe9f84f054d26522">SDIO_TypeDef::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1755</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1103</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1098</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:897</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5e235993884b3f8d42db5f51d9bd1942"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5e235993884b3f8d42db5f51d9bd1942">LTDC_TypeDef::CDSR</a></div><div class="ttdeci">__IO uint32_t CDSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1585</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5e92ed32c33c92e7ebf6919400ad535b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5e92ed32c33c92e7ebf6919400ad535b">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1639</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5eaefc557573ae7bdc632ef6b6d574b5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5eaefc557573ae7bdc632ef6b6d574b5">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1064</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5ec0a83694c97af7786583ef37fb795c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5ec0a83694c97af7786583ef37fb795c">DMA2D_TypeDef::OCOLR</a></div><div class="ttdeci">__IO uint32_t OCOLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1129</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga601d7b0ba761c987db359b2d7173b7e0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga601d7b0ba761c987db359b2d7173b7e0">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:989</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6034c7458d8e6030f6dacecf0f1a3a89"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6034c7458d8e6030f6dacecf0f1a3a89">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1304</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1872</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="group___c_m_s_i_s.html#ga61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1687</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga612edc78d2fa6288392f8ea32c36f7fb"><div class="ttname"><a href="group___c_m_s_i_s.html#ga612edc78d2fa6288392f8ea32c36f7fb">SDIO_TypeDef::DLEN</a></div><div class="ttdeci">__IO uint32_t DLEN</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1750</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga613f6b76d20c1a513976b920ecd7f4f8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga613f6b76d20c1a513976b920ecd7f4f8">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:879</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga61400ce239355b62aa25c95fcc18a5e1">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1508</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga614e0b81fce7cf218a357f8a0a3de7b8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga614e0b81fce7cf218a357f8a0a3de7b8">ETH_TypeDef::MMCTIR</a></div><div class="ttdeci">__IO uint32_t MMCTIR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1254</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1679</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga63872a3017c14a869c647123573dd002"><div class="ttname"><a href="group___c_m_s_i_s.html#ga63872a3017c14a869c647123573dd002">ETH_TypeDef::MMCRIMR</a></div><div class="ttdeci">__IO uint32_t MMCRIMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1255</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="group___c_m_s_i_s.html#ga63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1096</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="group___c_m_s_i_s.html#ga63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1670</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga63fc99181cf78d1f43270e79bcf787b5"><div class="ttname"><a href="group___c_m_s_i_s.html#ga63fc99181cf78d1f43270e79bcf787b5">CRYP_TypeDef::CSGCM4R</a></div><div class="ttdeci">__IO uint32_t CSGCM4R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1963</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga640ccb2ccfb6316b88c070362dc29339"><div class="ttname"><a href="group___c_m_s_i_s.html#ga640ccb2ccfb6316b88c070362dc29339">RTC_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1708</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga64151eda4e4e3370f4e264a2d9f61776"><div class="ttname"><a href="group___c_m_s_i_s.html#ga64151eda4e4e3370f4e264a2d9f61776">CRYP_TypeDef::CSGCM7R</a></div><div class="ttdeci">__IO uint32_t CSGCM7R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1966</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga646bf44e807d10a09f980ace333d33ab"><div class="ttname"><a href="group___c_m_s_i_s.html#ga646bf44e807d10a09f980ace333d33ab">ETH_TypeDef::PTPTSLUR</a></div><div class="ttdeci">__IO uint32_t PTPTSLUR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1273</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">CAN_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:948</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga65bb525a3f4d3ee131f9a7ed899d5eef"><div class="ttname"><a href="group___c_m_s_i_s.html#ga65bb525a3f4d3ee131f9a7ed899d5eef">ETH_TypeDef::MMCRFAECR</a></div><div class="ttdeci">__IO uint32_t MMCRFAECR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1264</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga65bff76f3af24c37708a1006d54720c7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga65bff76f3af24c37708a1006d54720c7">SDIO_TypeDef::POWER</a></div><div class="ttdeci">__IO uint32_t POWER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1740</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga682809d3f8187cdefb9d615e89b67e65"><div class="ttname"><a href="group___c_m_s_i_s.html#ga682809d3f8187cdefb9d615e89b67e65">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint16_t SR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1520</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga68bef1da5fd164cf0f884b4209670dc8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga68bef1da5fd164cf0f884b4209670dc8">SDIO_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1759</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6921aa1c578a7d17c6e0eb33a73b6630"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6921aa1c578a7d17c6e0eb33a73b6630">CAN_TxMailBox_TypeDef::TIR</a></div><div class="ttdeci">__IO uint32_t TIR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:909</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga692c0f6e38cde9ec1c3c50c36aa79817"><div class="ttname"><a href="group___c_m_s_i_s.html#ga692c0f6e38cde9ec1c3c50c36aa79817">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint16_t OAR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1514</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:876</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6be3d40baea405ecaf6b38462357dac0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6be3d40baea405ecaf6b38462357dac0">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1689</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6c33564df6eaf97400e0457dde9b14ef"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6c33564df6eaf97400e0457dde9b14ef">RTC_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1699</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6c3b31022e6f59b800e9f5cc2a89d54c">I2C_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1515</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6ed4c3a0d4588a75078e9f8e376b4d06"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6ed4c3a0d4588a75078e9f8e376b4d06">RTC_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1703</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6f7eee5ae8a32c07f9c8fe14281bdaf3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6f7eee5ae8a32c07f9c8fe14281bdaf3">RTC_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1702</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1104</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6ff264b60a3b40f40d136288e5ec5ba8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6ff264b60a3b40f40d136288e5ec5ba8">ETH_TypeDef::MMCRGUFCR</a></div><div class="ttdeci">__IO uint32_t MMCRGUFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1266</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1559</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7060ac1ed928ee931d7664650f2dcf75"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7060ac1ed928ee931d7664650f2dcf75">HASH_TypeDef::STR</a></div><div class="ttdeci">__IO uint32_t STR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1977</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga71d932b554a5548e5d85ed81e58c1ed0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga71d932b554a5548e5d85ed81e58c1ed0">ETH_TypeDef::MMCTGFCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1261</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7520cdf6f3df68c2f147bdd87fb8a96f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7520cdf6f3df68c2f147bdd87fb8a96f">SDIO_TypeDef::STA</a></div><div class="ttdeci">__I uint32_t STA</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1753</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7554383cff84540eb260a3fdf55cb934"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7554383cff84540eb260a3fdf55cb934">CRYP_TypeDef::K1RR</a></div><div class="ttdeci">__IO uint32_t K1RR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1942</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="group___c_m_s_i_s.html#ga75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:886</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:898</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7651be3d835a984e908b0abb4a633811"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7651be3d835a984e908b0abb4a633811">LTDC_Layer_TypeDef::CKCR</a></div><div class="ttdeci">__IO uint32_t CKCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1597</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga78a5aa9dd5694c48a7d8e66888a46450"><div class="ttname"><a href="group___c_m_s_i_s.html#ga78a5aa9dd5694c48a7d8e66888a46450">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1632</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga79db32535165c766c9de2374a27ed059"><div class="ttname"><a href="group___c_m_s_i_s.html#ga79db32535165c766c9de2374a27ed059">DMA2D_TypeDef::OPFCCR</a></div><div class="ttdeci">__IO uint32_t OPFCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1128</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7a7c554d0c2d78d8b044a699602e37e1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7a7c554d0c2d78d8b044a699602e37e1">LTDC_TypeDef::BCCR</a></div><div class="ttdeci">__IO uint32_t BCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1578</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7ac198788f460fa6379bceecab79c5f7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7ac198788f460fa6379bceecab79c5f7">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint16_t CCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1522</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7ad53aa3735ccdd785e3eec02faf5eb9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7ad53aa3735ccdd785e3eec02faf5eb9">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint16_t RXCRCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1778</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7b0ee0dc541683266dfab6335abca891"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7b0ee0dc541683266dfab6335abca891">SDIO_TypeDef::RESP1</a></div><div class="ttdeci">__I uint32_t RESP1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1745</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7cf7761ae30d9fa41c295c5add31b316"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7cf7761ae30d9fa41c295c5add31b316">CRYP_TypeDef::CSGCMCCM7R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM7R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1958</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7d311d182e9cb4a5acd25f6bb3e1422d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7d311d182e9cb4a5acd25f6bb3e1422d">LTDC_TypeDef::LIPCR</a></div><div class="ttdeci">__IO uint32_t LIPCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1583</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7da5d372374bc59e9b9af750b01d6a78"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7da5d372374bc59e9b9af750b01d6a78">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1635</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7dba9527df73350f35683140d73a5f8d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7dba9527df73350f35683140d73a5f8d">ETH_TypeDef::DMATDLAR</a></div><div class="ttdeci">__IO uint32_t DMATDLAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1284</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7f11f42ba9d3bc5cd4a4f5ea0214608e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7f11f42ba9d3bc5cd4a4f5ea0214608e">CAN_FIFOMailBox_TypeDef::RDHR</a></div><div class="ttdeci">__IO uint32_t RDHR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:924</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7f7d80b45b7574463d7030fc8a464582"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7f7d80b45b7574463d7030fc8a464582">CAN_FilterRegister_TypeDef::FR2</a></div><div class="ttdeci">__IO uint32_t FR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:934</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga7fbb70132ee565bb179078b6ee20cc2b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga7fbb70132ee565bb179078b6ee20cc2b">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint16_t TRISE</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1524</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga804c7e15dbb587c7ea25511f6a7809f7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga804c7e15dbb587c7ea25511f6a7809f7">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1006</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8108e797e9421f12d2fa5b7bca1d8a12"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8108e797e9421f12d2fa5b7bca1d8a12">DMA2D_TypeDef::BGCMAR</a></div><div class="ttdeci">__IO uint32_t BGCMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1127</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8249a3955aace28d92109b391311eb30">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:991</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1318</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga85b970173fe49d3959c0c7f7528dacf0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga85b970173fe49d3959c0c7f7528dacf0">TIM_TypeDef::RESERVED13</a></div><div class="ttdeci">uint16_t RESERVED13</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1887</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="group___c_m_s_i_s.html#ga85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1881</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga86cedb899090e8aef940416daf0a46f3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga86cedb899090e8aef940416daf0a46f3">CRYP_TypeDef::CSGCM0R</a></div><div class="ttdeci">__IO uint32_t CSGCM0R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1959</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="group___c_m_s_i_s.html#ga876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:896</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga87c7687c35332bf5ee86473043652146"><div class="ttname"><a href="group___c_m_s_i_s.html#ga87c7687c35332bf5ee86473043652146">ETH_TypeDef::MACMIIDR</a></div><div class="ttdeci">__IO uint32_t MACMIIDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1234</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga87e3001757a0cd493785f1f3337dd0e8">CAN_TypeDef::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:945</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="group___c_m_s_i_s.html#ga896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1002</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8a598358c93b94fe534a4ed8aeb05220"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8a598358c93b94fe534a4ed8aeb05220">LTDC_Layer_TypeDef::BFCR</a></div><div class="ttdeci">__IO uint32_t BFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1601</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1680</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8aa219e1455869d3baf87a618586838d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8aa219e1455869d3baf87a618586838d">LTDC_Layer_TypeDef::DCCR</a></div><div class="ttdeci">__IO uint32_t DCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1600</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8ad4e3dbde1518ecde5d979c2a89a76a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8ad4e3dbde1518ecde5d979c2a89a76a">ETH_TypeDef::MACFFR</a></div><div class="ttdeci">__IO uint32_t MACFFR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1230</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8c2f4a1d321b61dc3b7833d209eb0ede"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8c2f4a1d321b61dc3b7833d209eb0ede">CRYP_TypeDef::CSGCM6R</a></div><div class="ttdeci">__IO uint32_t CSGCM6R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1965</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8f47c0f21e22b98bbc2c9f3b6342fbb8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8f47c0f21e22b98bbc2c9f3b6342fbb8">ETH_TypeDef::PTPTSAR</a></div><div class="ttdeci">__IO uint32_t PTPTSAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1274</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga8fe249258f1733ec155c3893375c7a21"><div class="ttname"><a href="group___c_m_s_i_s.html#ga8fe249258f1733ec155c3893375c7a21">CRYP_TypeDef::K3RR</a></div><div class="ttdeci">__IO uint32_t K3RR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1946</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga900f9f888342fbdd8ee07e3ee1d4b73c"><div class="ttname"><a href="group___c_m_s_i_s.html#ga900f9f888342fbdd8ee07e3ee1d4b73c">ETH_TypeDef::DMACHTBAR</a></div><div class="ttdeci">__IO uint32_t DMACHTBAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1293</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga907d8154c80b7e385478943f90b17a3b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga907d8154c80b7e385478943f90b17a3b">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1630</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1866</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga90f7c1cf22683459c632d6040366eddf"><div class="ttname"><a href="group___c_m_s_i_s.html#ga90f7c1cf22683459c632d6040366eddf">CAN_TxMailBox_TypeDef::TDHR</a></div><div class="ttdeci">__IO uint32_t TDHR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:912</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga919b70dd8762e44263a02dfbafc7b8ce"><div class="ttname"><a href="group___c_m_s_i_s.html#ga919b70dd8762e44263a02dfbafc7b8ce">DCMI_TypeDef::CWSTRTR</a></div><div class="ttdeci">__IO uint32_t CWSTRTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1082</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga92036953ac673803fe001d843fea508b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga92036953ac673803fe001d843fea508b">CAN_FilterRegister_TypeDef::FR1</a></div><div class="ttdeci">__IO uint32_t FR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:933</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9274ceea3b2c6d5c1903d0a7abad91a1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9274ceea3b2c6d5c1903d0a7abad91a1">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:890</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga92af0fef30467bfce8d1408f81cfda6d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga92af0fef30467bfce8d1408f81cfda6d">LTDC_TypeDef::SRCR</a></div><div class="ttdeci">__IO uint32_t SRCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1576</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga92ff1fe799bb33d13efbaa1195867781"><div class="ttname"><a href="group___c_m_s_i_s.html#ga92ff1fe799bb33d13efbaa1195867781">ETH_TypeDef::MACVLANTR</a></div><div class="ttdeci">__IO uint32_t MACVLANTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1236</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga942ae09a7662bad70ef336f2bed43a19"><div class="ttname"><a href="group___c_m_s_i_s.html#ga942ae09a7662bad70ef336f2bed43a19">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint16_t CRCPR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1776</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga948ff2e2e97978287411fe725dd70a7f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga948ff2e2e97978287411fe725dd70a7f">CRYP_TypeDef::K1LR</a></div><div class="ttdeci">__IO uint32_t K1LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1941</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1468</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9563d8a88d0db403b8357331bea83a2e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9563d8a88d0db403b8357331bea83a2e">CAN_FIFOMailBox_TypeDef::RDTR</a></div><div class="ttdeci">__IO uint32_t RDTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:922</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1011</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9651ce2df8eec57b9cab2f27f6dbf3e1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9651ce2df8eec57b9cab2f27f6dbf3e1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint16_t CR3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1908</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga968181c52f663e22dd22d2622deb2455"><div class="ttname"><a href="group___c_m_s_i_s.html#ga968181c52f663e22dd22d2622deb2455">RCC_TypeDef::CKGATENR</a></div><div class="ttdeci">__IO uint32_t CKGATENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1659</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga96a3d1a050982fccc23c2e6dbe0de068"><div class="ttname"><a href="group___c_m_s_i_s.html#ga96a3d1a050982fccc23c2e6dbe0de068">SDIO_TypeDef::DCTRL</a></div><div class="ttdeci">__IO uint32_t DCTRL</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1751</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1868</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="group___c_m_s_i_s.html#ga97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:885</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga980df1a5752e36604de4d71ce14fbfa3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga980df1a5752e36604de4d71ce14fbfa3">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1864</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9c49de2e699886d6604fd2b3d376a0e9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9c49de2e699886d6604fd2b3d376a0e9">ETH_TypeDef::DMACHRDR</a></div><div class="ttdeci">__IO uint32_t DMACHRDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1292</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1317</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9cc4ec74be864c929261e0810f2fd7f0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9cc4ec74be864c929261e0810f2fd7f0">DCMI_TypeDef::ESCR</a></div><div class="ttdeci">__IO uint32_t ESCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1080</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9e5051604453703d76973463cdba6ef7"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9e5051604453703d76973463cdba6ef7">CRYP_TypeDef::CSGCMCCM1R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1952</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9e7c3d04e4dcf975939eeaac246b25d0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9e7c3d04e4dcf975939eeaac246b25d0">ETH_TypeDef::DMASR</a></div><div class="ttdeci">__IO uint32_t DMASR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1285</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9ea1e1c6615eb3bd70eb328dba65fc87"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9ea1e1c6615eb3bd70eb328dba65fc87">ETH_TypeDef::MACMIIAR</a></div><div class="ttdeci">__IO uint32_t MACMIIAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1233</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9eae93b6cc13d4d25e12f2224e2369c9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9eae93b6cc13d4d25e12f2224e2369c9">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1307</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9f16d1904f085dbd51466994f01bd9e2"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9f16d1904f085dbd51466994f01bd9e2">DMA2D_TypeDef::AMTCR</a></div><div class="ttdeci">__IO uint32_t AMTCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1134</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9f8712dfef7125c0bb39db11f2b7416b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9f8712dfef7125c0bb39db11f2b7416b">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:882</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa0223808025f5bf9c056185038c9d545">I2C_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1517</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa0663aab6ed640b7594c8c6d32f6c1cd"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa0663aab6ed640b7594c8c6d32f6c1cd">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1876</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa0f7c828c46ae6f6bc9f66f11720bbe6"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa0f7c828c46ae6f6bc9f66f11720bbe6">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1306</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa15b972f30ee47f5df0d3ebc8866509d"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa15b972f30ee47f5df0d3ebc8866509d">ETH_TypeDef::DMAOMR</a></div><div class="ttdeci">__IO uint32_t DMAOMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1286</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa196fddf0ba7d6e3ce29bdb04eb38b94"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa196fddf0ba7d6e3ce29bdb04eb38b94">DCMI_TypeDef::RISR</a></div><div class="ttdeci">__IO uint32_t RISR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1076</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa3ccc5d081bbee3c61ae9aa5e0c83af9"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa3ccc5d081bbee3c61ae9aa5e0c83af9">DCMI_TypeDef::CWSIZER</a></div><div class="ttdeci">__IO uint32_t CWSIZER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1083</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa46ece753867049c7643819478b8330b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa46ece753867049c7643819478b8330b">SAI_Block_TypeDef::CLRFR</a></div><div class="ttdeci">__IO uint32_t CLRFR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1730</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa657aa42398bc8294976632d778b6db4"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa657aa42398bc8294976632d778b6db4">ETH_TypeDef::PTPTSCR</a></div><div class="ttdeci">__IO uint32_t PTPTSCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1268</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1012</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa7d2bd5481ee985778c410a7e5826b71">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:990</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa94197378e20fc739d269be49d9c5d40"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa94197378e20fc739d269be49d9c5d40">SDIO_TypeDef::CLKCR</a></div><div class="ttdeci">__IO uint32_t CLKCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1741</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="group___c_m_s_i_s.html#gaaa251a80daa57ad0bd7db75cb3b9cdec">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1692</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaaa6f4cf1f16aaa6d17ec6c410db76acf"><div class="ttname"><a href="group___c_m_s_i_s.html#gaaa6f4cf1f16aaa6d17ec6c410db76acf">CAN_TypeDef::FM1R</a></div><div class="ttdeci">__IO uint32_t FM1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:956</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaaab934113da0a8bcacd1ffa148046569"><div class="ttname"><a href="group___c_m_s_i_s.html#gaaab934113da0a8bcacd1ffa148046569">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint16_t OAR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1512</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="group___c_m_s_i_s.html#gaab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:884</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="group___c_m_s_i_s.html#gaab502dde158ab7da8e7823d1f8a06edb">I2C_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1521</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaad2f43335b25a0065f3d327364610cbd"><div class="ttname"><a href="group___c_m_s_i_s.html#gaad2f43335b25a0065f3d327364610cbd">CRYP_TypeDef::IV1LR</a></div><div class="ttdeci">__IO uint32_t IV1LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1949</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaad371db807e2db4a2edf05b3f2f4b6cd"><div class="ttname"><a href="group___c_m_s_i_s.html#gaad371db807e2db4a2edf05b3f2f4b6cd">SDIO_TypeDef::RESPCMD</a></div><div class="ttdeci">__I uint32_t RESPCMD</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1744</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaad6309afe126da26921191697d7e5c43"><div class="ttname"><a href="group___c_m_s_i_s.html#gaad6309afe126da26921191697d7e5c43">ETH_TypeDef::DMARPDR</a></div><div class="ttdeci">__IO uint32_t DMARPDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1282</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaad6b61703dc65b8d1bf798a42108bec2"><div class="ttname"><a href="group___c_m_s_i_s.html#gaad6b61703dc65b8d1bf798a42108bec2">I2C_TypeDef::FLTR</a></div><div class="ttdeci">__IO uint16_t FLTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1526</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaade2881a3e408bfd106b27f78bbbcfc9"><div class="ttname"><a href="group___c_m_s_i_s.html#gaade2881a3e408bfd106b27f78bbbcfc9">RTC_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1700</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaadfb486dd07e2fd02fb491733deffd9b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaadfb486dd07e2fd02fb491733deffd9b">ETH_TypeDef::MACA1LR</a></div><div class="ttdeci">__IO uint32_t MACA1LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1246</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaae0256ae42106ee7f87fc7e5bdb779d4"><div class="ttname"><a href="group___c_m_s_i_s.html#gaae0256ae42106ee7f87fc7e5bdb779d4">CAN_TypeDef::FS1R</a></div><div class="ttdeci">__IO uint32_t FS1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:958</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaae092d9d07574afe1fbc79c8bf7f7c19"><div class="ttname"><a href="group___c_m_s_i_s.html#gaae092d9d07574afe1fbc79c8bf7f7c19">LTDC_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1574</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaae70b1922167eb58d564cb82d39fd10b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaae70b1922167eb58d564cb82d39fd10b">RCC_TypeDef::AHB1LPENR</a></div><div class="ttdeci">__IO uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1645</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaaef3da59eaf7c6dfdf9a12fd60ce58a8"><div class="ttname"><a href="group___c_m_s_i_s.html#gaaef3da59eaf7c6dfdf9a12fd60ce58a8">RCC_TypeDef::SSCGR</a></div><div class="ttdeci">__IO uint32_t SSCGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1655</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaaf76271f4ab0b3deb3ceb6e2ac0d62d0"><div class="ttname"><a href="group___c_m_s_i_s.html#gaaf76271f4ab0b3deb3ceb6e2ac0d62d0">CAN_TypeDef::FA1R</a></div><div class="ttdeci">__IO uint32_t FA1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:962</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaafd5aea090b8ab4f7cbaee88503cb6a1"><div class="ttname"><a href="group___c_m_s_i_s.html#gaafd5aea090b8ab4f7cbaee88503cb6a1">LTDC_Layer_TypeDef::WVPCR</a></div><div class="ttdeci">__IO uint32_t WVPCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1596</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="group___c_m_s_i_s.html#gab0ec7102960640751d44e92ddac994f0">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:873</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="group___c_m_s_i_s.html#gab13e106cc2eca92d1f4022df3bfdbcd7">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1694</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab1820c97e368d349f5f4121f015d9fab"><div class="ttname"><a href="group___c_m_s_i_s.html#gab1820c97e368d349f5f4121f015d9fab">I2C_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1523</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="group___c_m_s_i_s.html#gab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1870</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab1efba4cdf22c525fce804375961d567"><div class="ttname"><a href="group___c_m_s_i_s.html#gab1efba4cdf22c525fce804375961d567">CRYP_TypeDef::IV0LR</a></div><div class="ttdeci">__IO uint32_t IV0LR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1947</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab27b78e19f487c845437c29812eecca7"><div class="ttname"><a href="group___c_m_s_i_s.html#gab27b78e19f487c845437c29812eecca7">SDIO_TypeDef::FIFOCNT</a></div><div class="ttdeci">__I uint32_t FIFOCNT</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1757</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="group___c_m_s_i_s.html#gab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1636</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab36c409d0a009e3ce5a89ac55d3ff194"><div class="ttname"><a href="group___c_m_s_i_s.html#gab36c409d0a009e3ce5a89ac55d3ff194">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1484</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="group___c_m_s_i_s.html#gab3c49a96815fcbee63d95e1e74f20e75">DMA2D_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1116</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="group___c_m_s_i_s.html#gab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:992</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab5bb348210fdd9a5538eb57abc5a5673"><div class="ttname"><a href="group___c_m_s_i_s.html#gab5bb348210fdd9a5538eb57abc5a5673">ETH_TypeDef::DMACHTDR</a></div><div class="ttdeci">__IO uint32_t DMACHTDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1291</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab6be353d6107a8bb0641a438ac0eb93d"><div class="ttname"><a href="group___c_m_s_i_s.html#gab6be353d6107a8bb0641a438ac0eb93d">DMA2D_TypeDef::OMAR</a></div><div class="ttdeci">__IO uint32_t OMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1130</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab6bed862c0d0476ff4f89f7b9bf3e130"><div class="ttname"><a href="group___c_m_s_i_s.html#gab6bed862c0d0476ff4f89f7b9bf3e130">RTC_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1695</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab8b4520c137846f0a128146144514419"><div class="ttname"><a href="group___c_m_s_i_s.html#gab8b4520c137846f0a128146144514419">ETH_TypeDef::MACA0HR</a></div><div class="ttdeci">__IO uint32_t MACA0HR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1243</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab8ba768d1dac54a845084bd07f4ef2b9"><div class="ttname"><a href="group___c_m_s_i_s.html#gab8ba768d1dac54a845084bd07f4ef2b9">CRYP_TypeDef::DOUT</a></div><div class="ttdeci">__IO uint32_t DOUT</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1934</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="group___c_m_s_i_s.html#gab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1879</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab954c16d70935a24b62aad461a664878"><div class="ttname"><a href="group___c_m_s_i_s.html#gab954c16d70935a24b62aad461a664878">LTDC_TypeDef::BPCR</a></div><div class="ttdeci">__IO uint32_t BPCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1571</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gab97f3e9584dda705dc10a5f4c5f6e636"><div class="ttname"><a href="group___c_m_s_i_s.html#gab97f3e9584dda705dc10a5f4c5f6e636">RTC_TypeDef::CALIBR</a></div><div class="ttdeci">__IO uint32_t CALIBR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1676</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaba51c57f9506e14a6f5983526c78943b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaba51c57f9506e14a6f5983526c78943b">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">__IO uint32_t APB2LPENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1650</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaba5df4ecbb3ecb97b966b188c3681600"><div class="ttname"><a href="group___c_m_s_i_s.html#gaba5df4ecbb3ecb97b966b188c3681600">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1873</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaba9fb810b0cf6cbc1280c5c63be2418b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaba9fb810b0cf6cbc1280c5c63be2418b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1013</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gabbb2f4f89e7d8c3242365b4506e43217"><div class="ttname"><a href="group___c_m_s_i_s.html#gabbb2f4f89e7d8c3242365b4506e43217">ETH_TypeDef::MACPMTCSR</a></div><div class="ttdeci">__IO uint32_t MACPMTCSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1239</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gabd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="group___c_m_s_i_s.html#gabd36010ac282682d1f3c641b183b1b6f">I2C_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1519</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gabeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="group___c_m_s_i_s.html#gabeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1683</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gabeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="group___c_m_s_i_s.html#gabeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1470</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gabff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="group___c_m_s_i_s.html#gabff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1472</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="group___c_m_s_i_s.html#gac0018930ee9f18afda25b695b9a4ec16">CAN_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:961</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="group___c_m_s_i_s.html#gac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1677</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="group___c_m_s_i_s.html#gac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1921</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac1085f6aae54b353c30871fe90c59851"><div class="ttname"><a href="group___c_m_s_i_s.html#gac1085f6aae54b353c30871fe90c59851">RTC_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1698</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="group___c_m_s_i_s.html#gac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1473</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="group___c_m_s_i_s.html#gac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1003</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac42b829c02429cb9363563f7eb9d58ed"><div class="ttname"><a href="group___c_m_s_i_s.html#gac42b829c02429cb9363563f7eb9d58ed">ETH_TypeDef::MACIMR</a></div><div class="ttdeci">__IO uint32_t MACIMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1242</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="group___c_m_s_i_s.html#gac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1105</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="group___c_m_s_i_s.html#gac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1106</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="group___c_m_s_i_s.html#gac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1675</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac60f13e6619724747e61cfbff55b9fab"><div class="ttname"><a href="group___c_m_s_i_s.html#gac60f13e6619724747e61cfbff55b9fab">RTC_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1704</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac66d5e2d3459cff89794c47dbc8f7228"><div class="ttname"><a href="group___c_m_s_i_s.html#gac66d5e2d3459cff89794c47dbc8f7228">RTC_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1701</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="group___c_m_s_i_s.html#gac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA2D_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1117</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac6fe9e194ed9d08bf6bd28ceb80ac4b0"><div class="ttname"><a href="group___c_m_s_i_s.html#gac6fe9e194ed9d08bf6bd28ceb80ac4b0">ETH_TypeDef::DMARSWTR</a></div><div class="ttdeci">__IO uint32_t DMARSWTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1289</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac760383de212de696f504e744c6fca7e"><div class="ttname"><a href="group___c_m_s_i_s.html#gac760383de212de696f504e744c6fca7e">SDIO_TypeDef::RESP4</a></div><div class="ttdeci">__I uint32_t RESP4</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1748</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac88901e2eb35079b7b58a185e6bf554c"><div class="ttname"><a href="group___c_m_s_i_s.html#gac88901e2eb35079b7b58a185e6bf554c">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1642</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac93962b2d41007abdda922a3f23d7ede"><div class="ttname"><a href="group___c_m_s_i_s.html#gac93962b2d41007abdda922a3f23d7ede">RCC_TypeDef::PLLSAICFGR</a></div><div class="ttdeci">__IO uint32_t PLLSAICFGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1657</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="group___c_m_s_i_s.html#gac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1674</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacb40abca5ca4cd2b2855adf2186effe8"><div class="ttname"><a href="group___c_m_s_i_s.html#gacb40abca5ca4cd2b2855adf2186effe8">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint16_t I2SCFGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1782</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="group___c_m_s_i_s.html#gacc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1010</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="group___c_m_s_i_s.html#gacc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1643</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaccf4141cee239380d0ad4634ee21dbf6"><div class="ttname"><a href="group___c_m_s_i_s.html#gaccf4141cee239380d0ad4634ee21dbf6">CAN_TypeDef::RF0R</a></div><div class="ttdeci">__IO uint32_t RF0R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:946</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacdaa650fcd63730825479f6e8f70d4c0"><div class="ttname"><a href="group___c_m_s_i_s.html#gacdaa650fcd63730825479f6e8f70d4c0">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1640</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacdd4c1b5466be103fb2bb2a225b1d3a9"><div class="ttname"><a href="group___c_m_s_i_s.html#gacdd4c1b5466be103fb2bb2a225b1d3a9">CAN_TypeDef::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:944</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gace97ea64f6db802fc5488601bb8558ab"><div class="ttname"><a href="group___c_m_s_i_s.html#gace97ea64f6db802fc5488601bb8558ab">LTDC_TypeDef::TWCR</a></div><div class="ttdeci">__IO uint32_t TWCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1573</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacf0114902a52b7ffcc343e06484b3623"><div class="ttname"><a href="group___c_m_s_i_s.html#gacf0114902a52b7ffcc343e06484b3623">ETH_TypeDef::DMATPDR</a></div><div class="ttdeci">__IO uint32_t DMATPDR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1281</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacf3f7ecbf774d8d505655ac7f24761fc"><div class="ttname"><a href="group___c_m_s_i_s.html#gacf3f7ecbf774d8d505655ac7f24761fc">ETH_TypeDef::DMACHRBAR</a></div><div class="ttdeci">__IO uint32_t DMACHRBAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1294</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gacfef9b6d7da4271943edc04d7dfdf595"><div class="ttname"><a href="group___c_m_s_i_s.html#gacfef9b6d7da4271943edc04d7dfdf595">FLASH_TypeDef::OPTCR</a></div><div class="ttdeci">__IO uint32_t OPTCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1322</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad02ff09f7ce33f093ad04b84fee2bdec"><div class="ttname"><a href="group___c_m_s_i_s.html#gad02ff09f7ce33f093ad04b84fee2bdec">ETH_TypeDef::MACA3HR</a></div><div class="ttdeci">__IO uint32_t MACA3HR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1249</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad0a200e12acad17a5c7d2059159ea7e1"><div class="ttname"><a href="group___c_m_s_i_s.html#gad0a200e12acad17a5c7d2059159ea7e1">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1005</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad1e11eb1200e64e0563e3576bf258194"><div class="ttname"><a href="group___c_m_s_i_s.html#gad1e11eb1200e64e0563e3576bf258194">ETH_TypeDef::DMABMR</a></div><div class="ttdeci">__IO uint32_t DMABMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1280</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad2f2eb2fb4b93e21515b10e920e719b6"><div class="ttname"><a href="group___c_m_s_i_s.html#gad2f2eb2fb4b93e21515b10e920e719b6">RTC_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1706</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad30f20f612dacf85a5bb7f9f97cf0772"><div class="ttname"><a href="group___c_m_s_i_s.html#gad30f20f612dacf85a5bb7f9f97cf0772">SAI_Block_TypeDef::SLOTR</a></div><div class="ttdeci">__IO uint32_t SLOTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1727</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad57490cb3a07132702f96d8b5d547c89"><div class="ttname"><a href="group___c_m_s_i_s.html#gad57490cb3a07132702f96d8b5d547c89">ETH_TypeDef::MMCCR</a></div><div class="ttdeci">__IO uint32_t MMCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1252</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad68efe7a323ac2fcb823a26c0c51445b"><div class="ttname"><a href="group___c_m_s_i_s.html#gad68efe7a323ac2fcb823a26c0c51445b">TIM_TypeDef::RESERVED10</a></div><div class="ttdeci">uint16_t RESERVED10</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1877</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad839981b06af83bb1d08dd3313922783"><div class="ttname"><a href="group___c_m_s_i_s.html#gad839981b06af83bb1d08dd3313922783">CRYP_TypeDef::CSGCMCCM2R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM2R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1953</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad85a9951a7be79fe08ffc90f796f071b"><div class="ttname"><a href="group___c_m_s_i_s.html#gad85a9951a7be79fe08ffc90f796f071b">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">__IO uint32_t APB1LPENR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1649</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad8b1fadb520f7a200ee0046e110edc79"><div class="ttname"><a href="group___c_m_s_i_s.html#gad8b1fadb520f7a200ee0046e110edc79">I2C_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1527</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad94a5782e5cc67b071738f8096bb4855"><div class="ttname"><a href="group___c_m_s_i_s.html#gad94a5782e5cc67b071738f8096bb4855">LTDC_Layer_TypeDef::CFBLNR</a></div><div class="ttdeci">__IO uint32_t CFBLNR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1605</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="group___c_m_s_i_s.html#gadab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1878</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadca0624d09f2c72eee9807cea80a4d0c"><div class="ttname"><a href="group___c_m_s_i_s.html#gadca0624d09f2c72eee9807cea80a4d0c">ETH_TypeDef::PTPTSSR</a></div><div class="ttdeci">__IO uint32_t PTPTSSR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1278</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadcdd7c23a99f81c21dae2e9f989632e1"><div class="ttname"><a href="group___c_m_s_i_s.html#gadcdd7c23a99f81c21dae2e9f989632e1">CRYP_TypeDef::IMSCR</a></div><div class="ttdeci">__IO uint32_t IMSCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1936</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadcf812cbe5147d300507d59d4a55935d"><div class="ttname"><a href="group___c_m_s_i_s.html#gadcf812cbe5147d300507d59d4a55935d">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1743</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadd402fd3aa4845802f08f8df79a5a72a"><div class="ttname"><a href="group___c_m_s_i_s.html#gadd402fd3aa4845802f08f8df79a5a72a">DMA2D_TypeDef::FGPFCCR</a></div><div class="ttdeci">__IO uint32_t FGPFCCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1122</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadd56f3652fd065c6797411e80477a064"><div class="ttname"><a href="group___c_m_s_i_s.html#gadd56f3652fd065c6797411e80477a064">ETH_TypeDef::DMAIER</a></div><div class="ttdeci">__IO uint32_t DMAIER</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1287</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaded1359e1a32512910bff534d57ade68"><div class="ttname"><a href="group___c_m_s_i_s.html#gaded1359e1a32512910bff534d57ade68">CAN_TxMailBox_TypeDef::TDLR</a></div><div class="ttdeci">__IO uint32_t TDLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:911</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae1c569688eedd49219cd505b9c22121b"><div class="ttname"><a href="group___c_m_s_i_s.html#gae1c569688eedd49219cd505b9c22121b">CAN_FIFOMailBox_TypeDef::RDLR</a></div><div class="ttdeci">__IO uint32_t RDLR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:923</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae307d5a553582e6c9717f50037245710"><div class="ttname"><a href="group___c_m_s_i_s.html#gae307d5a553582e6c9717f50037245710">SAI_Block_TypeDef::FRCR</a></div><div class="ttdeci">__IO uint32_t FRCR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1726</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae3b1773a8fb146591fcbb48e32c1834a"><div class="ttname"><a href="group___c_m_s_i_s.html#gae3b1773a8fb146591fcbb48e32c1834a">CRYP_TypeDef::CSGCM2R</a></div><div class="ttdeci">__IO uint32_t CSGCM2R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1961</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae6d97d339f0091d4a105001ea59086ae"><div class="ttname"><a href="group___c_m_s_i_s.html#gae6d97d339f0091d4a105001ea59086ae">CRYP_TypeDef::K0RR</a></div><div class="ttdeci">__IO uint32_t K0RR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1940</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae6ff257862eba6b4b367feea786bf1fd"><div class="ttname"><a href="group___c_m_s_i_s.html#gae6ff257862eba6b4b367feea786bf1fd">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1628</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="group___c_m_s_i_s.html#gae845b86e973b4bf8a33c447c261633f6">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1303</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae8e4ef158db1de28bfd759e40677ba4c"><div class="ttname"><a href="group___c_m_s_i_s.html#gae8e4ef158db1de28bfd759e40677ba4c">ETH_TypeDef::PTPTSHUR</a></div><div class="ttdeci">__IO uint32_t PTPTSHUR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1272</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae9028b8bcb5118b7073165fb50fcd559"><div class="ttname"><a href="group___c_m_s_i_s.html#gae9028b8bcb5118b7073165fb50fcd559">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1004</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gae9156af81694b7a85923348be45a2167"><div class="ttname"><a href="group___c_m_s_i_s.html#gae9156af81694b7a85923348be45a2167">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:888</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaea29ac183c979d0cb95ad3781fe9ed91"><div class="ttname"><a href="group___c_m_s_i_s.html#gaea29ac183c979d0cb95ad3781fe9ed91">ETH_TypeDef::MMCRIR</a></div><div class="ttdeci">__IO uint32_t MMCRIR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1253</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaeb1990f7c28e815a4962db3a861937bb"><div class="ttname"><a href="group___c_m_s_i_s.html#gaeb1990f7c28e815a4962db3a861937bb">CRYP_TypeDef::IV0RR</a></div><div class="ttdeci">__IO uint32_t IV0RR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1948</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaed87bed042dd9523ce086119a3bab0ea"><div class="ttname"><a href="group___c_m_s_i_s.html#gaed87bed042dd9523ce086119a3bab0ea">CAN_TxMailBox_TypeDef::TDTR</a></div><div class="ttdeci">__IO uint32_t TDTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:910</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="group___c_m_s_i_s.html#gaee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1097</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="group___c_m_s_i_s.html#gaef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1095</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf0ba3d82d524fddbe0fb3309788e2954"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf0ba3d82d524fddbe0fb3309788e2954">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint16_t BRR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1902</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf1405e594e39e5b34f9499f680157a25"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf1405e594e39e5b34f9499f680157a25">CAN_TypeDef::FFA1R</a></div><div class="ttdeci">__IO uint32_t FFA1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:960</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1875</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf2b40c5e36a5e861490988275499e158">CAN_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:959</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf34b7e8815984e272daa3f089014af4e"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf34b7e8815984e272daa3f089014af4e">ETH_TypeDef::PTPSSIR</a></div><div class="ttdeci">__IO uint32_t PTPSSIR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1269</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf3d84e911bbb2bf8cfa6d5e1dfe01afe"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf3d84e911bbb2bf8cfa6d5e1dfe01afe">DMA2D_TypeDef::FGOR</a></div><div class="ttdeci">__IO uint32_t FGOR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1119</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf5c08405ec6124981a61e07985ef3bc9"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf5c08405ec6124981a61e07985ef3bc9">RCC_TypeDef::DCKCFGR2</a></div><div class="ttdeci">__IO uint32_t DCKCFGR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1660</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1094</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:872</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf751d49ef824c1636c78822ecae066f4"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf751d49ef824c1636c78822ecae066f4">DCMI_TypeDef::ESUR</a></div><div class="ttdeci">__IO uint32_t ESUR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1081</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf85290529fb82acef7c9fcea3718346c">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1691</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf86c61a5d38a4fc9cef942a12744486b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1634</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf8d25514079514d38c104402f46470af"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf8d25514079514d38c104402f46470af">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1308</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf90723c7aee9c32113a2667b0a5c69f1"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf90723c7aee9c32113a2667b0a5c69f1">ETH_TypeDef::PTPTTHR</a></div><div class="ttdeci">__IO uint32_t PTPTTHR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1275</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:875</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gafafaddc3a983eb71332b7526d82191ad"><div class="ttname"><a href="group___c_m_s_i_s.html#gafafaddc3a983eb71332b7526d82191ad">RTC_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1705</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gafc22764fbf9ee7ce28174d65d0260f18"><div class="ttname"><a href="group___c_m_s_i_s.html#gafc22764fbf9ee7ce28174d65d0260f18">I2C_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1525</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gafc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="group___c_m_s_i_s.html#gafc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1319</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gafdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="group___c_m_s_i_s.html#gafdfa307571967afb1d97943e982b6586">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:874</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gafe934616b06edb746effd439206836a5"><div class="ttname"><a href="group___c_m_s_i_s.html#gafe934616b06edb746effd439206836a5">DMA2D_TypeDef::OOR</a></div><div class="ttdeci">__IO uint32_t OOR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1131</div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaff6eeec1afa983f153ff0786c8902d43"><div class="ttname"><a href="group___c_m_s_i_s.html#gaff6eeec1afa983f153ff0786c8902d43">ETH_TypeDef::MMCRFCECR</a></div><div class="ttdeci">__IO uint32_t MMCRFCECR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1263</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_ga4a0206df9604302e0741c1aa4ca1ded3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:190</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:198</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:209</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdeci">@ DMA1_Stream2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:214</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:204</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:193</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:196</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdeci">@ ADC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:219</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:206</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:195</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:199</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:194</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:197</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:205</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:201</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdeci">@ DMA1_Stream0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:212</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdeci">@ DMA1_Stream1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:213</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:202</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:207</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:211</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:203</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdeci">@ DMA1_Stream5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:217</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:210</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:192</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:208</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdeci">@ DMA1_Stream4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:216</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdeci">@ DMA1_Stream6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:218</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdeci">@ DMA1_Stream3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:215</div></div>
<div class="ttc" id="agroup___exported__types_html_ga0cd21c4793673b69ecd5fd673353a145"><div class="ttname"><a href="group___exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">vu32</a></div><div class="ttdeci">__IO uint32_t vu32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:843</div></div>
<div class="ttc" id="agroup___exported__types_html_ga19c9450d60abff7c6d3d35f31c10f83e"><div class="ttname"><a href="group___exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">vs16</a></div><div class="ttdeci">__IO int16_t vs16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:828</div></div>
<div class="ttc" id="agroup___exported__types_html_ga2e08e321a35a55e72c5b3a507e76371f"><div class="ttname"><a href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a></div><div class="ttdeci">__I uint32_t vuc32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:847</div></div>
<div class="ttc" id="agroup___exported__types_html_ga30e6c0f6718e1b6d26dc9d94ddcf9d11"><div class="ttname"><a href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a></div><div class="ttdeci">const int8_t sc8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:825</div></div>
<div class="ttc" id="agroup___exported__types_html_ga369ae0177b957e5afa7c1e62312f97c3"><div class="ttname"><a href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a></div><div class="ttdeci">__I int16_t vsc16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:832</div></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga47463bcded079ac61d5da46aff497803"><div class="ttname"><a href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a></div><div class="ttdeci">__I int8_t vsc8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:833</div></div>
<div class="ttc" id="agroup___exported__types_html_ga476e2cb441f8e689433350ae2eeee510"><div class="ttname"><a href="group___exported__types.html#ga476e2cb441f8e689433350ae2eeee510">vs32</a></div><div class="ttdeci">__IO int32_t vs32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:827</div></div>
<div class="ttc" id="agroup___exported__types_html_ga4a8fa9a2b4796540a6d65a04eb18e111"><div class="ttname"><a href="group___exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</a></div><div class="ttdeci">__IO uint8_t vu8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:845</div></div>
<div class="ttc" id="agroup___exported__types_html_ga5b628e6a05856ff67e535fa391a57683"><div class="ttname"><a href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a></div><div class="ttdeci">const uint32_t uc32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:839</div></div>
<div class="ttc" id="agroup___exported__types_html_ga66ab742a0751bb4e7661b8e874f2ddda"><div class="ttname"><a href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a></div><div class="ttdeci">const int16_t sc16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:824</div></div>
<div class="ttc" id="agroup___exported__types_html_ga7f6037565f0caa27727c8b871daf0d56"><div class="ttname"><a href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a></div><div class="ttdeci">__I uint16_t vuc16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:848</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:856</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:851</div></div>
<div class="ttc" id="agroup___exported__types_html_ga92c50087ca0e64fa93fc59402c55f8ca"><div class="ttname"><a href="group___exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a></div><div class="ttdeci">uint8_t u8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:837</div></div>
<div class="ttc" id="agroup___exported__types_html_ga93d1a6b3dcfdded10a7b15548679fe0a"><div class="ttname"><a href="group___exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</a></div><div class="ttdeci">__IO uint16_t vu16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:844</div></div>
<div class="ttc" id="agroup___exported__types_html_ga9e382f207c65ca13ab4ae98363aeda80"><div class="ttname"><a href="group___exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a></div><div class="ttdeci">int8_t s8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:821</div></div>
<div class="ttc" id="agroup___exported__types_html_ga9e5a203f00d2906af9466f68b4e72277"><div class="ttname"><a href="group___exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">vs8</a></div><div class="ttdeci">__IO int8_t vs8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:829</div></div>
<div class="ttc" id="agroup___exported__types_html_gaa980e2c02ba2305e0f489d5650655425"><div class="ttname"><a href="group___exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a></div><div class="ttdeci">int16_t s16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:820</div></div>
<div class="ttc" id="agroup___exported__types_html_gab0ec90ac9b2c5864755998c8d37c264a"><div class="ttname"><a href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a></div><div class="ttdeci">__I uint8_t vuc8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:849</div></div>
<div class="ttc" id="agroup___exported__types_html_gabc715ea3779494b5a4f53173a397f7cb"><div class="ttname"><a href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a></div><div class="ttdeci">const uint16_t uc16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:840</div></div>
<div class="ttc" id="agroup___exported__types_html_gac74022c74a461f810e0d4fdc9bfea480"><div class="ttname"><a href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a></div><div class="ttdeci">const uint8_t uc8</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:841</div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:853</div></div>
<div class="ttc" id="agroup___exported__types_html_gace9d960e74685e2cd84b36132dbbf8aa"><div class="ttname"><a href="group___exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a></div><div class="ttdeci">uint16_t u16</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:836</div></div>
<div class="ttc" id="agroup___exported__types_html_gad97679599f3791409523fdb1c6156a28"><div class="ttname"><a href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a></div><div class="ttdeci">const int32_t sc32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:823</div></div>
<div class="ttc" id="agroup___exported__types_html_gae9b1af5c037e57a98884758875d3a7c4"><div class="ttname"><a href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a></div><div class="ttdeci">int32_t s32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:819</div></div>
<div class="ttc" id="agroup___exported__types_html_gaec1d22666cf030b79051e5daa372fbc8"><div class="ttname"><a href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a></div><div class="ttdeci">__I int32_t vsc32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:831</div></div>
<div class="ttc" id="agroup___exported__types_html_gafaa62991928fb9fb18ff0db62a040aba"><div class="ttname"><a href="group___exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a></div><div class="ttdeci">uint32_t u32</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:835</div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:856</div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdeci">@ SUCCESS</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:856</div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:851</div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:851</div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:853</div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:853</div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html"><div class="ttname"><a href="stm32f4xx__conf_8h.html">stm32f4xx_conf.h</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f4xx.h:895</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:871</div></div>
<div class="ttc" id="astruct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:920</div></div>
<div class="ttc" id="astruct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:932</div></div>
<div class="ttc" id="astruct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:908</div></div>
<div class="ttc" id="astruct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:942</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:987</div></div>
<div class="ttc" id="astruct_c_r_y_p___type_def_html"><div class="ttname"><a href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a></div><div class="ttdoc">Crypto Processor.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1930</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1000</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1061</div></div>
<div class="ttc" id="astruct_d_c_m_i___type_def_html"><div class="ttname"><a href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a></div><div class="ttdoc">DCMI.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1073</div></div>
<div class="ttc" id="astruct_d_m_a2_d___type_def_html"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a></div><div class="ttdoc">DMA2D Controller.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1114</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1092</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1102</div></div>
<div class="ttc" id="astruct_e_t_h___type_def_html"><div class="ttname"><a href="struct_e_t_h___type_def.html">ETH_TypeDef</a></div><div class="ttdoc">Ethernet MAC.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1228</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1302</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1316</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1466</div></div>
<div class="ttc" id="astruct_h_a_s_h___d_i_g_e_s_t___type_def_html"><div class="ttname"><a href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html">HASH_DIGEST_TypeDef</a></div><div class="ttdoc">HASH_DIGEST.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1990</div></div>
<div class="ttc" id="astruct_h_a_s_h___type_def_html"><div class="ttname"><a href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a></div><div class="ttdoc">HASH.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1974</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1507</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1556</div></div>
<div class="ttc" id="astruct_l_t_d_c___layer___type_def_html"><div class="ttname"><a href="struct_l_t_d_c___layer___type_def.html">LTDC_Layer_TypeDef</a></div><div class="ttdoc">LCD-TFT Display layer x Controller.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1593</div></div>
<div class="ttc" id="astruct_l_t_d_c___type_def_html"><div class="ttname"><a href="struct_l_t_d_c___type_def.html">LTDC_TypeDef</a></div><div class="ttdoc">LCD-TFT Display Controller.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1568</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1616</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1626</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">RNG.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1999</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1669</div></div>
<div class="ttc" id="astruct_s_a_i___block___type_def_html"><div class="ttname"><a href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1723</div></div>
<div class="ttc" id="astruct_s_a_i___type_def_html"><div class="ttname"><a href="struct_s_a_i___type_def.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1718</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1739</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1767</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1483</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1853</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1897</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:1919</div></div>
<div class="ttc" id="asystem__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
002_Beginning için Cmt Ağu 24 2024 17:06:16 tarihinde  üreten: &#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
