$date
	Wed May 15 21:11:57 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module tb $end
$var wire 1 ( valid_out_e $end
$var wire 1 ) valid_out_c $end
$var wire 1 * valid_in_1 $end
$var wire 1 + valid_in_0 $end
$var wire 1 , reset_L $end
$var wire 8 - data_out_e [7:0] $end
$var wire 8 . data_out_c [7:0] $end
$var wire 8 / data_in_1 [7:0] $end
$var wire 8 0 data_in_0 [7:0] $end
$var wire 1 1 clk $end
$scope module mux_con $end
$var wire 1 * valid_in_1 $end
$var wire 1 + valid_in_0 $end
$var wire 1 , reset_L $end
$var wire 8 2 data_in_1 [7:0] $end
$var wire 8 3 data_in_0 [7:0] $end
$var wire 1 1 clk $end
$var reg 1 4 channel $end
$var reg 8 5 data_out [7:0] $end
$var reg 8 6 data_reg [7:0] $end
$var reg 1 7 next $end
$var reg 1 8 selector $end
$var reg 1 9 toggle $end
$var reg 1 ) valid_out $end
$var reg 1 : write $end
$upscope $end
$scope module mux_est $end
$var wire 1 ( valid_out $end
$var wire 1 * valid_in_1 $end
$var wire 1 + valid_in_0 $end
$var wire 1 , reset_L $end
$var wire 8 ; data_out [7:0] $end
$var wire 8 < data_in_1 [7:0] $end
$var wire 8 = data_in_0 [7:0] $end
$var wire 1 1 clk $end
$var wire 1 > _15_ $end
$var wire 1 ? _14_ $end
$var wire 1 @ _13_ $end
$var wire 1 A _12_ $end
$var wire 1 B _11_ $end
$var wire 1 C _10_ $end
$var wire 1 D _09_ $end
$var wire 1 E _08_ $end
$var wire 1 F _07_ $end
$var wire 1 G _06_ $end
$var wire 1 H _05_ $end
$var wire 1 I _04_ $end
$var wire 1 J _03_ $end
$var wire 1 K _02_ $end
$var wire 1 L _01_ $end
$var wire 8 M _00_ [7:0] $end
$scope module _16_ $end
$var wire 1 K Y $end
$var wire 1 , A $end
$upscope $end
$scope module _17_ $end
$var wire 1 J Y $end
$var wire 1 + B $end
$var wire 1 * A $end
$upscope $end
$scope module _18_ $end
$var wire 1 J A $end
$var wire 1 K B $end
$var wire 1 L Y $end
$upscope $end
$scope module _19_ $end
$var wire 1 N A $end
$var wire 1 I Y $end
$upscope $end
$scope module _20_ $end
$var wire 1 H Y $end
$var wire 1 + A $end
$upscope $end
$scope module _21_ $end
$var wire 1 G Y $end
$var wire 1 * A $end
$upscope $end
$scope module _22_ $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 F Y $end
$upscope $end
$scope module _23_ $end
$var wire 1 F A $end
$var wire 1 E Y $end
$var wire 1 , B $end
$upscope $end
$scope module _24_ $end
$var wire 1 E A $end
$var wire 1 I B $end
$var wire 1 O Y $end
$upscope $end
$scope module _25_ $end
$var wire 1 P A $end
$var wire 1 D Y $end
$upscope $end
$scope module _26_ $end
$var wire 1 E A $end
$var wire 1 D B $end
$var wire 1 Q Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 R A $end
$var wire 1 C Y $end
$upscope $end
$scope module _28_ $end
$var wire 1 E A $end
$var wire 1 C B $end
$var wire 1 S Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 T A $end
$var wire 1 B Y $end
$upscope $end
$scope module _30_ $end
$var wire 1 E A $end
$var wire 1 B B $end
$var wire 1 U Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 V A $end
$var wire 1 A Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 E A $end
$var wire 1 A B $end
$var wire 1 W Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 X A $end
$var wire 1 @ Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 E A $end
$var wire 1 @ B $end
$var wire 1 Y Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 Z A $end
$var wire 1 ? Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 E A $end
$var wire 1 ? B $end
$var wire 1 [ Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 \ A $end
$var wire 1 > Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 E A $end
$var wire 1 > B $end
$var wire 1 ] Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 ^ D $end
$var wire 1 1 C $end
$var reg 1 _ Q $end
$upscope $end
$scope module _40_ $end
$var wire 1 ` D $end
$var wire 1 1 C $end
$var reg 1 a Q $end
$upscope $end
$scope module _41_ $end
$var wire 1 b D $end
$var wire 1 1 C $end
$var reg 1 c Q $end
$upscope $end
$scope module _42_ $end
$var wire 1 d D $end
$var wire 1 1 C $end
$var reg 1 e Q $end
$upscope $end
$scope module _43_ $end
$var wire 1 f D $end
$var wire 1 1 C $end
$var reg 1 g Q $end
$upscope $end
$scope module _44_ $end
$var wire 1 h D $end
$var wire 1 1 C $end
$var reg 1 i Q $end
$upscope $end
$scope module _45_ $end
$var wire 1 j D $end
$var wire 1 1 C $end
$var reg 1 k Q $end
$upscope $end
$scope module _46_ $end
$var wire 1 l D $end
$var wire 1 1 C $end
$var reg 1 m Q $end
$upscope $end
$scope module _47_ $end
$var wire 1 L D $end
$var wire 1 1 C $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$scope module test $end
$var wire 8 n data_out_c [7:0] $end
$var wire 8 o data_out_e [7:0] $end
$var wire 1 ) valid_out_c $end
$var wire 1 ( valid_out_e $end
$var wire 1 p check_valid $end
$var wire 1 q check_data_out $end
$var reg 1 1 clk $end
$var reg 8 r data_in_0 [7:0] $end
$var reg 8 s data_in_1 [7:0] $end
$var reg 1 , reset_L $end
$var reg 1 + valid_in_0 $end
$var reg 1 * valid_in_1 $end
$scope module c0 $end
$var wire 1 1 clk $end
$var wire 8 t data_out_c [7:0] $end
$var wire 8 u data_out_e [7:0] $end
$var wire 1 , reset_L $end
$var wire 1 ) valid_out_c $end
$var wire 1 ( valid_out_e $end
$var reg 1 q check_data_out $end
$var reg 1 p check_valid $end
$var reg 8 v out_c [7:0] $end
$var reg 8 w out_e [7:0] $end
$var reg 1 x valid_c $end
$var reg 1 y valid_e $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xy
xx
bx w
bx v
bx u
bx t
b0 s
b0 r
xq
xp
bx o
bx n
xm
0l
xk
0j
xi
0h
xg
0f
xe
0d
xc
0b
xa
0`
x_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
b0 M
0L
1K
1J
1I
1H
1G
0F
1E
1D
1C
1B
1A
1@
1?
1>
b0 =
b0 <
bx ;
0:
x9
x8
07
b0 6
bx 5
04
b0 3
b0 2
01
b0 0
b0 /
bx .
bx -
0,
0+
0*
x)
x(
x'
z&
z%
z$
z#
z"
z!
$end
#100
0K
09
b0 .
b0 5
b0 n
b0 t
0)
08
0_
0a
0c
0e
0g
0i
0k
b0 -
b0 ;
b0 o
b0 u
0m
0(
0y
0x
b0 w
b0 v
1p
1q
1,
11
#200
01
#300
11
#400
01
#500
11
#600
01
#700
1^
1`
1b
1d
1f
1h
1j
1l
1O
1Q
1S
1U
1W
1Y
1[
b11111111 M
1]
0E
1L
1F
0>
0?
0@
0A
0B
0C
0D
0I
0J
1\
1Z
1X
1V
1T
1R
1P
1N
0H
b11111111 6
1:
b11111111 0
b11111111 3
b11111111 =
b11111111 r
1+
11
#800
01
#900
0f
0^
0W
b11101110 M
0O
1A
1I
0G
0V
0N
1:
b11101110 6
1)
b11111111 .
b11111111 5
b11111111 n
b11111111 t
1_
1a
1c
1e
1g
1i
1k
b11111111 -
b11111111 ;
b11111111 o
b11111111 u
1m
1(
1*
b11101110 0
b11101110 3
b11101110 =
b11101110 r
11
#1000
01
#1100
0h
1f
0`
1^
0Y
1W
0Q
b11011101 M
1O
1@
0A
1D
0I
0X
1V
0P
1N
1:
b11011101 6
b10001 /
b10001 2
b10001 <
b10001 s
b11011101 0
b11011101 3
b11011101 =
b11011101 r
1y
1x
b11111111 w
b11111111 v
0g
b11101110 -
b11101110 ;
b11101110 o
b11101110 u
0_
b11101110 .
b11101110 5
b11101110 n
b11101110 t
11
#1200
01
#1300
0f
0^
0W
b11001100 M
0O
1A
1I
0V
0N
1:
b11001100 6
b11011101 .
b11011101 5
b11011101 n
b11011101 t
1_
0a
1g
b11011101 -
b11011101 ;
b11011101 o
b11011101 u
0i
b11101110 w
b11101110 v
b100010 /
b100010 2
b100010 <
b100010 s
b11001100 0
b11001100 3
b11001100 =
b11001100 r
11
#1400
01
#1500
0b
0d
0j
0l
0S
0U
0[
b0 M
0]
1E
0L
0F
1J
1G
1H
0:
b0 6
0*
0+
b11011101 w
b11011101 v
0g
b11001100 -
b11001100 ;
b11001100 o
b11001100 u
0_
b11001100 .
b11001100 5
b11001100 n
b11001100 t
11
#1600
01
#1700
0)
b0 .
b0 5
b0 n
b0 t
0c
0e
0k
b0 -
b0 ;
b0 o
b0 u
0m
0(
b11001100 w
b11001100 v
11
#1800
01
#1900
1b
1d
1j
1l
1S
1U
1[
b11001100 M
1]
0E
1L
1F
0J
0G
b11001100 6
1:
b110011 /
b110011 2
b110011 <
b110011 s
1*
0y
0x
b0 w
b0 v
11
#2000
01
#2100
0j
1h
1f
0b
1`
1^
0[
1Y
1W
0S
1Q
b10111011 M
1O
1?
0@
0A
1C
0D
0I
0H
0Z
1X
1V
0R
1P
1N
1:
b10111011 6
1)
b11001100 .
b11001100 5
b11001100 n
b11001100 t
1c
1e
1k
b11001100 -
b11001100 ;
b11001100 o
b11001100 u
1m
1(
b1000100 /
b1000100 2
b1000100 <
b1000100 s
1+
b10111011 0
b10111011 3
b10111011 =
b10111011 r
11
#2200
01
#2300
0^
0`
0d
0f
0h
0l
0O
0Q
0U
0W
0Y
b0 M
0]
1E
0L
0F
1J
1G
1H
0:
b0 6
0*
0+
1y
1x
b11001100 w
b11001100 v
0k
1i
1g
0c
1a
b10111011 -
b10111011 ;
b10111011 o
b10111011 u
1_
b10111011 .
b10111011 5
b10111011 n
b10111011 t
11
#2400
01
#2500
0)
b0 .
b0 5
b0 n
b0 t
0_
0a
0e
0g
0i
b0 -
b0 ;
b0 o
b0 u
0m
0(
b10111011 w
b10111011 v
11
#2600
01
#2700
1`
1d
1h
1l
1Q
1U
1Y
b10101010 M
1]
0E
1L
1F
1A
1I
0J
0V
0N
0G
0H
b10101010 6
1:
b1010101 /
b1010101 2
b1010101 <
b1010101 s
b10101010 0
b10101010 3
b10101010 =
b10101010 r
1*
1+
0y
0x
b0 w
b0 v
11
#2800
01
#2900
0h
1f
0`
1^
0Y
1W
0Q
b10011001 M
1O
1@
0A
1D
0I
0X
1V
0P
1N
1:
b10011001 6
1)
b10101010 .
b10101010 5
b10101010 n
b10101010 t
1a
1e
1i
b10101010 -
b10101010 ;
b10101010 o
b10101010 u
1m
1(
b1100110 /
b1100110 2
b1100110 <
b1100110 s
b10011001 0
b10011001 3
b10011001 =
b10011001 r
11
#3000
01
#3100
0^
0d
0f
0l
0O
0U
0W
b0 M
0]
1E
0L
0F
1J
1G
1H
0:
b0 6
0*
0+
1y
1x
b10101010 w
b10101010 v
0i
1g
0a
b10011001 -
b10011001 ;
b10011001 o
b10011001 u
1_
b10011001 .
b10011001 5
b10011001 n
b10011001 t
11
#3200
01
#3300
0)
b0 .
b0 5
b0 n
b0 t
0_
0e
0g
b0 -
b0 ;
b0 o
b0 u
0m
0(
b10011001 w
b10011001 v
11
#3400
01
#3500
1d
1l
1U
b10001000 M
1]
0E
1L
1F
1A
1I
0J
0V
0N
0G
0H
b10001000 6
1:
b1110111 /
b1110111 2
b1110111 <
b1110111 s
b10001000 0
b10001000 3
b10001000 =
b10001000 r
1*
1+
0y
0x
b0 w
b0 v
11
#3600
01
#3700
0l
1j
1h
1f
0d
1b
1`
1^
0]
1[
1Y
1W
0U
1S
1Q
b1110111 M
1O
1>
0?
0@
0A
1B
0C
0D
0I
0\
1Z
1X
1V
0T
1R
1P
1N
1:
b1110111 6
1)
b10001000 .
b10001000 5
b10001000 n
b10001000 t
1e
b10001000 -
b10001000 ;
b10001000 o
b10001000 u
1m
1(
b10001000 /
b10001000 2
b10001000 <
b10001000 s
b1110111 0
b1110111 3
b1110111 =
b1110111 r
11
#3800
01
#3900
0^
0`
0b
0f
0h
0j
0O
0Q
0S
0W
0Y
b0 M
0[
1E
0L
0F
1J
1G
1H
0:
b0 6
0*
0+
1y
1x
b10001000 w
b10001000 v
0m
1k
1i
1g
0e
1c
1a
b1110111 -
b1110111 ;
b1110111 o
b1110111 u
1_
b1110111 .
b1110111 5
b1110111 n
b1110111 t
11
#4000
01
#4100
0)
b0 .
b0 5
b0 n
b0 t
0_
0a
0c
0g
0i
b0 -
b0 ;
b0 o
b0 u
0k
0(
b1110111 w
b1110111 v
11
#4200
01
#4300
1K
0,
0y
0x
b0 w
b0 v
11
#4400
01
