#Build: Fabric Compiler 2021.1-SP7.1, Build 90533, Mar 18 18:43 2022
#Install: D:\softeare\Pango\PDS\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22622
#Hostname: DESKTOP-TI8VGR0
Generated by Fabric Compiler (version 2021.1-SP7.1 build 90533) at Fri Sep 16 17:14:35 2022
Compiling architecture definition.
Analyzing project file 'F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/LTC2324_cmos.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/LTC2324_cmos.v
I: Verilog-0001: Analyzing file F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/LTC2324_cmos.v
I: Verilog-0002: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/LTC2324_cmos.v(line number: 5)] Analyzing module LTC2324_cmos (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/LTC2324_cmos.v successfully.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v
I: Verilog-0001: Analyzing file F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v
I: Verilog-0002: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 5)] Analyzing module deserializer (library work)
I: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 17)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2010: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 42)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v successfully.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/pluse_generate.v
I: Verilog-0001: Analyzing file F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/pluse_generate.v
I: Verilog-0002: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/pluse_generate.v(line number: 5)] Analyzing module pulse_generator (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/pluse_generate.v successfully.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/fenp.v
I: Verilog-0001: Analyzing file F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/fenp.v
I: Verilog-0002: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/fenp.v(line number: 6)] Analyzing module fenp (library work)
I: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/fenp.v(line number: 12)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/fenp.v successfully.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v
I: Verilog-0002: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/444/code/FPGA/acoustic_camera/LTC2324_cmos} F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v successfully.
I: Module "LTC2324_cmos" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.021s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "LTC2324_cmos" is set as top module.
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/LTC2324_cmos.v(line number: 5)] Elaborating module LTC2324_cmos
I: LTC2324_cmos parameter value:
    channel1 = 4'b0001
    channel2 = 4'b0010
    channel3 = 4'b0011
    channel4 = 4'b0100
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0003: [D:/softeare/Pango/PDS/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22266)] Elaborating module GTP_PLL_E3
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 121)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 124)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 125)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 126)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 127)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 128)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 129)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 130)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 131)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 132)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 135)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 136)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 137)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 138)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 139)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 140)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 141)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 142)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/ipcore/pll/pll.v(line number: 143)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/fenp.v(line number: 6)] Elaborating module fenp
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/pluse_generate.v(line number: 5)] Elaborating module pulse_generator
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 5)] Elaborating module deserializer
I: LTC2324_cmos.rx1 parameter value:
    bit_0 = 5'b00000
    bit_1 = 5'b00001
    bit_2 = 5'b00010
    bit_3 = 5'b00011
    bit_4 = 5'b00100
    bit_5 = 5'b00101
    bit_6 = 5'b00110
    bit_7 = 5'b00111
    bit_8 = 5'b01000
    bit_9 = 5'b01001
    bit_10 = 5'b01010
    bit_11 = 5'b01011
    bit_12 = 5'b01100
    bit_13 = 5'b01101
    bit_14 = 5'b01110
    bit_15 = 5'b01111
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 5)] Elaborating module deserializer
I: LTC2324_cmos.rx2 parameter value:
    bit_0 = 5'b00000
    bit_1 = 5'b00001
    bit_2 = 5'b00010
    bit_3 = 5'b00011
    bit_4 = 5'b00100
    bit_5 = 5'b00101
    bit_6 = 5'b00110
    bit_7 = 5'b00111
    bit_8 = 5'b01000
    bit_9 = 5'b01001
    bit_10 = 5'b01010
    bit_11 = 5'b01011
    bit_12 = 5'b01100
    bit_13 = 5'b01101
    bit_14 = 5'b01110
    bit_15 = 5'b01111
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 5)] Elaborating module deserializer
I: LTC2324_cmos.rx3 parameter value:
    bit_0 = 5'b00000
    bit_1 = 5'b00001
    bit_2 = 5'b00010
    bit_3 = 5'b00011
    bit_4 = 5'b00100
    bit_5 = 5'b00101
    bit_6 = 5'b00110
    bit_7 = 5'b00111
    bit_8 = 5'b01000
    bit_9 = 5'b01001
    bit_10 = 5'b01010
    bit_11 = 5'b01011
    bit_12 = 5'b01100
    bit_13 = 5'b01101
    bit_14 = 5'b01110
    bit_15 = 5'b01111
I: Verilog-0003: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/deserializer.v(line number: 5)] Elaborating module deserializer
I: LTC2324_cmos.rx4 parameter value:
    bit_0 = 5'b00000
    bit_1 = 5'b00001
    bit_2 = 5'b00010
    bit_3 = 5'b00011
    bit_4 = 5'b00100
    bit_5 = 5'b00101
    bit_6 = 5'b00110
    bit_7 = 5'b00111
    bit_8 = 5'b01000
    bit_9 = 5'b01001
    bit_10 = 5'b01010
    bit_11 = 5'b01011
    bit_12 = 5'b01100
    bit_13 = 5'b01101
    bit_14 = 5'b01110
    bit_15 = 5'b01111
W: Verilog-2036: [F:/444/code/FPGA/acoustic_camera/LTC2324_cmos/source/LTC2324_cmos.v(line number: 38)] Net rst_n connected to input port of module instance LTC2324_cmos has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.016s system = 0.016s CPU (166.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.156s wall, 0.109s user + 0.078s system = 0.188s CPU (120.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (108.8%)

Start FSM inference.
I: FSM next_state_fsm[5:0] inferred.
FSM next_state_fsm[5:0] STG:
Number of reachable states: 16
Input nets: rx_start 
S1(000001)-->S0(000000): x
S2(000010)-->S1(000001): x
S3(000011)-->S2(000010): x
S4(000100)-->S3(000011): x
S5(000101)-->S4(000100): x
S6(000110)-->S5(000101): x
S7(000111)-->S6(000110): x
S8(001000)-->S7(000111): x
S9(001001)-->S8(001000): x
S10(001010)-->S9(001001): x
S11(001011)-->S10(001010): x
S12(001100)-->S11(001011): x
S13(001101)-->S12(001100): x
S14(001110)-->S13(001101): x
S15(001111)-->S14(001110): 1
S0(000000)-->S15(001111): x
S15(001111)-->S15(001111): 0

Executing : FSM inference successfully. Time elapsed: 0.023s wall, 0.016s user + 0.016s system = 0.031s CPU (135.3%)

Start sdm2adm.
I: Constant propagation done on N60 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (105.1%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.453 sec
Current time: Fri Sep 16 17:14:37 2022
Action compile: Peak memory pool usage is 99,942,400 bytes
