library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Four_Variable_KMap is
    Port (
        A, B, C, D : in STD_LOGIC;
        F : out STD_LOGIC
    );
end Four_Variable_KMap;

architecture Behavioral of Four_Variable_KMap is
begin
    F <= (A AND B) OR (C AND D); -- Minimized logic from K-map
end Behavioral;
