# ####################################################################

#  Created by Genus(TM) Synthesis Solution 23.14-s090_1 on Sun Feb 15 05:12:45 CST 2026

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1fF
set_units -time 1ps

# Set the current design
current_design systolic_top

create_clock -name "clk" -period 1500.0 -waveform {0.0 750.0} [get_ports clk]
set_false_path -from [get_ports rst_n]
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports rst_n]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports wr_en_a]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports wr_en_b]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_row_addr[1]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_row_addr[0]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][7]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][6]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][5]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][4]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][3]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][2]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][1]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[3][0]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][7]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][6]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][5]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][4]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][3]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][2]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][1]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[2][0]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][7]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][6]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][5]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][4]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][3]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][2]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][1]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[1][0]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][7]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][6]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][5]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][4]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][3]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][2]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][1]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {wr_data[0][0]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports start]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_row_addr[1]}]
set_input_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_row_addr[0]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports busy]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports done]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][31]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][30]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][29]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][28]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][27]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][26]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][25]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][24]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][23]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][22]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][21]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][20]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][19]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][18]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][17]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][16]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][15]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][14]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][13]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][12]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][11]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][10]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][9]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][8]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][7]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][6]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][5]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][4]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][3]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][2]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][1]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[3][0]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][31]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][30]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][29]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][28]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][27]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][26]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][25]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][24]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][23]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][22]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][21]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][20]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][19]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][18]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][17]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][16]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][15]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][14]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][13]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][12]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][11]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][10]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][9]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][8]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][7]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][6]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][5]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][4]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][3]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][2]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][1]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[2][0]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][31]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][30]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][29]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][28]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][27]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][26]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][25]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][24]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][23]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][22]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][21]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][20]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][19]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][18]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][17]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][16]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][15]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][14]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][13]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][12]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][11]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][10]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][9]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][8]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][7]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][6]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][5]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][4]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][3]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][2]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][1]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[1][0]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][31]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][30]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][29]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][28]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][27]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][26]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][25]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][24]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][23]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][22]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][21]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][20]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][19]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][18]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][17]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][16]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][15]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][14]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][13]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][12]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][11]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][10]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][9]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][8]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][7]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][6]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][5]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][4]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][3]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][2]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][1]}]
set_output_delay -clock [get_clocks clk] -add_delay 450.0 [get_ports {rd_data[0][0]}]
