In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMAggressiveInstCombine.a_clang_-O3:

AggressiveInstCombine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>:
       0:	sub	sp, sp, #0xd0
       4:	stp	x29, x30, [sp, #160]
       8:	stp	x22, x21, [sp, #176]
       c:	stp	x20, x19, [sp, #192]
      10:	add	x29, sp, #0xa0
      14:	ldr	w10, [x2, #24]
      18:	cbz	w10, 274 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x274>
      1c:	mov	x19, x8
      20:	adrp	x8, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
      24:	ldr	x8, [x8]
      28:	orr	x9, x8, #0x8
      2c:	cmn	x9, #0x8
      30:	b.eq	254 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x254>  // b.none
      34:	ldr	x9, [x2, #8]
      38:	ubfx	x11, x8, #4, #28
      3c:	sub	w10, w10, #0x1
      40:	eor	w11, w11, w8, lsr #9
      44:	and	w11, w10, w11
      48:	lsl	x12, x11, #4
      4c:	ldr	x12, [x9, x12]
      50:	mov	x21, x2
      54:	mov	x20, x1
      58:	cmp	x12, x8
      5c:	b.ne	1fc <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x1fc>  // b.any
      60:	adrp	x1, 0 <_ZN4llvm21TargetLibraryAnalysis3KeyE>
      64:	ldr	x1, [x1]
      68:	mov	x0, x21
      6c:	mov	x2, x20
      70:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE13getResultImplEPNS_11AnalysisKeyERS1_>
      74:	ldr	w10, [x21, #24]
      78:	cbz	w10, 294 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x294>
      7c:	adrp	x8, 0 <_ZN4llvm21DominatorTreeAnalysis3KeyE>
      80:	ldr	x8, [x8]
      84:	orr	x9, x8, #0x8
      88:	cmn	x9, #0x8
      8c:	b.eq	254 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x254>  // b.none
      90:	ldr	x9, [x21, #8]
      94:	ubfx	x11, x8, #4, #28
      98:	sub	w10, w10, #0x1
      9c:	eor	w11, w11, w8, lsr #9
      a0:	and	w11, w10, w11
      a4:	lsl	x12, x11, #4
      a8:	ldr	x12, [x9, x12]
      ac:	cmp	x12, x8
      b0:	b.ne	228 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x228>  // b.any
      b4:	adrp	x1, 0 <_ZN4llvm21DominatorTreeAnalysis3KeyE>
      b8:	ldr	x1, [x1]
      bc:	add	x22, x0, #0x8
      c0:	mov	x0, x21
      c4:	mov	x2, x20
      c8:	bl	0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEE13getResultImplEPNS_11AnalysisKeyERS1_>
      cc:	add	x2, x0, #0x8
      d0:	mov	x0, x20
      d4:	mov	x1, x22
      d8:	bl	2b4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>
      dc:	tbz	w0, #0, 1a4 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x1a4>
      e0:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
      e4:	ldr	d0, [x9]
      e8:	add	x8, sp, #0x8
      ec:	add	x9, x8, #0x28
      f0:	add	x20, x8, #0x38
      f4:	add	x8, x8, #0x60
      f8:	str	wzr, [sp, #40]
      fc:	stp	xzr, x9, [sp, #8]
     100:	str	x9, [sp, #24]
     104:	stp	xzr, x8, [sp, #64]
     108:	str	x8, [sp, #80]
     10c:	str	d0, [sp, #32]
     110:	str	d0, [sp, #88]
     114:	str	wzr, [sp, #96]
     118:	adrp	x1, 0 <_ZN4llvm11CFGAnalyses6SetKeyE>
     11c:	ldr	x1, [x1]
     120:	sub	x8, x29, #0x28
     124:	add	x0, sp, #0x8
     128:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     12c:	adrp	x1, 0 <_ZN4llvm9AAManager3KeyE>
     130:	ldr	x1, [x1]
     134:	add	x0, sp, #0x8
     138:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     13c:	adrp	x1, 0 <_ZN4llvm9GlobalsAA3KeyE>
     140:	ldr	x1, [x1]
     144:	add	x0, sp, #0x8
     148:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     14c:	add	x1, x19, #0x28
     150:	add	x3, sp, #0x8
     154:	mov	w2, #0x2                   	// #2
     158:	mov	x0, x19
     15c:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvjOS0_>
     160:	add	x0, x19, #0x38
     164:	add	x1, x19, #0x60
     168:	mov	w2, #0x2                   	// #2
     16c:	mov	x3, x20
     170:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvjOS0_>
     174:	ldp	x8, x0, [sp, #72]
     178:	cmp	x0, x8
     17c:	b.eq	184 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x184>  // b.none
     180:	bl	0 <free>
     184:	ldr	x8, [sp, #64]
     188:	ldp	x9, x0, [sp, #16]
     18c:	add	x8, x8, #0x1
     190:	cmp	x0, x9
     194:	str	x8, [sp, #64]
     198:	b.eq	1e8 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x1e8>  // b.none
     19c:	bl	0 <free>
     1a0:	b	1e8 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x1e8>
     1a4:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     1a8:	ldr	d0, [x9]
     1ac:	add	x8, x19, #0x28
     1b0:	add	x10, x19, #0x60
     1b4:	str	wzr, [x19, #32]
     1b8:	stp	xzr, x8, [x19]
     1bc:	str	x8, [x19, #16]
     1c0:	stp	xzr, x10, [x19, #56]
     1c4:	str	x10, [x19, #72]
     1c8:	str	d0, [x19, #24]
     1cc:	str	d0, [x19, #80]
     1d0:	str	wzr, [x19, #88]
     1d4:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
     1d8:	ldr	x1, [x1]
     1dc:	add	x8, sp, #0x8
     1e0:	mov	x0, x19
     1e4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     1e8:	ldp	x20, x19, [sp, #192]
     1ec:	ldp	x22, x21, [sp, #176]
     1f0:	ldp	x29, x30, [sp, #160]
     1f4:	add	sp, sp, #0xd0
     1f8:	ret
     1fc:	mov	w13, #0x1                   	// #1
     200:	cmn	x12, #0x8
     204:	b.eq	274 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x274>  // b.none
     208:	add	w11, w11, w13
     20c:	and	w11, w11, w10
     210:	lsl	x12, x11, #4
     214:	ldr	x12, [x9, x12]
     218:	add	w13, w13, #0x1
     21c:	cmp	x12, x8
     220:	b.eq	60 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x60>  // b.none
     224:	b	200 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x200>
     228:	mov	w13, #0x1                   	// #1
     22c:	cmn	x12, #0x8
     230:	b.eq	294 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x294>  // b.none
     234:	add	w11, w11, w13
     238:	and	w11, w11, w10
     23c:	lsl	x12, x11, #4
     240:	ldr	x12, [x9, x12]
     244:	add	w13, w13, #0x1
     248:	cmp	x12, x8
     24c:	b.eq	b4 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0xb4>  // b.none
     250:	b	22c <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE+0x22c>
     254:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     258:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     25c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     260:	add	x0, x0, #0x0
     264:	add	x1, x1, #0x0
     268:	add	x3, x3, #0x0
     26c:	mov	w2, #0x252                 	// #594
     270:	bl	0 <__assert_fail>
     274:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     278:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     27c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     280:	add	x0, x0, #0x0
     284:	add	x1, x1, #0x0
     288:	add	x3, x3, #0x0
     28c:	mov	w2, #0x30b                 	// #779
     290:	bl	0 <__assert_fail>
     294:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     298:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     29c:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     2a0:	add	x0, x0, #0x0
     2a4:	add	x1, x1, #0x0
     2a8:	add	x3, x3, #0x0
     2ac:	mov	w2, #0x30b                 	// #779
     2b0:	bl	0 <__assert_fail>

00000000000002b4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>:
     2b4:	stp	x29, x30, [sp, #-96]!
     2b8:	stp	x28, x27, [sp, #16]
     2bc:	stp	x26, x25, [sp, #32]
     2c0:	stp	x24, x23, [sp, #48]
     2c4:	stp	x22, x21, [sp, #64]
     2c8:	stp	x20, x19, [sp, #80]
     2cc:	mov	x29, sp
     2d0:	sub	sp, sp, #0x280
     2d4:	mov	x22, x0
     2d8:	ldr	x0, [x0, #40]
     2dc:	mov	x21, x2
     2e0:	mov	x19, x1
     2e4:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     2e8:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     2ec:	movi	v0.2d, #0x0
     2f0:	stur	q0, [sp, #184]
     2f4:	stur	q0, [sp, #200]
     2f8:	ldr	d0, [x8]
     2fc:	add	x20, sp, #0x70
     300:	stp	x19, x0, [sp, #112]
     304:	add	x8, x20, #0x28
     308:	add	x0, sp, #0x70
     30c:	mov	x1, x22
     310:	stp	xzr, xzr, [sp, #232]
     314:	str	xzr, [sp, #224]
     318:	str	x21, [sp, #72]
     31c:	stp	x21, x8, [sp, #128]
     320:	str	d0, [sp, #144]
     324:	str	wzr, [sp, #216]
     328:	bl	0 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE>
     32c:	ldr	x27, [x22, #80]
     330:	add	x8, x22, #0x48
     334:	mov	w21, w0
     338:	str	x8, [sp, #80]
     33c:	cmp	x8, x27
     340:	b.eq	1494 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11e0>  // b.none
     344:	add	x9, sp, #0x120
     348:	sub	x8, x29, #0x50
     34c:	add	x9, x9, #0x8
     350:	str	x9, [sp, #104]
     354:	add	x9, x8, #0x30
     358:	add	x10, sp, #0x120
     35c:	str	x9, [sp, #88]
     360:	add	x9, x8, #0x8
     364:	str	x9, [sp, #96]
     368:	add	x9, x10, #0x8
     36c:	sub	x11, x29, #0x68
     370:	str	x9, [sp, #48]
     374:	add	x9, x8, #0x20
     378:	sub	x12, x29, #0x80
     37c:	str	x9, [sp, #56]
     380:	add	x9, x11, #0x8
     384:	str	x9, [sp, #32]
     388:	add	x9, x12, #0x8
     38c:	str	w21, [sp, #20]
     390:	mov	w21, wzr
     394:	mov	w28, #0x101                 	// #257
     398:	str	x9, [sp, #24]
     39c:	add	x9, x10, #0x18
     3a0:	add	x8, x8, #0x18
     3a4:	stp	x22, x8, [sp]
     3a8:	str	x9, [sp, #40]
     3ac:	b	3c0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x10c>
     3b0:	ldr	x27, [x27, #8]
     3b4:	ldr	x8, [sp, #80]
     3b8:	cmp	x8, x27
     3bc:	b.eq	1434 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1180>  // b.none
     3c0:	ldrb	w8, [x27]
     3c4:	tbnz	w8, #2, 15bc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1308>
     3c8:	ldr	x9, [sp, #72]
     3cc:	sub	x10, x27, #0x18
     3d0:	cmp	x27, #0x0
     3d4:	csel	x23, xzr, x10, eq  // eq = none
     3d8:	ldr	w8, [x9, #48]
     3dc:	ldr	x9, [x9, #32]
     3e0:	cbz	w8, 43c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x188>
     3e4:	orr	x10, x23, #0x8
     3e8:	cmn	x10, #0x8
     3ec:	b.eq	159c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12e8>  // b.none
     3f0:	ubfx	x10, x23, #4, #28
     3f4:	eor	w11, w10, w23, lsr #9
     3f8:	sub	w10, w8, #0x1
     3fc:	and	w11, w10, w11
     400:	add	x12, x9, w11, uxtw #4
     404:	ldr	x13, [x12]
     408:	cmp	x13, x23
     40c:	b.eq	440 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x18c>  // b.none
     410:	mov	w14, #0x1                   	// #1
     414:	cmn	x13, #0x8
     418:	b.eq	43c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x188>  // b.none
     41c:	add	w11, w11, w14
     420:	and	w11, w11, w10
     424:	add	x12, x9, w11, uxtw #4
     428:	ldr	x13, [x12]
     42c:	add	w14, w14, #0x1
     430:	cmp	x13, x23
     434:	b.eq	440 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x18c>  // b.none
     438:	b	414 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x160>
     43c:	add	x12, x9, x8, lsl #4
     440:	add	x8, x9, x8, lsl #4
     444:	cmp	x12, x8
     448:	b.eq	3b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfc>  // b.none
     44c:	ldr	x8, [x12, #8]
     450:	cbz	x8, 3b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfc>
     454:	ldr	x8, [x23, #40]!
     458:	and	x24, x8, #0xfffffffffffffff8
     45c:	cmp	x23, x24
     460:	b.eq	3b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfc>  // b.none
     464:	str	x27, [sp, #64]
     468:	b	48c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1d8>
     46c:	mov	w22, wzr
     470:	ldr	x8, [x24]
     474:	orr	w9, w21, w25
     478:	orr	w9, w9, w26
     47c:	orr	w21, w9, w22
     480:	and	x24, x8, #0xfffffffffffffff8
     484:	cmp	x23, x24
     488:	b.eq	3b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfc>  // b.none
     48c:	ldrb	w8, [x24]
     490:	tbnz	w8, #2, 151c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1268>
     494:	sub	x8, x24, #0x18
     498:	cmp	x24, #0x0
     49c:	csel	x19, xzr, x8, eq  // eq = none
     4a0:	sub	x0, x29, #0x50
     4a4:	mov	x1, x19
     4a8:	sturb	wzr, [x29, #-78]
     4ac:	sturh	wzr, [x29, #-80]
     4b0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     4b4:	tbz	w0, #0, 4c0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x20c>
     4b8:	mov	w26, #0x1                   	// #1
     4bc:	b	4e0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x22c>
     4c0:	sub	x0, x29, #0x50
     4c4:	mov	x1, x19
     4c8:	sturb	wzr, [x29, #-78]
     4cc:	sturh	wzr, [x29, #-80]
     4d0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     4d4:	mov	w26, wzr
     4d8:	mov	w25, wzr
     4dc:	tbz	w0, #0, 6b8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x404>
     4e0:	ldr	x0, [x19]
     4e4:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     4e8:	str	xzr, [sp, #288]
     4ec:	str	w0, [sp, #304]
     4f0:	cbz	w0, 155c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12a8>
     4f4:	cmp	w0, #0x40
     4f8:	b.hi	504 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x250>  // b.pmore
     4fc:	str	xzr, [sp, #296]
     500:	b	514 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x260>
     504:	ldr	x0, [sp, #104]
     508:	mov	x1, xzr
     50c:	mov	w2, wzr
     510:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
     514:	strb	w26, [sp, #312]
     518:	strb	wzr, [sp, #313]
     51c:	ldrb	w8, [x19, #16]
     520:	sub	w8, w8, #0x25
     524:	cmp	w8, #0x12
     528:	b.cs	153c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1288>  // b.hs, b.nlast
     52c:	cbz	w26, 550 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x29c>
     530:	add	x1, sp, #0x120
     534:	mov	x0, x19
     538:	bl	1a64 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
     53c:	ldrb	w8, [sp, #313]
     540:	mov	w25, wzr
     544:	cbz	w8, 6a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3ec>
     548:	tbnz	w0, #0, 560 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x2ac>
     54c:	b	6a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3ec>
     550:	ldur	x0, [x19, #-48]
     554:	add	x1, sp, #0x120
     558:	bl	1a64 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
     55c:	tbz	w0, #0, 5f0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x33c>
     560:	mov	x0, x19
     564:	bl	0 <_ZNK4llvm5Value10getContextEv>
     568:	mov	w8, #0x200                 	// #512
     56c:	sturh	w8, [x29, #-36]
     570:	ldr	x8, [sp, #96]
     574:	stur	xzr, [x29, #-80]
     578:	stp	x0, xzr, [x29, #-56]
     57c:	stur	wzr, [x29, #-40]
     580:	sturb	wzr, [x29, #-34]
     584:	stp	xzr, xzr, [x8]
     588:	ldr	x8, [sp, #88]
     58c:	sub	x0, x29, #0x50
     590:	mov	x1, x19
     594:	stp	xzr, xzr, [x8]
     598:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     59c:	ldr	x0, [x19]
     5a0:	ldr	x1, [sp, #104]
     5a4:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeERKNS_5APIntE>
     5a8:	ldr	x1, [sp, #288]
     5ac:	mov	x22, x0
     5b0:	sub	x0, x29, #0x50
     5b4:	sub	x3, x29, #0x68
     5b8:	mov	x2, x22
     5bc:	stp	xzr, xzr, [x29, #-104]
     5c0:	sturh	w28, [x29, #-88]
     5c4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     5c8:	mov	x20, x0
     5cc:	cbz	w26, 5f8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x344>
     5d0:	stp	xzr, xzr, [x29, #-104]
     5d4:	sturh	w28, [x29, #-88]
     5d8:	sub	x0, x29, #0x50
     5dc:	sub	x4, x29, #0x68
     5e0:	mov	w1, #0x20                  	// #32
     5e4:	mov	x2, x20
     5e8:	mov	x3, x22
     5ec:	b	61c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x368>
     5f0:	mov	w25, wzr
     5f4:	b	6a0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3ec>
     5f8:	stp	xzr, xzr, [x29, #-104]
     5fc:	sturh	w28, [x29, #-88]
     600:	ldr	x0, [x20]
     604:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
     608:	mov	x3, x0
     60c:	sub	x0, x29, #0x50
     610:	sub	x4, x29, #0x68
     614:	mov	w1, #0x21                  	// #33
     618:	mov	x2, x20
     61c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     620:	ldr	x2, [x19]
     624:	stp	xzr, xzr, [x29, #-128]
     628:	sturh	w28, [x29, #-112]
     62c:	ldr	x8, [x0]
     630:	mov	x1, x0
     634:	cmp	x8, x2
     638:	b.eq	684 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3d0>  // b.none
     63c:	ldrb	w8, [x1, #16]
     640:	cmp	w8, #0x10
     644:	b.ls	674 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3c0>  // b.plast
     648:	sub	x3, x29, #0x68
     64c:	mov	w0, #0x27                  	// #39
     650:	mov	x4, xzr
     654:	stp	xzr, xzr, [x29, #-104]
     658:	sturh	w28, [x29, #-88]
     65c:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
     660:	mov	x1, x0
     664:	sub	x0, x29, #0x50
     668:	sub	x2, x29, #0x80
     66c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     670:	b	680 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3cc>
     674:	mov	w0, #0x27                  	// #39
     678:	mov	w3, wzr
     67c:	bl	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>
     680:	mov	x1, x0
     684:	mov	x0, x19
     688:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     68c:	ldur	x1, [x29, #-80]
     690:	cbz	x1, 69c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x3e8>
     694:	sub	x0, x29, #0x50
     698:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     69c:	mov	w25, #0x1                   	// #1
     6a0:	ldr	w8, [sp, #304]
     6a4:	cmp	w8, #0x41
     6a8:	b.cc	6b8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x404>  // b.lo, b.ul, b.last
     6ac:	ldr	x0, [sp, #296]
     6b0:	cbz	x0, 6b8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x404>
     6b4:	bl	0 <_ZdaPv>
     6b8:	ldrb	w8, [x19, #16]
     6bc:	cmp	w8, #0x4f
     6c0:	b.ne	704 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x450>  // b.any
     6c4:	ldr	w20, [x19, #20]
     6c8:	and	w8, w20, #0xfffffff
     6cc:	cmp	w8, #0x2
     6d0:	b.ne	714 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x460>  // b.any
     6d4:	ldr	x0, [x19]
     6d8:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     6dc:	mov	w8, w0
     6e0:	fmov	d0, x8
     6e4:	cnt	v0.8b, v0.8b
     6e8:	uaddlv	h0, v0.8b
     6ec:	fmov	w8, s0
     6f0:	cmp	w8, #0x1
     6f4:	b.ne	714 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x460>  // b.any
     6f8:	tbnz	w20, #30, 728 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x474>
     6fc:	sub	x8, x19, #0x30
     700:	b	72c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x478>
     704:	mov	w26, wzr
     708:	cmp	w8, #0x32
     70c:	b.eq	928 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x674>  // b.none
     710:	b	46c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1b8>
     714:	mov	w26, wzr
     718:	mov	w8, #0x4f                  	// #79
     71c:	cmp	w8, #0x32
     720:	b.ne	46c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1b8>  // b.any
     724:	b	928 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x674>
     728:	ldur	x8, [x19, #-8]
     72c:	ldr	x22, [x8]
     730:	ldr	x28, [x8, #24]
     734:	sub	x1, x29, #0x80
     738:	sub	x2, x29, #0x90
     73c:	mov	x0, x22
     740:	bl	1bdc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>
     744:	cbz	w0, 760 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4ac>
     748:	ldur	x8, [x29, #-128]
     74c:	cmp	x8, x28
     750:	b.ne	760 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4ac>  // b.any
     754:	mov	w20, w0
     758:	mov	x22, x28
     75c:	b	794 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4e0>
     760:	sub	x1, x29, #0x80
     764:	sub	x2, x29, #0x90
     768:	mov	x0, x28
     76c:	bl	1bdc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>
     770:	mov	w26, wzr
     774:	cbz	w0, 918 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x664>
     778:	ldur	x8, [x29, #-128]
     77c:	cmp	x8, x22
     780:	b.ne	918 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x664>  // b.any
     784:	orr	w8, w0, #0x1
     788:	mov	w20, w0
     78c:	cmp	w8, #0x83
     790:	b.ne	15dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1328>  // b.any
     794:	ldr	w8, [x19, #20]
     798:	mov	w12, #0x18                  	// #24
     79c:	tbnz	w8, #30, 7b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x4fc>
     7a0:	and	x9, x8, #0xfffffff
     7a4:	mneg	x9, x9, x12
     7a8:	add	x10, x19, x9
     7ac:	b	7b4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x500>
     7b0:	ldur	x10, [x19, #-8]
     7b4:	ldr	w9, [x19, #56]
     7b8:	cmp	x22, x28
     7bc:	cset	w11, eq  // eq = none
     7c0:	madd	x10, x9, x12, x10
     7c4:	add	x10, x10, w11, uxtw #3
     7c8:	ldr	x0, [x10, #8]
     7cc:	tbnz	w8, #30, 7e0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x52c>
     7d0:	and	w8, w8, #0xfffffff
     7d4:	mneg	x8, x8, x12
     7d8:	add	x8, x19, x8
     7dc:	b	7e4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x530>
     7e0:	ldur	x8, [x19, #-8]
     7e4:	cmp	x22, x28
     7e8:	cset	w10, ne  // ne = any
     7ec:	madd	x8, x9, x12, x8
     7f0:	add	x8, x8, w10, uxtw #3
     7f4:	ldr	x26, [x8, #8]
     7f8:	bl	0 <_ZNK4llvm10BasicBlock13getTerminatorEv>
     7fc:	ldur	x27, [x29, #-144]
     800:	ldr	x28, [x19, #40]
     804:	mov	x1, x0
     808:	sub	x8, x29, #0xa0
     80c:	sub	x0, x29, #0x50
     810:	stp	x8, x27, [x29, #-80]
     814:	stp	x28, x26, [x29, #-56]
     818:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     81c:	mov	w26, wzr
     820:	tbz	w0, #0, 914 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x660>
     824:	ldur	w8, [x29, #-160]
     828:	cmp	w8, #0x20
     82c:	b.ne	914 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x660>  // b.any
     830:	mov	x0, x28
     834:	bl	0 <_ZNK4llvm10BasicBlock19getFirstInsertionPtEv>
     838:	mov	x26, x0
     83c:	mov	x0, x28
     840:	bl	0 <_ZNK4llvm10BasicBlock10getContextEv>
     844:	mov	w8, #0x200                 	// #512
     848:	sturh	w8, [x29, #-36]
     84c:	ldr	x8, [sp, #96]
     850:	stur	xzr, [x29, #-80]
     854:	stp	x0, xzr, [x29, #-56]
     858:	stur	wzr, [x29, #-40]
     85c:	sturb	wzr, [x29, #-34]
     860:	stp	xzr, xzr, [x8]
     864:	ldr	x8, [sp, #88]
     868:	sub	x0, x29, #0x50
     86c:	mov	x1, x28
     870:	mov	x2, x26
     874:	stp	xzr, xzr, [x8]
     878:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     87c:	mov	x0, x19
     880:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
     884:	ldr	x8, [x19]
     888:	add	x2, sp, #0x120
     88c:	mov	w3, #0x1                   	// #1
     890:	mov	w1, w20
     894:	str	x8, [sp, #288]
     898:	bl	0 <_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE>
     89c:	mov	w8, #0x101                 	// #257
     8a0:	stp	x22, x22, [sp, #288]
     8a4:	str	x27, [sp, #304]
     8a8:	stp	xzr, xzr, [x29, #-104]
     8ac:	sturh	w8, [x29, #-88]
     8b0:	ldr	x8, [x0]
     8b4:	ldrb	w9, [x8, #8]
     8b8:	cmp	w9, #0xf
     8bc:	b.ne	161c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1368>  // b.any
     8c0:	ldr	x8, [x8, #16]
     8c4:	ldr	x1, [x8]
     8c8:	cbz	x1, 163c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1388>
     8cc:	ldrb	w8, [x1, #8]
     8d0:	cmp	w8, #0xc
     8d4:	b.ne	165c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x13a8>  // b.any
     8d8:	mov	x2, x0
     8dc:	sub	x0, x29, #0x50
     8e0:	add	x3, sp, #0x120
     8e4:	sub	x5, x29, #0x68
     8e8:	mov	w4, #0x3                   	// #3
     8ec:	mov	x6, xzr
     8f0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     8f4:	mov	x1, x0
     8f8:	mov	x0, x19
     8fc:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
     900:	ldur	x1, [x29, #-80]
     904:	cbz	x1, 910 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x65c>
     908:	sub	x0, x29, #0x50
     90c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
     910:	mov	w26, #0x1                   	// #1
     914:	ldr	x27, [sp, #64]
     918:	ldrb	w8, [x19, #16]
     91c:	mov	w28, #0x101                 	// #257
     920:	cmp	w8, #0x32
     924:	b.ne	46c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1b8>  // b.any
     928:	ldr	x0, [x19]
     92c:	ldrb	w8, [x0, #8]
     930:	cmp	w8, #0x10
     934:	b.ne	944 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x690>  // b.any
     938:	ldr	x8, [x0, #16]
     93c:	ldr	x8, [x8]
     940:	ldrb	w8, [x8, #8]
     944:	cmp	w8, #0xb
     948:	b.ne	46c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1b8>  // b.any
     94c:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     950:	sub	w8, w0, #0x9
     954:	cmp	w8, #0x77
     958:	mov	w22, wzr
     95c:	b.hi	470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>  // b.pmore
     960:	mov	w20, w0
     964:	and	w8, w0, #0x7
     968:	cbnz	w8, 470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>
     96c:	mov	w8, #0x55                  	// #85
     970:	mov	w22, #0x8                   	// #8
     974:	stur	x8, [x29, #-80]
     978:	sub	x8, x29, #0x90
     97c:	sub	x1, x29, #0x50
     980:	mov	w0, w20
     984:	stur	w22, [x29, #-72]
     988:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     98c:	ldur	w8, [x29, #-72]
     990:	cmp	w8, #0x41
     994:	b.cc	9a4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6f0>  // b.lo, b.ul, b.last
     998:	ldur	x0, [x29, #-80]
     99c:	cbz	x0, 9a4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x6f0>
     9a0:	bl	0 <_ZdaPv>
     9a4:	mov	w8, #0x33                  	// #51
     9a8:	stur	x8, [x29, #-80]
     9ac:	sub	x8, x29, #0xa0
     9b0:	sub	x1, x29, #0x50
     9b4:	mov	w0, w20
     9b8:	stur	w22, [x29, #-72]
     9bc:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     9c0:	ldur	w8, [x29, #-72]
     9c4:	cmp	w8, #0x41
     9c8:	b.cc	9d8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x724>  // b.lo, b.ul, b.last
     9cc:	ldur	x0, [x29, #-80]
     9d0:	cbz	x0, 9d8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x724>
     9d4:	bl	0 <_ZdaPv>
     9d8:	mov	w8, #0xf                   	// #15
     9dc:	stur	x8, [x29, #-80]
     9e0:	sub	x8, x29, #0xb0
     9e4:	sub	x1, x29, #0x50
     9e8:	mov	w0, w20
     9ec:	stur	w22, [x29, #-72]
     9f0:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     9f4:	ldur	w8, [x29, #-72]
     9f8:	cmp	w8, #0x41
     9fc:	b.cc	a0c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x758>  // b.lo, b.ul, b.last
     a00:	ldur	x0, [x29, #-80]
     a04:	cbz	x0, a0c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x758>
     a08:	bl	0 <_ZdaPv>
     a0c:	mov	w8, #0x1                   	// #1
     a10:	stur	x8, [x29, #-80]
     a14:	sub	x8, x29, #0xc0
     a18:	sub	x1, x29, #0x50
     a1c:	mov	w0, w20
     a20:	stur	w22, [x29, #-72]
     a24:	bl	0 <_ZN4llvm5APInt8getSplatEjRKS0_>
     a28:	ldur	w8, [x29, #-72]
     a2c:	cmp	w8, #0x41
     a30:	b.cc	a40 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x78c>  // b.lo, b.ul, b.last
     a34:	ldur	x0, [x29, #-80]
     a38:	cbz	x0, a40 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x78c>
     a3c:	bl	0 <_ZdaPv>
     a40:	sub	w1, w20, #0x8
     a44:	cmp	w20, #0x40
     a48:	stur	w20, [x29, #-200]
     a4c:	b.hi	a68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7b4>  // b.pmore
     a50:	neg	w8, w20
     a54:	mov	x9, #0xffffffffffffffff    	// #-1
     a58:	lsr	x8, x9, x8
     a5c:	and	x8, x8, x1
     a60:	stur	x8, [x29, #-208]
     a64:	b	a74 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7c0>
     a68:	sub	x0, x29, #0xd0
     a6c:	mov	w2, wzr
     a70:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
     a74:	ldr	w9, [x19, #20]
     a78:	and	x8, x9, #0xfffffff
     a7c:	cbz	w8, 157c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12c8>
     a80:	tbnz	w9, #30, a94 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7e0>
     a84:	mov	w10, #0x18                  	// #24
     a88:	mneg	x10, x8, x10
     a8c:	add	x10, x19, x10
     a90:	b	a98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x7e4>
     a94:	ldur	x10, [x19, #-8]
     a98:	cmp	w8, #0x1
     a9c:	b.ls	157c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x12c8>  // b.plast
     aa0:	ldr	x22, [x10]
     aa4:	tbnz	w9, #30, ab8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x804>
     aa8:	mov	w9, #0x18                  	// #24
     aac:	mneg	x8, x8, x9
     ab0:	add	x8, x19, x8
     ab4:	b	abc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x808>
     ab8:	ldur	x8, [x19, #-8]
     abc:	ldur	w9, [x29, #-184]
     ac0:	ldr	x20, [x8, #24]
     ac4:	cmp	w9, #0x40
     ac8:	stur	w9, [x29, #-224]
     acc:	b.hi	b1c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x868>  // b.pmore
     ad0:	ldur	x8, [x29, #-192]
     ad4:	sub	x10, x29, #0xd8
     ad8:	stur	wzr, [x29, #-224]
     adc:	str	w9, [sp, #296]
     ae0:	stp	x10, x8, [x29, #-80]
     ae4:	stur	x8, [x29, #-232]
     ae8:	str	x8, [sp, #288]
     aec:	stur	w9, [x29, #-64]
     af0:	sub	x0, x29, #0x50
     af4:	mov	x1, x22
     af8:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     afc:	tbz	w0, #0, bc8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x914>
     b00:	ldur	w8, [x29, #-200]
     b04:	cmp	w8, #0x40
     b08:	stur	w8, [x29, #-240]
     b0c:	b.hi	b68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8b4>  // b.pmore
     b10:	ldur	x9, [x29, #-208]
     b14:	stur	x9, [x29, #-248]
     b18:	b	b7c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8c8>
     b1c:	sub	x0, x29, #0xe8
     b20:	sub	x1, x29, #0xc0
     b24:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     b28:	ldur	w9, [x29, #-224]
     b2c:	ldur	x8, [x29, #-232]
     b30:	sub	x10, x29, #0xd8
     b34:	stur	wzr, [x29, #-224]
     b38:	cmp	w9, #0x40
     b3c:	stur	x10, [x29, #-80]
     b40:	str	w9, [sp, #296]
     b44:	str	x8, [sp, #288]
     b48:	stur	w9, [x29, #-64]
     b4c:	b.hi	bac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8f8>  // b.pmore
     b50:	stur	x8, [x29, #-72]
     b54:	sub	x0, x29, #0x50
     b58:	mov	x1, x22
     b5c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     b60:	tbnz	w0, #0, b00 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x84c>
     b64:	b	bc8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x914>
     b68:	sub	x0, x29, #0xf8
     b6c:	sub	x1, x29, #0xd0
     b70:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     b74:	ldur	w8, [x29, #-240]
     b78:	ldur	x9, [x29, #-248]
     b7c:	stur	wzr, [x29, #-240]
     b80:	stur	w8, [x29, #-96]
     b84:	stur	x9, [x29, #-104]
     b88:	cbz	x20, 15fc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1348>
     b8c:	ldrb	w8, [x20, #16]
     b90:	cmp	w8, #0xd
     b94:	b.ne	bd0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x91c>  // b.any
     b98:	add	x0, x20, #0x18
     b9c:	sub	x1, x29, #0x68
     ba0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     ba4:	mov	w28, w0
     ba8:	b	c10 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x95c>
     bac:	ldr	x0, [sp, #96]
     bb0:	add	x1, sp, #0x120
     bb4:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     bb8:	sub	x0, x29, #0x50
     bbc:	mov	x1, x22
     bc0:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     bc4:	tbnz	w0, #0, b00 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x84c>
     bc8:	mov	w28, wzr
     bcc:	b	c40 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x98c>
     bd0:	cmp	w8, #0x10
     bd4:	mov	w28, wzr
     bd8:	b.hi	c10 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x95c>  // b.pmore
     bdc:	ldr	x8, [x20]
     be0:	ldrb	w8, [x8, #8]
     be4:	cmp	w8, #0x10
     be8:	b.ne	c10 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x95c>  // b.any
     bec:	mov	x0, x20
     bf0:	mov	w1, wzr
     bf4:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
     bf8:	cbz	x0, c0c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x958>
     bfc:	ldrb	w8, [x0, #16]
     c00:	mov	x20, x0
     c04:	cmp	w8, #0xd
     c08:	b.eq	b98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x8e4>  // b.none
     c0c:	mov	w28, wzr
     c10:	ldur	w8, [x29, #-96]
     c14:	cmp	w8, #0x41
     c18:	b.cc	c28 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x974>  // b.lo, b.ul, b.last
     c1c:	ldur	x0, [x29, #-104]
     c20:	cbz	x0, c28 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x974>
     c24:	bl	0 <_ZdaPv>
     c28:	ldur	w8, [x29, #-240]
     c2c:	cmp	w8, #0x41
     c30:	b.cc	c40 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x98c>  // b.lo, b.ul, b.last
     c34:	ldur	x0, [x29, #-248]
     c38:	cbz	x0, c40 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x98c>
     c3c:	bl	0 <_ZdaPv>
     c40:	ldur	w8, [x29, #-64]
     c44:	cmp	w8, #0x41
     c48:	b.cc	c58 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9a4>  // b.lo, b.ul, b.last
     c4c:	ldur	x0, [x29, #-72]
     c50:	cbz	x0, c58 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9a4>
     c54:	bl	0 <_ZdaPv>
     c58:	ldr	w8, [sp, #296]
     c5c:	cmp	w8, #0x41
     c60:	b.cc	c70 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9bc>  // b.lo, b.ul, b.last
     c64:	ldr	x0, [sp, #288]
     c68:	cbz	x0, c70 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9bc>
     c6c:	bl	0 <_ZdaPv>
     c70:	ldur	w8, [x29, #-224]
     c74:	cmp	w8, #0x41
     c78:	b.cc	c88 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9d4>  // b.lo, b.ul, b.last
     c7c:	ldur	x0, [x29, #-232]
     c80:	cbz	x0, c88 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x9d4>
     c84:	bl	0 <_ZdaPv>
     c88:	tbz	w28, #0, 12ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xff8>
     c8c:	ldur	w8, [x29, #-168]
     c90:	ldur	x20, [x29, #-216]
     c94:	mov	w11, #0x40                  	// #64
     c98:	sub	x10, x29, #0x100
     c9c:	mov	w12, #0x4                   	// #4
     ca0:	cmp	w8, #0x40
     ca4:	str	w11, [sp, #304]
     ca8:	stp	x10, x12, [sp, #288]
     cac:	str	x10, [sp, #312]
     cb0:	str	w8, [sp, #376]
     cb4:	b.hi	cd8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa24>  // b.pmore
     cb8:	ldur	x9, [x29, #-176]
     cbc:	str	wzr, [sp, #376]
     cc0:	stur	w8, [x29, #-96]
     cc4:	stur	w11, [x29, #-64]
     cc8:	str	x9, [sp, #368]
     ccc:	stur	x9, [x29, #-104]
     cd0:	stp	x10, x12, [x29, #-80]
     cd4:	b	d2c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa78>
     cd8:	add	x0, sp, #0x170
     cdc:	sub	x1, x29, #0xb0
     ce0:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     ce4:	ldr	w11, [sp, #304]
     ce8:	ldr	w8, [sp, #376]
     cec:	ldr	x9, [sp, #368]
     cf0:	ldr	x10, [sp, #288]
     cf4:	cmp	w11, #0x40
     cf8:	str	wzr, [sp, #376]
     cfc:	stur	w8, [x29, #-96]
     d00:	stur	x9, [x29, #-104]
     d04:	stur	x10, [x29, #-80]
     d08:	stur	w11, [x29, #-64]
     d0c:	b.hi	d1c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa68>  // b.pmore
     d10:	ldr	x9, [sp, #296]
     d14:	stur	x9, [x29, #-72]
     d18:	b	d2c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa78>
     d1c:	ldr	x0, [sp, #96]
     d20:	ldr	x1, [sp, #48]
     d24:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     d28:	ldur	w8, [x29, #-96]
     d2c:	ldr	x9, [sp, #312]
     d30:	cmp	w8, #0x40
     d34:	stur	w8, [x29, #-40]
     d38:	stur	x9, [x29, #-56]
     d3c:	b.hi	d4c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xa98>  // b.pmore
     d40:	ldur	x8, [x29, #-104]
     d44:	stur	x8, [x29, #-48]
     d48:	b	d58 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xaa4>
     d4c:	ldr	x0, [sp, #56]
     d50:	sub	x1, x29, #0x68
     d54:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     d58:	sub	x0, x29, #0x50
     d5c:	mov	x1, x20
     d60:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     d64:	ldur	w8, [x29, #-40]
     d68:	mov	w20, w0
     d6c:	cmp	w8, #0x41
     d70:	b.cc	d80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xacc>  // b.lo, b.ul, b.last
     d74:	ldur	x0, [x29, #-48]
     d78:	cbz	x0, d80 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xacc>
     d7c:	bl	0 <_ZdaPv>
     d80:	ldur	w8, [x29, #-64]
     d84:	cmp	w8, #0x41
     d88:	b.cc	d98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xae4>  // b.lo, b.ul, b.last
     d8c:	ldur	x0, [x29, #-72]
     d90:	cbz	x0, d98 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xae4>
     d94:	bl	0 <_ZdaPv>
     d98:	ldur	w8, [x29, #-96]
     d9c:	cmp	w8, #0x41
     da0:	b.cc	db0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xafc>  // b.lo, b.ul, b.last
     da4:	ldur	x0, [x29, #-104]
     da8:	cbz	x0, db0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xafc>
     dac:	bl	0 <_ZdaPv>
     db0:	ldr	w8, [sp, #376]
     db4:	cmp	w8, #0x41
     db8:	b.cc	dc8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb14>  // b.lo, b.ul, b.last
     dbc:	ldr	x0, [sp, #368]
     dc0:	cbz	x0, dc8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb14>
     dc4:	bl	0 <_ZdaPv>
     dc8:	ldr	w8, [sp, #304]
     dcc:	cmp	w8, #0x41
     dd0:	b.cc	de0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb2c>  // b.lo, b.ul, b.last
     dd4:	ldr	x0, [sp, #296]
     dd8:	cbz	x0, de0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb2c>
     ddc:	bl	0 <_ZdaPv>
     de0:	tbz	w20, #0, 12ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xff8>
     de4:	ldur	w9, [x29, #-152]
     de8:	ldur	x28, [x29, #-256]
     dec:	cmp	w9, #0x40
     df0:	str	w9, [sp, #336]
     df4:	b.hi	e1c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xb68>  // b.pmore
     df8:	ldur	x8, [x29, #-160]
     dfc:	add	x11, sp, #0x168
     e00:	str	wzr, [sp, #336]
     e04:	str	w9, [sp, #352]
     e08:	stp	x11, x8, [x29, #-104]
     e0c:	str	x8, [sp, #328]
     e10:	str	x8, [sp, #344]
     e14:	stur	w9, [x29, #-88]
     e18:	b	e68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbb4>
     e1c:	add	x0, sp, #0x148
     e20:	sub	x1, x29, #0xa0
     e24:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     e28:	ldr	w9, [sp, #336]
     e2c:	ldr	x8, [sp, #328]
     e30:	add	x11, sp, #0x168
     e34:	str	wzr, [sp, #336]
     e38:	cmp	w9, #0x40
     e3c:	stur	x11, [x29, #-104]
     e40:	str	w9, [sp, #352]
     e44:	str	x8, [sp, #344]
     e48:	stur	w9, [x29, #-88]
     e4c:	b.hi	e58 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xba4>  // b.pmore
     e50:	stur	x8, [x29, #-96]
     e54:	b	e68 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbb4>
     e58:	ldr	x0, [sp, #32]
     e5c:	add	x1, sp, #0x158
     e60:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     e64:	add	x11, sp, #0x168
     e68:	ldur	w8, [x29, #-152]
     e6c:	mov	w12, #0x2                   	// #2
     e70:	mov	w10, #0x40                  	// #64
     e74:	stur	w10, [x29, #-112]
     e78:	cmp	w8, #0x40
     e7c:	stp	x11, x12, [x29, #-128]
     e80:	str	w8, [sp, #264]
     e84:	b.hi	ebc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc08>  // b.pmore
     e88:	ldur	x9, [x29, #-160]
     e8c:	str	wzr, [sp, #264]
     e90:	str	w8, [sp, #280]
     e94:	str	w10, [sp, #304]
     e98:	str	x9, [sp, #256]
     e9c:	str	x9, [sp, #272]
     ea0:	stp	x11, x12, [sp, #288]
     ea4:	cmp	w8, #0x40
     ea8:	str	w8, [sp, #320]
     eac:	b.hi	f28 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc74>  // b.pmore
     eb0:	ldr	x8, [sp, #272]
     eb4:	str	x8, [sp, #312]
     eb8:	b	f34 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc80>
     ebc:	add	x0, sp, #0x100
     ec0:	sub	x1, x29, #0xa0
     ec4:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     ec8:	ldur	w11, [x29, #-112]
     ecc:	ldr	w8, [sp, #264]
     ed0:	ldr	x9, [sp, #256]
     ed4:	ldur	x10, [x29, #-128]
     ed8:	cmp	w11, #0x40
     edc:	str	wzr, [sp, #264]
     ee0:	str	w8, [sp, #280]
     ee4:	str	x9, [sp, #272]
     ee8:	str	x10, [sp, #288]
     eec:	str	w11, [sp, #304]
     ef0:	b.hi	f0c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc58>  // b.pmore
     ef4:	ldur	x9, [x29, #-120]
     ef8:	str	x9, [sp, #296]
     efc:	cmp	w8, #0x40
     f00:	str	w8, [sp, #320]
     f04:	b.ls	eb0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbfc>  // b.plast
     f08:	b	f28 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xc74>
     f0c:	ldr	x0, [sp, #48]
     f10:	ldr	x1, [sp, #24]
     f14:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     f18:	ldr	w8, [sp, #280]
     f1c:	cmp	w8, #0x40
     f20:	str	w8, [sp, #320]
     f24:	b.ls	eb0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xbfc>  // b.plast
     f28:	ldr	x0, [sp, #40]
     f2c:	add	x1, sp, #0x110
     f30:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     f34:	ldur	w9, [x29, #-88]
     f38:	ldur	x8, [x29, #-104]
     f3c:	cmp	w9, #0x40
     f40:	stur	x8, [x29, #-80]
     f44:	stur	w9, [x29, #-64]
     f48:	b.hi	f58 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xca4>  // b.pmore
     f4c:	ldur	x8, [x29, #-96]
     f50:	stur	x8, [x29, #-72]
     f54:	b	f64 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcb0>
     f58:	ldr	x0, [sp, #96]
     f5c:	ldr	x1, [sp, #32]
     f60:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     f64:	ldr	w9, [sp, #304]
     f68:	ldr	x8, [sp, #288]
     f6c:	cmp	w9, #0x40
     f70:	stur	x8, [x29, #-56]
     f74:	stur	w9, [x29, #-40]
     f78:	b.hi	fa4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xcf0>  // b.pmore
     f7c:	ldr	x8, [sp, #296]
     f80:	stur	x8, [x29, #-48]
     f84:	ldr	w8, [sp, #320]
     f88:	cmp	w8, #0x40
     f8c:	stur	w8, [x29, #-24]
     f90:	b.ls	fbc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd08>  // b.plast
     f94:	ldr	x0, [sp, #88]
     f98:	ldr	x1, [sp, #40]
     f9c:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     fa0:	b	fc4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd10>
     fa4:	ldp	x1, x0, [sp, #48]
     fa8:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
     fac:	ldr	w8, [sp, #320]
     fb0:	cmp	w8, #0x40
     fb4:	stur	w8, [x29, #-24]
     fb8:	b.hi	f94 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xce0>  // b.pmore
     fbc:	ldr	x8, [sp, #312]
     fc0:	stur	x8, [x29, #-32]
     fc4:	sub	x0, x29, #0x50
     fc8:	mov	x1, x28
     fcc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
     fd0:	ldur	w8, [x29, #-24]
     fd4:	mov	w28, w0
     fd8:	cmp	w8, #0x41
     fdc:	b.cc	fec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd38>  // b.lo, b.ul, b.last
     fe0:	ldur	x0, [x29, #-32]
     fe4:	cbz	x0, fec <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd38>
     fe8:	bl	0 <_ZdaPv>
     fec:	ldur	w8, [x29, #-40]
     ff0:	cmp	w8, #0x41
     ff4:	b.cc	1004 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd50>  // b.lo, b.ul, b.last
     ff8:	ldur	x0, [x29, #-48]
     ffc:	cbz	x0, 1004 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd50>
    1000:	bl	0 <_ZdaPv>
    1004:	ldur	w8, [x29, #-64]
    1008:	cmp	w8, #0x41
    100c:	b.cc	101c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd68>  // b.lo, b.ul, b.last
    1010:	ldur	x0, [x29, #-72]
    1014:	cbz	x0, 101c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd68>
    1018:	bl	0 <_ZdaPv>
    101c:	ldr	w8, [sp, #320]
    1020:	cmp	w8, #0x41
    1024:	b.cc	1034 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd80>  // b.lo, b.ul, b.last
    1028:	ldr	x0, [sp, #312]
    102c:	cbz	x0, 1034 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd80>
    1030:	bl	0 <_ZdaPv>
    1034:	ldr	w8, [sp, #304]
    1038:	cmp	w8, #0x41
    103c:	b.cc	104c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd98>  // b.lo, b.ul, b.last
    1040:	ldr	x0, [sp, #296]
    1044:	cbz	x0, 104c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xd98>
    1048:	bl	0 <_ZdaPv>
    104c:	ldr	w8, [sp, #280]
    1050:	cmp	w8, #0x41
    1054:	b.cc	1064 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdb0>  // b.lo, b.ul, b.last
    1058:	ldr	x0, [sp, #272]
    105c:	cbz	x0, 1064 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdb0>
    1060:	bl	0 <_ZdaPv>
    1064:	ldr	w8, [sp, #264]
    1068:	cmp	w8, #0x41
    106c:	b.cc	107c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdc8>  // b.lo, b.ul, b.last
    1070:	ldr	x0, [sp, #256]
    1074:	cbz	x0, 107c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdc8>
    1078:	bl	0 <_ZdaPv>
    107c:	ldur	w8, [x29, #-112]
    1080:	cmp	w8, #0x41
    1084:	b.cc	1094 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xde0>  // b.lo, b.ul, b.last
    1088:	ldur	x0, [x29, #-120]
    108c:	cbz	x0, 1094 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xde0>
    1090:	bl	0 <_ZdaPv>
    1094:	ldur	w8, [x29, #-88]
    1098:	cmp	w8, #0x41
    109c:	b.cc	10ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdf8>  // b.lo, b.ul, b.last
    10a0:	ldur	x0, [x29, #-96]
    10a4:	cbz	x0, 10ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xdf8>
    10a8:	bl	0 <_ZdaPv>
    10ac:	ldr	w8, [sp, #352]
    10b0:	cmp	w8, #0x41
    10b4:	b.cc	10c4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe10>  // b.lo, b.ul, b.last
    10b8:	ldr	x0, [sp, #344]
    10bc:	cbz	x0, 10c4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe10>
    10c0:	bl	0 <_ZdaPv>
    10c4:	ldr	w8, [sp, #336]
    10c8:	cmp	w8, #0x41
    10cc:	b.cc	10dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe28>  // b.lo, b.ul, b.last
    10d0:	ldr	x0, [sp, #328]
    10d4:	cbz	x0, 10dc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe28>
    10d8:	bl	0 <_ZdaPv>
    10dc:	tbz	w28, #0, 12ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xff8>
    10e0:	ldr	x1, [sp, #360]
    10e4:	add	x8, sp, #0x110
    10e8:	stur	x8, [x29, #-104]
    10ec:	add	x8, sp, #0xf8
    10f0:	sub	x0, x29, #0x68
    10f4:	stur	x8, [x29, #-96]
    10f8:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    10fc:	tbz	w0, #0, 12ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xff8>
    1100:	ldur	w8, [x29, #-136]
    1104:	ldr	x9, [sp, #272]
    1108:	ldr	x20, [sp, #248]
    110c:	mov	w12, #0x40                  	// #64
    1110:	mov	w11, #0x1                   	// #1
    1114:	cmp	w8, #0x40
    1118:	str	w12, [sp, #304]
    111c:	stp	x9, x11, [sp, #288]
    1120:	str	w8, [sp, #352]
    1124:	b.hi	115c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xea8>  // b.pmore
    1128:	ldur	x10, [x29, #-144]
    112c:	str	wzr, [sp, #352]
    1130:	stur	w8, [x29, #-120]
    1134:	stur	w12, [x29, #-64]
    1138:	str	x10, [sp, #344]
    113c:	stur	x10, [x29, #-128]
    1140:	stp	x9, x11, [x29, #-80]
    1144:	cmp	w8, #0x40
    1148:	stur	w8, [x29, #-48]
    114c:	b.hi	11c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf14>  // b.pmore
    1150:	ldur	x8, [x29, #-128]
    1154:	stur	x8, [x29, #-56]
    1158:	b	11d4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf20>
    115c:	add	x0, sp, #0x158
    1160:	sub	x1, x29, #0x90
    1164:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1168:	ldr	w11, [sp, #304]
    116c:	ldr	w8, [sp, #352]
    1170:	ldr	x9, [sp, #344]
    1174:	ldr	x10, [sp, #288]
    1178:	cmp	w11, #0x40
    117c:	str	wzr, [sp, #352]
    1180:	stur	w8, [x29, #-120]
    1184:	stur	x9, [x29, #-128]
    1188:	stur	x10, [x29, #-80]
    118c:	stur	w11, [x29, #-64]
    1190:	b.hi	11ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xef8>  // b.pmore
    1194:	ldr	x9, [sp, #296]
    1198:	stur	x9, [x29, #-72]
    119c:	cmp	w8, #0x40
    11a0:	stur	w8, [x29, #-48]
    11a4:	b.ls	1150 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe9c>  // b.plast
    11a8:	b	11c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf14>
    11ac:	ldr	x0, [sp, #96]
    11b0:	ldr	x1, [sp, #48]
    11b4:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    11b8:	ldur	w8, [x29, #-120]
    11bc:	cmp	w8, #0x40
    11c0:	stur	w8, [x29, #-48]
    11c4:	b.ls	1150 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xe9c>  // b.plast
    11c8:	ldr	x0, [sp, #8]
    11cc:	sub	x1, x29, #0x80
    11d0:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    11d4:	sub	x0, x29, #0x50
    11d8:	mov	x1, x20
    11dc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    11e0:	ldur	w8, [x29, #-48]
    11e4:	mov	w20, w0
    11e8:	cmp	w8, #0x41
    11ec:	b.cc	11fc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf48>  // b.lo, b.ul, b.last
    11f0:	ldur	x0, [x29, #-56]
    11f4:	cbz	x0, 11fc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf48>
    11f8:	bl	0 <_ZdaPv>
    11fc:	ldur	w8, [x29, #-64]
    1200:	cmp	w8, #0x41
    1204:	b.cc	1214 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf60>  // b.lo, b.ul, b.last
    1208:	ldur	x0, [x29, #-72]
    120c:	cbz	x0, 1214 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf60>
    1210:	bl	0 <_ZdaPv>
    1214:	ldur	w8, [x29, #-120]
    1218:	cmp	w8, #0x41
    121c:	b.cc	122c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf78>  // b.lo, b.ul, b.last
    1220:	ldur	x0, [x29, #-128]
    1224:	cbz	x0, 122c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf78>
    1228:	bl	0 <_ZdaPv>
    122c:	ldr	w8, [sp, #352]
    1230:	cmp	w8, #0x41
    1234:	b.cc	1244 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf90>  // b.lo, b.ul, b.last
    1238:	ldr	x0, [sp, #344]
    123c:	cbz	x0, 1244 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xf90>
    1240:	bl	0 <_ZdaPv>
    1244:	ldr	w8, [sp, #304]
    1248:	cmp	w8, #0x41
    124c:	b.cc	125c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfa8>  // b.lo, b.ul, b.last
    1250:	ldr	x0, [sp, #296]
    1254:	cbz	x0, 125c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xfa8>
    1258:	bl	0 <_ZdaPv>
    125c:	tbz	w20, #0, 12ac <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0xff8>
    1260:	adrp	x8, 0 <_ZN4llvm9DebugFlagE>
    1264:	ldr	x8, [x8]
    1268:	mov	w20, #0x101                 	// #257
    126c:	ldrb	w8, [x8]
    1270:	cbz	w8, 1354 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x10a0>
    1274:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1278:	add	x0, x0, #0x0
    127c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1280:	tbz	w0, #0, 1354 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x10a0>
    1284:	bl	0 <_ZN4llvm4dbgsEv>
    1288:	ldp	x9, x8, [x0, #16]
    128c:	sub	x9, x9, x8
    1290:	cmp	x9, #0x1d
    1294:	b.hi	1330 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x107c>  // b.pmore
    1298:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    129c:	mov	w2, #0x1e                  	// #30
    12a0:	add	x1, x1, #0x0
    12a4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    12a8:	b	1354 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x10a0>
    12ac:	mov	w22, wzr
    12b0:	ldur	w8, [x29, #-200]
    12b4:	cmp	w8, #0x41
    12b8:	b.cc	12c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1014>  // b.lo, b.ul, b.last
    12bc:	ldur	x0, [x29, #-208]
    12c0:	cbz	x0, 12c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1014>
    12c4:	bl	0 <_ZdaPv>
    12c8:	ldur	w8, [x29, #-184]
    12cc:	mov	w28, #0x101                 	// #257
    12d0:	cmp	w8, #0x41
    12d4:	b.cc	12e4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1030>  // b.lo, b.ul, b.last
    12d8:	ldur	x0, [x29, #-192]
    12dc:	cbz	x0, 12e4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1030>
    12e0:	bl	0 <_ZdaPv>
    12e4:	ldur	w8, [x29, #-168]
    12e8:	cmp	w8, #0x41
    12ec:	b.cc	12fc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1048>  // b.lo, b.ul, b.last
    12f0:	ldur	x0, [x29, #-176]
    12f4:	cbz	x0, 12fc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1048>
    12f8:	bl	0 <_ZdaPv>
    12fc:	ldur	w8, [x29, #-152]
    1300:	cmp	w8, #0x41
    1304:	b.cc	1314 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1060>  // b.lo, b.ul, b.last
    1308:	ldur	x0, [x29, #-160]
    130c:	cbz	x0, 1314 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1060>
    1310:	bl	0 <_ZdaPv>
    1314:	ldur	w8, [x29, #-136]
    1318:	cmp	w8, #0x41
    131c:	b.cc	470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>  // b.lo, b.ul, b.last
    1320:	ldur	x0, [x29, #-144]
    1324:	cbz	x0, 470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>
    1328:	bl	0 <_ZdaPv>
    132c:	b	470 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1bc>
    1330:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1334:	add	x9, x9, #0x0
    1338:	ldur	q0, [x9, #14]
    133c:	ldr	q1, [x9]
    1340:	stur	q0, [x8, #14]
    1344:	str	q1, [x8]
    1348:	ldr	x8, [x0, #24]
    134c:	add	x8, x8, #0x1e
    1350:	str	x8, [x0, #24]
    1354:	mov	x0, x19
    1358:	bl	0 <_ZNK4llvm5Value10getContextEv>
    135c:	mov	w8, #0x200                 	// #512
    1360:	sturh	w8, [x29, #-36]
    1364:	ldr	x8, [sp, #96]
    1368:	stur	xzr, [x29, #-80]
    136c:	stp	x0, xzr, [x29, #-56]
    1370:	stur	wzr, [x29, #-40]
    1374:	sturb	wzr, [x29, #-34]
    1378:	stp	xzr, xzr, [x8]
    137c:	ldr	x8, [sp, #88]
    1380:	sub	x0, x29, #0x50
    1384:	mov	x1, x19
    1388:	stp	xzr, xzr, [x8]
    138c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1390:	mov	x0, x19
    1394:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
    1398:	ldr	x8, [x19]
    139c:	add	x2, sp, #0x120
    13a0:	mov	w1, #0x27                  	// #39
    13a4:	mov	w3, #0x1                   	// #1
    13a8:	str	x8, [sp, #288]
    13ac:	bl	0 <_ZN4llvm9Intrinsic14getDeclarationEPNS_6ModuleEjNS_8ArrayRefIPNS_4TypeEEE>
    13b0:	ldr	x8, [sp, #272]
    13b4:	stp	xzr, xzr, [sp, #288]
    13b8:	strh	w20, [sp, #304]
    13bc:	stur	x8, [x29, #-104]
    13c0:	ldr	x8, [x0]
    13c4:	ldrb	w9, [x8, #8]
    13c8:	cmp	w9, #0xf
    13cc:	b.ne	161c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1368>  // b.any
    13d0:	ldr	x8, [x8, #16]
    13d4:	ldr	x1, [x8]
    13d8:	cbz	x1, 163c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1388>
    13dc:	ldrb	w8, [x1, #8]
    13e0:	cmp	w8, #0xc
    13e4:	b.ne	165c <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x13a8>  // b.any
    13e8:	mov	x2, x0
    13ec:	sub	x0, x29, #0x50
    13f0:	sub	x3, x29, #0x68
    13f4:	add	x5, sp, #0x120
    13f8:	mov	w4, #0x1                   	// #1
    13fc:	mov	x6, xzr
    1400:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1404:	mov	x1, x0
    1408:	mov	x0, x19
    140c:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
    1410:	ldur	x1, [x29, #-80]
    1414:	cbz	x1, 1420 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x116c>
    1418:	sub	x0, x29, #0x50
    141c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
    1420:	mov	w22, #0x1                   	// #1
    1424:	ldur	w8, [x29, #-200]
    1428:	cmp	w8, #0x41
    142c:	b.cs	12bc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1008>  // b.hs, b.nlast
    1430:	b	12c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1014>
    1434:	tbz	w21, #0, 14a8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11f4>
    1438:	ldr	x8, [sp]
    143c:	ldr	x19, [x8, #80]
    1440:	ldr	x8, [sp, #80]
    1444:	cmp	x8, x19
    1448:	b.eq	14b0 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11fc>  // b.none
    144c:	ldr	w21, [sp, #20]
    1450:	add	x20, sp, #0x70
    1454:	ldrb	w8, [x19]
    1458:	tbnz	w8, #2, 15bc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1308>
    145c:	sub	x8, x19, #0x18
    1460:	cmp	x19, #0x0
    1464:	csel	x0, xzr, x8, eq  // eq = none
    1468:	mov	x1, xzr
    146c:	bl	0 <_ZN4llvm27SimplifyInstructionsInBlockEPNS_10BasicBlockEPKNS_17TargetLibraryInfoE>
    1470:	ldr	x19, [x19, #8]
    1474:	ldr	x8, [sp, #80]
    1478:	cmp	x8, x19
    147c:	b.ne	1454 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x11a0>  // b.any
    1480:	mov	w19, #0x1                   	// #1
    1484:	ldr	x0, [sp, #224]
    1488:	add	x20, x20, #0x18
    148c:	cbnz	x0, 14c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1214>
    1490:	b	14cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1218>
    1494:	mov	w19, wzr
    1498:	ldr	x0, [sp, #224]
    149c:	add	x20, x20, #0x18
    14a0:	cbnz	x0, 14c8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1214>
    14a4:	b	14cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1218>
    14a8:	mov	w19, wzr
    14ac:	b	14b4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1200>
    14b0:	mov	w19, #0x1                   	// #1
    14b4:	ldr	w21, [sp, #20]
    14b8:	add	x20, sp, #0x70
    14bc:	ldr	x0, [sp, #224]
    14c0:	add	x20, x20, #0x18
    14c4:	cbz	x0, 14cc <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1218>
    14c8:	bl	0 <_ZdlPv>
    14cc:	ldr	x0, [sp, #200]
    14d0:	orr	w19, w21, w19
    14d4:	bl	0 <_ZdlPv>
    14d8:	ldr	x8, [sp, #192]
    14dc:	ldr	x0, [sp, #136]
    14e0:	add	x9, x20, #0x10
    14e4:	add	x8, x8, #0x1
    14e8:	cmp	x0, x9
    14ec:	str	x8, [sp, #192]
    14f0:	b.eq	14f8 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE+0x1244>  // b.none
    14f4:	bl	0 <free>
    14f8:	and	w0, w19, #0x1
    14fc:	add	sp, sp, #0x280
    1500:	ldp	x20, x19, [sp, #80]
    1504:	ldp	x22, x21, [sp, #64]
    1508:	ldp	x24, x23, [sp, #48]
    150c:	ldp	x26, x25, [sp, #32]
    1510:	ldp	x28, x27, [sp, #16]
    1514:	ldp	x29, x30, [sp], #96
    1518:	ret
    151c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1520:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1524:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1528:	add	x0, x0, #0x0
    152c:	add	x1, x1, #0x0
    1530:	add	x3, x3, #0x0
    1534:	mov	w2, #0x8b                  	// #139
    1538:	bl	0 <__assert_fail>
    153c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1540:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1544:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1548:	add	x0, x0, #0x0
    154c:	add	x1, x1, #0x0
    1550:	add	x3, x3, #0x0
    1554:	mov	w2, #0x108                 	// #264
    1558:	bl	0 <__assert_fail>
    155c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1560:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1564:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1568:	add	x0, x0, #0x0
    156c:	add	x1, x1, #0x0
    1570:	add	x3, x3, #0x0
    1574:	mov	w2, #0x117                 	// #279
    1578:	bl	0 <__assert_fail>
    157c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1580:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1584:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1588:	add	x0, x0, #0x0
    158c:	add	x1, x1, #0x0
    1590:	add	x3, x3, #0x0
    1594:	mov	w2, #0xaa                  	// #170
    1598:	bl	0 <__assert_fail>
    159c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15a0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15a4:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15a8:	add	x0, x0, #0x0
    15ac:	add	x1, x1, #0x0
    15b0:	add	x3, x3, #0x0
    15b4:	mov	w2, #0x252                 	// #594
    15b8:	bl	0 <__assert_fail>
    15bc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15c0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15c4:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15c8:	add	x0, x0, #0x0
    15cc:	add	x1, x1, #0x0
    15d0:	add	x3, x3, #0x0
    15d4:	mov	w2, #0x8b                  	// #139
    15d8:	bl	0 <__assert_fail>
    15dc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15e0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15e4:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    15e8:	add	x0, x0, #0x0
    15ec:	add	x1, x1, #0x0
    15f0:	add	x3, x3, #0x0
    15f4:	mov	w2, #0x74                  	// #116
    15f8:	bl	0 <__assert_fail>
    15fc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1600:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1604:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1608:	add	x0, x0, #0x0
    160c:	add	x1, x1, #0x0
    1610:	add	x3, x3, #0x0
    1614:	mov	w2, #0x69                  	// #105
    1618:	bl	0 <__assert_fail>
    161c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1620:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1624:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1628:	add	x0, x0, #0x0
    162c:	add	x1, x1, #0x0
    1630:	add	x3, x3, #0x0
    1634:	mov	w2, #0x17e                 	// #382
    1638:	bl	0 <__assert_fail>
    163c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1640:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1644:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1648:	add	x0, x0, #0x0
    164c:	add	x1, x1, #0x0
    1650:	add	x3, x3, #0x0
    1654:	mov	w2, #0x69                  	// #105
    1658:	bl	0 <__assert_fail>
    165c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1660:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1664:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1668:	add	x0, x0, #0x0
    166c:	add	x1, x1, #0x0
    1670:	add	x3, x3, #0x0
    1674:	mov	w2, #0x108                 	// #264
    1678:	bl	0 <__assert_fail>

000000000000167c <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE>:
    167c:	sub	sp, sp, #0x30
    1680:	stp	x29, x30, [sp, #32]
    1684:	add	x29, sp, #0x20
    1688:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    168c:	add	x8, x8, #0x0
    1690:	add	x9, sp, #0x8
    1694:	stp	x0, x8, [sp, #8]
    1698:	str	x9, [sp, #24]
    169c:	adrp	x0, 0 <_ZSt15__once_callable>
    16a0:	ldr	x1, [x0]
    16a4:	add	x0, x0, #0x0
    16a8:	blr	x1
    16ac:	mrs	x8, tpidr_el0
    16b0:	add	x9, sp, #0x10
    16b4:	str	x9, [x8, x0]
    16b8:	adrp	x0, 0 <_ZSt11__once_call>
    16bc:	ldr	x1, [x0]
    16c0:	add	x0, x0, #0x0
    16c4:	blr	x1
    16c8:	adrp	x10, 0 <__pthread_key_create>
    16cc:	ldr	x10, [x10]
    16d0:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    16d4:	add	x9, x9, #0x0
    16d8:	str	x9, [x8, x0]
    16dc:	cbz	x10, 1704 <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE+0x88>
    16e0:	adrp	x1, 0 <__once_proxy>
    16e4:	ldr	x1, [x1]
    16e8:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    16ec:	add	x0, x0, #0x0
    16f0:	bl	0 <pthread_once>
    16f4:	cbnz	w0, 1708 <_ZN4llvm46initializeAggressiveInstCombinerLegacyPassPassERNS_12PassRegistryE+0x8c>
    16f8:	ldp	x29, x30, [sp, #32]
    16fc:	add	sp, sp, #0x30
    1700:	ret
    1704:	mov	w0, #0xffffffff            	// #-1
    1708:	bl	0 <_ZSt20__throw_system_errori>

000000000000170c <_ZL50initializeAggressiveInstCombinerLegacyPassPassOnceRN4llvm12PassRegistryE>:
    170c:	stp	x29, x30, [sp, #-32]!
    1710:	stp	x20, x19, [sp, #16]
    1714:	mov	x29, sp
    1718:	mov	x19, x0
    171c:	bl	0 <_ZN4llvm38initializeDominatorTreeWrapperPassPassERNS_12PassRegistryE>
    1720:	mov	x0, x19
    1724:	bl	0 <_ZN4llvm42initializeTargetLibraryInfoWrapperPassPassERNS_12PassRegistryE>
    1728:	mov	w0, #0x50                  	// #80
    172c:	bl	0 <_Znwm>
    1730:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1734:	add	x8, x8, #0x0
    1738:	mov	w9, #0x21                  	// #33
    173c:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1740:	add	x10, x10, #0x0
    1744:	stp	x8, x9, [x0]
    1748:	mov	w8, #0x16                  	// #22
    174c:	stp	x10, x8, [x0, #16]
    1750:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1754:	add	x8, x8, #0x0
    1758:	str	x8, [x0, #32]
    175c:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1760:	mov	x20, x0
    1764:	add	x8, x8, #0x0
    1768:	strh	wzr, [x0, #40]
    176c:	strb	wzr, [x0, #42]
    1770:	stp	xzr, xzr, [x0, #48]
    1774:	stp	xzr, x8, [x0, #64]
    1778:	mov	w2, #0x1                   	// #1
    177c:	mov	x0, x19
    1780:	mov	x1, x20
    1784:	bl	0 <_ZN4llvm12PassRegistry12registerPassERKNS_8PassInfoEb>
    1788:	mov	x0, x20
    178c:	ldp	x20, x19, [sp, #16]
    1790:	ldp	x29, x30, [sp], #32
    1794:	ret

0000000000001798 <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE>:
    1798:	sub	sp, sp, #0x30
    179c:	stp	x29, x30, [sp, #32]
    17a0:	add	x29, sp, #0x20
    17a4:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    17a8:	add	x8, x8, #0x0
    17ac:	add	x9, sp, #0x8
    17b0:	stp	x0, x8, [sp, #8]
    17b4:	str	x9, [sp, #24]
    17b8:	adrp	x0, 0 <_ZSt15__once_callable>
    17bc:	ldr	x1, [x0]
    17c0:	add	x0, x0, #0x0
    17c4:	blr	x1
    17c8:	mrs	x8, tpidr_el0
    17cc:	add	x9, sp, #0x10
    17d0:	str	x9, [x8, x0]
    17d4:	adrp	x0, 0 <_ZSt11__once_call>
    17d8:	ldr	x1, [x0]
    17dc:	add	x0, x0, #0x0
    17e0:	blr	x1
    17e4:	adrp	x10, 0 <__pthread_key_create>
    17e8:	ldr	x10, [x10]
    17ec:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    17f0:	add	x9, x9, #0x0
    17f4:	str	x9, [x8, x0]
    17f8:	cbz	x10, 1820 <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE+0x88>
    17fc:	adrp	x1, 0 <__once_proxy>
    1800:	ldr	x1, [x1]
    1804:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1808:	add	x0, x0, #0x0
    180c:	bl	0 <pthread_once>
    1810:	cbnz	w0, 1824 <_ZN4llvm31initializeAggressiveInstCombineERNS_12PassRegistryE+0x8c>
    1814:	ldp	x29, x30, [sp, #32]
    1818:	add	sp, sp, #0x30
    181c:	ret
    1820:	mov	w0, #0xffffffff            	// #-1
    1824:	bl	0 <_ZSt20__throw_system_errori>

0000000000001828 <LLVMInitializeAggressiveInstCombiner>:
    1828:	sub	sp, sp, #0x30
    182c:	stp	x29, x30, [sp, #32]
    1830:	add	x29, sp, #0x20
    1834:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1838:	add	x8, x8, #0x0
    183c:	add	x9, sp, #0x8
    1840:	stp	x0, x8, [sp, #8]
    1844:	str	x9, [sp, #24]
    1848:	adrp	x0, 0 <_ZSt15__once_callable>
    184c:	ldr	x1, [x0]
    1850:	add	x0, x0, #0x0
    1854:	blr	x1
    1858:	mrs	x8, tpidr_el0
    185c:	add	x9, sp, #0x10
    1860:	str	x9, [x8, x0]
    1864:	adrp	x0, 0 <_ZSt11__once_call>
    1868:	ldr	x1, [x0]
    186c:	add	x0, x0, #0x0
    1870:	blr	x1
    1874:	adrp	x10, 0 <__pthread_key_create>
    1878:	ldr	x10, [x10]
    187c:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1880:	add	x9, x9, #0x0
    1884:	str	x9, [x8, x0]
    1888:	cbz	x10, 18b0 <LLVMInitializeAggressiveInstCombiner+0x88>
    188c:	adrp	x1, 0 <__once_proxy>
    1890:	ldr	x1, [x1]
    1894:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1898:	add	x0, x0, #0x0
    189c:	bl	0 <pthread_once>
    18a0:	cbnz	w0, 18b4 <LLVMInitializeAggressiveInstCombiner+0x8c>
    18a4:	ldp	x29, x30, [sp, #32]
    18a8:	add	sp, sp, #0x30
    18ac:	ret
    18b0:	mov	w0, #0xffffffff            	// #-1
    18b4:	bl	0 <_ZSt20__throw_system_errori>

00000000000018b8 <_ZN4llvm32createAggressiveInstCombinerPassEv>:
    18b8:	sub	sp, sp, #0x30
    18bc:	stp	x29, x30, [sp, #16]
    18c0:	str	x19, [sp, #32]
    18c4:	add	x29, sp, #0x10
    18c8:	mov	w0, #0x20                  	// #32
    18cc:	bl	0 <_Znwm>
    18d0:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    18d4:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    18d8:	add	x8, x8, #0x0
    18dc:	mov	w9, #0x2                   	// #2
    18e0:	add	x10, x10, #0x0
    18e4:	mov	x19, x0
    18e8:	stp	xzr, x8, [x0, #8]
    18ec:	str	w9, [x0, #24]
    18f0:	str	x10, [x0]
    18f4:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    18f8:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    18fc:	add	x8, x8, #0x0
    1900:	add	x9, x29, #0x18
    1904:	str	x0, [x29, #24]
    1908:	stp	x8, x9, [sp]
    190c:	adrp	x0, 0 <_ZSt15__once_callable>
    1910:	ldr	x1, [x0]
    1914:	add	x0, x0, #0x0
    1918:	blr	x1
    191c:	mrs	x8, tpidr_el0
    1920:	mov	x9, sp
    1924:	str	x9, [x8, x0]
    1928:	adrp	x0, 0 <_ZSt11__once_call>
    192c:	ldr	x1, [x0]
    1930:	add	x0, x0, #0x0
    1934:	blr	x1
    1938:	adrp	x10, 0 <__pthread_key_create>
    193c:	ldr	x10, [x10]
    1940:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1944:	add	x9, x9, #0x0
    1948:	str	x9, [x8, x0]
    194c:	cbz	x10, 197c <_ZN4llvm32createAggressiveInstCombinerPassEv+0xc4>
    1950:	adrp	x1, 0 <__once_proxy>
    1954:	ldr	x1, [x1]
    1958:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    195c:	add	x0, x0, #0x0
    1960:	bl	0 <pthread_once>
    1964:	cbnz	w0, 1980 <_ZN4llvm32createAggressiveInstCombinerPassEv+0xc8>
    1968:	mov	x0, x19
    196c:	ldr	x19, [sp, #32]
    1970:	ldp	x29, x30, [sp, #16]
    1974:	add	sp, sp, #0x30
    1978:	ret
    197c:	mov	w0, #0xffffffff            	// #-1
    1980:	bl	0 <_ZSt20__throw_system_errori>

0000000000001984 <LLVMAddAggressiveInstCombinerPass>:
    1984:	sub	sp, sp, #0x40
    1988:	stp	x29, x30, [sp, #32]
    198c:	stp	x20, x19, [sp, #48]
    1990:	add	x29, sp, #0x20
    1994:	mov	x19, x0
    1998:	mov	w0, #0x20                  	// #32
    199c:	bl	0 <_Znwm>
    19a0:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    19a4:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    19a8:	add	x8, x8, #0x0
    19ac:	mov	w9, #0x2                   	// #2
    19b0:	add	x10, x10, #0x0
    19b4:	mov	x20, x0
    19b8:	stp	xzr, x8, [x0, #8]
    19bc:	str	w9, [x0, #24]
    19c0:	str	x10, [x0]
    19c4:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    19c8:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    19cc:	add	x8, x8, #0x0
    19d0:	add	x9, sp, #0x8
    19d4:	stp	x0, x8, [sp, #8]
    19d8:	str	x9, [sp, #24]
    19dc:	adrp	x0, 0 <_ZSt15__once_callable>
    19e0:	ldr	x1, [x0]
    19e4:	add	x0, x0, #0x0
    19e8:	blr	x1
    19ec:	mrs	x8, tpidr_el0
    19f0:	add	x9, sp, #0x10
    19f4:	str	x9, [x8, x0]
    19f8:	adrp	x0, 0 <_ZSt11__once_call>
    19fc:	ldr	x1, [x0]
    1a00:	add	x0, x0, #0x0
    1a04:	blr	x1
    1a08:	adrp	x10, 0 <__pthread_key_create>
    1a0c:	ldr	x10, [x10]
    1a10:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1a14:	add	x9, x9, #0x0
    1a18:	str	x9, [x8, x0]
    1a1c:	cbz	x10, 1a5c <LLVMAddAggressiveInstCombinerPass+0xd8>
    1a20:	adrp	x1, 0 <__once_proxy>
    1a24:	ldr	x1, [x1]
    1a28:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1a2c:	add	x0, x0, #0x0
    1a30:	bl	0 <pthread_once>
    1a34:	cbnz	w0, 1a60 <LLVMAddAggressiveInstCombinerPass+0xdc>
    1a38:	ldr	x8, [x19]
    1a3c:	mov	x0, x19
    1a40:	mov	x1, x20
    1a44:	ldr	x8, [x8, #16]
    1a48:	blr	x8
    1a4c:	ldp	x20, x19, [sp, #48]
    1a50:	ldp	x29, x30, [sp, #32]
    1a54:	add	sp, sp, #0x40
    1a58:	ret
    1a5c:	mov	w0, #0xffffffff            	// #-1
    1a60:	bl	0 <_ZSt20__throw_system_errori>

0000000000001a64 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>:
    1a64:	sub	sp, sp, #0x60
    1a68:	stp	x29, x30, [sp, #48]
    1a6c:	str	x21, [sp, #64]
    1a70:	stp	x20, x19, [sp, #80]
    1a74:	add	x29, sp, #0x30
    1a78:	ldrb	w8, [x1, #24]
    1a7c:	mov	x19, x1
    1a80:	mov	x20, x0
    1a84:	cbz	w8, 1ab0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x4c>
    1a88:	add	x21, x29, #0x18
    1a8c:	add	x0, sp, #0x18
    1a90:	mov	x1, x20
    1a94:	str	x21, [sp, #24]
    1a98:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1a9c:	tbz	w0, #0, 1aec <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x88>
    1aa0:	mov	w8, #0x1                   	// #1
    1aa4:	strb	w8, [x19, #25]
    1aa8:	ldr	x0, [x29, #24]
    1aac:	b	1ae0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x7c>
    1ab0:	add	x8, x29, #0x18
    1ab4:	sub	x9, x29, #0x8
    1ab8:	add	x0, sp, #0x18
    1abc:	mov	x1, x20
    1ac0:	stp	x8, x9, [sp, #24]
    1ac4:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1ac8:	tbz	w0, #0, 1b04 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xa0>
    1acc:	ldr	x0, [x29, #24]
    1ad0:	mov	x1, x19
    1ad4:	bl	1a64 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
    1ad8:	tbz	w0, #0, 1ba0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x13c>
    1adc:	ldur	x0, [x29, #-8]
    1ae0:	mov	x1, x19
    1ae4:	bl	1a64 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps>
    1ae8:	b	1ba4 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x140>
    1aec:	sub	x8, x29, #0x8
    1af0:	add	x0, sp, #0x18
    1af4:	mov	x1, x20
    1af8:	stp	x21, x8, [sp, #24]
    1afc:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1b00:	tbnz	w0, #0, 1acc <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x68>
    1b04:	add	x8, sp, #0x10
    1b08:	add	x9, sp, #0x8
    1b0c:	add	x0, sp, #0x18
    1b10:	mov	x1, x20
    1b14:	str	xzr, [sp, #8]
    1b18:	stp	x8, x9, [sp, #24]
    1b1c:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1b20:	tbz	w0, #0, 1b80 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x11c>
    1b24:	ldr	x8, [x19]
    1b28:	cbz	x8, 1b8c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x128>
    1b2c:	ldr	x9, [sp, #8]
    1b30:	ldr	w11, [x19, #16]
    1b34:	cmp	x9, x11
    1b38:	b.cs	1ba0 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x13c>  // b.hs, b.nlast
    1b3c:	cmp	w11, w9
    1b40:	b.ls	1bbc <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x158>  // b.plast
    1b44:	mov	w12, #0x1                   	// #1
    1b48:	add	x10, x19, #0x8
    1b4c:	cmp	w11, #0x40
    1b50:	lsl	x11, x12, x9
    1b54:	b.ls	1b64 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x100>  // b.plast
    1b58:	ldr	x10, [x10]
    1b5c:	ubfx	x9, x9, #6, #26
    1b60:	add	x10, x10, x9, lsl #3
    1b64:	ldr	x9, [x10]
    1b68:	orr	x9, x9, x11
    1b6c:	str	x9, [x10]
    1b70:	ldr	x9, [sp, #16]
    1b74:	cmp	x8, x9
    1b78:	cset	w0, eq  // eq = none
    1b7c:	b	1ba4 <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0x140>
    1b80:	str	x20, [sp, #16]
    1b84:	ldr	x8, [x19]
    1b88:	cbnz	x8, 1b2c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xc8>
    1b8c:	ldp	x9, x8, [sp, #8]
    1b90:	str	x8, [x19]
    1b94:	ldr	w11, [x19, #16]
    1b98:	cmp	x9, x11
    1b9c:	b.cc	1b3c <_ZL15matchAndOrChainPN4llvm5ValueER7MaskOps+0xd8>  // b.lo, b.ul, b.last
    1ba0:	mov	w0, wzr
    1ba4:	ldp	x20, x19, [sp, #80]
    1ba8:	ldr	x21, [sp, #64]
    1bac:	ldp	x29, x30, [sp, #48]
    1bb0:	and	w0, w0, #0x1
    1bb4:	add	sp, sp, #0x60
    1bb8:	ret
    1bbc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1bc0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1bc4:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1bc8:	add	x0, x0, #0x0
    1bcc:	add	x1, x1, #0x0
    1bd0:	add	x3, x3, #0x0
    1bd4:	mov	w2, #0x59d                 	// #1437
    1bd8:	bl	0 <__assert_fail>

0000000000001bdc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_>:
    1bdc:	sub	sp, sp, #0x130
    1be0:	stp	x29, x30, [sp, #240]
    1be4:	stp	x28, x23, [sp, #256]
    1be8:	stp	x22, x21, [sp, #272]
    1bec:	stp	x20, x19, [sp, #288]
    1bf0:	add	x29, sp, #0xf0
    1bf4:	mov	x21, x0
    1bf8:	ldr	x0, [x0]
    1bfc:	mov	x19, x2
    1c00:	mov	x20, x1
    1c04:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
    1c08:	sub	x11, x29, #0x8
    1c0c:	sub	x12, x29, #0x10
    1c10:	stp	x11, x12, [sp, #80]
    1c14:	ldr	q0, [sp, #80]
    1c18:	mov	w8, w0
    1c1c:	mov	w9, #0x40                  	// #64
    1c20:	sub	x10, x29, #0x20
    1c24:	sub	x22, x29, #0x18
    1c28:	mov	x0, x21
    1c2c:	stur	w9, [x29, #-48]
    1c30:	stur	x8, [x29, #-56]
    1c34:	stur	x10, [x29, #-40]
    1c38:	stur	w9, [x29, #-80]
    1c3c:	stp	x22, x8, [x29, #-96]
    1c40:	stur	q0, [x29, #-112]
    1c44:	stur	x10, [x29, #-72]
    1c48:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
    1c4c:	ldr	x8, [x21, #8]
    1c50:	cbz	x8, 1c8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>
    1c54:	ldr	x8, [x8, #8]
    1c58:	cbnz	x8, 1c8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>
    1c5c:	sub	x0, x29, #0x70
    1c60:	mov	x1, x21
    1c64:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1c68:	tbz	w0, #0, 1c8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>
    1c6c:	ldur	x8, [x29, #-8]
    1c70:	ldur	x9, [x29, #-24]
    1c74:	cmp	x8, x9
    1c78:	b.ne	1c8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xb0>  // b.any
    1c7c:	ldur	x9, [x29, #-16]
    1c80:	ldur	x10, [x29, #-32]
    1c84:	cmp	x9, x10
    1c88:	b.eq	1e3c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x260>  // b.none
    1c8c:	ldur	w8, [x29, #-48]
    1c90:	mov	x9, sp
    1c94:	str	x22, [sp]
    1c98:	add	x22, x9, #0x8
    1c9c:	cmp	w8, #0x40
    1ca0:	str	w8, [sp, #16]
    1ca4:	b.hi	1cb8 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xdc>  // b.pmore
    1ca8:	ldur	x10, [x29, #-56]
    1cac:	sub	x9, x29, #0x18
    1cb0:	str	x10, [sp, #8]
    1cb4:	b	1ccc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0xf0>
    1cb8:	sub	x1, x29, #0x38
    1cbc:	mov	x0, x22
    1cc0:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1cc4:	ldr	x9, [sp]
    1cc8:	ldr	w8, [sp, #16]
    1ccc:	ldur	x10, [x29, #-40]
    1cd0:	add	x13, sp, #0x20
    1cd4:	sub	x11, x29, #0x8
    1cd8:	sub	x12, x29, #0x10
    1cdc:	cmp	w8, #0x40
    1ce0:	add	x23, x13, #0x18
    1ce4:	stp	x12, x9, [sp, #40]
    1ce8:	stp	x10, x11, [sp, #24]
    1cec:	str	w8, [sp, #64]
    1cf0:	b.hi	1d00 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x124>  // b.pmore
    1cf4:	ldr	x11, [sp, #8]
    1cf8:	str	x11, [sp, #56]
    1cfc:	b	1d18 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x13c>
    1d00:	mov	x0, x23
    1d04:	mov	x1, x22
    1d08:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1d0c:	ldr	x10, [sp, #24]
    1d10:	ldr	x9, [sp, #48]
    1d14:	ldr	w8, [sp, #64]
    1d18:	ldr	q0, [sp, #32]
    1d1c:	cmp	w8, #0x40
    1d20:	str	x10, [sp, #72]
    1d24:	str	x9, [sp, #96]
    1d28:	str	q0, [sp, #80]
    1d2c:	str	w8, [sp, #112]
    1d30:	b.hi	1d44 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x168>  // b.pmore
    1d34:	ldr	x8, [sp, #56]
    1d38:	str	x10, [sp, #120]
    1d3c:	str	x8, [sp, #104]
    1d40:	b	1d74 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x198>
    1d44:	add	x8, sp, #0x50
    1d48:	add	x0, x8, #0x18
    1d4c:	mov	x1, x23
    1d50:	bl	0 <_ZN4llvm5APInt12initSlowCaseERKS0_>
    1d54:	ldr	w8, [sp, #64]
    1d58:	ldr	x9, [sp, #72]
    1d5c:	cmp	w8, #0x41
    1d60:	str	x9, [sp, #120]
    1d64:	b.cc	1d74 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x198>  // b.lo, b.ul, b.last
    1d68:	ldr	x0, [sp, #56]
    1d6c:	cbz	x0, 1d74 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x198>
    1d70:	bl	0 <_ZdaPv>
    1d74:	ldr	w8, [sp, #16]
    1d78:	cmp	w8, #0x41
    1d7c:	b.cc	1d8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b0>  // b.lo, b.ul, b.last
    1d80:	ldr	x0, [sp, #8]
    1d84:	cbz	x0, 1d8c <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1b0>
    1d88:	bl	0 <_ZdaPv>
    1d8c:	mov	x0, x21
    1d90:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
    1d94:	ldr	x8, [x21, #8]
    1d98:	cbz	x8, 1dd4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>
    1d9c:	ldr	x8, [x8, #8]
    1da0:	cbnz	x8, 1dd4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>
    1da4:	add	x0, sp, #0x50
    1da8:	mov	x1, x21
    1dac:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1db0:	tbz	w0, #0, 1dd4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>
    1db4:	ldur	x8, [x29, #-8]
    1db8:	ldur	x9, [x29, #-24]
    1dbc:	cmp	x8, x9
    1dc0:	b.ne	1dd4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x1f8>  // b.any
    1dc4:	ldur	x9, [x29, #-16]
    1dc8:	ldur	x10, [x29, #-32]
    1dcc:	cmp	x9, x10
    1dd0:	b.eq	1e58 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x27c>  // b.none
    1dd4:	mov	w19, wzr
    1dd8:	ldr	w8, [sp, #112]
    1ddc:	cmp	w8, #0x41
    1de0:	b.cc	1df0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x214>  // b.lo, b.ul, b.last
    1de4:	ldr	x0, [sp, #104]
    1de8:	cbz	x0, 1df0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x214>
    1dec:	bl	0 <_ZdaPv>
    1df0:	ldur	w8, [x29, #-80]
    1df4:	cmp	w8, #0x41
    1df8:	b.cc	1e08 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x22c>  // b.lo, b.ul, b.last
    1dfc:	ldur	x0, [x29, #-88]
    1e00:	cbz	x0, 1e08 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x22c>
    1e04:	bl	0 <_ZdaPv>
    1e08:	ldur	w8, [x29, #-48]
    1e0c:	cmp	w8, #0x41
    1e10:	b.cc	1e20 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x244>  // b.lo, b.ul, b.last
    1e14:	ldur	x0, [x29, #-56]
    1e18:	cbz	x0, 1e20 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x244>
    1e1c:	bl	0 <_ZdaPv>
    1e20:	mov	w0, w19
    1e24:	ldp	x20, x19, [sp, #288]
    1e28:	ldp	x22, x21, [sp, #272]
    1e2c:	ldp	x28, x23, [sp, #256]
    1e30:	ldp	x29, x30, [sp, #240]
    1e34:	add	sp, sp, #0x130
    1e38:	ret
    1e3c:	str	x8, [x20]
    1e40:	str	x9, [x19]
    1e44:	mov	w19, #0x82                  	// #130
    1e48:	ldur	w8, [x29, #-80]
    1e4c:	cmp	w8, #0x41
    1e50:	b.cs	1dfc <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x220>  // b.hs, b.nlast
    1e54:	b	1e08 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x22c>
    1e58:	str	x8, [x20]
    1e5c:	str	x9, [x19]
    1e60:	mov	w19, #0x83                  	// #131
    1e64:	ldr	w8, [sp, #112]
    1e68:	cmp	w8, #0x41
    1e6c:	b.cc	1df0 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x214>  // b.lo, b.ul, b.last
    1e70:	b	1de4 <_ZZL30foldGuardedRotateToFunnelShiftRN4llvm11InstructionEENK3$_0clEPNS_5ValueERS4_S5_+0x208>

0000000000001e74 <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv>:
    1e74:	sub	sp, sp, #0x30
    1e78:	stp	x29, x30, [sp, #16]
    1e7c:	str	x19, [sp, #32]
    1e80:	add	x29, sp, #0x10
    1e84:	mov	w0, #0x20                  	// #32
    1e88:	bl	0 <_Znwm>
    1e8c:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1e90:	adrp	x10, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1e94:	add	x8, x8, #0x0
    1e98:	mov	w9, #0x2                   	// #2
    1e9c:	add	x10, x10, #0x0
    1ea0:	mov	x19, x0
    1ea4:	stp	xzr, x8, [x0, #8]
    1ea8:	str	w9, [x0, #24]
    1eac:	str	x10, [x0]
    1eb0:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
    1eb4:	adrp	x8, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1eb8:	add	x8, x8, #0x0
    1ebc:	add	x9, x29, #0x18
    1ec0:	str	x0, [x29, #24]
    1ec4:	stp	x8, x9, [sp]
    1ec8:	adrp	x0, 0 <_ZSt15__once_callable>
    1ecc:	ldr	x1, [x0]
    1ed0:	add	x0, x0, #0x0
    1ed4:	blr	x1
    1ed8:	mrs	x8, tpidr_el0
    1edc:	mov	x9, sp
    1ee0:	str	x9, [x8, x0]
    1ee4:	adrp	x0, 0 <_ZSt11__once_call>
    1ee8:	ldr	x1, [x0]
    1eec:	add	x0, x0, #0x0
    1ef0:	blr	x1
    1ef4:	adrp	x10, 0 <__pthread_key_create>
    1ef8:	ldr	x10, [x10]
    1efc:	adrp	x9, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1f00:	add	x9, x9, #0x0
    1f04:	str	x9, [x8, x0]
    1f08:	cbz	x10, 1f38 <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv+0xc4>
    1f0c:	adrp	x1, 0 <__once_proxy>
    1f10:	ldr	x1, [x1]
    1f14:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    1f18:	add	x0, x0, #0x0
    1f1c:	bl	0 <pthread_once>
    1f20:	cbnz	w0, 1f3c <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassEEEPNS_4PassEv+0xc8>
    1f24:	mov	x0, x19
    1f28:	ldr	x19, [sp, #32]
    1f2c:	ldp	x29, x30, [sp, #16]
    1f30:	add	sp, sp, #0x30
    1f34:	ret
    1f38:	mov	w0, #0xffffffff            	// #-1
    1f3c:	bl	0 <_ZSt20__throw_system_errori>

0000000000001f40 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPassD0Ev>:
    1f40:	stp	x29, x30, [sp, #-32]!
    1f44:	str	x19, [sp, #16]
    1f48:	mov	x29, sp
    1f4c:	mov	x19, x0
    1f50:	bl	0 <_ZN4llvm4PassD2Ev>
    1f54:	mov	x0, x19
    1f58:	ldr	x19, [sp, #16]
    1f5c:	ldp	x29, x30, [sp], #32
    1f60:	b	0 <_ZdlPv>

0000000000001f64 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE>:
    1f64:	stp	x29, x30, [sp, #-48]!
    1f68:	str	x21, [sp, #16]
    1f6c:	stp	x20, x19, [sp, #32]
    1f70:	mov	x29, sp
    1f74:	mov	x0, x1
    1f78:	mov	x19, x1
    1f7c:	bl	0 <_ZN4llvm13AnalysisUsage15setPreservesCFGEv>
    1f80:	adrp	x21, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    1f84:	ldr	x21, [x21]
    1f88:	mov	x0, x19
    1f8c:	mov	x1, x21
    1f90:	bl	0 <_ZN4llvm13AnalysisUsage13addRequiredIDERc>
    1f94:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    1f98:	ldr	x1, [x1]
    1f9c:	mov	x0, x19
    1fa0:	bl	0 <_ZN4llvm13AnalysisUsage13addRequiredIDERc>
    1fa4:	ldp	w8, w9, [x19, #120]
    1fa8:	add	x20, x19, #0x70
    1fac:	cmp	w8, w9
    1fb0:	b.cs	2064 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x100>  // b.hs, b.nlast
    1fb4:	adrp	x10, 0 <_ZN4llvm20AAResultsWrapperPass2IDE>
    1fb8:	ldr	x9, [x19, #112]
    1fbc:	ldr	x10, [x10]
    1fc0:	str	x10, [x9, w8, uxtw #3]
    1fc4:	ldp	w8, w9, [x19, #120]
    1fc8:	cmp	w8, w9
    1fcc:	b.cs	20d4 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    1fd0:	add	w8, w8, #0x1
    1fd4:	cmp	w8, w9
    1fd8:	str	w8, [x19, #120]
    1fdc:	b.cs	2080 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x11c>  // b.hs, b.nlast
    1fe0:	adrp	x10, 0 <_ZN4llvm18BasicAAWrapperPass2IDE>
    1fe4:	ldr	x9, [x19, #112]
    1fe8:	ldr	x10, [x10]
    1fec:	str	x10, [x9, w8, uxtw #3]
    1ff0:	ldp	w8, w9, [x19, #120]
    1ff4:	cmp	w8, w9
    1ff8:	b.cs	20d4 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    1ffc:	add	w8, w8, #0x1
    2000:	cmp	w8, w9
    2004:	str	w8, [x19, #120]
    2008:	b.cs	209c <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x138>  // b.hs, b.nlast
    200c:	ldr	x9, [x19, #112]
    2010:	str	x21, [x9, w8, uxtw #3]
    2014:	ldp	w8, w9, [x19, #120]
    2018:	cmp	w8, w9
    201c:	b.cs	20d4 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    2020:	add	w8, w8, #0x1
    2024:	cmp	w8, w9
    2028:	str	w8, [x19, #120]
    202c:	b.cs	20b8 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x154>  // b.hs, b.nlast
    2030:	adrp	x10, 0 <_ZN4llvm20GlobalsAAWrapperPass2IDE>
    2034:	ldr	x9, [x19, #112]
    2038:	ldr	x10, [x10]
    203c:	str	x10, [x9, w8, uxtw #3]
    2040:	ldp	w8, w9, [x19, #120]
    2044:	cmp	w8, w9
    2048:	b.cs	20d4 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x170>  // b.hs, b.nlast
    204c:	add	w8, w8, #0x1
    2050:	str	w8, [x19, #120]
    2054:	ldp	x20, x19, [sp, #32]
    2058:	ldr	x21, [sp, #16]
    205c:	ldp	x29, x30, [sp], #48
    2060:	ret
    2064:	add	x1, x20, #0x10
    2068:	mov	w3, #0x8                   	// #8
    206c:	mov	x0, x20
    2070:	mov	x2, xzr
    2074:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    2078:	ldr	w8, [x19, #120]
    207c:	b	1fb4 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x50>
    2080:	add	x1, x20, #0x10
    2084:	mov	w3, #0x8                   	// #8
    2088:	mov	x0, x20
    208c:	mov	x2, xzr
    2090:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    2094:	ldr	w8, [x19, #120]
    2098:	b	1fe0 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0x7c>
    209c:	add	x1, x20, #0x10
    20a0:	mov	w3, #0x8                   	// #8
    20a4:	mov	x0, x20
    20a8:	mov	x2, xzr
    20ac:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    20b0:	ldr	w8, [x19, #120]
    20b4:	b	200c <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0xa8>
    20b8:	add	x1, x20, #0x10
    20bc:	mov	w3, #0x8                   	// #8
    20c0:	mov	x0, x20
    20c4:	mov	x2, xzr
    20c8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    20cc:	ldr	w8, [x19, #120]
    20d0:	b	2030 <_ZNK12_GLOBAL__N_132AggressiveInstCombinerLegacyPass16getAnalysisUsageERN4llvm13AnalysisUsageE+0xcc>
    20d4:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    20d8:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    20dc:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    20e0:	add	x0, x0, #0x0
    20e4:	add	x1, x1, #0x0
    20e8:	add	x3, x3, #0x0
    20ec:	mov	w2, #0x43                  	// #67
    20f0:	bl	0 <__assert_fail>

00000000000020f4 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE>:
    20f4:	stp	x29, x30, [sp, #-32]!
    20f8:	stp	x20, x19, [sp, #16]
    20fc:	mov	x29, sp
    2100:	ldr	x9, [x0, #8]
    2104:	cbz	x9, 221c <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x128>
    2108:	ldr	x8, [x9]
    210c:	ldr	x9, [x9, #8]
    2110:	cmp	x8, x9
    2114:	b.eq	21dc <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0xe8>  // b.none
    2118:	adrp	x10, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    211c:	ldr	x10, [x10]
    2120:	mov	x20, x0
    2124:	mov	x19, x1
    2128:	mov	x0, xzr
    212c:	ldp	x11, x12, [x8]
    2130:	cmp	x11, x10
    2134:	csel	x0, x12, x0, eq  // eq = none
    2138:	b.eq	2148 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x54>  // b.none
    213c:	add	x8, x8, #0x10
    2140:	cmp	x8, x9
    2144:	b.ne	212c <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x38>  // b.any
    2148:	cbz	x0, 21dc <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0xe8>
    214c:	ldr	x8, [x0]
    2150:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass2IDE>
    2154:	ldr	x8, [x8, #96]
    2158:	ldr	x1, [x1]
    215c:	blr	x8
    2160:	mov	x1, x19
    2164:	bl	0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2168:	ldr	x9, [x20, #8]
    216c:	cbz	x9, 223c <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x148>
    2170:	ldr	x8, [x9]
    2174:	ldr	x9, [x9, #8]
    2178:	cmp	x8, x9
    217c:	b.eq	21fc <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x108>  // b.none
    2180:	adrp	x10, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    2184:	ldr	x10, [x10]
    2188:	mov	x20, x0
    218c:	mov	x0, xzr
    2190:	ldp	x11, x12, [x8]
    2194:	cmp	x11, x10
    2198:	csel	x0, x12, x0, eq  // eq = none
    219c:	b.eq	21ac <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0xb8>  // b.none
    21a0:	add	x8, x8, #0x10
    21a4:	cmp	x8, x9
    21a8:	b.ne	2190 <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x9c>  // b.any
    21ac:	cbz	x0, 21fc <_ZN12_GLOBAL__N_132AggressiveInstCombinerLegacyPass13runOnFunctionERN4llvm8FunctionE+0x108>
    21b0:	ldr	x8, [x0]
    21b4:	adrp	x1, 0 <_ZN4llvm24DominatorTreeWrapperPass2IDE>
    21b8:	ldr	x8, [x8, #96]
    21bc:	ldr	x1, [x1]
    21c0:	blr	x8
    21c4:	add	x2, x0, #0x20
    21c8:	mov	x0, x19
    21cc:	mov	x1, x20
    21d0:	ldp	x20, x19, [sp, #16]
    21d4:	ldp	x29, x30, [sp], #32
    21d8:	b	2b4 <_ZL7runImplRN4llvm8FunctionERNS_17TargetLibraryInfoERNS_13DominatorTreeE>
    21dc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    21e0:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    21e4:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    21e8:	add	x0, x0, #0x0
    21ec:	add	x1, x1, #0x0
    21f0:	add	x3, x3, #0x0
    21f4:	mov	w2, #0xeb                  	// #235
    21f8:	bl	0 <__assert_fail>
    21fc:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2200:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2204:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2208:	add	x0, x0, #0x0
    220c:	add	x1, x1, #0x0
    2210:	add	x3, x3, #0x0
    2214:	mov	w2, #0xeb                  	// #235
    2218:	bl	0 <__assert_fail>
    221c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2220:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2224:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2228:	add	x0, x0, #0x0
    222c:	add	x1, x1, #0x0
    2230:	add	x3, x3, #0x0
    2234:	mov	w2, #0xdd                  	// #221
    2238:	bl	0 <__assert_fail>
    223c:	adrp	x0, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2240:	adrp	x1, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2244:	adrp	x3, 0 <_ZN4llvm25AggressiveInstCombinePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
    2248:	add	x0, x0, #0x0
    224c:	add	x1, x1, #0x0
    2250:	add	x3, x3, #0x0
    2254:	mov	w2, #0xdd                  	// #221
    2258:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, fc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xfc>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x20, x3
  24:	mov	x22, x2
  28:	mov	x19, x1
  2c:	mov	x21, x0
  30:	cmp	w8, #0x10
  34:	b.hi	88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x88>  // b.pmore
  38:	cmp	w8, #0xd
  3c:	b.ne	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x78>  // b.any
  40:	ldr	w23, [x22, #32]
  44:	add	x0, x22, #0x18
  48:	cmp	w23, #0x40
  4c:	b.hi	6c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x6c>  // b.pmore
  50:	ldr	x8, [x0]
  54:	neg	x9, x23
  58:	mov	x10, #0xffffffffffffffff    	// #-1
  5c:	lsr	x9, x10, x9
  60:	cmp	x8, x9
  64:	b.ne	78 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0x78>  // b.any
  68:	b	c0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xc0>
  6c:	bl	0 <_ZNK4llvm5APInt25countTrailingOnesSlowCaseEv>
  70:	cmp	w0, w23
  74:	b.eq	c0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xc0>  // b.none
  78:	cbz	x19, fc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xfc>
  7c:	ldrb	w8, [x19, #16]
  80:	cmp	w8, #0x10
  84:	b.ls	dc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE+0xdc>  // b.plast
  88:	mov	w8, #0x101                 	// #257
  8c:	add	x3, sp, #0x8
  90:	mov	w0, #0x1c                  	// #28
  94:	mov	x1, x19
  98:	mov	x2, x22
  9c:	mov	x4, xzr
  a0:	stp	xzr, xzr, [sp, #8]
  a4:	strh	w8, [sp, #24]
  a8:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
  ac:	mov	x1, x0
  b0:	mov	x0, x21
  b4:	mov	x2, x20
  b8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
  bc:	mov	x19, x0
  c0:	mov	x0, x19
  c4:	ldp	x20, x19, [sp, #80]
  c8:	ldp	x22, x21, [sp, #64]
  cc:	ldr	x23, [sp, #48]
  d0:	ldp	x29, x30, [sp, #32]
  d4:	add	sp, sp, #0x60
  d8:	ret
  dc:	mov	x0, x19
  e0:	mov	x1, x22
  e4:	ldp	x20, x19, [sp, #80]
  e8:	ldp	x22, x21, [sp, #64]
  ec:	ldr	x23, [sp, #48]
  f0:	ldp	x29, x30, [sp, #32]
  f4:	add	sp, sp, #0x60
  f8:	b	0 <_ZN4llvm12ConstantExpr6getAndEPNS_8ConstantES2_>
  fc:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 100:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 104:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE9CreateAndEPNS_5ValueES5_RKNS_5TwineE>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x69                  	// #105
 118:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldrb	w8, [x1, #16]
  14:	mov	x19, x1
  18:	mov	x20, x0
  1c:	cmp	w8, #0x34
  20:	b.ne	5c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x5c>  // b.any
  24:	ldur	x21, [x19, #-48]
  28:	mov	x0, x21
  2c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  30:	ldr	x8, [x21, #8]
  34:	cbz	x8, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf4>
  38:	ldr	x8, [x8, #8]
  3c:	cbnz	x8, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf4>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  4c:	tbz	w0, #0, f4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xf4>
  50:	ldur	x8, [x19, #-24]
  54:	cbnz	x8, 128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x128>
  58:	b	224 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x224>
  5c:	cmp	w8, #0x5
  60:	b.ne	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>  // b.any
  64:	ldrh	w8, [x19, #18]
  68:	cmp	w8, #0x1c
  6c:	b.ne	1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>  // b.any
  70:	ldr	w8, [x19, #20]
  74:	and	x8, x8, #0xfffffff
  78:	cbz	w8, 1e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1e4>
  7c:	mov	w9, #0x18                  	// #24
  80:	mneg	x8, x8, x9
  84:	ldr	x21, [x19, x8]
  88:	cbz	x21, 98 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x98>
  8c:	ldrb	w8, [x21, #16]
  90:	cmp	w8, #0x11
  94:	b.cs	204 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x204>  // b.hs, b.nlast
  98:	mov	x0, x21
  9c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  a0:	ldr	x8, [x21, #8]
  a4:	cbz	x8, 13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>
  a8:	ldr	x8, [x8, #8]
  ac:	cbnz	x8, 13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>
  b0:	mov	x0, x20
  b4:	mov	x1, x21
  b8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
  bc:	tbz	w0, #0, 13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x13c>
  c0:	ldr	w8, [x19, #20]
  c4:	and	x8, x8, #0xfffffff
  c8:	cmp	w8, #0x1
  cc:	b.ls	1e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1e4>  // b.plast
  d0:	mov	w9, #0x18                  	// #24
  d4:	mneg	x8, x8, x9
  d8:	add	x8, x19, x8
  dc:	ldr	x8, [x8, #24]
  e0:	cbz	x8, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1b0>
  e4:	ldrb	w8, [x8, #16]
  e8:	cmp	w8, #0x11
  ec:	b.cc	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x128>  // b.lo, b.ul, b.last
  f0:	b	204 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x204>
  f4:	ldur	x21, [x19, #-24]
  f8:	mov	x0, x21
  fc:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
 100:	ldr	x8, [x21, #8]
 104:	cbz	x8, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>
 108:	ldr	x8, [x8, #8]
 10c:	cbnz	x8, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>
 110:	mov	x0, x20
 114:	mov	x1, x21
 118:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 11c:	tbz	w0, #0, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>
 120:	ldur	x8, [x19, #-48]
 124:	cbz	x8, 224 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x224>
 128:	mov	w0, #0x1                   	// #1
 12c:	ldp	x20, x19, [sp, #32]
 130:	ldr	x21, [sp, #16]
 134:	ldp	x29, x30, [sp], #48
 138:	ret
 13c:	ldr	w8, [x19, #20]
 140:	and	x8, x8, #0xfffffff
 144:	cmp	w8, #0x1
 148:	b.ls	1e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1e4>  // b.plast
 14c:	mov	w9, #0x18                  	// #24
 150:	mneg	x8, x8, x9
 154:	add	x8, x19, x8
 158:	ldr	x21, [x8, #24]
 15c:	cbz	x21, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x16c>
 160:	ldrb	w8, [x21, #16]
 164:	cmp	w8, #0x11
 168:	b.cs	204 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x204>  // b.hs, b.nlast
 16c:	mov	x0, x21
 170:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
 174:	ldr	x8, [x21, #8]
 178:	cbz	x8, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>
 17c:	ldr	x8, [x8, #8]
 180:	cbnz	x8, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>
 184:	mov	x0, x20
 188:	mov	x1, x21
 18c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 190:	tbz	w0, #0, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1d0>
 194:	ldr	w8, [x19, #20]
 198:	and	x8, x8, #0xfffffff
 19c:	cbz	w8, 1e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0x1e4>
 1a0:	mov	w9, #0x18                  	// #24
 1a4:	mneg	x8, x8, x9
 1a8:	ldr	x8, [x19, x8]
 1ac:	cbnz	x8, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_+0xe4>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x69                  	// #105
 1cc:	bl	0 <__assert_fail>
 1d0:	mov	w0, wzr
 1d4:	ldp	x20, x19, [sp, #32]
 1d8:	ldr	x21, [sp, #16]
 1dc:	ldp	x29, x30, [sp], #48
 1e0:	ret
 1e4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1e8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1ec:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 1f0:	add	x0, x0, #0x0
 1f4:	add	x1, x1, #0x0
 1f8:	add	x3, x3, #0x0
 1fc:	mov	w2, #0x4fa                 	// #1274
 200:	bl	0 <__assert_fail>
 204:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 208:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 20c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0x134                 	// #308
 220:	bl	0 <__assert_fail>
 224:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 228:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 22c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj28ELb0EEEEES5_Lj28ELb1EE5matchINS_11InstructionEEEbPT_>
 230:	add	x0, x0, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x3, x3, #0x0
 23c:	mov	w2, #0x69                  	// #105
 240:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1c
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1c
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldrb	w8, [x1, #16]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	w8, #0x34
  20:	b.ne	74 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x74>  // b.any
  24:	ldur	x21, [x20, #-48]
  28:	mov	x0, x21
  2c:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  30:	ldr	x8, [x21, #8]
  34:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  38:	ldr	x8, [x8, #8]
  3c:	cbnz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  40:	mov	x0, x19
  44:	mov	x1, x21
  48:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  4c:	tbz	w0, #0, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  50:	ldur	x1, [x20, #-24]
  54:	add	x0, x19, #0x2
  58:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  5c:	tbz	w0, #0, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  60:	mov	w0, #0x1                   	// #1
  64:	ldp	x20, x19, [sp, #32]
  68:	ldr	x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret
  74:	cmp	w8, #0x5
  78:	b.ne	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>  // b.any
  7c:	ldrh	w8, [x20, #18]
  80:	cmp	w8, #0x1c
  84:	b.ne	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>  // b.any
  88:	ldr	w8, [x20, #20]
  8c:	and	x8, x8, #0xfffffff
  90:	cbz	w8, 128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x128>
  94:	mov	w9, #0x18                  	// #24
  98:	mneg	x8, x8, x9
  9c:	ldr	x21, [x20, x8]
  a0:	cbz	x21, b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0xb0>
  a4:	ldrb	w8, [x21, #16]
  a8:	cmp	w8, #0x11
  ac:	b.cs	148 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x148>  // b.hs, b.nlast
  b0:	mov	x0, x21
  b4:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  b8:	ldr	x8, [x21, #8]
  bc:	cbz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  c0:	ldr	x8, [x8, #8]
  c4:	cbnz	x8, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  c8:	mov	x0, x19
  cc:	mov	x1, x21
  d0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
  d4:	tbz	w0, #0, 114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x114>
  d8:	ldr	w8, [x20, #20]
  dc:	and	x8, x8, #0xfffffff
  e0:	cmp	w8, #0x1
  e4:	b.ls	128 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x128>  // b.plast
  e8:	mov	w9, #0x18                  	// #24
  ec:	mneg	x8, x8, x9
  f0:	add	x8, x20, x8
  f4:	ldr	x1, [x8, #24]
  f8:	cbz	x1, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x108>
  fc:	ldrb	w8, [x1, #16]
 100:	cmp	w8, #0x11
 104:	b.cs	148 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x148>  // b.hs, b.nlast
 108:	add	x0, x19, #0x2
 10c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 110:	tbnz	w0, #0, 60 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_+0x60>
 114:	mov	w0, wzr
 118:	ldp	x20, x19, [sp, #32]
 11c:	ldr	x21, [sp, #16]
 120:	ldp	x29, x30, [sp], #48
 124:	ret
 128:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 12c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 130:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 134:	add	x0, x0, #0x0
 138:	add	x1, x1, #0x0
 13c:	add	x3, x3, #0x0
 140:	mov	w2, #0x4fa                 	// #1274
 144:	bl	0 <__assert_fail>
 148:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 14c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 150:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_12OneUse_matchINS1_INS0_11class_matchINS_5ValueEEES5_Lj29ELb0EEEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchINS_11InstructionEEEbPT_>
 154:	add	x0, x0, #0x0
 158:	add	x1, x1, #0x0
 15c:	add	x3, x3, #0x0
 160:	mov	w2, #0x134                 	// #308
 164:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 148 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x148>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x19, x1
  1c:	cmp	w8, #0xd
  20:	b.ne	40 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x40>  // b.any
  24:	ldr	w20, [x19, #32]
  28:	add	x0, x19, #0x18
  2c:	cmp	w20, #0x40
  30:	b.hi	60 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x60>  // b.pmore
  34:	ldr	x8, [x0]
  38:	cmp	x8, #0x1
  3c:	b	6c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x6c>
  40:	ldr	x9, [x19]
  44:	ldrb	w9, [x9, #8]
  48:	cmp	w9, #0x10
  4c:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
  50:	cmp	w8, #0x10
  54:	b.ls	84 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x84>  // b.plast
  58:	mov	w22, wzr
  5c:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x70>
  60:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  64:	sub	w8, w20, #0x1
  68:	cmp	w0, w8
  6c:	cset	w22, eq  // eq = none
  70:	and	w0, w22, #0x1
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x22, x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	mov	x0, x19
  88:	mov	w1, wzr
  8c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  90:	cbz	x0, bc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xbc>
  94:	ldrb	w8, [x0, #16]
  98:	cmp	w8, #0xd
  9c:	b.ne	bc <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xbc>  // b.any
  a0:	ldr	w19, [x0, #32]
  a4:	add	x0, x0, #0x18
  a8:	cmp	w19, #0x40
  ac:	b.ls	34 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x34>  // b.plast
  b0:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  b4:	sub	w8, w19, #0x1
  b8:	b	68 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x68>
  bc:	ldr	x8, [x19]
  c0:	cbz	x8, 168 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x168>
  c4:	ldrb	w9, [x8, #8]
  c8:	cmp	w9, #0x10
  cc:	b.ne	188 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x188>  // b.any
  d0:	ldr	w21, [x8, #32]
  d4:	cbz	w21, 1a8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x1a8>
  d8:	mov	w20, wzr
  dc:	mov	w22, wzr
  e0:	b	104 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x104>
  e4:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  e8:	sub	w8, w22, #0x1
  ec:	cmp	w0, w8
  f0:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
  f4:	mov	w22, #0x1                   	// #1
  f8:	add	w20, w20, #0x1
  fc:	cmp	w21, w20
 100:	b.eq	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x70>  // b.none
 104:	mov	x0, x19
 108:	mov	w1, w20
 10c:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
 110:	cbz	x0, 58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>
 114:	ldrb	w8, [x0, #16]
 118:	cmp	w8, #0x9
 11c:	b.eq	f8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xf8>  // b.none
 120:	cmp	w8, #0xd
 124:	b.ne	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>  // b.any
 128:	ldr	w22, [x0, #32]
 12c:	add	x0, x0, #0x18
 130:	cmp	w22, #0x40
 134:	b.hi	e4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xe4>  // b.pmore
 138:	ldr	x8, [x0]
 13c:	cmp	x8, #0x1
 140:	b.eq	f4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0xf4>  // b.none
 144:	b	58 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_+0x58>
 148:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 14c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 150:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 154:	add	x0, x0, #0x0
 158:	add	x1, x1, #0x0
 15c:	add	x3, x3, #0x0
 160:	mov	w2, #0x69                  	// #105
 164:	bl	0 <__assert_fail>
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x108                 	// #264
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_5ValueEEEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0xeb                  	// #235
 1c4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	x1, 158 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x158>
  18:	ldrb	w8, [x1, #16]
  1c:	mov	x19, x1
  20:	cmp	w8, #0xd
  24:	b.ne	48 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x48>  // b.any
  28:	ldr	w20, [x19, #32]
  2c:	add	x0, x19, #0x18
  30:	cmp	w20, #0x40
  34:	b.hi	90 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x90>  // b.pmore
  38:	ldr	x8, [x0]
  3c:	cmp	x8, #0x1
  40:	cset	w0, eq  // eq = none
  44:	b	144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x144>
  48:	ldr	x8, [x19]
  4c:	ldrb	w8, [x8, #8]
  50:	cmp	w8, #0x10
  54:	b.ne	a4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xa4>  // b.any
  58:	mov	x0, x19
  5c:	mov	w1, wzr
  60:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  64:	cbz	x0, ac <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xac>
  68:	ldrb	w8, [x0, #16]
  6c:	cmp	w8, #0xd
  70:	b.ne	ac <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  74:	ldr	w19, [x0, #32]
  78:	add	x0, x0, #0x18
  7c:	cmp	w19, #0x40
  80:	b.ls	38 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x38>  // b.plast
  84:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  88:	sub	w8, w19, #0x1
  8c:	b	98 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x98>
  90:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  94:	sub	w8, w20, #0x1
  98:	cmp	w0, w8
  9c:	cset	w0, eq  // eq = none
  a0:	b	144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x144>
  a4:	mov	w0, wzr
  a8:	b	144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x144>
  ac:	ldr	x8, [x19]
  b0:	cbz	x8, 178 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x178>
  b4:	ldrb	w9, [x8, #8]
  b8:	cmp	w9, #0x10
  bc:	b.ne	198 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x198>  // b.any
  c0:	ldr	w22, [x8, #32]
  c4:	cbz	w22, 1b8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x1b8>
  c8:	mov	w20, wzr
  cc:	mov	w21, wzr
  d0:	b	f4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xf4>
  d4:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  d8:	sub	w8, w23, #0x1
  dc:	cmp	w0, w8
  e0:	b.ne	134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x134>  // b.any
  e4:	mov	w21, #0x1                   	// #1
  e8:	add	w20, w20, #0x1
  ec:	cmp	w22, w20
  f0:	b.eq	13c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x13c>  // b.none
  f4:	mov	x0, x19
  f8:	mov	w1, w20
  fc:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
 100:	cbz	x0, 134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x134>
 104:	ldrb	w8, [x0, #16]
 108:	cmp	w8, #0x9
 10c:	b.eq	e8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xe8>  // b.none
 110:	cmp	w8, #0xd
 114:	b.ne	134 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x134>  // b.any
 118:	ldr	w23, [x0, #32]
 11c:	add	x0, x0, #0x18
 120:	cmp	w23, #0x40
 124:	b.hi	d4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xd4>  // b.pmore
 128:	ldr	x8, [x0]
 12c:	cmp	x8, #0x1
 130:	b.eq	e4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0xe4>  // b.none
 134:	mov	w8, wzr
 138:	b	140 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_+0x140>
 13c:	mov	w8, #0x1                   	// #1
 140:	and	w0, w21, w8
 144:	ldp	x20, x19, [sp, #48]
 148:	ldp	x22, x21, [sp, #32]
 14c:	ldr	x23, [sp, #16]
 150:	ldp	x29, x30, [sp], #64
 154:	ret
 158:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 15c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 160:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x69                  	// #105
 174:	bl	0 <__assert_fail>
 178:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 17c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 180:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 184:	add	x0, x0, #0x0
 188:	add	x1, x1, #0x0
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x69                  	// #105
 194:	bl	0 <__assert_fail>
 198:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 19c:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1a0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1a4:	add	x0, x0, #0x0
 1a8:	add	x1, x1, #0x0
 1ac:	add	x3, x3, #0x0
 1b0:	mov	w2, #0x108                 	// #264
 1b4:	bl	0 <__assert_fail>
 1b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_6is_oneEE5matchINS_8ConstantEEEbPT_>
 1c4:	add	x0, x0, #0x0
 1c8:	add	x1, x1, #0x0
 1cc:	add	x3, x3, #0x0
 1d0:	mov	w2, #0xeb                  	// #235
 1d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x35
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1d
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x4c>  // b.none
  14:	cmp	w8, #0x35
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 2c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0x2c>
  24:	ldur	x8, [x1, #-24]
  28:	cbnz	x8, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xa0>
  2c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  30:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  34:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x69                  	// #105
  48:	bl	0 <__assert_fail>
  4c:	ldrh	w8, [x1, #18]
  50:	cmp	w8, #0x1d
  54:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  58:	ldr	w8, [x1, #20]
  5c:	and	x8, x8, #0xfffffff
  60:	cbz	w8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  64:	mov	w9, #0x18                  	// #24
  68:	mneg	x9, x8, x9
  6c:	add	x9, x1, x9
  70:	ldr	x10, [x9]
  74:	cbz	x10, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  78:	ldrb	w10, [x10, #16]
  7c:	cmp	w10, #0x11
  80:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  84:	cmp	w8, #0x1
  88:	b.ls	b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>  // b.plast
  8c:	ldr	x8, [x9, #24]
  90:	cbz	x8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  94:	ldrb	w8, [x8, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a0:	mov	w0, #0x1                   	// #1
  a4:	ldp	x29, x30, [sp], #16
  a8:	ret
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x4fa                 	// #1274
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x69                  	// #105
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_11class_matchINS_5ValueEEES4_Lj29ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x1c
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_11cst_pred_tyINS0_6is_oneEEELj28ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x34
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1c
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj28ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x35
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1d
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj29ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldrb	w8, [x1, #16]
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	50 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x50>  // b.none
  20:	cmp	w8, #0x32
  24:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  28:	ldur	x8, [x1, #-48]
  2c:	cbz	x8, 120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x120>
  30:	ldr	x9, [x19]
  34:	str	x8, [x9]
  38:	ldur	x8, [x1, #-24]
  3c:	cbz	x8, 140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x140>
  40:	ldrb	w9, [x8, #16]
  44:	cmp	w9, #0xd
  48:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  4c:	b	c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xc4>
  50:	ldrh	w8, [x1, #18]
  54:	cmp	w8, #0x1a
  58:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  5c:	ldr	w8, [x1, #20]
  60:	and	x8, x8, #0xfffffff
  64:	cbz	w8, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x160>
  68:	mov	w9, #0x18                  	// #24
  6c:	mneg	x8, x8, x9
  70:	ldr	x8, [x1, x8]
  74:	cbz	x8, 1a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x1a0>
  78:	ldrb	w9, [x8, #16]
  7c:	cmp	w9, #0x11
  80:	b.cs	180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x180>  // b.hs, b.nlast
  84:	ldr	x9, [x19]
  88:	str	x8, [x9]
  8c:	ldr	w8, [x1, #20]
  90:	and	x8, x8, #0xfffffff
  94:	cmp	w8, #0x1
  98:	b.ls	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x160>  // b.plast
  9c:	mov	w9, #0x18                  	// #24
  a0:	mneg	x8, x8, x9
  a4:	add	x8, x1, x8
  a8:	ldr	x8, [x8, #24]
  ac:	cbz	x8, 1c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x1c0>
  b0:	ldrb	w9, [x8, #16]
  b4:	cmp	w9, #0x11
  b8:	b.cs	180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x180>  // b.hs, b.nlast
  bc:	cmp	w9, #0xd
  c0:	b.ne	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xe8>  // b.any
  c4:	ldr	w21, [x8, #32]
  c8:	add	x20, x8, #0x18
  cc:	cmp	w21, #0x41
  d0:	b.cc	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0x100>  // b.lo, b.ul, b.last
  d4:	mov	x0, x20
  d8:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  dc:	sub	w8, w21, w0
  e0:	cmp	w8, #0x40
  e4:	b.ls	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_+0xfc>  // b.plast
  e8:	mov	w0, wzr
  ec:	ldp	x20, x19, [sp, #32]
  f0:	ldr	x21, [sp, #16]
  f4:	ldp	x29, x30, [sp], #48
  f8:	ret
  fc:	ldr	x20, [x20]
 100:	ldr	x8, [x20]
 104:	ldr	x9, [x19, #8]
 108:	mov	w0, #0x1                   	// #1
 10c:	str	x8, [x9]
 110:	ldp	x20, x19, [sp, #32]
 114:	ldr	x21, [sp, #16]
 118:	ldp	x29, x30, [sp], #48
 11c:	ret
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x69                  	// #105
 13c:	bl	0 <__assert_fail>
 140:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 144:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 148:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 14c:	add	x0, x0, #0x0
 150:	add	x1, x1, #0x0
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x69                  	// #105
 15c:	bl	0 <__assert_fail>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x4fa                 	// #1274
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x134                 	// #308
 19c:	bl	0 <__assert_fail>
 1a0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1a4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1a8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1ac:	add	x0, x0, #0x0
 1b0:	add	x1, x1, #0x0
 1b4:	add	x3, x3, #0x0
 1b8:	mov	w2, #0x69                  	// #105
 1bc:	bl	0 <__assert_fail>
 1c0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1c4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1c8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_20bind_const_intval_tyELj26ELb0EE5matchIS3_EEbPT_>
 1cc:	add	x0, x0, #0x0
 1d0:	add	x1, x1, #0x0
 1d4:	add	x3, x3, #0x0
 1d8:	mov	w2, #0x69                  	// #105
 1dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	a0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0xa0>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x8, x29, #0x18
  44:	cmp	x19, x8
  48:	b.eq	84 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x84>  // b.none
  4c:	ldr	x1, [x19]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x1, [x29, #24]
  60:	str	x1, [x19]
  64:	cbz	x1, 88 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x88>
  68:	add	x0, x29, #0x18
  6c:	mov	x2, x19
  70:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  74:	str	xzr, [x29, #24]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	ldr	x1, [x29, #24]
  88:	cbz	x1, 78 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x78>
  8c:	add	x0, x29, #0x18
  90:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  94:	ldr	x19, [sp, #16]
  98:	ldp	x29, x30, [sp], #32
  9c:	ret
  a0:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a4:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a8:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  ac:	add	x0, x0, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x3, x3, #0x0
  b8:	mov	w2, #0x8e                  	// #142
  bc:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_14BinaryOperatorEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, cc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xcc>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x19, x4
  24:	mov	x20, x3
  28:	mov	x21, x2
  2c:	mov	w23, w1
  30:	mov	x22, x0
  34:	cmp	w8, #0x10
  38:	b.hi	4c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0x4c>  // b.pmore
  3c:	cbz	x20, cc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xcc>
  40:	ldrb	w8, [x20, #16]
  44:	cmp	w8, #0x10
  48:	b.ls	a4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xa4>  // b.plast
  4c:	mov	w0, #0x38                  	// #56
  50:	mov	w1, #0x2                   	// #2
  54:	bl	0 <_ZN4llvm4UsernwEmj>
  58:	mov	w8, #0x101                 	// #257
  5c:	add	x4, sp, #0x8
  60:	mov	w1, w23
  64:	mov	x2, x21
  68:	mov	x3, x20
  6c:	mov	x24, x0
  70:	stp	xzr, xzr, [sp, #8]
  74:	strh	w8, [sp, #24]
  78:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  7c:	mov	x0, x22
  80:	mov	x1, x24
  84:	mov	x2, x19
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  8c:	ldp	x20, x19, [sp, #80]
  90:	ldp	x22, x21, [sp, #64]
  94:	ldp	x24, x23, [sp, #48]
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x60
  a0:	ret
  a4:	mov	w0, w23
  a8:	mov	x1, x21
  ac:	mov	x2, x20
  b0:	ldp	x20, x19, [sp, #80]
  b4:	ldp	x22, x21, [sp, #64]
  b8:	ldp	x24, x23, [sp, #48]
  bc:	ldp	x29, x30, [sp, #32]
  c0:	mov	w3, wzr
  c4:	add	sp, sp, #0x60
  c8:	b	0 <_ZN4llvm12ConstantExpr10getCompareEtPNS_8ConstantES2_b>
  cc:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  d0:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  d4:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  d8:	add	x0, x0, #0x0
  dc:	add	x1, x1, #0x0
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x69                  	// #105
  e8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE:

0000000000000000 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x24, [x2]
  20:	cbz	x24, b8 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE+0xb8>
  24:	mov	x20, x0
  28:	ldr	x0, [x24]
  2c:	ldrb	w25, [x24, #8]
  30:	mov	x19, x4
  34:	mov	x21, x3
  38:	mov	x22, x2
  3c:	mov	w23, w1
  40:	bl	0 <_ZN4llvm4Type9getInt1TyERNS_11LLVMContextE>
  44:	cmp	w25, #0x10
  48:	mov	x3, x0
  4c:	b.ne	70 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE+0x70>  // b.any
  50:	ldr	x8, [x24, #32]
  54:	lsr	x9, x8, #32
  58:	cbnz	x9, d8 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE+0xd8>
  5c:	ldrb	w9, [x24, #40]
  60:	mov	x0, x3
  64:	orr	x1, x8, x9, lsl #32
  68:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
  6c:	mov	x3, x0
  70:	mov	w2, #0x35                  	// #53
  74:	mov	x0, x20
  78:	mov	x1, x3
  7c:	mov	w3, w23
  80:	mov	x4, x22
  84:	mov	x5, x21
  88:	mov	x6, x19
  8c:	mov	x7, xzr
  90:	str	xzr, [sp]
  94:	bl	0 <_ZN4llvm7CmpInstC2EPNS_4TypeENS_11Instruction8OtherOpsENS0_9PredicateEPNS_5ValueES7_RKNS_5TwineEPS3_SB_>
  98:	mov	x0, x20
  9c:	ldp	x20, x19, [sp, #80]
  a0:	ldp	x22, x21, [sp, #64]
  a4:	ldp	x24, x23, [sp, #48]
  a8:	ldr	x25, [sp, #32]
  ac:	ldp	x29, x30, [sp, #16]
  b0:	add	sp, sp, #0x60
  b4:	b	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  b8:	adrp	x0, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  bc:	adrp	x1, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  c0:	adrp	x3, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  dc:	adrp	x1, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  e0:	adrp	x3, 0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x220                 	// #544
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ICmpInst8AssertOKEv:

0000000000000000 <_ZN4llvm8ICmpInst8AssertOKEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrh	w8, [x0, #18]
   c:	and	w8, w8, #0x7fff
  10:	sub	w8, w8, #0x20
  14:	cmp	w8, #0xa
  18:	b.cs	7c <_ZN4llvm8ICmpInst8AssertOKEv+0x7c>  // b.hs, b.nlast
  1c:	ldur	x8, [x0, #-48]
  20:	ldur	x9, [x0, #-24]
  24:	ldr	x8, [x8]
  28:	ldr	x9, [x9]
  2c:	cmp	x8, x9
  30:	b.ne	9c <_ZN4llvm8ICmpInst8AssertOKEv+0x9c>  // b.any
  34:	ldrb	w9, [x8, #8]
  38:	cmp	w9, #0x10
  3c:	mov	w10, w9
  40:	b.ne	50 <_ZN4llvm8ICmpInst8AssertOKEv+0x50>  // b.any
  44:	ldr	x10, [x8, #16]
  48:	ldr	x10, [x10]
  4c:	ldrb	w10, [x10, #8]
  50:	cmp	w10, #0xb
  54:	b.eq	74 <_ZN4llvm8ICmpInst8AssertOKEv+0x74>  // b.none
  58:	cmp	w9, #0x10
  5c:	b.ne	6c <_ZN4llvm8ICmpInst8AssertOKEv+0x6c>  // b.any
  60:	ldr	x8, [x8, #16]
  64:	ldr	x8, [x8]
  68:	ldrb	w9, [x8, #8]
  6c:	cmp	w9, #0xf
  70:	b.ne	bc <_ZN4llvm8ICmpInst8AssertOKEv+0xbc>  // b.any
  74:	ldp	x29, x30, [sp], #16
  78:	ret
  7c:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  80:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  84:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  88:	add	x0, x0, #0x0
  8c:	add	x1, x1, #0x0
  90:	add	x3, x3, #0x0
  94:	mov	w2, #0x489                 	// #1161
  98:	bl	0 <__assert_fail>
  9c:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a0:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a4:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x48b                 	// #1163
  b8:	bl	0 <__assert_fail>
  bc:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c0:	adrp	x1, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c4:	adrp	x3, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x48f                 	// #1167
  d8:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x35
  24:	b.ne	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xe4>
  38:	ldur	x1, [x20, #-24]
  3c:	add	x0, x19, #0x10
  40:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  44:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xe4>
  48:	mov	w0, #0x1                   	// #1
  4c:	ldp	x20, x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0x1d
  60:	b.ne	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  94:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x108>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
  c8:	add	x0, x19, #0x10
  cc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  d0:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x108>
  d4:	mov	w0, #0x1                   	// #1
  d8:	ldp	x20, x19, [sp, #16]
  dc:	ldp	x29, x30, [sp], #32
  e0:	ret
  e4:	ldur	x1, [x20, #-24]
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  f0:	tbz	w0, #0, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
  f4:	ldur	x1, [x20, #-48]
  f8:	add	x0, x19, #0x10
  fc:	ldp	x20, x19, [sp, #16]
 100:	ldp	x29, x30, [sp], #32
 104:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 108:	ldr	w8, [x20, #20]
 10c:	and	x8, x8, #0xfffffff
 110:	cmp	w8, #0x1
 114:	b.ls	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>  // b.plast
 118:	mov	w9, #0x18                  	// #24
 11c:	mneg	x8, x8, x9
 120:	add	x8, x20, x8
 124:	ldr	x1, [x8, #24]
 128:	cbz	x1, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x138>
 12c:	ldrb	w8, [x1, #16]
 130:	cmp	w8, #0x11
 134:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
 138:	mov	x0, x19
 13c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 140:	tbz	w0, #0, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
 144:	ldr	w8, [x20, #20]
 148:	and	x8, x8, #0xfffffff
 14c:	cbz	w8, 18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>
 150:	mov	w9, #0x18                  	// #24
 154:	mneg	x8, x8, x9
 158:	ldr	x1, [x20, x8]
 15c:	cbz	x1, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x16c>
 160:	ldrb	w8, [x1, #16]
 164:	cmp	w8, #0x11
 168:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
 16c:	add	x0, x19, #0x10
 170:	ldp	x20, x19, [sp, #16]
 174:	ldp	x29, x30, [sp], #32
 178:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 17c:	mov	w0, wzr
 180:	ldp	x20, x19, [sp, #16]
 184:	ldp	x29, x30, [sp], #32
 188:	ret
 18c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 190:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x4fa                 	// #1274
 1a8:	bl	0 <__assert_fail>
 1ac:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b8:	add	x0, x0, #0x0
 1bc:	add	x1, x1, #0x0
 1c0:	add	x3, x3, #0x0
 1c4:	mov	w2, #0x134                 	// #308
 1c8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x19
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x1a
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x19
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj25ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x1a
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	74 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x74>  // b.none
  20:	cmp	w8, #0x27
  24:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>  // b.any
  28:	ldur	x8, [x20, #-48]
  2c:	cbz	x8, 184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x184>
  30:	ldrb	w9, [x8, #16]
  34:	cmp	w9, #0xd
  38:	b.ne	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x100>  // b.any
  3c:	add	x0, x8, #0x18
  40:	mov	x1, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  48:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xf0>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x69                  	// #105
  70:	bl	0 <__assert_fail>
  74:	ldrh	w8, [x20, #18]
  78:	cmp	w8, #0xf
  7c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>  // b.any
  80:	ldr	w8, [x20, #20]
  84:	and	x8, x8, #0xfffffff
  88:	cbz	w8, 1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1a4>
  8c:	mov	w9, #0x18                  	// #24
  90:	mneg	x8, x8, x9
  94:	ldr	x0, [x20, x8]
  98:	cbz	x0, 1e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1e4>
  9c:	ldrb	w8, [x0, #16]
  a0:	cmp	w8, #0x11
  a4:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1c4>  // b.hs, b.nlast
  a8:	cmp	w8, #0xd
  ac:	b.ne	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x140>  // b.any
  b0:	add	x0, x0, #0x18
  b4:	mov	x1, x19
  b8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
  bc:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>
  c0:	ldr	w8, [x20, #20]
  c4:	and	x8, x8, #0xfffffff
  c8:	cmp	w8, #0x1
  cc:	b.ls	1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1a4>  // b.plast
  d0:	mov	w9, #0x18                  	// #24
  d4:	mneg	x8, x8, x9
  d8:	add	x8, x20, x8
  dc:	ldr	x8, [x8, #24]
  e0:	cbz	x8, 204 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x204>
  e4:	ldrb	w9, [x8, #16]
  e8:	cmp	w9, #0x11
  ec:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x1c4>  // b.hs, b.nlast
  f0:	ldr	x9, [x19, #16]
  f4:	mov	w0, #0x1                   	// #1
  f8:	str	x8, [x9]
  fc:	b	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x178>
 100:	cmp	w9, #0x10
 104:	mov	w0, wzr
 108:	b.hi	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x178>  // b.pmore
 10c:	ldr	x9, [x8]
 110:	ldrb	w9, [x9, #8]
 114:	cmp	w9, #0x10
 118:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x178>  // b.any
 11c:	mov	x0, x8
 120:	mov	w1, wzr
 124:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 128:	cbz	x0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x178>
 12c:	ldrb	w9, [x0, #16]
 130:	mov	x8, x0
 134:	cmp	w9, #0xd
 138:	b.eq	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x3c>  // b.none
 13c:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>
 140:	ldr	x8, [x0]
 144:	ldrb	w8, [x8, #8]
 148:	cmp	w8, #0x10
 14c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x168>  // b.any
 150:	mov	w1, wzr
 154:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 158:	cbz	x0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0x178>
 15c:	ldrb	w8, [x0, #16]
 160:	cmp	w8, #0xd
 164:	b.eq	b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_+0xb0>  // b.none
 168:	mov	w0, wzr
 16c:	ldp	x20, x19, [sp, #16]
 170:	ldp	x29, x30, [sp], #32
 174:	ret
 178:	ldp	x20, x19, [sp, #16]
 17c:	ldp	x29, x30, [sp], #32
 180:	ret
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x69                  	// #105
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x4fa                 	// #1274
 1c0:	bl	0 <__assert_fail>
 1c4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1c8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1cc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1d0:	add	x0, x0, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x134                 	// #308
 1e0:	bl	0 <__assert_fail>
 1e4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1e8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1ec:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 1f0:	add	x0, x0, #0x0
 1f4:	add	x1, x1, #0x0
 1f8:	add	x3, x3, #0x0
 1fc:	mov	w2, #0x69                  	// #105
 200:	bl	0 <__assert_fail>
 204:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 208:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 20c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchIS4_EEbPT_>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0x69                  	// #105
 220:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	74 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x74>  // b.none
  20:	cmp	w8, #0x27
  24:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.any
  28:	ldur	x8, [x20, #-48]
  2c:	cbz	x8, 184 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x184>
  30:	ldrb	w9, [x8, #16]
  34:	cmp	w9, #0xd
  38:	b.ne	100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x100>  // b.any
  3c:	add	x0, x8, #0x18
  40:	mov	x1, x19
  44:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  48:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  4c:	ldur	x8, [x20, #-24]
  50:	cbnz	x8, f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>
  54:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  5c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  60:	add	x0, x0, #0x0
  64:	add	x1, x1, #0x0
  68:	add	x3, x3, #0x0
  6c:	mov	w2, #0x69                  	// #105
  70:	bl	0 <__assert_fail>
  74:	ldrh	w8, [x20, #18]
  78:	cmp	w8, #0xf
  7c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.any
  80:	ldr	w8, [x20, #20]
  84:	and	x8, x8, #0xfffffff
  88:	cbz	w8, 1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1a4>
  8c:	mov	w9, #0x18                  	// #24
  90:	mneg	x8, x8, x9
  94:	ldr	x0, [x20, x8]
  98:	cbz	x0, 1e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1e4>
  9c:	ldrb	w8, [x0, #16]
  a0:	cmp	w8, #0x11
  a4:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1c4>  // b.hs, b.nlast
  a8:	cmp	w8, #0xd
  ac:	b.ne	140 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x140>  // b.any
  b0:	add	x0, x0, #0x18
  b4:	mov	x1, x19
  b8:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	tbz	w0, #0, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  c0:	ldr	w8, [x20, #20]
  c4:	and	x8, x8, #0xfffffff
  c8:	cmp	w8, #0x1
  cc:	b.ls	1a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1a4>  // b.plast
  d0:	mov	w9, #0x18                  	// #24
  d4:	mneg	x8, x8, x9
  d8:	add	x8, x20, x8
  dc:	ldr	x8, [x8, #24]
  e0:	cbz	x8, 204 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x204>
  e4:	ldrb	w9, [x8, #16]
  e8:	cmp	w9, #0x11
  ec:	b.cs	1c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x1c4>  // b.hs, b.nlast
  f0:	ldr	x9, [x19, #16]
  f4:	mov	w0, #0x1                   	// #1
  f8:	str	x8, [x9]
  fc:	b	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x178>
 100:	cmp	w9, #0x10
 104:	mov	w0, wzr
 108:	b.hi	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x178>  // b.pmore
 10c:	ldr	x9, [x8]
 110:	ldrb	w9, [x9, #8]
 114:	cmp	w9, #0x10
 118:	b.ne	178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x178>  // b.any
 11c:	mov	x0, x8
 120:	mov	w1, wzr
 124:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 128:	cbz	x0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x178>
 12c:	ldrb	w9, [x0, #16]
 130:	mov	x8, x0
 134:	cmp	w9, #0xd
 138:	b.eq	3c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x3c>  // b.none
 13c:	b	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
 140:	ldr	x8, [x0]
 144:	ldrb	w8, [x8, #8]
 148:	cmp	w8, #0x10
 14c:	b.ne	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.any
 150:	mov	w1, wzr
 154:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 158:	cbz	x0, 178 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0x178>
 15c:	ldrb	w8, [x0, #16]
 160:	cmp	w8, #0xd
 164:	b.eq	b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_+0xb0>  // b.none
 168:	mov	w0, wzr
 16c:	ldp	x20, x19, [sp, #16]
 170:	ldp	x29, x30, [sp], #32
 174:	ret
 178:	ldp	x20, x19, [sp, #16]
 17c:	ldp	x29, x30, [sp], #32
 180:	ret
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x69                  	// #105
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x4fa                 	// #1274
 1c0:	bl	0 <__assert_fail>
 1c4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1c8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1cc:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1d0:	add	x0, x0, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x134                 	// #308
 1e0:	bl	0 <__assert_fail>
 1e4:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1e8:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1ec:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 1f0:	add	x0, x0, #0x0
 1f4:	add	x1, x1, #0x0
 1f8:	add	x3, x3, #0x0
 1fc:	mov	w2, #0x69                  	// #105
 200:	bl	0 <__assert_fail>
 204:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 208:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 20c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_15specific_intvalENS0_7bind_tyINS_5ValueEEELj15ELb0EE5matchINS_8ConstantEEEbPT_>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0x69                  	// #105
 220:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5APInt11isSameValueERKS0_S2_:

0000000000000000 <_ZN4llvm5APInt11isSameValueERKS0_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x1
  14:	ldr	w1, [x0, #8]
  18:	ldr	w9, [x19, #8]
  1c:	mov	x20, x0
  20:	cmp	w1, w9
  24:	b.ne	38 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x38>  // b.any
  28:	cmp	w1, #0x40
  2c:	b.hi	6c <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x6c>  // b.pmore
  30:	ldr	x8, [x20]
  34:	b	ac <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xac>
  38:	mov	x8, sp
  3c:	b.ls	84 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x84>  // b.plast
  40:	mov	x0, x19
  44:	bl	0 <_ZNK4llvm5APInt4zextEj>
  48:	ldr	w8, [x20, #8]
  4c:	ldr	w9, [sp, #8]
  50:	cmp	w8, w9
  54:	b.ne	10c <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x10c>  // b.any
  58:	cmp	w8, #0x40
  5c:	b.hi	bc <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xbc>  // b.pmore
  60:	ldr	x8, [x20]
  64:	ldr	x9, [sp]
  68:	b	b0 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xb0>
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x30
  80:	b	0 <_ZNK4llvm5APInt13EqualSlowCaseERKS0_>
  84:	mov	x0, x20
  88:	mov	w1, w9
  8c:	bl	0 <_ZNK4llvm5APInt4zextEj>
  90:	ldr	w8, [sp, #8]
  94:	ldr	w9, [x19, #8]
  98:	cmp	w8, w9
  9c:	b.ne	10c <_ZN4llvm5APInt11isSameValueERKS0_S2_+0x10c>  // b.any
  a0:	cmp	w8, #0x40
  a4:	b.hi	d8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xd8>  // b.pmore
  a8:	ldr	x8, [sp]
  ac:	ldr	x9, [x19]
  b0:	cmp	x8, x9
  b4:	cset	w19, eq  // eq = none
  b8:	b	f8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xf8>
  bc:	mov	x1, sp
  c0:	mov	x0, x20
  c4:	bl	0 <_ZNK4llvm5APInt13EqualSlowCaseERKS0_>
  c8:	ldr	x8, [sp]
  cc:	mov	w19, w0
  d0:	cbnz	x8, f0 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xf0>
  d4:	b	f8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xf8>
  d8:	mov	x0, sp
  dc:	mov	x1, x19
  e0:	bl	0 <_ZNK4llvm5APInt13EqualSlowCaseERKS0_>
  e4:	ldr	x8, [sp]
  e8:	mov	w19, w0
  ec:	cbz	x8, f8 <_ZN4llvm5APInt11isSameValueERKS0_S2_+0xf8>
  f0:	mov	x0, x8
  f4:	bl	0 <_ZdaPv>
  f8:	and	w0, w19, #0x1
  fc:	ldp	x20, x19, [sp, #32]
 100:	ldp	x29, x30, [sp, #16]
 104:	add	sp, sp, #0x30
 108:	ret
 10c:	adrp	x0, 0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
 110:	adrp	x1, 0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
 114:	adrp	x3, 0 <_ZN4llvm5APInt11isSameValueERKS0_S2_>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x47f                 	// #1151
 128:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x35
  24:	b.ne	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xe4>
  38:	ldur	x1, [x20, #-24]
  3c:	add	x0, x19, #0x10
  40:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  44:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xe4>
  48:	mov	w0, #0x1                   	// #1
  4c:	ldp	x20, x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0x1d
  60:	b.ne	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  94:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x108>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
  c8:	add	x0, x19, #0x10
  cc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  d0:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x108>
  d4:	mov	w0, #0x1                   	// #1
  d8:	ldp	x20, x19, [sp, #16]
  dc:	ldp	x29, x30, [sp], #32
  e0:	ret
  e4:	ldur	x1, [x20, #-24]
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
  f0:	tbz	w0, #0, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
  f4:	ldur	x1, [x20, #-48]
  f8:	add	x0, x19, #0x10
  fc:	ldp	x20, x19, [sp, #16]
 100:	ldp	x29, x30, [sp], #32
 104:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 108:	ldr	w8, [x20, #20]
 10c:	and	x8, x8, #0xfffffff
 110:	cmp	w8, #0x1
 114:	b.ls	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>  // b.plast
 118:	mov	w9, #0x18                  	// #24
 11c:	mneg	x8, x8, x9
 120:	add	x8, x20, x8
 124:	ldr	x1, [x8, #24]
 128:	cbz	x1, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x138>
 12c:	ldrb	w8, [x1, #16]
 130:	cmp	w8, #0x11
 134:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
 138:	mov	x0, x19
 13c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 140:	tbz	w0, #0, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x17c>
 144:	ldr	w8, [x20, #20]
 148:	and	x8, x8, #0xfffffff
 14c:	cbz	w8, 18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x18c>
 150:	mov	w9, #0x18                  	// #24
 154:	mneg	x8, x8, x9
 158:	ldr	x1, [x20, x8]
 15c:	cbz	x1, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x16c>
 160:	ldrb	w8, [x1, #16]
 164:	cmp	w8, #0x11
 168:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
 16c:	add	x0, x19, #0x10
 170:	ldp	x20, x19, [sp, #16]
 174:	ldp	x29, x30, [sp], #32
 178:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 17c:	mov	w0, wzr
 180:	ldp	x20, x19, [sp, #16]
 184:	ldp	x29, x30, [sp], #32
 188:	ret
 18c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 190:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x4fa                 	// #1274
 1a8:	bl	0 <__assert_fail>
 1ac:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EEENS1_IS4_NS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EEELj29ELb1EE5matchIS3_EEbPT_>
 1b8:	add	x0, x0, #0x0
 1bc:	add	x1, x1, #0x0
 1c0:	add	x3, x3, #0x0
 1c4:	mov	w2, #0x134                 	// #308
 1c8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x19
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchIS3_EEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x32
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0x1a
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj26ELb0EE5matchINS_8ConstantEEEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	38 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x38>  // b.none
  14:	cmp	w8, #0x31
  18:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, b8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xb8>
  24:	ldr	x9, [x0], #8
  28:	str	x8, [x9]
  2c:	ldur	x1, [x1, #-24]
  30:	ldp	x29, x30, [sp], #16
  34:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  38:	ldrh	w8, [x1, #18]
  3c:	cmp	w8, #0x19
  40:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  44:	ldr	w8, [x1, #20]
  48:	and	x8, x8, #0xfffffff
  4c:	cbz	w8, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>
  50:	mov	w9, #0x18                  	// #24
  54:	mneg	x8, x8, x9
  58:	ldr	x8, [x1, x8]
  5c:	cbz	x8, 118 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0x118>
  60:	ldrb	w9, [x8, #16]
  64:	cmp	w9, #0x11
  68:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  6c:	ldr	x9, [x0], #8
  70:	str	x8, [x9]
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cmp	w8, #0x1
  80:	b.ls	d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xd8>  // b.plast
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	add	x8, x1, x8
  90:	ldr	x1, [x8, #24]
  94:	cbz	x1, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xa4>
  98:	ldrb	w8, [x1, #16]
  9c:	cmp	w8, #0x11
  a0:	b.cs	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.hs, b.nlast
  a4:	ldp	x29, x30, [sp], #16
  a8:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  ac:	mov	w0, wzr
  b0:	ldp	x29, x30, [sp], #16
  b4:	ret
  b8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  bc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  c0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x69                  	// #105
  d4:	bl	0 <__assert_fail>
  d8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  dc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x4fa                 	// #1274
  f4:	bl	0 <__assert_fail>
  f8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
  fc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 100:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x134                 	// #308
 114:	bl	0 <__assert_fail>
 118:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 11c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS1_INS0_15specific_intvalES4_Lj15ELb0EEELj25ELb0EE5matchINS_8ConstantEEEbPT_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x69                  	// #105
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, f0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xf0>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x20, x1
  1c:	cmp	w8, #0x1a
  20:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  24:	ldr	w8, [x20, #20]
  28:	and	w8, w8, #0xfffffff
  2c:	cmp	w8, #0x3
  30:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  34:	ldur	x21, [x20, #-72]
  38:	cbz	x21, 110 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x110>
  3c:	ldrb	w8, [x21, #16]
  40:	cmp	w8, #0x4d
  44:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  48:	ldur	x8, [x21, #-48]
  4c:	ldr	x9, [x0, #8]
  50:	mov	x19, x0
  54:	cmp	x9, x8
  58:	b.ne	9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>  // b.any
  5c:	ldur	x1, [x21, #-24]
  60:	add	x0, x19, #0x10
  64:	bl	0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  68:	tbz	w0, #0, 9c <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x9c>
  6c:	ldrh	w8, [x21, #18]
  70:	ldr	x9, [x19]
  74:	and	w8, w8, #0x7fff
  78:	str	w8, [x9]
  7c:	ldur	x8, [x20, #-24]
  80:	cbz	x8, 130 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x130>
  84:	ldrb	w9, [x8, #16]
  88:	cmp	w9, #0x12
  8c:	b.ne	150 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x150>  // b.any
  90:	ldr	x9, [x19, #24]
  94:	cmp	x9, x8
  98:	b.eq	b0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0xb0>  // b.none
  9c:	mov	w0, wzr
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldr	x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret
  b0:	ldr	w8, [x20, #20]
  b4:	and	w8, w8, #0xfffffff
  b8:	cmp	w8, #0x3
  bc:	b.ne	170 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x170>  // b.any
  c0:	ldur	x8, [x20, #-48]
  c4:	cbz	x8, 130 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x130>
  c8:	ldrb	w9, [x8, #16]
  cc:	cmp	w9, #0x12
  d0:	b.ne	150 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_+0x150>  // b.any
  d4:	ldr	x9, [x19, #32]
  d8:	cmp	x9, x8
  dc:	cset	w0, eq  // eq = none
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldr	x21, [sp, #16]
  e8:	ldp	x29, x30, [sp], #48
  ec:	ret
  f0:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  f4:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  f8:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
  fc:	add	x0, x0, #0x0
 100:	add	x1, x1, #0x0
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x69                  	// #105
 10c:	bl	0 <__assert_fail>
 110:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 114:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 118:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 11c:	add	x0, x0, #0x0
 120:	add	x1, x1, #0x0
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x69                  	// #105
 12c:	bl	0 <__assert_fail>
 130:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 134:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 138:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x69                  	// #105
 14c:	bl	0 <__assert_fail>
 150:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 154:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 158:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 15c:	add	x0, x0, #0x0
 160:	add	x1, x1, #0x0
 164:	add	x3, x3, #0x0
 168:	mov	w2, #0x134                 	// #308
 16c:	bl	0 <__assert_fail>
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch9brc_matchINS0_14CmpClass_matchINS0_14specificval_tyENS0_11cst_pred_tyINS0_11is_zero_intEEENS_8ICmpInstENS_7CmpInst9PredicateELb0EEENS0_14specific_bbvalESB_E5matchINS_11InstructionEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0xc03                 	// #3075
 18c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 144 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x144>
  14:	ldrb	w8, [x1, #16]
  18:	mov	x19, x1
  1c:	cmp	w8, #0xd
  20:	b.ne	44 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x44>  // b.any
  24:	ldr	w20, [x19, #32]
  28:	add	x0, x19, #0x18
  2c:	cmp	w20, #0x40
  30:	b.hi	64 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x64>  // b.pmore
  34:	ldr	x8, [x0]
  38:	cmp	x8, #0x0
  3c:	cset	w22, eq  // eq = none
  40:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>
  44:	ldr	x9, [x19]
  48:	ldrb	w9, [x9, #8]
  4c:	cmp	w9, #0x10
  50:	b.ne	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
  54:	cmp	w8, #0x10
  58:	b.ls	84 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x84>  // b.plast
  5c:	mov	w22, wzr
  60:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>
  64:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  68:	cmp	w0, w20
  6c:	cset	w22, eq  // eq = none
  70:	and	w0, w22, #0x1
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x22, x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	mov	x0, x19
  88:	mov	w1, wzr
  8c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  90:	cbz	x0, c0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xc0>
  94:	ldrb	w8, [x0, #16]
  98:	cmp	w8, #0xd
  9c:	b.ne	c0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xc0>  // b.any
  a0:	ldr	w19, [x0, #32]
  a4:	add	x0, x0, #0x18
  a8:	cmp	w19, #0x40
  ac:	b.ls	34 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x34>  // b.plast
  b0:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  b4:	cmp	w0, w19
  b8:	cset	w22, eq  // eq = none
  bc:	b	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>
  c0:	ldr	x8, [x19]
  c4:	cbz	x8, 164 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x164>
  c8:	ldrb	w9, [x8, #8]
  cc:	cmp	w9, #0x10
  d0:	b.ne	184 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x184>  // b.any
  d4:	ldr	w21, [x8, #32]
  d8:	cbz	w21, 1a4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x1a4>
  dc:	mov	w20, wzr
  e0:	mov	w22, wzr
  e4:	b	104 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x104>
  e8:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  ec:	cmp	w0, w22
  f0:	b.ne	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
  f4:	mov	w22, #0x1                   	// #1
  f8:	add	w20, w20, #0x1
  fc:	cmp	w21, w20
 100:	b.eq	70 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x70>  // b.none
 104:	mov	x0, x19
 108:	mov	w1, w20
 10c:	bl	0 <_ZNK4llvm8Constant19getAggregateElementEj>
 110:	cbz	x0, 5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>
 114:	ldrb	w8, [x0, #16]
 118:	cmp	w8, #0x9
 11c:	b.eq	f8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xf8>  // b.none
 120:	cmp	w8, #0xd
 124:	b.ne	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>  // b.any
 128:	ldr	w22, [x0, #32]
 12c:	add	x0, x0, #0x18
 130:	cmp	w22, #0x40
 134:	b.hi	e8 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xe8>  // b.pmore
 138:	ldr	x8, [x0]
 13c:	cbz	x8, f4 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0xf4>
 140:	b	5c <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_+0x5c>
 144:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 148:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 14c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x69                  	// #105
 160:	bl	0 <__assert_fail>
 164:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 168:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 16c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 170:	add	x0, x0, #0x0
 174:	add	x1, x1, #0x0
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x69                  	// #105
 180:	bl	0 <__assert_fail>
 184:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 188:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 18c:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 190:	add	x0, x0, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x108                 	// #264
 1a0:	bl	0 <__assert_fail>
 1a4:	adrp	x0, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1a8:	adrp	x1, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1ac:	adrp	x3, 0 <_ZN4llvm12PatternMatch11cst_pred_tyINS0_11is_zero_intEE5matchINS_5ValueEEEbPT_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0xeb                  	// #235
 1c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	add	x8, x1, #0x28
  10:	cmp	x8, x2
  14:	stp	x1, x2, [x0, #8]
  18:	b.eq	84 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x84>  // b.none
  1c:	ldrb	w8, [x2]
  20:	tbnz	w8, #2, ac <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0xac>
  24:	sub	x8, x2, #0x18
  28:	cmp	x2, #0x0
  2c:	csel	x8, xzr, x8, eq  // eq = none
  30:	ldr	x1, [x8, #48]
  34:	mov	x19, x0
  38:	str	x1, [x29, #24]
  3c:	cbz	x1, 4c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x4c>
  40:	add	x0, x29, #0x18
  44:	mov	w2, #0x2                   	// #2
  48:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  4c:	add	x8, x29, #0x18
  50:	cmp	x19, x8
  54:	b.eq	90 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x90>  // b.none
  58:	ldr	x1, [x19]
  5c:	cbz	x1, 68 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x68>
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  68:	ldr	x1, [x29, #24]
  6c:	str	x1, [x19]
  70:	cbz	x1, 94 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x94>
  74:	add	x0, x29, #0x18
  78:	mov	x2, x19
  7c:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  80:	str	xzr, [x29, #24]
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	ldr	x1, [x29, #24]
  94:	cbz	x1, 84 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x84>
  98:	add	x0, x29, #0x18
  9c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	ret
  ac:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  b0:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  b4:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  b8:	add	x0, x0, #0x0
  bc:	add	x1, x1, #0x0
  c0:	add	x3, x3, #0x0
  c4:	mov	w2, #0x8b                  	// #139
  c8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x5
  1c:	mov	x8, x4
  20:	ldp	x4, x5, [x0, #48]
  24:	mov	x21, x6
  28:	mov	x20, x0
  2c:	mov	w9, #0x101                 	// #257
  30:	add	x6, sp, #0x8
  34:	mov	x0, x1
  38:	mov	x1, x2
  3c:	mov	x2, x3
  40:	mov	x3, x8
  44:	mov	x7, xzr
  48:	stp	xzr, xzr, [sp, #8]
  4c:	strh	w9, [sp, #24]
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  54:	ldrb	w8, [x20, #44]
  58:	mov	x22, x0
  5c:	cbz	w8, 84 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x84>
  60:	add	x0, x22, #0x38
  64:	mov	w1, #0xffffffff            	// #-1
  68:	mov	w2, #0x39                  	// #57
  6c:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  70:	tbnz	w0, #0, 84 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x84>
  74:	mov	w1, #0x39                  	// #57
  78:	mov	x0, x22
  7c:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>
  80:	tbz	w0, #0, a4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xa4>
  84:	cbz	x22, 1c0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x1c0>
  88:	ldrb	w9, [x22, #16]
  8c:	subs	w8, w9, #0x18
  90:	b.cs	d8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xd8>  // b.hs, b.nlast
  94:	cmp	w9, #0x5
  98:	b.ne	128 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x128>  // b.any
  9c:	ldrh	w8, [x22, #18]
  a0:	b	d8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xd8>
  a4:	ldr	x8, [x22, #56]
  a8:	mov	x0, x22
  ac:	str	x8, [sp, #8]
  b0:	bl	0 <_ZNK4llvm5Value10getContextEv>
  b4:	mov	x1, x0
  b8:	add	x0, sp, #0x8
  bc:	mov	w2, #0xffffffff            	// #-1
  c0:	mov	w3, #0x39                  	// #57
  c4:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
  c8:	str	x0, [x22, #56]
  cc:	ldrb	w9, [x22, #16]
  d0:	subs	w8, w9, #0x18
  d4:	b.cc	94 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x94>  // b.lo, b.ul, b.last
  d8:	cmp	w8, #0x39
  dc:	b.hi	128 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x128>  // b.pmore
  e0:	mov	x10, #0x5000                	// #20480
  e4:	mov	w9, #0x1                   	// #1
  e8:	movk	x10, #0x125, lsl #16
  ec:	lsl	x9, x9, x8
  f0:	movk	x10, #0x40, lsl #48
  f4:	tst	x9, x10
  f8:	b.eq	150 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x150>  // b.none
  fc:	ldr	w23, [x20, #40]
 100:	cbnz	x21, 10c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x10c>
 104:	ldr	x21, [x20, #32]
 108:	cbz	x21, 11c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x11c>
 10c:	mov	w1, #0x3                   	// #3
 110:	mov	x0, x22
 114:	mov	x2, x21
 118:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
 11c:	mov	x0, x22
 120:	mov	x1, x23
 124:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
 128:	mov	x0, x20
 12c:	mov	x1, x22
 130:	mov	x2, x19
 134:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 138:	ldp	x20, x19, [sp, #80]
 13c:	ldp	x22, x21, [sp, #64]
 140:	ldr	x23, [sp, #48]
 144:	ldp	x29, x30, [sp, #32]
 148:	add	sp, sp, #0x60
 14c:	ret
 150:	mov	w9, #0x1                   	// #1
 154:	lsl	x8, x9, x8
 158:	tst	x8, #0x380000000000000
 15c:	b.eq	128 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x128>  // b.none
 160:	ldr	x8, [x22]
 164:	cbz	x8, 17c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x17c>
 168:	ldrb	w9, [x8, #8]
 16c:	cmp	w9, #0xe
 170:	b.ne	19c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x19c>  // b.any
 174:	ldr	x8, [x8, #24]
 178:	cbnz	x8, 168 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x168>
 17c:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 180:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 184:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 188:	add	x0, x0, #0x0
 18c:	add	x1, x1, #0x0
 190:	add	x3, x3, #0x0
 194:	mov	w2, #0x69                  	// #105
 198:	bl	0 <__assert_fail>
 19c:	cmp	w9, #0x10
 1a0:	b.ne	1b0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x1b0>  // b.any
 1a4:	ldr	x8, [x8, #16]
 1a8:	ldr	x8, [x8]
 1ac:	ldrb	w9, [x8, #8]
 1b0:	sub	w8, w9, #0x1
 1b4:	cmp	w8, #0x5
 1b8:	b.ls	fc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xfc>  // b.plast
 1bc:	b	128 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0x128>
 1c0:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 1c4:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 1c8:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
 1cc:	add	x0, x0, #0x0
 1d0:	add	x1, x1, #0x0
 1d4:	add	x3, x3, #0x0
 1d8:	mov	w2, #0x69                  	// #105
 1dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	mov	w8, #0x38                  	// #56
  24:	mov	x26, x7
  28:	mov	x20, x5
  2c:	mov	x21, x4
  30:	mov	x22, x3
  34:	mov	x23, x2
  38:	mov	x24, x1
  3c:	mov	x25, x0
  40:	madd	x28, x5, x8, x4
  44:	str	x6, [sp, #8]
  48:	cbz	x5, 6c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x6c>
  4c:	mov	w8, #0x38                  	// #56
  50:	mul	x8, x20, x8
  54:	sub	x8, x8, #0x38
  58:	cmp	x8, #0x70
  5c:	b.cs	74 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x74>  // b.hs, b.nlast
  60:	mov	w9, wzr
  64:	mov	x8, x21
  68:	b	e4 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xe4>
  6c:	mov	w9, wzr
  70:	b	100 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x100>
  74:	mov	x11, #0x2493                	// #9363
  78:	movk	x11, #0x9249, lsl #16
  7c:	movk	x11, #0x4924, lsl #32
  80:	lsr	x8, x8, #3
  84:	movk	x11, #0x2492, lsl #48
  88:	umulh	x8, x8, x11
  8c:	add	x11, x8, #0x1
  90:	mov	w13, #0x38                  	// #56
  94:	and	x12, x11, #0xffffffffffffffe
  98:	mov	w9, wzr
  9c:	mov	w10, wzr
  a0:	madd	x8, x12, x13, x21
  a4:	add	x13, x21, #0x60
  a8:	mov	x14, x12
  ac:	ldp	x18, x15, [x13, #-8]
  b0:	ldp	x17, x16, [x13, #-64]
  b4:	subs	x14, x14, #0x2
  b8:	add	x13, x13, #0x70
  bc:	sub	x15, x15, x18
  c0:	sub	x16, x16, x17
  c4:	lsr	x16, x16, #3
  c8:	lsr	x15, x15, #3
  cc:	add	w9, w9, w16
  d0:	add	w10, w10, w15
  d4:	b.ne	ac <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xac>  // b.any
  d8:	cmp	x11, x12
  dc:	add	w9, w10, w9
  e0:	b.eq	100 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x100>  // b.none
  e4:	ldp	x11, x10, [x8, #32]
  e8:	add	x8, x8, #0x38
  ec:	cmp	x28, x8
  f0:	sub	x10, x10, x11
  f4:	lsr	x10, x10, #3
  f8:	add	w9, w9, w10
  fc:	b.ne	e4 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0xe4>  // b.any
 100:	add	w19, w22, #0x1
 104:	add	w1, w9, w19
 108:	lsl	w2, w20, #4
 10c:	mov	w0, #0x48                  	// #72
 110:	bl	0 <_ZN4llvm4UsernwEmjj>
 114:	ldr	x8, [x25, #16]
 118:	mov	x27, x0
 11c:	ldr	x1, [x8]
 120:	cbz	x20, 144 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x144>
 124:	mov	w8, #0x38                  	// #56
 128:	mul	x8, x20, x8
 12c:	sub	x8, x8, #0x38
 130:	cmp	x8, #0x70
 134:	b.cs	150 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x150>  // b.hs, b.nlast
 138:	mov	w9, wzr
 13c:	mov	x8, x21
 140:	b	1c0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x1c0>
 144:	mov	w10, wzr
 148:	mov	x8, x22
 14c:	b	28c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x28c>
 150:	mov	x11, #0x2493                	// #9363
 154:	movk	x11, #0x9249, lsl #16
 158:	movk	x11, #0x4924, lsl #32
 15c:	lsr	x8, x8, #3
 160:	movk	x11, #0x2492, lsl #48
 164:	umulh	x8, x8, x11
 168:	add	x11, x8, #0x1
 16c:	mov	w13, #0x38                  	// #56
 170:	and	x12, x11, #0xffffffffffffffe
 174:	mov	w9, wzr
 178:	mov	w10, wzr
 17c:	madd	x8, x12, x13, x21
 180:	add	x13, x21, #0x60
 184:	mov	x14, x12
 188:	ldp	x18, x15, [x13, #-8]
 18c:	ldp	x17, x16, [x13, #-64]
 190:	subs	x14, x14, #0x2
 194:	add	x13, x13, #0x70
 198:	sub	x15, x15, x18
 19c:	sub	x16, x16, x17
 1a0:	lsr	x16, x16, #3
 1a4:	lsr	x15, x15, #3
 1a8:	add	w9, w9, w16
 1ac:	add	w10, w10, w15
 1b0:	b.ne	188 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x188>  // b.any
 1b4:	cmp	x11, x12
 1b8:	add	w9, w10, w9
 1bc:	b.eq	1dc <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x1dc>  // b.none
 1c0:	ldp	x11, x10, [x8, #32]
 1c4:	add	x8, x8, #0x38
 1c8:	cmp	x28, x8
 1cc:	sub	x10, x10, x11
 1d0:	lsr	x10, x10, #3
 1d4:	add	w9, w9, w10
 1d8:	b.ne	1c0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x1c0>  // b.any
 1dc:	mov	w8, #0x38                  	// #56
 1e0:	mul	x8, x20, x8
 1e4:	sub	x12, x8, #0x38
 1e8:	cmp	x12, #0x70
 1ec:	mov	w8, w9
 1f0:	mov	w10, wzr
 1f4:	b.cs	200 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x200>  // b.hs, b.nlast
 1f8:	mov	x9, x21
 1fc:	b	26c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x26c>
 200:	lsr	x9, x12, #3
 204:	mov	x12, #0x2493                	// #9363
 208:	movk	x12, #0x9249, lsl #16
 20c:	movk	x12, #0x4924, lsl #32
 210:	movk	x12, #0x2492, lsl #48
 214:	umulh	x9, x9, x12
 218:	add	x12, x9, #0x1
 21c:	mov	w14, #0x38                  	// #56
 220:	and	x13, x12, #0xffffffffffffffe
 224:	mov	w11, wzr
 228:	madd	x9, x13, x14, x21
 22c:	add	x14, x21, #0x60
 230:	mov	x15, x13
 234:	ldp	x0, x16, [x14, #-8]
 238:	ldp	x18, x17, [x14, #-64]
 23c:	subs	x15, x15, #0x2
 240:	add	x14, x14, #0x70
 244:	sub	x16, x16, x0
 248:	sub	x17, x17, x18
 24c:	lsr	x17, x17, #3
 250:	lsr	x16, x16, #3
 254:	add	w10, w10, w17
 258:	add	w11, w11, w16
 25c:	b.ne	234 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x234>  // b.any
 260:	cmp	x12, x13
 264:	add	w10, w11, w10
 268:	b.eq	288 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x288>  // b.none
 26c:	ldp	x12, x11, [x9, #32]
 270:	add	x9, x9, #0x38
 274:	cmp	x28, x9
 278:	sub	x11, x11, x12
 27c:	lsr	x11, x11, #3
 280:	add	w10, w10, w11
 284:	b.ne	26c <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE+0x26c>  // b.any
 288:	add	x8, x22, x8
 28c:	mvn	x8, x8
 290:	mov	w9, #0x18                  	// #24
 294:	madd	x3, x8, x9, x27
 298:	add	w4, w10, w19
 29c:	mov	w2, #0x38                  	// #56
 2a0:	mov	x0, x27
 2a4:	mov	x5, x26
 2a8:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
 2ac:	ldr	x7, [sp, #8]
 2b0:	mov	x0, x27
 2b4:	mov	x1, x25
 2b8:	mov	x2, x24
 2bc:	mov	x3, x23
 2c0:	mov	x4, x22
 2c4:	mov	x5, x21
 2c8:	mov	x6, x20
 2cc:	str	xzr, [x27, #56]
 2d0:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
 2d4:	mov	x0, x27
 2d8:	ldp	x20, x19, [sp, #96]
 2dc:	ldp	x22, x21, [sp, #80]
 2e0:	ldp	x24, x23, [sp, #64]
 2e4:	ldp	x26, x25, [sp, #48]
 2e8:	ldp	x28, x27, [sp, #32]
 2ec:	ldp	x29, x30, [sp, #16]
 2f0:	add	sp, sp, #0x70
 2f4:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x29
  20:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x168>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x188>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xfc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x11
  70:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x1a8>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x8, [x1, x8]
  8c:	cbz	x8, 1e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x1e8>
  90:	ldrb	w9, [x8, #16]
  94:	cmp	w9, #0x11
  98:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x1c8>  // b.hs, b.nlast
  9c:	ldr	x9, [x19]
  a0:	str	x8, [x9]
  a4:	ldr	w8, [x1, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	b.ls	1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x1a8>  // b.plast
  b4:	mov	w9, #0x18                  	// #24
  b8:	mneg	x8, x8, x9
  bc:	add	x8, x1, x8
  c0:	ldr	x0, [x8, #24]
  c4:	cbz	x0, 208 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x208>
  c8:	ldrb	w8, [x0, #16]
  cc:	cmp	w8, #0x11
  d0:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x1c8>  // b.hs, b.nlast
  d4:	cmp	w8, #0xd
  d8:	b.ne	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x130>  // b.any
  dc:	add	x0, x0, #0x18
  e0:	add	x1, x19, #0x8
  e4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
  e8:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>
  ec:	mov	w0, #0x1                   	// #1
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret
  fc:	cmp	w8, #0x10
 100:	b.hi	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>  // b.pmore
 104:	ldr	x8, [x0]
 108:	ldrb	w8, [x8, #8]
 10c:	cmp	w8, #0x10
 110:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
 114:	mov	w1, wzr
 118:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 11c:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>
 120:	ldrb	w8, [x0, #16]
 124:	cmp	w8, #0xd
 128:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x48>  // b.none
 12c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>
 130:	ldr	x8, [x0]
 134:	ldrb	w8, [x8, #8]
 138:	cmp	w8, #0x10
 13c:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
 140:	mov	w1, wzr
 144:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 148:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0x158>
 14c:	ldrb	w8, [x0, #16]
 150:	cmp	w8, #0xd
 154:	b.eq	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_+0xdc>  // b.none
 158:	mov	w0, wzr
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x69                  	// #105
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x4fa                 	// #1274
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x134                 	// #308
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x69                  	// #105
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 20c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 210:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj17ELb0EE5matchIS3_EEbPT_>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x69                  	// #105
 224:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x1b0>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  4c:	add	x0, x0, #0x18
  50:	add	x1, x19, #0x20
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  58:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  5c:	mov	w0, #0x1                   	// #1
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0x1c
  74:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x170>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x190>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  a8:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x170>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x0, [x8, #24]
  cc:	cbz	x0, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x1d0>
  d0:	ldrb	w8, [x0, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x190>  // b.hs, b.nlast
  dc:	cmp	w8, #0xd
  e0:	b.ne	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x138>  // b.any
  e4:	add	x0, x0, #0x18
  e8:	add	x1, x19, #0x20
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  f0:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  f4:	mov	w0, #0x1                   	// #1
  f8:	ldp	x20, x19, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret
 104:	cmp	w8, #0x10
 108:	b.hi	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.pmore
 10c:	ldr	x8, [x0]
 110:	ldrb	w8, [x8, #8]
 114:	cmp	w8, #0x10
 118:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
 11c:	mov	w1, wzr
 120:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 124:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
 128:	ldrb	w8, [x0, #16]
 12c:	cmp	w8, #0xd
 130:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
 134:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
 138:	ldr	x8, [x0]
 13c:	ldrb	w8, [x8, #8]
 140:	cmp	w8, #0x10
 144:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
 148:	mov	w1, wzr
 14c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 150:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
 154:	ldrb	w8, [x0, #16]
 158:	cmp	w8, #0xd
 15c:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>  // b.none
 160:	mov	w0, wzr
 164:	ldp	x20, x19, [sp, #16]
 168:	ldp	x29, x30, [sp], #32
 16c:	ret
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x4fa                 	// #1274
 18c:	bl	0 <__assert_fail>
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x134                 	// #308
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x69                  	// #105
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x69                  	// #105
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x68>  // b.none
  20:	cmp	w8, #0x25
  24:	b.ne	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  34:	ldur	x1, [x20, #-24]
  38:	tbz	w0, #0, 4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x4c>
  3c:	ldr	x8, [x19, #24]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x1
  48:	b.eq	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xe8>  // b.none
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>
  58:	ldr	x8, [x19, #24]
  5c:	ldur	x9, [x20, #-48]
  60:	ldr	x8, [x8]
  64:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x158>
  68:	ldrh	w8, [x20, #18]
  6c:	cmp	w8, #0xd
  70:	b.ne	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>  // b.any
  74:	ldr	w8, [x20, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x17c>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x1, [x20, x8]
  8c:	cbz	x1, 9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x9c>
  90:	ldrb	w8, [x1, #16]
  94:	cmp	w8, #0x11
  98:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x19c>  // b.hs, b.nlast
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
  a4:	ldr	w8, [x20, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	tbz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xf8>
  b4:	b.ls	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x17c>  // b.plast
  b8:	mov	w9, #0x18                  	// #24
  bc:	mneg	x9, x8, x9
  c0:	add	x9, x20, x9
  c4:	ldr	x9, [x9, #24]
  c8:	cbz	x9, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xd8>
  cc:	ldrb	w10, [x9, #16]
  d0:	cmp	w10, #0x11
  d4:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x19c>  // b.hs, b.nlast
  d8:	ldr	x10, [x19, #24]
  dc:	ldr	x10, [x10]
  e0:	cmp	x9, x10
  e4:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0xfc>  // b.any
  e8:	mov	w0, #0x1                   	// #1
  ec:	ldp	x20, x19, [sp, #16]
  f0:	ldp	x29, x30, [sp], #32
  f4:	ret
  f8:	b.ls	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x17c>  // b.plast
  fc:	mov	w9, #0x18                  	// #24
 100:	mneg	x8, x8, x9
 104:	add	x8, x20, x8
 108:	ldr	x1, [x8, #24]
 10c:	cbz	x1, 11c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x11c>
 110:	ldrb	w8, [x1, #16]
 114:	cmp	w8, #0x11
 118:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x19c>  // b.hs, b.nlast
 11c:	mov	x0, x19
 120:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 124:	tbz	w0, #0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x16c>
 128:	ldr	w8, [x20, #20]
 12c:	and	x8, x8, #0xfffffff
 130:	cbz	w8, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x17c>
 134:	mov	w9, #0x18                  	// #24
 138:	mneg	x8, x8, x9
 13c:	ldr	x8, [x20, x8]
 140:	cbz	x8, 150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x150>
 144:	ldrb	w9, [x8, #16]
 148:	cmp	w9, #0x11
 14c:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_+0x19c>  // b.hs, b.nlast
 150:	ldr	x9, [x19, #24]
 154:	ldr	x9, [x9]
 158:	cmp	x8, x9
 15c:	cset	w0, eq  // eq = none
 160:	ldp	x20, x19, [sp, #16]
 164:	ldp	x29, x30, [sp], #32
 168:	ret
 16c:	mov	w0, wzr
 170:	ldp	x20, x19, [sp, #16]
 174:	ldp	x29, x30, [sp], #32
 178:	ret
 17c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 180:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 184:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 188:	add	x0, x0, #0x0
 18c:	add	x1, x1, #0x0
 190:	add	x3, x3, #0x0
 194:	mov	w2, #0x4fa                 	// #1274
 198:	bl	0 <__assert_fail>
 19c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1a0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1a4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchIS3_EEbPT_>
 1a8:	add	x0, x0, #0x0
 1ac:	add	x1, x1, #0x0
 1b0:	add	x3, x3, #0x0
 1b4:	mov	w2, #0x134                 	// #308
 1b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x68>  // b.none
  20:	cmp	w8, #0x25
  24:	b.ne	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  34:	ldur	x1, [x20, #-24]
  38:	tbz	w0, #0, 4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x4c>
  3c:	ldr	x8, [x19, #24]
  40:	ldr	x8, [x8]
  44:	cmp	x8, x1
  48:	b.eq	e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xe8>  // b.none
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  54:	tbz	w0, #0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>
  58:	ldr	x8, [x19, #24]
  5c:	ldur	x9, [x20, #-48]
  60:	ldr	x8, [x8]
  64:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x158>
  68:	ldrh	w8, [x20, #18]
  6c:	cmp	w8, #0xd
  70:	b.ne	16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>  // b.any
  74:	ldr	w8, [x20, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x17c>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x1, [x20, x8]
  8c:	cbz	x1, 9c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x9c>
  90:	ldrb	w8, [x1, #16]
  94:	cmp	w8, #0x11
  98:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x19c>  // b.hs, b.nlast
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
  a4:	ldr	w8, [x20, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	tbz	w0, #0, f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xf8>
  b4:	b.ls	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x17c>  // b.plast
  b8:	mov	w9, #0x18                  	// #24
  bc:	mneg	x9, x8, x9
  c0:	add	x9, x20, x9
  c4:	ldr	x9, [x9, #24]
  c8:	cbz	x9, d8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xd8>
  cc:	ldrb	w10, [x9, #16]
  d0:	cmp	w10, #0x11
  d4:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x19c>  // b.hs, b.nlast
  d8:	ldr	x10, [x19, #24]
  dc:	ldr	x10, [x10]
  e0:	cmp	x9, x10
  e4:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  e8:	mov	w0, #0x1                   	// #1
  ec:	ldp	x20, x19, [sp, #16]
  f0:	ldp	x29, x30, [sp], #32
  f4:	ret
  f8:	b.ls	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x17c>  // b.plast
  fc:	mov	w9, #0x18                  	// #24
 100:	mneg	x8, x8, x9
 104:	add	x8, x20, x8
 108:	ldr	x1, [x8, #24]
 10c:	cbz	x1, 11c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x11c>
 110:	ldrb	w8, [x1, #16]
 114:	cmp	w8, #0x11
 118:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x19c>  // b.hs, b.nlast
 11c:	mov	x0, x19
 120:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 124:	tbz	w0, #0, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x16c>
 128:	ldr	w8, [x20, #20]
 12c:	and	x8, x8, #0xfffffff
 130:	cbz	w8, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x17c>
 134:	mov	w9, #0x18                  	// #24
 138:	mneg	x8, x8, x9
 13c:	ldr	x8, [x20, x8]
 140:	cbz	x8, 150 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x150>
 144:	ldrb	w9, [x8, #16]
 148:	cmp	w9, #0x11
 14c:	b.cs	19c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_+0x19c>  // b.hs, b.nlast
 150:	ldr	x9, [x19, #24]
 154:	ldr	x9, [x9]
 158:	cmp	x8, x9
 15c:	cset	w0, eq  // eq = none
 160:	ldp	x20, x19, [sp, #16]
 164:	ldp	x29, x30, [sp], #32
 168:	ret
 16c:	mov	w0, wzr
 170:	ldp	x20, x19, [sp, #16]
 174:	ldp	x29, x30, [sp], #32
 178:	ret
 17c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 180:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 184:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 188:	add	x0, x0, #0x0
 18c:	add	x1, x1, #0x0
 190:	add	x3, x3, #0x0
 194:	mov	w2, #0x4fa                 	// #1274
 198:	bl	0 <__assert_fail>
 19c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1a0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1a4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEENS0_14deferredval_tyIS3_EELj13ELb1EE5matchINS_8ConstantEEEbPT_>
 1a8:	add	x0, x0, #0x0
 1ac:	add	x1, x1, #0x0
 1b0:	add	x3, x3, #0x0
 1b4:	mov	w2, #0x134                 	// #308
 1b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x168>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x188>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xfc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x1a
  70:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1a8>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x8, [x1, x8]
  8c:	cbz	x8, 1e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1e8>
  90:	ldrb	w9, [x8, #16]
  94:	cmp	w9, #0x11
  98:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1c8>  // b.hs, b.nlast
  9c:	ldr	x9, [x19]
  a0:	str	x8, [x9]
  a4:	ldr	w8, [x1, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	b.ls	1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1a8>  // b.plast
  b4:	mov	w9, #0x18                  	// #24
  b8:	mneg	x8, x8, x9
  bc:	add	x8, x1, x8
  c0:	ldr	x0, [x8, #24]
  c4:	cbz	x0, 208 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x208>
  c8:	ldrb	w8, [x0, #16]
  cc:	cmp	w8, #0x11
  d0:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1c8>  // b.hs, b.nlast
  d4:	cmp	w8, #0xd
  d8:	b.ne	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x130>  // b.any
  dc:	add	x0, x0, #0x18
  e0:	add	x1, x19, #0x8
  e4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  e8:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>
  ec:	mov	w0, #0x1                   	// #1
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret
  fc:	cmp	w8, #0x10
 100:	b.hi	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>  // b.pmore
 104:	ldr	x8, [x0]
 108:	ldrb	w8, [x8, #8]
 10c:	cmp	w8, #0x10
 110:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
 114:	mov	w1, wzr
 118:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 11c:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>
 120:	ldrb	w8, [x0, #16]
 124:	cmp	w8, #0xd
 128:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x48>  // b.none
 12c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>
 130:	ldr	x8, [x0]
 134:	ldrb	w8, [x8, #8]
 138:	cmp	w8, #0x10
 13c:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
 140:	mov	w1, wzr
 144:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 148:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x158>
 14c:	ldrb	w8, [x0, #16]
 150:	cmp	w8, #0xd
 154:	b.eq	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xdc>  // b.none
 158:	mov	w0, wzr
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x69                  	// #105
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x4fa                 	// #1274
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x134                 	// #308
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x69                  	// #105
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 20c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 210:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x69                  	// #105
 224:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x188>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  54:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x1a
  70:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1a8>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x8, [x1, x8]
  8c:	cbz	x8, 1e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1e8>
  90:	ldrb	w9, [x8, #16]
  94:	cmp	w9, #0x11
  98:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1c8>  // b.hs, b.nlast
  9c:	ldr	x9, [x19]
  a0:	str	x8, [x9]
  a4:	ldr	w8, [x1, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	b.ls	1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1a8>  // b.plast
  b4:	mov	w9, #0x18                  	// #24
  b8:	mneg	x8, x8, x9
  bc:	add	x8, x1, x8
  c0:	ldr	x0, [x8, #24]
  c4:	cbz	x0, 208 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x208>
  c8:	ldrb	w8, [x0, #16]
  cc:	cmp	w8, #0x11
  d0:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1c8>  // b.hs, b.nlast
  d4:	cmp	w8, #0xd
  d8:	b.ne	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.any
  dc:	add	x0, x0, #0x18
  e0:	add	x1, x19, #0x8
  e4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  e8:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  ec:	mov	w0, #0x1                   	// #1
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret
  fc:	cmp	w8, #0x10
 100:	b.hi	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.pmore
 104:	ldr	x8, [x0]
 108:	ldrb	w8, [x8, #8]
 10c:	cmp	w8, #0x10
 110:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
 114:	mov	w1, wzr
 118:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 11c:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
 120:	ldrb	w8, [x0, #16]
 124:	cmp	w8, #0xd
 128:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x48>  // b.none
 12c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
 130:	ldr	x8, [x0]
 134:	ldrb	w8, [x8, #8]
 138:	cmp	w8, #0x10
 13c:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
 140:	mov	w1, wzr
 144:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 148:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
 14c:	ldrb	w8, [x0, #16]
 150:	cmp	w8, #0xd
 154:	b.eq	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.none
 158:	mov	w0, wzr
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x69                  	// #105
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x4fa                 	// #1274
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x134                 	// #308
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x69                  	// #105
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 20c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 210:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x69                  	// #105
 224:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	58 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x58>  // b.none
  20:	cmp	w8, #0x25
  24:	b.ne	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x17c>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xe4>
  38:	ldur	x1, [x20, #-24]
  3c:	add	x0, x19, #0x18
  40:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  44:	tbz	w0, #0, e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xe4>
  48:	mov	w0, #0x1                   	// #1
  4c:	ldp	x20, x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret
  58:	ldrh	w8, [x20, #18]
  5c:	cmp	w8, #0xd
  60:	b.ne	17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x17c>  // b.any
  64:	ldr	w8, [x20, #20]
  68:	and	x8, x8, #0xfffffff
  6c:	cbz	w8, 18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x18c>
  70:	mov	w9, #0x18                  	// #24
  74:	mneg	x8, x8, x9
  78:	ldr	x1, [x20, x8]
  7c:	cbz	x1, 8c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x8c>
  80:	ldrb	w8, [x1, #16]
  84:	cmp	w8, #0x11
  88:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  94:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x108>
  98:	ldr	w8, [x20, #20]
  9c:	and	x8, x8, #0xfffffff
  a0:	cmp	w8, #0x1
  a4:	b.ls	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x18c>  // b.plast
  a8:	mov	w9, #0x18                  	// #24
  ac:	mneg	x8, x8, x9
  b0:	add	x8, x20, x8
  b4:	ldr	x1, [x8, #24]
  b8:	cbz	x1, c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0xc8>
  bc:	ldrb	w8, [x1, #16]
  c0:	cmp	w8, #0x11
  c4:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
  c8:	add	x0, x19, #0x18
  cc:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  d0:	tbz	w0, #0, 108 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x108>
  d4:	mov	w0, #0x1                   	// #1
  d8:	ldp	x20, x19, [sp, #16]
  dc:	ldp	x29, x30, [sp], #32
  e0:	ret
  e4:	ldur	x1, [x20, #-24]
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
  f0:	tbz	w0, #0, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x17c>
  f4:	ldur	x1, [x20, #-48]
  f8:	add	x0, x19, #0x18
  fc:	ldp	x20, x19, [sp, #16]
 100:	ldp	x29, x30, [sp], #32
 104:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 108:	ldr	w8, [x20, #20]
 10c:	and	x8, x8, #0xfffffff
 110:	cmp	w8, #0x1
 114:	b.ls	18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x18c>  // b.plast
 118:	mov	w9, #0x18                  	// #24
 11c:	mneg	x8, x8, x9
 120:	add	x8, x20, x8
 124:	ldr	x1, [x8, #24]
 128:	cbz	x1, 138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x138>
 12c:	ldrb	w8, [x1, #16]
 130:	cmp	w8, #0x11
 134:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
 138:	mov	x0, x19
 13c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 140:	tbz	w0, #0, 17c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x17c>
 144:	ldr	w8, [x20, #20]
 148:	and	x8, x8, #0xfffffff
 14c:	cbz	w8, 18c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x18c>
 150:	mov	w9, #0x18                  	// #24
 154:	mneg	x8, x8, x9
 158:	ldr	x1, [x20, x8]
 15c:	cbz	x1, 16c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x16c>
 160:	ldrb	w8, [x1, #16]
 164:	cmp	w8, #0x11
 168:	b.cs	1ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_+0x1ac>  // b.hs, b.nlast
 16c:	add	x0, x19, #0x18
 170:	ldp	x20, x19, [sp, #16]
 174:	ldp	x29, x30, [sp], #32
 178:	b	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 17c:	mov	w0, wzr
 180:	ldp	x20, x19, [sp, #16]
 184:	ldp	x29, x30, [sp], #32
 188:	ret
 18c:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 190:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 194:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x4fa                 	// #1274
 1a8:	bl	0 <__assert_fail>
 1ac:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1b0:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1b4:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EEENS1_INS1_INS0_14deferredval_tyIS3_EES5_Lj26ELb0EEES5_Lj28ELb0EEELj13ELb1EE5matchIS3_EEbPT_>
 1b8:	add	x0, x0, #0x0
 1bc:	add	x1, x1, #0x0
 1c0:	add	x3, x3, #0x0
 1c4:	mov	w2, #0x134                 	// #308
 1c8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x34
  20:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x168>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x188>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xfc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  54:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x1c
  70:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x1a8>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x8, [x1, x8]
  8c:	cbz	x8, 1e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x1e8>
  90:	ldrb	w9, [x8, #16]
  94:	cmp	w9, #0x11
  98:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x1c8>  // b.hs, b.nlast
  9c:	ldr	x9, [x19]
  a0:	str	x8, [x9]
  a4:	ldr	w8, [x1, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	b.ls	1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x1a8>  // b.plast
  b4:	mov	w9, #0x18                  	// #24
  b8:	mneg	x8, x8, x9
  bc:	add	x8, x1, x8
  c0:	ldr	x0, [x8, #24]
  c4:	cbz	x0, 208 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x208>
  c8:	ldrb	w8, [x0, #16]
  cc:	cmp	w8, #0x11
  d0:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x1c8>  // b.hs, b.nlast
  d4:	cmp	w8, #0xd
  d8:	b.ne	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x130>  // b.any
  dc:	add	x0, x0, #0x18
  e0:	add	x1, x19, #0x8
  e4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
  e8:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>
  ec:	mov	w0, #0x1                   	// #1
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret
  fc:	cmp	w8, #0x10
 100:	b.hi	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>  // b.pmore
 104:	ldr	x8, [x0]
 108:	ldrb	w8, [x8, #8]
 10c:	cmp	w8, #0x10
 110:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
 114:	mov	w1, wzr
 118:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 11c:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>
 120:	ldrb	w8, [x0, #16]
 124:	cmp	w8, #0xd
 128:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x48>  // b.none
 12c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>
 130:	ldr	x8, [x0]
 134:	ldrb	w8, [x8, #8]
 138:	cmp	w8, #0x10
 13c:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>  // b.any
 140:	mov	w1, wzr
 144:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 148:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0x158>
 14c:	ldrb	w8, [x0, #16]
 150:	cmp	w8, #0xd
 154:	b.eq	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_+0xdc>  // b.none
 158:	mov	w0, wzr
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x69                  	// #105
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x4fa                 	// #1274
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x134                 	// #308
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x69                  	// #105
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 20c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 210:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchIS3_EEbPT_>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x69                  	// #105
 224:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  34:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x1b0>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x104>  // b.any
  4c:	add	x0, x0, #0x18
  50:	add	x1, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  58:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  5c:	mov	w0, #0x1                   	// #1
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0x1c
  74:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x170>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x190>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  a8:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x170>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x0, [x8, #24]
  cc:	cbz	x0, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x1d0>
  d0:	ldrb	w8, [x0, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x190>  // b.hs, b.nlast
  dc:	cmp	w8, #0xd
  e0:	b.ne	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x138>  // b.any
  e4:	add	x0, x0, #0x18
  e8:	add	x1, x19, #0x18
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
  f0:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
  f4:	mov	w0, #0x1                   	// #1
  f8:	ldp	x20, x19, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret
 104:	cmp	w8, #0x10
 108:	b.hi	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.pmore
 10c:	ldr	x8, [x0]
 110:	ldrb	w8, [x8, #8]
 114:	cmp	w8, #0x10
 118:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
 11c:	mov	w1, wzr
 120:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 124:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
 128:	ldrb	w8, [x0, #16]
 12c:	cmp	w8, #0xd
 130:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
 134:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
 138:	ldr	x8, [x0]
 13c:	ldrb	w8, [x8, #8]
 140:	cmp	w8, #0x10
 144:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>  // b.any
 148:	mov	w1, wzr
 14c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 150:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0x160>
 154:	ldrb	w8, [x0, #16]
 158:	cmp	w8, #0xd
 15c:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_+0xe4>  // b.none
 160:	mov	w0, wzr
 164:	ldp	x20, x19, [sp, #16]
 168:	ldp	x29, x30, [sp], #32
 16c:	ret
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x4fa                 	// #1274
 18c:	bl	0 <__assert_fail>
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x134                 	// #308
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x69                  	// #105
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchIS3_EEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x69                  	// #105
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x34
  20:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	cbz	x8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  2c:	ldr	x9, [x19]
  30:	str	x8, [x9]
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x188>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	fc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xfc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  54:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x1c
  70:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1a8>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x8, x8, x9
  88:	ldr	x8, [x1, x8]
  8c:	cbz	x8, 1e8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1e8>
  90:	ldrb	w9, [x8, #16]
  94:	cmp	w9, #0x11
  98:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1c8>  // b.hs, b.nlast
  9c:	ldr	x9, [x19]
  a0:	str	x8, [x9]
  a4:	ldr	w8, [x1, #20]
  a8:	and	x8, x8, #0xfffffff
  ac:	cmp	w8, #0x1
  b0:	b.ls	1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1a8>  // b.plast
  b4:	mov	w9, #0x18                  	// #24
  b8:	mneg	x8, x8, x9
  bc:	add	x8, x1, x8
  c0:	ldr	x0, [x8, #24]
  c4:	cbz	x0, 208 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x208>
  c8:	ldrb	w8, [x0, #16]
  cc:	cmp	w8, #0x11
  d0:	b.cs	1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1c8>  // b.hs, b.nlast
  d4:	cmp	w8, #0xd
  d8:	b.ne	130 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x130>  // b.any
  dc:	add	x0, x0, #0x18
  e0:	add	x1, x19, #0x8
  e4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
  e8:	tbz	w0, #0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
  ec:	mov	w0, #0x1                   	// #1
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret
  fc:	cmp	w8, #0x10
 100:	b.hi	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.pmore
 104:	ldr	x8, [x0]
 108:	ldrb	w8, [x8, #8]
 10c:	cmp	w8, #0x10
 110:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
 114:	mov	w1, wzr
 118:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 11c:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
 120:	ldrb	w8, [x0, #16]
 124:	cmp	w8, #0xd
 128:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x48>  // b.none
 12c:	b	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
 130:	ldr	x8, [x0]
 134:	ldrb	w8, [x8, #8]
 138:	cmp	w8, #0x10
 13c:	b.ne	158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>  // b.any
 140:	mov	w1, wzr
 144:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 148:	cbz	x0, 158 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0x158>
 14c:	ldrb	w8, [x0, #16]
 150:	cmp	w8, #0xd
 154:	b.eq	dc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_+0xdc>  // b.none
 158:	mov	w0, wzr
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x69                  	// #105
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x69                  	// #105
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x4fa                 	// #1274
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x134                 	// #308
 1e4:	bl	0 <__assert_fail>
 1e8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1ec:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1f0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0x69                  	// #105
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 20c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 210:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEENS0_15specific_intvalELj28ELb0EE5matchINS_8ConstantEEEbPT_>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0x69                  	// #105
 224:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  34:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1b0>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x104>  // b.any
  4c:	add	x0, x0, #0x18
  50:	add	x1, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
  5c:	mov	w0, #0x1                   	// #1
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0x1c
  74:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x170>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x190>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  a8:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x170>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x0, [x8, #24]
  cc:	cbz	x0, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x1d0>
  d0:	ldrb	w8, [x0, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x190>  // b.hs, b.nlast
  dc:	cmp	w8, #0xd
  e0:	b.ne	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x138>  // b.any
  e4:	add	x0, x0, #0x18
  e8:	add	x1, x19, #0x18
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
  f0:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
  f4:	mov	w0, #0x1                   	// #1
  f8:	ldp	x20, x19, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret
 104:	cmp	w8, #0x10
 108:	b.hi	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.pmore
 10c:	ldr	x8, [x0]
 110:	ldrb	w8, [x8, #8]
 114:	cmp	w8, #0x10
 118:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.any
 11c:	mov	w1, wzr
 120:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 124:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
 128:	ldrb	w8, [x0, #16]
 12c:	cmp	w8, #0xd
 130:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x4c>  // b.none
 134:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
 138:	ldr	x8, [x0]
 13c:	ldrb	w8, [x8, #8]
 140:	cmp	w8, #0x10
 144:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.any
 148:	mov	w1, wzr
 14c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 150:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
 154:	ldrb	w8, [x0, #16]
 158:	cmp	w8, #0xd
 15c:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_+0xe4>  // b.none
 160:	mov	w0, wzr
 164:	ldp	x20, x19, [sp, #16]
 168:	ldp	x29, x30, [sp], #32
 16c:	ret
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x4fa                 	// #1274
 18c:	bl	0 <__assert_fail>
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x134                 	// #308
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x69                  	// #105
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EEES5_Lj28ELb0EE5matchINS_8ConstantEEEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x69                  	// #105
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x6c>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.any
  24:	ldr	x8, [x19]
  28:	ldur	x9, [x1, #-48]
  2c:	ldr	x8, [x8]
  30:	cmp	x8, x9
  34:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.any
  38:	ldur	x0, [x1, #-24]
  3c:	cbz	x0, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1a8>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.ne	c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xc4>  // b.any
  4c:	add	x0, x0, #0x18
  50:	add	x1, x19, #0x8
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
  58:	tbz	w0, #0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>
  5c:	mov	w0, #0x1                   	// #1
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	ldrh	w8, [x1, #18]
  70:	cmp	w8, #0x1a
  74:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.any
  78:	ldr	w8, [x1, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x168>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x9, x8, x9
  8c:	add	x9, x1, x9
  90:	ldr	x10, [x9]
  94:	cbz	x10, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xa4>
  98:	ldrb	w11, [x10, #16]
  9c:	cmp	w11, #0x11
  a0:	b.cs	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x188>  // b.hs, b.nlast
  a4:	ldr	x11, [x19]
  a8:	ldr	x11, [x11]
  ac:	cmp	x10, x11
  b0:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xf8>  // b.none
  b4:	mov	w0, wzr
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret
  c4:	cmp	w8, #0x10
  c8:	b.hi	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.pmore
  cc:	ldr	x8, [x0]
  d0:	ldrb	w8, [x8, #8]
  d4:	cmp	w8, #0x10
  d8:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.any
  dc:	mov	w1, wzr
  e0:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e4:	cbz	x0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>
  e8:	ldrb	w8, [x0, #16]
  ec:	cmp	w8, #0xd
  f0:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x4c>  // b.none
  f4:	b	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>
  f8:	cmp	w8, #0x1
  fc:	b.ls	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x168>  // b.plast
 100:	ldr	x0, [x9, #24]
 104:	cbz	x0, 1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x1c8>
 108:	ldrb	w8, [x0, #16]
 10c:	cmp	w8, #0x11
 110:	b.cs	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x188>  // b.hs, b.nlast
 114:	cmp	w8, #0xd
 118:	b.ne	13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x13c>  // b.any
 11c:	add	x0, x0, #0x18
 120:	add	x1, x19, #0x8
 124:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 128:	tbz	w0, #0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>
 12c:	mov	w0, #0x1                   	// #1
 130:	ldr	x19, [sp, #16]
 134:	ldp	x29, x30, [sp], #32
 138:	ret
 13c:	ldr	x8, [x0]
 140:	ldrb	w8, [x8, #8]
 144:	cmp	w8, #0x10
 148:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.any
 14c:	mov	w1, wzr
 150:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 154:	cbz	x0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>
 158:	ldrb	w8, [x0, #16]
 15c:	cmp	w8, #0xd
 160:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0xb4>  // b.any
 164:	b	11c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_+0x11c>
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x4fa                 	// #1274
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x134                 	// #308
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x69                  	// #105
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchIS3_EEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x69                  	// #105
 1e4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x6c>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.any
  24:	ldr	x8, [x19]
  28:	ldur	x9, [x1, #-48]
  2c:	ldr	x8, [x8]
  30:	cmp	x8, x9
  34:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.any
  38:	ldur	x0, [x1, #-24]
  3c:	cbz	x0, 1a8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1a8>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.ne	c4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xc4>  // b.any
  4c:	add	x0, x0, #0x18
  50:	add	x1, x19, #0x8
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  58:	tbz	w0, #0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
  5c:	mov	w0, #0x1                   	// #1
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	ldrh	w8, [x1, #18]
  70:	cmp	w8, #0x1a
  74:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.any
  78:	ldr	w8, [x1, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x168>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x9, x8, x9
  8c:	add	x9, x1, x9
  90:	ldr	x10, [x9]
  94:	cbz	x10, a4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xa4>
  98:	ldrb	w11, [x10, #16]
  9c:	cmp	w11, #0x11
  a0:	b.cs	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x188>  // b.hs, b.nlast
  a4:	ldr	x11, [x19]
  a8:	ldr	x11, [x11]
  ac:	cmp	x10, x11
  b0:	b.eq	f8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf8>  // b.none
  b4:	mov	w0, wzr
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret
  c4:	cmp	w8, #0x10
  c8:	b.hi	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.pmore
  cc:	ldr	x8, [x0]
  d0:	ldrb	w8, [x8, #8]
  d4:	cmp	w8, #0x10
  d8:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.any
  dc:	mov	w1, wzr
  e0:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  e4:	cbz	x0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
  e8:	ldrb	w8, [x0, #16]
  ec:	cmp	w8, #0xd
  f0:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x4c>  // b.none
  f4:	b	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
  f8:	cmp	w8, #0x1
  fc:	b.ls	168 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x168>  // b.plast
 100:	ldr	x0, [x9, #24]
 104:	cbz	x0, 1c8 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1c8>
 108:	ldrb	w8, [x0, #16]
 10c:	cmp	w8, #0x11
 110:	b.cs	188 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x188>  // b.hs, b.nlast
 114:	cmp	w8, #0xd
 118:	b.ne	13c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x13c>  // b.any
 11c:	add	x0, x0, #0x18
 120:	add	x1, x19, #0x8
 124:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 128:	tbz	w0, #0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
 12c:	mov	w0, #0x1                   	// #1
 130:	ldr	x19, [sp, #16]
 134:	ldp	x29, x30, [sp], #32
 138:	ret
 13c:	ldr	x8, [x0]
 140:	ldrb	w8, [x8, #8]
 144:	cmp	w8, #0x10
 148:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.any
 14c:	mov	w1, wzr
 150:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 154:	cbz	x0, b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>
 158:	ldrb	w8, [x0, #16]
 15c:	cmp	w8, #0xd
 160:	b.ne	b4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xb4>  // b.any
 164:	b	11c <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x11c>
 168:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 170:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x4fa                 	// #1274
 184:	bl	0 <__assert_fail>
 188:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 18c:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 190:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 194:	add	x0, x0, #0x0
 198:	add	x1, x1, #0x0
 19c:	add	x3, x3, #0x0
 1a0:	mov	w2, #0x134                 	// #308
 1a4:	bl	0 <__assert_fail>
 1a8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1ac:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1b0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1b4:	add	x0, x0, #0x0
 1b8:	add	x1, x1, #0x0
 1bc:	add	x3, x3, #0x0
 1c0:	mov	w2, #0x69                  	// #105
 1c4:	bl	0 <__assert_fail>
 1c8:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1cc:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1d0:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14deferredval_tyINS_5ValueEEENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x69                  	// #105
 1e4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #16]
   c:	cmp	w8, #0x5
  10:	b.eq	54 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x54>  // b.none
  14:	cmp	w8, #0x27
  18:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  1c:	ldur	x8, [x1, #-48]
  20:	cbz	x8, 34 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x34>
  24:	ldr	x9, [x0]
  28:	str	x8, [x9]
  2c:	ldur	x8, [x1, #-24]
  30:	cbnz	x8, c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xc0>
  34:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  38:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  3c:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x69                  	// #105
  50:	bl	0 <__assert_fail>
  54:	ldrh	w8, [x1, #18]
  58:	cmp	w8, #0xf
  5c:	b.ne	d4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xd4>  // b.any
  60:	ldr	w8, [x1, #20]
  64:	and	x8, x8, #0xfffffff
  68:	cbz	w8, e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xe0>
  6c:	mov	w9, #0x18                  	// #24
  70:	mneg	x8, x8, x9
  74:	ldr	x8, [x1, x8]
  78:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x100>
  7c:	ldrb	w9, [x8, #16]
  80:	cmp	w9, #0x11
  84:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  88:	ldr	x9, [x0]
  8c:	str	x8, [x9]
  90:	ldr	w8, [x1, #20]
  94:	and	x8, x8, #0xfffffff
  98:	cmp	w8, #0x1
  9c:	b.ls	e0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0xe0>  // b.plast
  a0:	mov	w9, #0x18                  	// #24
  a4:	mneg	x8, x8, x9
  a8:	add	x8, x1, x8
  ac:	ldr	x8, [x8, #24]
  b0:	cbz	x8, 100 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x100>
  b4:	ldrb	w9, [x8, #16]
  b8:	cmp	w9, #0x11
  bc:	b.cs	120 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_+0x120>  // b.hs, b.nlast
  c0:	ldr	x9, [x0, #8]
  c4:	mov	w0, #0x1                   	// #1
  c8:	str	x8, [x9]
  cc:	ldp	x29, x30, [sp], #16
  d0:	ret
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #16
  dc:	ret
  e0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  e4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  e8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
  ec:	add	x0, x0, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x4fa                 	// #1274
  fc:	bl	0 <__assert_fail>
 100:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 104:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 108:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x69                  	// #105
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 124:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 128:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_7bind_tyINS_5ValueEEES4_Lj15ELb0EE5matchIS3_EEbPT_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x134                 	// #308
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cmp	w8, #0x5
  1c:	b.eq	6c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x6c>  // b.none
  20:	cmp	w8, #0x34
  24:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>  // b.any
  28:	ldur	x1, [x20, #-48]
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  34:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
  38:	ldur	x0, [x20, #-24]
  3c:	cbz	x0, 1b0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x1b0>
  40:	ldrb	w8, [x0, #16]
  44:	cmp	w8, #0xd
  48:	b.ne	104 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x104>  // b.any
  4c:	add	x0, x0, #0x18
  50:	add	x1, x19, #0x18
  54:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  58:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
  5c:	mov	w0, #0x1                   	// #1
  60:	ldp	x20, x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	ldrh	w8, [x20, #18]
  70:	cmp	w8, #0x1c
  74:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>  // b.any
  78:	ldr	w8, [x20, #20]
  7c:	and	x8, x8, #0xfffffff
  80:	cbz	w8, 170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x170>
  84:	mov	w9, #0x18                  	// #24
  88:	mneg	x8, x8, x9
  8c:	ldr	x1, [x20, x8]
  90:	cbz	x1, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xa0>
  94:	ldrb	w8, [x1, #16]
  98:	cmp	w8, #0x11
  9c:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x190>  // b.hs, b.nlast
  a0:	mov	x0, x19
  a4:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  a8:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
  ac:	ldr	w8, [x20, #20]
  b0:	and	x8, x8, #0xfffffff
  b4:	cmp	w8, #0x1
  b8:	b.ls	170 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x170>  // b.plast
  bc:	mov	w9, #0x18                  	// #24
  c0:	mneg	x8, x8, x9
  c4:	add	x8, x20, x8
  c8:	ldr	x0, [x8, #24]
  cc:	cbz	x0, 1d0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x1d0>
  d0:	ldrb	w8, [x0, #16]
  d4:	cmp	w8, #0x11
  d8:	b.cs	190 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x190>  // b.hs, b.nlast
  dc:	cmp	w8, #0xd
  e0:	b.ne	138 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x138>  // b.any
  e4:	add	x0, x0, #0x18
  e8:	add	x1, x19, #0x18
  ec:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
  f0:	tbz	w0, #0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
  f4:	mov	w0, #0x1                   	// #1
  f8:	ldp	x20, x19, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret
 104:	cmp	w8, #0x10
 108:	b.hi	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>  // b.pmore
 10c:	ldr	x8, [x0]
 110:	ldrb	w8, [x8, #8]
 114:	cmp	w8, #0x10
 118:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>  // b.any
 11c:	mov	w1, wzr
 120:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 124:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
 128:	ldrb	w8, [x0, #16]
 12c:	cmp	w8, #0xd
 130:	b.eq	4c <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x4c>  // b.none
 134:	b	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
 138:	ldr	x8, [x0]
 13c:	ldrb	w8, [x8, #8]
 140:	cmp	w8, #0x10
 144:	b.ne	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>  // b.any
 148:	mov	w1, wzr
 14c:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 150:	cbz	x0, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0x160>
 154:	ldrb	w8, [x0, #16]
 158:	cmp	w8, #0xd
 15c:	b.eq	e4 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_+0xe4>  // b.none
 160:	mov	w0, wzr
 164:	ldp	x20, x19, [sp, #16]
 168:	ldp	x29, x30, [sp], #32
 16c:	ret
 170:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 174:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 178:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 17c:	add	x0, x0, #0x0
 180:	add	x1, x1, #0x0
 184:	add	x3, x3, #0x0
 188:	mov	w2, #0x4fa                 	// #1274
 18c:	bl	0 <__assert_fail>
 190:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 194:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 198:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 19c:	add	x0, x0, #0x0
 1a0:	add	x1, x1, #0x0
 1a4:	add	x3, x3, #0x0
 1a8:	mov	w2, #0x134                 	// #308
 1ac:	bl	0 <__assert_fail>
 1b0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 1b4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 1b8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 1bc:	add	x0, x0, #0x0
 1c0:	add	x1, x1, #0x0
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0x69                  	// #105
 1cc:	bl	0 <__assert_fail>
 1d0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 1d4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 1d8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS1_INS0_14specificval_tyENS0_15specific_intvalELj26ELb0EEES3_Lj28ELb0EE5matchINS_5ValueEEEbPT_>
 1dc:	add	x0, x0, #0x0
 1e0:	add	x1, x1, #0x0
 1e4:	add	x3, x3, #0x0
 1e8:	mov	w2, #0x69                  	// #105
 1ec:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	ldr	x9, [x19]
  2c:	cmp	x9, x8
  30:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.any
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 1a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x1a0>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xbc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
  54:	tbz	w0, #0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x1a
  70:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x160>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x9, x8, x9
  88:	add	x9, x1, x9
  8c:	ldr	x10, [x9]
  90:	cbz	x10, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xa0>
  94:	ldrb	w11, [x10, #16]
  98:	cmp	w11, #0x11
  9c:	b.cs	180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x180>  // b.hs, b.nlast
  a0:	ldr	x11, [x19]
  a4:	cmp	x10, x11
  a8:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xf0>  // b.none
  ac:	mov	w0, wzr
  b0:	ldr	x19, [sp, #16]
  b4:	ldp	x29, x30, [sp], #32
  b8:	ret
  bc:	cmp	w8, #0x10
  c0:	b.hi	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.pmore
  c4:	ldr	x8, [x0]
  c8:	ldrb	w8, [x8, #8]
  cc:	cmp	w8, #0x10
  d0:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.any
  d4:	mov	w1, wzr
  d8:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  dc:	cbz	x0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>
  e0:	ldrb	w8, [x0, #16]
  e4:	cmp	w8, #0xd
  e8:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x48>  // b.none
  ec:	b	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>
  f0:	cmp	w8, #0x1
  f4:	b.ls	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x160>  // b.plast
  f8:	ldr	x0, [x9, #24]
  fc:	cbz	x0, 1c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x1c0>
 100:	ldrb	w8, [x0, #16]
 104:	cmp	w8, #0x11
 108:	b.cs	180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x180>  // b.hs, b.nlast
 10c:	cmp	w8, #0xd
 110:	b.ne	134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x134>  // b.any
 114:	add	x0, x0, #0x18
 118:	add	x1, x19, #0x8
 11c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 120:	tbz	w0, #0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>
 124:	mov	w0, #0x1                   	// #1
 128:	ldr	x19, [sp, #16]
 12c:	ldp	x29, x30, [sp], #32
 130:	ret
 134:	ldr	x8, [x0]
 138:	ldrb	w8, [x8, #8]
 13c:	cmp	w8, #0x10
 140:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.any
 144:	mov	w1, wzr
 148:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 14c:	cbz	x0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>
 150:	ldrb	w8, [x0, #16]
 154:	cmp	w8, #0xd
 158:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0xac>  // b.any
 15c:	b	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_+0x114>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x4fa                 	// #1274
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x134                 	// #308
 19c:	bl	0 <__assert_fail>
 1a0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 1a4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 1a8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 1ac:	add	x0, x0, #0x0
 1b0:	add	x1, x1, #0x0
 1b4:	add	x3, x3, #0x0
 1b8:	mov	w2, #0x69                  	// #105
 1bc:	bl	0 <__assert_fail>
 1c0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 1c4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 1c8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_5ValueEEEbPT_>
 1cc:	add	x0, x0, #0x0
 1d0:	add	x1, x1, #0x0
 1d4:	add	x3, x3, #0x0
 1d8:	mov	w2, #0x69                  	// #105
 1dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_:

0000000000000000 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x1, #16]
  10:	mov	x19, x0
  14:	cmp	w8, #0x5
  18:	b.eq	68 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x68>  // b.none
  1c:	cmp	w8, #0x32
  20:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  24:	ldur	x8, [x1, #-48]
  28:	ldr	x9, [x19]
  2c:	cmp	x9, x8
  30:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  34:	ldur	x0, [x1, #-24]
  38:	cbz	x0, 1a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1a0>
  3c:	ldrb	w8, [x0, #16]
  40:	cmp	w8, #0xd
  44:	b.ne	bc <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xbc>  // b.any
  48:	add	x0, x0, #0x18
  4c:	add	x1, x19, #0x8
  50:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
  54:	tbz	w0, #0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>
  58:	mov	w0, #0x1                   	// #1
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ldrh	w8, [x1, #18]
  6c:	cmp	w8, #0x1a
  70:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  74:	ldr	w8, [x1, #20]
  78:	and	x8, x8, #0xfffffff
  7c:	cbz	w8, 160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x160>
  80:	mov	w9, #0x18                  	// #24
  84:	mneg	x9, x8, x9
  88:	add	x9, x1, x9
  8c:	ldr	x10, [x9]
  90:	cbz	x10, a0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xa0>
  94:	ldrb	w11, [x10, #16]
  98:	cmp	w11, #0x11
  9c:	b.cs	180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x180>  // b.hs, b.nlast
  a0:	ldr	x11, [x19]
  a4:	cmp	x10, x11
  a8:	b.eq	f0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xf0>  // b.none
  ac:	mov	w0, wzr
  b0:	ldr	x19, [sp, #16]
  b4:	ldp	x29, x30, [sp], #32
  b8:	ret
  bc:	cmp	w8, #0x10
  c0:	b.hi	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.pmore
  c4:	ldr	x8, [x0]
  c8:	ldrb	w8, [x8, #8]
  cc:	cmp	w8, #0x10
  d0:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
  d4:	mov	w1, wzr
  d8:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
  dc:	cbz	x0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>
  e0:	ldrb	w8, [x0, #16]
  e4:	cmp	w8, #0xd
  e8:	b.eq	48 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x48>  // b.none
  ec:	b	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>
  f0:	cmp	w8, #0x1
  f4:	b.ls	160 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x160>  // b.plast
  f8:	ldr	x0, [x9, #24]
  fc:	cbz	x0, 1c0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x1c0>
 100:	ldrb	w8, [x0, #16]
 104:	cmp	w8, #0x11
 108:	b.cs	180 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x180>  // b.hs, b.nlast
 10c:	cmp	w8, #0xd
 110:	b.ne	134 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x134>  // b.any
 114:	add	x0, x0, #0x18
 118:	add	x1, x19, #0x8
 11c:	bl	0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 120:	tbz	w0, #0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>
 124:	mov	w0, #0x1                   	// #1
 128:	ldr	x19, [sp, #16]
 12c:	ldp	x29, x30, [sp], #32
 130:	ret
 134:	ldr	x8, [x0]
 138:	ldrb	w8, [x8, #8]
 13c:	cmp	w8, #0x10
 140:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
 144:	mov	w1, wzr
 148:	bl	0 <_ZNK4llvm8Constant13getSplatValueEb>
 14c:	cbz	x0, ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>
 150:	ldrb	w8, [x0, #16]
 154:	cmp	w8, #0xd
 158:	b.ne	ac <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0xac>  // b.any
 15c:	b	114 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_+0x114>
 160:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 164:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 168:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 16c:	add	x0, x0, #0x0
 170:	add	x1, x1, #0x0
 174:	add	x3, x3, #0x0
 178:	mov	w2, #0x4fa                 	// #1274
 17c:	bl	0 <__assert_fail>
 180:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 184:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 188:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 18c:	add	x0, x0, #0x0
 190:	add	x1, x1, #0x0
 194:	add	x3, x3, #0x0
 198:	mov	w2, #0x134                 	// #308
 19c:	bl	0 <__assert_fail>
 1a0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1a4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1a8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1ac:	add	x0, x0, #0x0
 1b0:	add	x1, x1, #0x0
 1b4:	add	x3, x3, #0x0
 1b8:	mov	w2, #0x69                  	// #105
 1bc:	bl	0 <__assert_fail>
 1c0:	adrp	x0, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1c4:	adrp	x1, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1c8:	adrp	x3, 0 <_ZN4llvm12PatternMatch14BinaryOp_matchINS0_14specificval_tyENS0_15specific_intvalELj26ELb0EE5matchINS_8ConstantEEEbPT_>
 1cc:	add	x0, x0, #0x0
 1d0:	add	x1, x1, #0x0
 1d4:	add	x3, x3, #0x0
 1d8:	mov	w2, #0x69                  	// #105
 1dc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPvE6insertES1_:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x8
  18:	cmp	x9, x10
  1c:	b.eq	88 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x88>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm19SmallPtrSetImplBase14insert_imp_bigEPKv>
  28:	ldp	x9, x8, [x19, #8]
  2c:	mov	w10, #0x18                  	// #24
  30:	cmp	x8, x9
  34:	mov	w9, #0x1c                  	// #28
  38:	csel	x9, x9, x10, eq  // eq = none
  3c:	ldr	w9, [x19, x9]
  40:	add	x8, x8, x9, lsl #3
  44:	cmp	x8, x0
  48:	b.cc	11c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x11c>  // b.lo, b.ul, b.last
  4c:	b.eq	6c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x6c>  // b.none
  50:	ldr	x9, [x0]
  54:	cmn	x9, #0x2
  58:	b.cc	6c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x6c>  // b.lo, b.ul, b.last
  5c:	add	x0, x0, #0x8
  60:	cmp	x8, x0
  64:	b.ne	50 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x50>  // b.any
  68:	mov	x0, x8
  6c:	ldr	x9, [x19]
  70:	stp	x0, x8, [x20]
  74:	strb	w1, [x20, #32]
  78:	stp	x19, x9, [x20, #16]
  7c:	ldp	x20, x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #32
  84:	ret
  88:	ldr	w8, [x19, #28]
  8c:	cbz	w8, dc <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0xdc>
  90:	mov	x0, xzr
  94:	lsl	x10, x8, #3
  98:	mov	x11, x9
  9c:	ldr	x12, [x11]
  a0:	cmp	x12, x1
  a4:	b.eq	110 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x110>  // b.none
  a8:	cmn	x12, #0x2
  ac:	csel	x0, x11, x0, eq  // eq = none
  b0:	subs	x10, x10, #0x8
  b4:	add	x11, x11, #0x8
  b8:	b.ne	9c <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x9c>  // b.any
  bc:	cbz	x0, dc <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0xdc>
  c0:	str	x1, [x0]
  c4:	ldr	w8, [x19, #32]
  c8:	ldr	x9, [x19]
  cc:	sub	w8, w8, #0x1
  d0:	add	x9, x9, #0x1
  d4:	str	w8, [x19, #32]
  d8:	b	104 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x104>
  dc:	ldr	w10, [x19, #24]
  e0:	cmp	w8, w10
  e4:	b.cs	20 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x20>  // b.hs, b.nlast
  e8:	add	w10, w8, #0x1
  ec:	lsl	x8, x8, #3
  f0:	str	w10, [x19, #28]
  f4:	str	x1, [x9, x8]
  f8:	ldp	x9, x10, [x19]
  fc:	add	x9, x9, #0x1
 100:	add	x0, x10, x8
 104:	str	x9, [x19]
 108:	mov	w1, #0x1                   	// #1
 10c:	b	28 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x28>
 110:	mov	w1, wzr
 114:	mov	x0, x11
 118:	b	28 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_+0x28>
 11c:	adrp	x0, 0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
 120:	adrp	x1, 0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
 124:	adrp	x3, 0 <_ZN4llvm15SmallPtrSetImplIPvE6insertES1_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0xf8                  	// #248
 138:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm4Pass16doInitializationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass16doInitializationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm4Pass14doFinalizationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass14doFinalizationERNS_6ModuleE>:
   0:	mov	w0, wzr
   4:	ret

Disassembly of section .text._ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE:

0000000000000000 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x22, x21, [sp, #160]
   c:	stp	x20, x19, [sp, #176]
  10:	add	x29, sp, #0x90
  14:	mov	x19, x0
  18:	add	x0, x0, #0x20
  1c:	add	x8, sp, #0x8
  20:	add	x2, sp, #0x28
  24:	stp	xzr, xzr, [sp, #40]
  28:	str	wzr, [sp, #64]
  2c:	str	xzr, [sp, #56]
  30:	stp	xzr, xzr, [sp, #80]
  34:	str	xzr, [sp, #72]
  38:	str	wzr, [sp, #96]
  3c:	stp	xzr, xzr, [sp, #112]
  40:	str	xzr, [sp, #104]
  44:	str	wzr, [sp, #128]
  48:	strb	wzr, [sp, #136]
  4c:	add	x21, sp, #0x8
  50:	bl	0 <_ZN4llvm21TargetLibraryAnalysis3runERKNS_8FunctionERNS_15AnalysisManagerIS1_JEEE>
  54:	ldr	x8, [sp, #8]
  58:	mov	x20, x19
  5c:	str	x8, [x20, #240]!
  60:	ldrb	w8, [x20, #32]
  64:	cbz	w8, a4 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xa4>
  68:	add	x1, x21, #0x8
  6c:	add	x0, x19, #0xf8
  70:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <free>
  7c:	ldrb	w8, [x19, #272]
  80:	cbz	w8, 12c <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x12c>
  84:	add	x0, sp, #0x28
  88:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  8c:	mov	x0, x20
  90:	ldp	x20, x19, [sp, #176]
  94:	ldp	x22, x21, [sp, #160]
  98:	ldp	x29, x30, [sp, #144]
  9c:	add	sp, sp, #0xc0
  a0:	ret
  a4:	mov	x8, x19
  a8:	str	xzr, [x8, #248]!
  ac:	str	xzr, [x8, #8]
  b0:	ldr	w9, [sp, #32]
  b4:	str	w9, [x8, #16]
  b8:	cbz	w9, f0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xf0>
  bc:	add	w8, w9, #0x3f
  c0:	lsr	w22, w8, #6
  c4:	lsl	x21, x22, #3
  c8:	mov	x0, x21
  cc:	bl	0 <malloc>
  d0:	cbnz	x0, 104 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x104>
  d4:	cbz	w22, f8 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xf8>
  d8:	adrp	x0, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
  dc:	add	x0, x0, #0x0
  e0:	mov	w1, #0x1                   	// #1
  e4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  e8:	mov	x0, xzr
  ec:	b	104 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x104>
  f0:	stp	xzr, xzr, [x8]
  f4:	b	114 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x114>
  f8:	mov	w0, #0x1                   	// #1
  fc:	bl	0 <malloc>
 100:	cbz	x0, d8 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0xd8>
 104:	stp	x0, x22, [x19, #248]
 108:	ldr	x1, [sp, #16]
 10c:	mov	x2, x21
 110:	bl	0 <memcpy>
 114:	mov	w8, #0x1                   	// #1
 118:	strb	w8, [x19, #272]
 11c:	ldr	x0, [sp, #16]
 120:	bl	0 <free>
 124:	ldrb	w8, [x19, #272]
 128:	cbnz	w8, 84 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE+0x84>
 12c:	adrp	x0, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 130:	adrp	x1, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 134:	adrp	x3, 0 <_ZN4llvm28TargetLibraryInfoWrapperPass6getTLIERKNS_8FunctionE>
 138:	add	x0, x0, #0x0
 13c:	add	x1, x1, #0x0
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x49                  	// #73
 148:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev:

0000000000000000 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #72]
  1c:	bl	0 <_ZdlPv>
  20:	ldr	x9, [x19, #64]
  24:	ldr	w8, [x19, #56]
  28:	add	x9, x9, #0x1
  2c:	str	x9, [x19, #64]
  30:	cbz	w8, a4 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xa4>
  34:	ldr	x21, [x19, #40]
  38:	add	x22, x21, x8, lsl #5
  3c:	b	4c <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x4c>
  40:	add	x21, x21, #0x20
  44:	cmp	x21, x22
  48:	b.eq	a4 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xa4>  // b.none
  4c:	ldr	x8, [x21]
  50:	orr	x8, x8, #0x8
  54:	cmn	x8, #0x8
  58:	b.eq	40 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x40>  // b.none
  5c:	mov	x23, x21
  60:	ldr	x20, [x23, #8]!
  64:	cmp	x20, x23
  68:	b.ne	88 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x88>  // b.any
  6c:	b	40 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x40>
  70:	mov	x0, x20
  74:	str	xzr, [x20, #24]
  78:	bl	0 <_ZdlPv>
  7c:	cmp	x24, x23
  80:	mov	x20, x24
  84:	b.eq	40 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x40>  // b.none
  88:	ldr	x0, [x20, #24]
  8c:	ldr	x24, [x20]
  90:	cbz	x0, 70 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x70>
  94:	ldr	x8, [x0]
  98:	ldr	x8, [x8, #8]
  9c:	blr	x8
  a0:	b	70 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x70>
  a4:	ldr	x0, [x19, #40]
  a8:	bl	0 <_ZdlPv>
  ac:	ldr	x9, [x19, #32]
  b0:	ldr	w8, [x19, #24]
  b4:	add	x9, x9, #0x1
  b8:	str	x9, [x19, #32]
  bc:	cbz	w8, 108 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x108>
  c0:	ldr	x9, [x19, #8]
  c4:	lsl	x21, x8, #4
  c8:	add	x20, x9, #0x8
  cc:	b	e0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xe0>
  d0:	str	xzr, [x20]
  d4:	subs	x21, x21, #0x10
  d8:	add	x20, x20, #0x10
  dc:	b.eq	108 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0x108>  // b.none
  e0:	ldur	x8, [x20, #-8]
  e4:	orr	x8, x8, #0x8
  e8:	cmn	x8, #0x8
  ec:	b.eq	d4 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xd4>  // b.none
  f0:	ldr	x0, [x20]
  f4:	cbz	x0, d0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xd0>
  f8:	ldr	x8, [x0]
  fc:	ldr	x8, [x8, #8]
 100:	blr	x8
 104:	b	d0 <_ZN4llvm15AnalysisManagerINS_8FunctionEJEED2Ev+0xd0>
 108:	ldr	x0, [x19, #8]
 10c:	bl	0 <_ZdlPv>
 110:	ldr	x8, [x19]
 114:	add	x8, x8, #0x1
 118:	str	x8, [x19]
 11c:	ldp	x20, x19, [sp, #48]
 120:	ldp	x22, x21, [sp, #32]
 124:	ldp	x24, x23, [sp, #16]
 128:	ldp	x29, x30, [sp], #64
 12c:	ret

Disassembly of section .text._ZN4llvm9BitVectoraSERKS0_:

0000000000000000 <_ZN4llvm9BitVectoraSERKS0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	cmp	x0, x1
  1c:	b.eq	104 <_ZN4llvm9BitVectoraSERKS0_+0x104>  // b.none
  20:	ldr	w8, [x1, #16]
  24:	ldr	x9, [x19, #8]
  28:	mov	x20, x1
  2c:	add	w10, w8, #0x3f
  30:	cmp	x8, x9, lsl #6
  34:	lsr	w23, w10, #6
  38:	str	w8, [x19, #16]
  3c:	b.ls	88 <_ZN4llvm9BitVectoraSERKS0_+0x88>  // b.plast
  40:	cbz	w23, 11c <_ZN4llvm9BitVectoraSERKS0_+0x11c>
  44:	lsl	x22, x23, #3
  48:	mov	x0, x22
  4c:	bl	0 <malloc>
  50:	mov	x21, x0
  54:	cbnz	x0, 68 <_ZN4llvm9BitVectoraSERKS0_+0x68>
  58:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
  5c:	add	x0, x0, #0x0
  60:	mov	w1, #0x1                   	// #1
  64:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  68:	ldr	x1, [x20]
  6c:	mov	x0, x21
  70:	mov	x2, x22
  74:	bl	0 <memcpy>
  78:	ldr	x0, [x19]
  7c:	bl	0 <free>
  80:	stp	x21, x23, [x19]
  84:	b	104 <_ZN4llvm9BitVectoraSERKS0_+0x104>
  88:	cbz	w8, a4 <_ZN4llvm9BitVectoraSERKS0_+0xa4>
  8c:	ldr	x0, [x19]
  90:	ldr	x1, [x20]
  94:	lsl	w2, w23, #3
  98:	bl	0 <memcpy>
  9c:	ldr	w8, [x19, #16]
  a0:	ldr	x9, [x19, #8]
  a4:	add	w10, w8, #0x3f
  a8:	lsr	w20, w10, #6
  ac:	subs	x9, x9, x20
  b0:	b.ls	d0 <_ZN4llvm9BitVectoraSERKS0_+0xd0>  // b.plast
  b4:	b.eq	d0 <_ZN4llvm9BitVectoraSERKS0_+0xd0>  // b.none
  b8:	ldr	x8, [x19]
  bc:	lsl	x2, x9, #3
  c0:	mov	w1, wzr
  c4:	add	x0, x8, x20, lsl #3
  c8:	bl	0 <memset>
  cc:	ldr	w8, [x19, #16]
  d0:	ands	w8, w8, #0x3f
  d4:	b.eq	104 <_ZN4llvm9BitVectoraSERKS0_+0x104>  // b.none
  d8:	ldr	x10, [x19, #8]
  dc:	sub	w9, w20, #0x1
  e0:	cmp	x10, x9
  e4:	b.ls	13c <_ZN4llvm9BitVectoraSERKS0_+0x13c>  // b.plast
  e8:	ldr	x10, [x19]
  ec:	lsl	x9, x9, #3
  f0:	mov	x12, #0xffffffffffffffff    	// #-1
  f4:	lsl	x8, x12, x8
  f8:	ldr	x11, [x10, x9]
  fc:	bic	x8, x11, x8
 100:	str	x8, [x10, x9]
 104:	mov	x0, x19
 108:	ldp	x20, x19, [sp, #48]
 10c:	ldp	x22, x21, [sp, #32]
 110:	ldr	x23, [sp, #16]
 114:	ldp	x29, x30, [sp], #64
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
 120:	adrp	x1, 0 <_ZN4llvm9BitVectoraSERKS0_>
 124:	adrp	x3, 0 <_ZN4llvm9BitVectoraSERKS0_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x2dc                 	// #732
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm9BitVectoraSERKS0_>
 140:	adrp	x1, 0 <_ZN4llvm9BitVectoraSERKS0_>
 144:	adrp	x3, 0 <_ZN4llvm9BitVectoraSERKS0_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x1ab                 	// #427
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE:

0000000000000000 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldp	x9, x8, [x0, #64]
  18:	mov	x19, x0
  1c:	mov	x20, x1
  20:	cmp	x8, x9
  24:	b.eq	60 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x60>  // b.none
  28:	add	x0, x19, #0x38
  2c:	mov	x1, x20
  30:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase13FindBucketForEPKv>
  34:	ldr	x10, [x0]
  38:	ldp	x8, x9, [x19, #64]
  3c:	cmp	x10, x20
  40:	b.eq	98 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x98>  // b.none
  44:	cmp	x9, x8
  48:	mov	w10, #0x50                  	// #80
  4c:	mov	w11, #0x54                  	// #84
  50:	csel	x10, x11, x10, eq  // eq = none
  54:	ldr	w10, [x19, x10]
  58:	add	x0, x9, x10, lsl #3
  5c:	b	98 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x98>
  60:	ldr	w10, [x19, #84]
  64:	add	x0, x8, x10, lsl #3
  68:	cbz	w10, 94 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x94>
  6c:	mov	x9, xzr
  70:	lsl	x10, x10, #3
  74:	ldr	x11, [x8, x9]
  78:	cmp	x11, x20
  7c:	b.eq	90 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x90>  // b.none
  80:	add	x9, x9, #0x8
  84:	cmp	x10, x9
  88:	b.ne	74 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x74>  // b.any
  8c:	b	94 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x94>
  90:	add	x0, x8, x9
  94:	mov	x9, x8
  98:	cmp	x9, x8
  9c:	mov	w8, #0x50                  	// #80
  a0:	mov	w10, #0x54                  	// #84
  a4:	csel	x8, x10, x8, eq  // eq = none
  a8:	ldr	w8, [x19, x8]
  ac:	add	x8, x9, x8, lsl #3
  b0:	cmp	x0, x8
  b4:	b.eq	e4 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0xe4>  // b.none
  b8:	ldr	x8, [x0]
  bc:	cmp	x8, x20
  c0:	b.ne	1e8 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1e8>  // b.any
  c4:	mov	x8, #0xfffffffffffffffe    	// #-2
  c8:	str	x8, [x0]
  cc:	ldp	w9, w8, [x19, #84]
  d0:	add	w8, w8, #0x1
  d4:	str	w8, [x19, #88]
  d8:	cmp	w9, w8
  dc:	b.eq	f0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0xf0>  // b.none
  e0:	b	1c4 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1c4>
  e4:	ldp	w9, w8, [x19, #84]
  e8:	cmp	w9, w8
  ec:	b.ne	1c4 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1c4>  // b.any
  f0:	ldp	x9, x8, [x19, #8]
  f4:	cmp	x8, x9
  f8:	b.eq	13c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x13c>  // b.none
  fc:	adrp	x21, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
 100:	ldr	x21, [x21]
 104:	mov	x0, x19
 108:	mov	x1, x21
 10c:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase13FindBucketForEPKv>
 110:	ldr	x10, [x0]
 114:	ldp	x8, x9, [x19, #8]
 118:	cmp	x10, x21
 11c:	b.eq	17c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x17c>  // b.none
 120:	cmp	x9, x8
 124:	mov	w10, #0x18                  	// #24
 128:	mov	w11, #0x1c                  	// #28
 12c:	csel	x10, x11, x10, eq  // eq = none
 130:	ldr	w10, [x19, x10]
 134:	add	x0, x9, x10, lsl #3
 138:	b	17c <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x17c>
 13c:	ldr	w10, [x19, #28]
 140:	add	x0, x8, x10, lsl #3
 144:	cbz	w10, 178 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x178>
 148:	adrp	x11, 0 <_ZN4llvm17PreservedAnalyses14AllAnalysesKeyE>
 14c:	ldr	x11, [x11]
 150:	mov	x9, xzr
 154:	lsl	x10, x10, #3
 158:	ldr	x12, [x8, x9]
 15c:	cmp	x12, x11
 160:	b.eq	174 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x174>  // b.none
 164:	add	x9, x9, #0x8
 168:	cmp	x10, x9
 16c:	b.ne	158 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x158>  // b.any
 170:	b	178 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x178>
 174:	add	x0, x8, x9
 178:	mov	x9, x8
 17c:	cmp	x9, x8
 180:	mov	w8, #0x18                  	// #24
 184:	mov	w10, #0x1c                  	// #28
 188:	csel	x8, x10, x8, eq  // eq = none
 18c:	ldr	w8, [x19, x8]
 190:	add	x8, x9, x8, lsl #3
 194:	cmp	x8, x0
 198:	b.cc	208 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x208>  // b.lo, b.ul, b.last
 19c:	b.eq	1bc <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1bc>  // b.none
 1a0:	ldr	x9, [x0]
 1a4:	cmn	x9, #0x2
 1a8:	b.cc	1bc <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1bc>  // b.lo, b.ul, b.last
 1ac:	add	x0, x0, #0x8
 1b0:	cmp	x8, x0
 1b4:	b.ne	1a0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1a0>  // b.any
 1b8:	b	1c4 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1c4>
 1bc:	cmp	x0, x8
 1c0:	b.ne	1d4 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE+0x1d4>  // b.any
 1c4:	add	x8, sp, #0x8
 1c8:	mov	x0, x19
 1cc:	mov	x1, x20
 1d0:	bl	0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 1d4:	ldp	x20, x19, [sp, #80]
 1d8:	ldr	x21, [sp, #64]
 1dc:	ldp	x29, x30, [sp, #48]
 1e0:	add	sp, sp, #0x60
 1e4:	ret
 1e8:	adrp	x0, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 1ec:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 1f0:	adrp	x3, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 1f4:	add	x0, x0, #0x0
 1f8:	add	x1, x1, #0x0
 1fc:	add	x3, x3, #0x0
 200:	mov	w2, #0xa7                  	// #167
 204:	bl	0 <__assert_fail>
 208:	adrp	x0, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 20c:	adrp	x1, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 210:	adrp	x3, 0 <_ZN4llvm17PreservedAnalyses8preserveEPNS_11AnalysisKeyE>
 214:	add	x0, x0, #0x0
 218:	add	x1, x1, #0x0
 21c:	add	x3, x3, #0x0
 220:	mov	w2, #0xf8                  	// #248
 224:	bl	0 <__assert_fail>

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x0, 0 <_ZSt15__once_callable>
   c:	ldr	x1, [x0]
  10:	add	x0, x0, #0x0
  14:	blr	x1
  18:	mrs	x8, tpidr_el0
  1c:	ldr	x8, [x8, x0]
  20:	ldp	x1, x9, [x8]
  24:	ldr	x0, [x9]
  28:	ldp	x29, x30, [sp], #16
  2c:	br	x1

TruncInstCombine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>:
       0:	sub	sp, sp, #0x140
       4:	str	d8, [sp, #208]
       8:	stp	x29, x30, [sp, #224]
       c:	stp	x28, x27, [sp, #240]
      10:	stp	x26, x25, [sp, #256]
      14:	stp	x24, x23, [sp, #272]
      18:	stp	x22, x21, [sp, #288]
      1c:	stp	x20, x19, [sp, #304]
      20:	add	x29, sp, #0xd0
      24:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      28:	ldr	d0, [x9]
      2c:	sub	x8, x29, #0x58
      30:	add	x10, sp, #0x28
      34:	add	x19, x8, #0x10
      38:	add	x20, x10, #0x10
      3c:	stur	x19, [x29, #-88]
      40:	str	x20, [sp, #40]
      44:	stur	d0, [x29, #-80]
      48:	str	d0, [sp, #48]
      4c:	mov	x21, x0
      50:	ldr	x8, [x21, #80]!
      54:	mov	x22, x0
      58:	ldr	w9, [x21, #16]
      5c:	add	x8, x8, #0x1
      60:	str	x8, [x21]
      64:	cbnz	w9, 70 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x70>
      68:	ldr	w8, [x22, #100]
      6c:	cbz	w8, 8c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x8c>
      70:	ldr	w8, [x21, #24]
      74:	cmp	w8, w9, lsl #2
      78:	b.ls	3a0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3a0>  // b.plast
      7c:	cmp	w8, #0x41
      80:	b.cc	3a0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3a0>  // b.lo, b.ul, b.last
      84:	mov	x0, x21
      88:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      8c:	ldp	x8, x9, [x22, #112]
      90:	cmp	x9, x8
      94:	b.eq	9c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x9c>  // b.none
      98:	str	x8, [x22, #120]
      9c:	ldr	x9, [x22, #72]
      a0:	ldp	w8, w10, [x29, #-80]
      a4:	ldur	x22, [x9, #-24]
      a8:	cmp	w8, w10
      ac:	b.cs	474 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x474>  // b.hs, b.nlast
      b0:	ldur	x9, [x29, #-88]
      b4:	str	x22, [x9, w8, uxtw #3]
      b8:	ldp	w8, w9, [x29, #-80]
      bc:	cmp	w8, w9
      c0:	b.cs	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.hs, b.nlast
      c4:	adrp	x10, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
      c8:	ldr	d8, [x10]
      cc:	add	x9, sp, #0x8
      d0:	mov	w26, #0x8015                	// #32789
      d4:	add	w8, w8, #0x1
      d8:	mov	w23, #0x1                   	// #1
      dc:	add	x24, x9, #0x8
      e0:	add	x25, x9, #0x10
      e4:	movk	w26, #0x3, lsl #16
      e8:	stur	w8, [x29, #-80]
      ec:	b	100 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x100>
      f0:	tst	w9, #0xe000000
      f4:	b.eq	3f0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3f0>  // b.none
      f8:	ldur	w8, [x29, #-80]
      fc:	cbz	w8, 398 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x398>
     100:	ldur	x9, [x29, #-88]
     104:	add	x9, x9, w8, uxtw #3
     108:	ldur	x10, [x9, #-8]
     10c:	cbz	x10, 4b0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x4b0>
     110:	ldrb	w11, [x10, #16]
     114:	mov	w9, w8
     118:	cmp	w11, #0x10
     11c:	b.ls	1bc <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1bc>  // b.plast
     120:	cmp	w11, #0x17
     124:	csel	x27, x10, xzr, hi  // hi = pmore
     128:	cbz	x27, 3ec <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3ec>
     12c:	ldr	w8, [sp, #48]
     130:	cbz	w8, 148 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x148>
     134:	ldr	x10, [sp, #40]
     138:	add	x10, x10, x8, lsl #3
     13c:	ldur	x10, [x10, #-8]
     140:	cmp	x10, x27
     144:	b.eq	264 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x264>  // b.none
     148:	ldr	w10, [x21, #24]
     14c:	ldr	x11, [x21, #8]
     150:	cbz	w10, 1ac <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1ac>
     154:	orr	x12, x27, #0x8
     158:	cmn	x12, #0x8
     15c:	b.eq	4d0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x4d0>  // b.none
     160:	ubfx	x12, x27, #4, #28
     164:	eor	w13, w12, w27, lsr #9
     168:	sub	w12, w10, #0x1
     16c:	and	w13, w12, w13
     170:	add	x16, x11, w13, uxtw #4
     174:	ldr	x14, [x16]
     178:	cmp	x14, x27
     17c:	b.eq	1b0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1b0>  // b.none
     180:	mov	w15, #0x1                   	// #1
     184:	cmn	x14, #0x8
     188:	b.eq	1ac <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1ac>  // b.none
     18c:	add	w13, w13, w15
     190:	and	w13, w13, w12
     194:	add	x16, x11, w13, uxtw #4
     198:	ldr	x14, [x16]
     19c:	add	w15, w15, #0x1
     1a0:	cmp	x14, x27
     1a4:	b.eq	1b0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1b0>  // b.none
     1a8:	b	184 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x184>
     1ac:	add	x16, x11, x10, lsl #4
     1b0:	add	x10, x11, x10, lsl #4
     1b4:	cmp	x16, x10
     1b8:	b.eq	1d8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1d8>  // b.none
     1bc:	ldur	w10, [x29, #-76]
     1c0:	sub	x8, x9, #0x1
     1c4:	cmp	x8, x10
     1c8:	b.hi	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.pmore
     1cc:	stur	w8, [x29, #-80]
     1d0:	cbnz	w8, 100 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x100>
     1d4:	b	398 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x398>
     1d8:	ldr	w9, [sp, #52]
     1dc:	cmp	w8, w9
     1e0:	b.cs	37c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x37c>  // b.hs, b.nlast
     1e4:	ldr	x9, [sp, #40]
     1e8:	str	x27, [x9, w8, uxtw #3]
     1ec:	ldp	w8, w9, [sp, #48]
     1f0:	cmp	w8, w9
     1f4:	b.cs	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.hs, b.nlast
     1f8:	add	w8, w8, #0x1
     1fc:	str	w8, [sp, #48]
     200:	ldrb	w8, [x27, #16]
     204:	mov	w22, wzr
     208:	sub	w9, w8, #0x25
     20c:	cmp	w9, #0x1b
     210:	b.hi	3f0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3f0>  // b.pmore
     214:	lsl	w9, w23, w9
     218:	tst	w9, w26
     21c:	b.eq	f0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xf0>  // b.none
     220:	cmp	w8, #0x36
     224:	str	x25, [sp, #8]
     228:	str	d8, [sp, #16]
     22c:	b.hi	4f0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x4f0>  // b.pmore
     230:	mov	x9, #0x2a000000000         	// #2886218022912
     234:	lsl	x8, x23, x8
     238:	movk	x9, #0x70, lsl #48
     23c:	tst	x8, x9
     240:	b.eq	4f0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x4f0>  // b.none
     244:	ldr	w9, [x27, #20]
     248:	and	x8, x9, #0xfffffff
     24c:	cbz	w8, 508 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x508>
     250:	tbnz	w9, #30, 2ac <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2ac>
     254:	mov	w9, #0x18                  	// #24
     258:	mneg	x8, x8, x9
     25c:	add	x8, x27, x8
     260:	b	2b0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2b0>
     264:	ldur	w10, [x29, #-76]
     268:	sub	x9, x9, #0x1
     26c:	cmp	x9, x10
     270:	b.hi	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.pmore
     274:	ldr	w10, [sp, #52]
     278:	sub	x8, x8, #0x1
     27c:	stur	w9, [x29, #-80]
     280:	cmp	x8, x10
     284:	b.hi	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.pmore
     288:	add	x1, sp, #0x8
     28c:	mov	x0, x21
     290:	str	w8, [sp, #48]
     294:	str	x27, [sp, #8]
     298:	stp	xzr, xzr, [x24]
     29c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     2a0:	ldur	w8, [x29, #-80]
     2a4:	cbnz	w8, 100 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x100>
     2a8:	b	398 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x398>
     2ac:	ldur	x8, [x27, #-8]
     2b0:	ldr	x8, [x8]
     2b4:	str	w23, [sp, #16]
     2b8:	str	x8, [sp, #24]
     2bc:	ldr	w9, [x27, #20]
     2c0:	and	x8, x9, #0xfffffff
     2c4:	cmp	w8, #0x1
     2c8:	b.ls	508 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x508>  // b.plast
     2cc:	tbnz	w9, #30, 2e0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2e0>
     2d0:	mov	w9, #0x18                  	// #24
     2d4:	mneg	x8, x8, x9
     2d8:	add	x8, x27, x8
     2dc:	b	2e4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x2e4>
     2e0:	ldur	x8, [x27, #-8]
     2e4:	ldp	w10, w9, [sp, #16]
     2e8:	ldr	x8, [x8, #24]
     2ec:	cmp	w10, w9
     2f0:	str	x8, [sp, #32]
     2f4:	b.cs	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.hs, b.nlast
     2f8:	ldp	w8, w9, [x29, #-80]
     2fc:	add	x10, x10, #0x1
     300:	lsl	x22, x10, #3
     304:	mov	x27, x25
     308:	str	w10, [sp, #16]
     30c:	ldr	x28, [x27]
     310:	cmp	w8, w9
     314:	b.cs	344 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x344>  // b.hs, b.nlast
     318:	ldur	x9, [x29, #-88]
     31c:	str	x28, [x9, w8, uxtw #3]
     320:	ldp	w8, w9, [x29, #-80]
     324:	cmp	w8, w9
     328:	b.cs	490 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x490>  // b.hs, b.nlast
     32c:	add	w8, w8, #0x1
     330:	subs	x22, x22, #0x8
     334:	add	x27, x27, #0x8
     338:	stur	w8, [x29, #-80]
     33c:	b.ne	30c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x30c>  // b.any
     340:	b	360 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x360>
     344:	sub	x0, x29, #0x58
     348:	mov	w3, #0x8                   	// #8
     34c:	mov	x1, x19
     350:	mov	x2, xzr
     354:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     358:	ldur	w8, [x29, #-80]
     35c:	b	318 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x318>
     360:	ldr	x0, [sp, #8]
     364:	cmp	x0, x25
     368:	b.eq	f8 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xf8>  // b.none
     36c:	bl	0 <free>
     370:	ldur	w8, [x29, #-80]
     374:	cbnz	w8, 100 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x100>
     378:	b	398 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x398>
     37c:	add	x0, sp, #0x28
     380:	mov	w3, #0x8                   	// #8
     384:	mov	x1, x20
     388:	mov	x2, xzr
     38c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     390:	ldr	w8, [sp, #48]
     394:	b	1e4 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x1e4>
     398:	mov	w22, #0x1                   	// #1
     39c:	b	3f0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3f0>
     3a0:	cbz	w8, 460 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x460>
     3a4:	ldr	x9, [x21, #8]
     3a8:	lsl	x10, x8, #4
     3ac:	subs	x10, x10, #0x10
     3b0:	b.eq	448 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x448>  // b.none
     3b4:	lsr	x10, x10, #4
     3b8:	add	x11, x10, #0x1
     3bc:	and	x12, x11, #0x1ffffffffffffffe
     3c0:	add	x13, x9, #0x10
     3c4:	add	x10, x9, x12, lsl #4
     3c8:	mov	x14, #0xfffffffffffffff8    	// #-8
     3cc:	mov	x15, x12
     3d0:	stur	x14, [x13, #-16]
     3d4:	str	x14, [x13], #32
     3d8:	subs	x15, x15, #0x2
     3dc:	b.ne	3d0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x3d0>  // b.any
     3e0:	cmp	x11, x12
     3e4:	b.ne	44c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x44c>  // b.any
     3e8:	b	460 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x460>
     3ec:	mov	w22, wzr
     3f0:	ldr	x0, [sp, #40]
     3f4:	add	x8, sp, #0x28
     3f8:	add	x8, x8, #0x10
     3fc:	cmp	x0, x8
     400:	b.eq	408 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x408>  // b.none
     404:	bl	0 <free>
     408:	ldur	x0, [x29, #-88]
     40c:	sub	x8, x29, #0x58
     410:	add	x8, x8, #0x10
     414:	cmp	x0, x8
     418:	b.eq	420 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x420>  // b.none
     41c:	bl	0 <free>
     420:	mov	w0, w22
     424:	ldp	x20, x19, [sp, #304]
     428:	ldp	x22, x21, [sp, #288]
     42c:	ldp	x24, x23, [sp, #272]
     430:	ldp	x26, x25, [sp, #256]
     434:	ldp	x28, x27, [sp, #240]
     438:	ldp	x29, x30, [sp, #224]
     43c:	ldr	d8, [sp, #208]
     440:	add	sp, sp, #0x140
     444:	ret
     448:	mov	x10, x9
     44c:	add	x8, x9, x8, lsl #4
     450:	mov	x9, #0xfffffffffffffff8    	// #-8
     454:	str	x9, [x10], #16
     458:	cmp	x8, x10
     45c:	b.ne	454 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x454>  // b.any
     460:	str	xzr, [x21, #16]
     464:	ldp	x8, x9, [x22, #112]
     468:	cmp	x9, x8
     46c:	b.ne	98 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x98>  // b.any
     470:	b	9c <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0x9c>
     474:	sub	x0, x29, #0x58
     478:	mov	w3, #0x8                   	// #8
     47c:	mov	x1, x19
     480:	mov	x2, xzr
     484:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     488:	ldur	w8, [x29, #-80]
     48c:	b	b0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv+0xb0>
     490:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     494:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     498:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     49c:	add	x0, x0, #0x0
     4a0:	add	x1, x1, #0x0
     4a4:	add	x3, x3, #0x0
     4a8:	mov	w2, #0x43                  	// #67
     4ac:	bl	0 <__assert_fail>
     4b0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4b4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4b8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4bc:	add	x0, x0, #0x0
     4c0:	add	x1, x1, #0x0
     4c4:	add	x3, x3, #0x0
     4c8:	mov	w2, #0x69                  	// #105
     4cc:	bl	0 <__assert_fail>
     4d0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4d4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4d8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4dc:	add	x0, x0, #0x0
     4e0:	add	x1, x1, #0x0
     4e4:	add	x3, x3, #0x0
     4e8:	mov	w2, #0x252                 	// #594
     4ec:	bl	0 <__assert_fail>
     4f0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4f4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     4f8:	add	x0, x0, #0x0
     4fc:	add	x1, x1, #0x0
     500:	mov	w2, #0x3c                  	// #60
     504:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     508:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     50c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     510:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     514:	add	x0, x0, #0x0
     518:	add	x1, x1, #0x0
     51c:	add	x3, x3, #0x0
     520:	mov	w2, #0xaa                  	// #170
     524:	bl	0 <__assert_fail>

0000000000000528 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv>:
     528:	sub	sp, sp, #0x160
     52c:	str	d8, [sp, #240]
     530:	stp	x29, x30, [sp, #256]
     534:	stp	x28, x27, [sp, #272]
     538:	stp	x26, x25, [sp, #288]
     53c:	stp	x24, x23, [sp, #304]
     540:	stp	x22, x21, [sp, #320]
     544:	stp	x20, x19, [sp, #336]
     548:	add	x29, sp, #0xf0
     54c:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     550:	ldr	d0, [x9]
     554:	sub	x8, x29, #0x58
     558:	add	x10, sp, #0x48
     55c:	add	x22, x8, #0x10
     560:	add	x23, x10, #0x10
     564:	stur	x22, [x29, #-88]
     568:	str	x23, [sp, #72]
     56c:	stur	d0, [x29, #-80]
     570:	str	d0, [sp, #80]
     574:	ldr	x8, [x0, #72]
     578:	mov	x21, x0
     57c:	ldr	x19, [x8]
     580:	ldur	x27, [x8, #-24]
     584:	mov	x0, x19
     588:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     58c:	ldr	x8, [x27]
     590:	mov	w20, w0
     594:	mov	x0, x8
     598:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     59c:	cbz	x27, bb4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x68c>
     5a0:	ldrb	w8, [x27, #16]
     5a4:	cmp	w8, #0x11
     5a8:	b.cc	afc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>  // b.lo, b.ul, b.last
     5ac:	mov	w8, #0x1                   	// #1
     5b0:	stp	x23, x22, [sp]
     5b4:	stur	x27, [x29, #-72]
     5b8:	stur	w8, [x29, #-80]
     5bc:	ldrb	w8, [x27, #16]
     5c0:	str	x19, [sp, #16]
     5c4:	str	w0, [sp, #24]
     5c8:	cmp	w8, #0x17
     5cc:	b.ls	c0c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6e4>  // b.plast
     5d0:	add	x25, x21, #0x50
     5d4:	add	x1, sp, #0x28
     5d8:	mov	x0, x25
     5dc:	str	x27, [sp, #40]
     5e0:	add	x19, sp, #0x28
     5e4:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     5e8:	str	w20, [x0]
     5ec:	ldur	w8, [x29, #-80]
     5f0:	str	w20, [sp, #28]
     5f4:	cbz	w8, 96c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x444>
     5f8:	adrp	x9, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     5fc:	ldr	d8, [x9]
     600:	add	x28, x19, #0x10
     604:	mov	w20, #0x1                   	// #1
     608:	mov	w23, #0x18                  	// #24
     60c:	b	618 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xf0>
     610:	ldur	w8, [x29, #-80]
     614:	cbz	w8, 96c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x444>
     618:	ldur	x9, [x29, #-88]
     61c:	add	x9, x9, w8, uxtw #3
     620:	ldur	x9, [x9, #-8]
     624:	cbz	x9, bb4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x68c>
     628:	ldrb	w10, [x9, #16]
     62c:	cmp	w10, #0x10
     630:	b.hi	654 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x12c>  // b.pmore
     634:	ldur	w9, [x29, #-76]
     638:	mov	w8, w8
     63c:	sub	x8, x8, #0x1
     640:	cmp	x8, x9
     644:	b.hi	b94 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.pmore
     648:	stur	w8, [x29, #-80]
     64c:	cbnz	w8, 618 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xf0>
     650:	b	96c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x444>
     654:	cmp	w10, #0x17
     658:	b.ls	c0c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6e4>  // b.plast
     65c:	add	x1, x29, #0x8
     660:	mov	x0, x25
     664:	str	x9, [x29, #8]
     668:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     66c:	ldr	x8, [x29, #8]
     670:	str	x28, [sp, #40]
     674:	str	d8, [sp, #48]
     678:	ldrb	w9, [x8, #16]
     67c:	sub	w9, w9, #0x25
     680:	cmp	w9, #0x1b
     684:	b.hi	bd4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6ac>  // b.pmore
     688:	mov	w10, #0x8015                	// #32789
     68c:	lsl	w9, w20, w9
     690:	movk	w10, #0x3, lsl #16
     694:	mov	x26, x0
     698:	tst	w9, w10
     69c:	b.eq	6bc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x194>  // b.none
     6a0:	ldr	w10, [x8, #20]
     6a4:	and	x9, x10, #0xfffffff
     6a8:	cbz	w9, bec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6c4>
     6ac:	tbnz	w10, #30, 6d4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1ac>
     6b0:	mneg	x9, x9, x23
     6b4:	add	x9, x8, x9
     6b8:	b	6d8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1b0>
     6bc:	tst	w9, #0xe000000
     6c0:	b.eq	bd4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6ac>  // b.none
     6c4:	mov	w8, wzr
     6c8:	ldr	w9, [sp, #80]
     6cc:	cbnz	w9, 72c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x204>
     6d0:	b	744 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x21c>
     6d4:	ldur	x9, [x8, #-8]
     6d8:	ldr	x9, [x9]
     6dc:	str	w20, [sp, #48]
     6e0:	str	x9, [sp, #56]
     6e4:	ldr	w10, [x8, #20]
     6e8:	and	x9, x10, #0xfffffff
     6ec:	cmp	w9, #0x1
     6f0:	b.ls	bec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6c4>  // b.plast
     6f4:	tbnz	w10, #30, 704 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1dc>
     6f8:	mneg	x9, x9, x23
     6fc:	add	x8, x8, x9
     700:	b	708 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x1e0>
     704:	ldur	x8, [x8, #-8]
     708:	ldp	w9, w10, [sp, #48]
     70c:	ldr	x8, [x8, #24]
     710:	cmp	w9, w10
     714:	str	x8, [sp, #64]
     718:	b.cs	b94 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.hs, b.nlast
     71c:	add	w8, w9, #0x1
     720:	str	w8, [sp, #48]
     724:	ldr	w9, [sp, #80]
     728:	cbz	w9, 744 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x21c>
     72c:	ldr	x10, [sp, #72]
     730:	ldr	x11, [x29, #8]
     734:	add	x10, x10, x9, lsl #3
     738:	ldur	x10, [x10, #-8]
     73c:	cmp	x10, x11
     740:	b.eq	8b4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x38c>  // b.none
     744:	ldr	w8, [sp, #84]
     748:	cmp	w9, w8
     74c:	b.cs	950 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x428>  // b.hs, b.nlast
     750:	ldr	x8, [sp, #72]
     754:	ldr	x10, [x29, #8]
     758:	str	x10, [x8, w9, uxtw #3]
     75c:	ldp	w8, w9, [sp, #80]
     760:	cmp	w8, w9
     764:	b.cs	b94 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.hs, b.nlast
     768:	add	w8, w8, #0x1
     76c:	str	w8, [sp, #80]
     770:	ldp	w22, w8, [x26]
     774:	cmp	w8, w22
     778:	csel	w8, w22, w8, cc  // cc = lo, ul, last
     77c:	str	w8, [x26, #4]
     780:	ldr	w8, [sp, #48]
     784:	cbz	w8, 93c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>
     788:	ldr	x26, [sp, #40]
     78c:	add	x24, x26, x8, lsl #3
     790:	b	7a0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x278>
     794:	add	x26, x26, #0x8
     798:	cmp	x26, x24
     79c:	b.eq	93c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>  // b.none
     7a0:	ldr	x8, [x26]
     7a4:	cbz	x8, b54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x62c>
     7a8:	ldrb	w9, [x8, #16]
     7ac:	cmp	w9, #0x17
     7b0:	csel	x10, x8, xzr, hi  // hi = pmore
     7b4:	str	x10, [sp, #32]
     7b8:	cbz	x10, 794 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>
     7bc:	ldr	w8, [x25, #24]
     7c0:	ldr	x9, [x25, #8]
     7c4:	cbz	w8, 820 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2f8>
     7c8:	orr	x11, x10, #0x8
     7cc:	cmn	x11, #0x8
     7d0:	b.eq	b74 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x64c>  // b.none
     7d4:	ubfx	x11, x10, #4, #28
     7d8:	eor	w12, w11, w10, lsr #9
     7dc:	sub	w11, w8, #0x1
     7e0:	and	w12, w11, w12
     7e4:	add	x13, x9, w12, uxtw #4
     7e8:	ldr	x14, [x13]
     7ec:	cmp	x14, x10
     7f0:	b.eq	824 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2fc>  // b.none
     7f4:	mov	w15, #0x1                   	// #1
     7f8:	cmn	x14, #0x8
     7fc:	b.eq	820 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2f8>  // b.none
     800:	add	w12, w12, w15
     804:	and	w12, w12, w11
     808:	add	x13, x9, w12, uxtw #4
     80c:	ldr	x14, [x13]
     810:	add	w15, w15, #0x1
     814:	cmp	x14, x10
     818:	b.eq	824 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2fc>  // b.none
     81c:	b	7f8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x2d0>
     820:	add	x13, x9, x8, lsl #4
     824:	add	x8, x9, x8, lsl #4
     828:	cmp	x13, x8
     82c:	b.eq	84c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x324>  // b.none
     830:	ldr	w8, [x13, #8]
     834:	ldr	x9, [x21, #112]
     838:	madd	x8, x8, x23, x9
     83c:	ldr	x8, [x8, #8]
     840:	cmp	w22, w8
     844:	b.ls	794 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>  // b.plast
     848:	b	858 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x330>
     84c:	mov	x8, xzr
     850:	cmp	w22, w8
     854:	b.ls	794 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>  // b.plast
     858:	add	x1, sp, #0x20
     85c:	mov	x0, x25
     860:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     864:	str	w22, [x0]
     868:	ldp	w8, w9, [x29, #-80]
     86c:	ldr	x19, [sp, #32]
     870:	cmp	w8, w9
     874:	b.cs	898 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x370>  // b.hs, b.nlast
     878:	ldur	x9, [x29, #-88]
     87c:	str	x19, [x9, w8, uxtw #3]
     880:	ldp	w8, w9, [x29, #-80]
     884:	cmp	w8, w9
     888:	b.cs	b94 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.hs, b.nlast
     88c:	add	w8, w8, #0x1
     890:	stur	w8, [x29, #-80]
     894:	b	794 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x26c>
     898:	ldr	x1, [sp, #8]
     89c:	sub	x0, x29, #0x58
     8a0:	mov	w3, #0x8                   	// #8
     8a4:	mov	x2, xzr
     8a8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     8ac:	ldur	w8, [x29, #-80]
     8b0:	b	878 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x350>
     8b4:	ldp	w10, w11, [x29, #-80]
     8b8:	sub	x10, x10, #0x1
     8bc:	cmp	x10, x11
     8c0:	b.hi	b94 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.pmore
     8c4:	ldr	w11, [sp, #84]
     8c8:	sub	x9, x9, #0x1
     8cc:	stur	w10, [x29, #-80]
     8d0:	cmp	x9, x11
     8d4:	b.hi	b94 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x66c>  // b.pmore
     8d8:	str	w9, [sp, #80]
     8dc:	cbz	w8, 93c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>
     8e0:	ldr	x22, [sp, #40]
     8e4:	mov	w8, w8
     8e8:	lsl	x24, x8, #3
     8ec:	b	8fc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3d4>
     8f0:	subs	x24, x24, #0x8
     8f4:	add	x22, x22, #0x8
     8f8:	b.eq	93c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x414>  // b.none
     8fc:	ldr	x8, [x22]
     900:	cbz	x8, b54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x62c>
     904:	ldrb	w9, [x8, #16]
     908:	cmp	w9, #0x17
     90c:	csel	x8, x8, xzr, hi  // hi = pmore
     910:	str	x8, [sp, #32]
     914:	cbz	x8, 8f0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3c8>
     918:	add	x1, sp, #0x20
     91c:	mov	x0, x25
     920:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     924:	ldr	w8, [x26, #4]
     928:	ldr	w9, [x0, #4]
     92c:	cmp	w8, w9
     930:	csel	w8, w9, w8, cc  // cc = lo, ul, last
     934:	str	w8, [x26, #4]
     938:	b	8f0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x3c8>
     93c:	ldr	x0, [sp, #40]
     940:	cmp	x0, x28
     944:	b.eq	610 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xe8>  // b.none
     948:	bl	0 <free>
     94c:	b	610 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0xe8>
     950:	ldr	x1, [sp]
     954:	add	x0, sp, #0x48
     958:	mov	w3, #0x8                   	// #8
     95c:	mov	x2, xzr
     960:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     964:	ldr	w9, [sp, #80]
     968:	b	750 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x228>
     96c:	ldrb	w8, [x27, #16]
     970:	cmp	w8, #0x17
     974:	b.ls	c0c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x6e4>  // b.plast
     978:	ldr	w8, [x25, #24]
     97c:	ldr	x9, [x25, #8]
     980:	ldr	w20, [sp, #24]
     984:	ldr	x15, [sp, #16]
     988:	cbz	w8, 9ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4c4>
     98c:	orr	x10, x27, #0x8
     990:	cmn	x10, #0x8
     994:	b.eq	b74 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x64c>  // b.none
     998:	ubfx	x10, x27, #4, #28
     99c:	eor	w11, w10, w27, lsr #9
     9a0:	sub	w10, w8, #0x1
     9a4:	and	w11, w10, w11
     9a8:	add	x12, x9, w11, uxtw #4
     9ac:	ldr	x13, [x12]
     9b0:	ldr	w16, [sp, #28]
     9b4:	cmp	x13, x27
     9b8:	b.eq	9f4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4cc>  // b.none
     9bc:	ldr	w16, [sp, #28]
     9c0:	mov	w14, #0x1                   	// #1
     9c4:	cmn	x13, #0x8
     9c8:	b.eq	9ec <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4c4>  // b.none
     9cc:	add	w11, w11, w14
     9d0:	and	w11, w11, w10
     9d4:	add	x12, x9, w11, uxtw #4
     9d8:	ldr	x13, [x12]
     9dc:	add	w14, w14, #0x1
     9e0:	cmp	x13, x27
     9e4:	b.eq	9f4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4cc>  // b.none
     9e8:	b	9c4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x49c>
     9ec:	ldr	w16, [sp, #28]
     9f0:	add	x12, x9, x8, lsl #4
     9f4:	add	x8, x9, x8, lsl #4
     9f8:	cmp	x12, x8
     9fc:	b.eq	a5c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x534>  // b.none
     a00:	ldr	w8, [x12, #8]
     a04:	ldr	x9, [x21, #112]
     a08:	mov	w10, #0x18                  	// #24
     a0c:	madd	x8, x8, x10, x9
     a10:	ldr	w2, [x8, #12]
     a14:	cmp	w16, w2
     a18:	b.hi	a68 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x540>  // b.pmore
     a1c:	b.cs	a48 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x520>  // b.hs, b.nlast
     a20:	ldrb	w8, [x15, #8]
     a24:	cmp	w8, #0x10
     a28:	b.eq	afc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>  // b.none
     a2c:	ldr	x0, [x21, #8]
     a30:	ldr	x1, [x15]
     a34:	bl	0 <_ZNK4llvm10DataLayout23getSmallestLegalIntTypeERNS_11LLVMContextEj>
     a38:	cbz	x0, afc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>
     a3c:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     a40:	mov	w20, w0
     a44:	b	afc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5d4>
     a48:	cmp	w2, #0x1
     a4c:	b.ne	a88 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x560>  // b.any
     a50:	mov	w8, #0x1                   	// #1
     a54:	mov	w9, #0x1                   	// #1
     a58:	b	adc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5b4>
     a5c:	mov	x2, xzr
     a60:	cmp	w16, w2
     a64:	b.ls	a1c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x4f4>  // b.plast
     a68:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a6c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a70:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     a74:	add	x0, x0, #0x0
     a78:	add	x1, x1, #0x0
     a7c:	add	x3, x3, #0x0
     a80:	mov	w2, #0xca                  	// #202
     a84:	bl	0 <__assert_fail>
     a88:	ldr	x8, [x21, #8]
     a8c:	ldr	w9, [x8, #40]
     a90:	cbz	w9, ab8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x590>
     a94:	ldr	x10, [x8, #32]
     a98:	mov	x8, x9
     a9c:	mov	x11, x10
     aa0:	ldrb	w12, [x11], #1
     aa4:	cmp	w20, w12
     aa8:	b.eq	ac0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x598>  // b.none
     aac:	subs	x8, x8, #0x1
     ab0:	b.ne	aa0 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x578>  // b.any
     ab4:	b	ac4 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x59c>
     ab8:	mov	w8, wzr
     abc:	b	adc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5b4>
     ac0:	mov	w8, #0x1                   	// #1
     ac4:	cbz	w9, adc <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5b4>
     ac8:	ldrb	w11, [x10], #1
     acc:	cmp	x2, x11
     ad0:	b.eq	a54 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x52c>  // b.none
     ad4:	subs	x9, x9, #0x1
     ad8:	b.ne	ac8 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5a0>  // b.any
     adc:	ldrb	w10, [x15, #8]
     ae0:	eor	w8, w8, #0x1
     ae4:	cmp	w10, #0x10
     ae8:	cset	w10, eq  // eq = none
     aec:	orr	w8, w10, w8
     af0:	orr	w8, w9, w8
     af4:	cmp	w8, #0x0
     af8:	csel	w20, w2, w20, ne  // ne = any
     afc:	ldr	x0, [sp, #72]
     b00:	add	x8, sp, #0x48
     b04:	add	x8, x8, #0x10
     b08:	cmp	x0, x8
     b0c:	b.eq	b14 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x5ec>  // b.none
     b10:	bl	0 <free>
     b14:	ldur	x0, [x29, #-88]
     b18:	sub	x8, x29, #0x58
     b1c:	add	x8, x8, #0x10
     b20:	cmp	x0, x8
     b24:	b.eq	b2c <_ZN4llvm16TruncInstCombine14getMinBitWidthEv+0x604>  // b.none
     b28:	bl	0 <free>
     b2c:	mov	w0, w20
     b30:	ldp	x20, x19, [sp, #336]
     b34:	ldp	x22, x21, [sp, #320]
     b38:	ldp	x24, x23, [sp, #304]
     b3c:	ldp	x26, x25, [sp, #288]
     b40:	ldp	x28, x27, [sp, #272]
     b44:	ldp	x29, x30, [sp, #256]
     b48:	ldr	d8, [sp, #240]
     b4c:	add	sp, sp, #0x160
     b50:	ret
     b54:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b58:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b5c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b60:	add	x0, x0, #0x0
     b64:	add	x1, x1, #0x0
     b68:	add	x3, x3, #0x0
     b6c:	mov	w2, #0x69                  	// #105
     b70:	bl	0 <__assert_fail>
     b74:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b78:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b7c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b80:	add	x0, x0, #0x0
     b84:	add	x1, x1, #0x0
     b88:	add	x3, x3, #0x0
     b8c:	mov	w2, #0x252                 	// #594
     b90:	bl	0 <__assert_fail>
     b94:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b98:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     b9c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ba0:	add	x0, x0, #0x0
     ba4:	add	x1, x1, #0x0
     ba8:	add	x3, x3, #0x0
     bac:	mov	w2, #0x43                  	// #67
     bb0:	bl	0 <__assert_fail>
     bb4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bb8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bbc:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bc0:	add	x0, x0, #0x0
     bc4:	add	x1, x1, #0x0
     bc8:	add	x3, x3, #0x0
     bcc:	mov	w2, #0x69                  	// #105
     bd0:	bl	0 <__assert_fail>
     bd4:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bd8:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bdc:	add	x0, x0, #0x0
     be0:	add	x1, x1, #0x0
     be4:	mov	w2, #0x3c                  	// #60
     be8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     bec:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bf0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bf4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     bf8:	add	x0, x0, #0x0
     bfc:	add	x1, x1, #0x0
     c00:	add	x3, x3, #0x0
     c04:	mov	w2, #0xaa                  	// #170
     c08:	bl	0 <__assert_fail>
     c0c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c10:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c14:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c18:	add	x0, x0, #0x0
     c1c:	add	x1, x1, #0x0
     c20:	add	x3, x3, #0x0
     c24:	mov	w2, #0x108                 	// #264
     c28:	bl	0 <__assert_fail>

0000000000000c2c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv>:
     c2c:	stp	x29, x30, [sp, #-80]!
     c30:	stp	x26, x25, [sp, #16]
     c34:	stp	x24, x23, [sp, #32]
     c38:	stp	x22, x21, [sp, #48]
     c3c:	stp	x20, x19, [sp, #64]
     c40:	mov	x29, sp
     c44:	mov	x19, x0
     c48:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     c4c:	tbz	w0, #0, e80 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x254>
     c50:	ldp	x23, x24, [x19, #112]
     c54:	cmp	x23, x24
     c58:	b.eq	e48 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x21c>  // b.none
     c5c:	mov	w26, wzr
     c60:	mov	w25, #0x18                  	// #24
     c64:	b	c7c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x50>
     c68:	mov	w22, w26
     c6c:	add	x23, x23, #0x18
     c70:	cmp	x23, x24
     c74:	mov	w26, w22
     c78:	b.eq	e4c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x220>  // b.none
     c7c:	ldr	x21, [x23]
     c80:	mov	x0, x21
     c84:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     c88:	ldr	x8, [x21, #8]
     c8c:	cbz	x8, c98 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x6c>
     c90:	ldr	x8, [x8, #8]
     c94:	cbz	x8, c68 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x3c>
     c98:	cbz	x21, f20 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x2f4>
     c9c:	ldrb	w22, [x21, #16]
     ca0:	mov	x0, x21
     ca4:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
     ca8:	ldr	x20, [x21, #8]
     cac:	cbz	x20, c68 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x3c>
     cb0:	sub	w8, w22, #0x3f
     cb4:	cmp	w8, #0x2
     cb8:	b.cs	dc0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x194>  // b.hs, b.nlast
     cbc:	b	cd0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0xa4>
     cc0:	mov	w22, w26
     cc4:	ldr	x20, [x20, #8]
     cc8:	mov	w26, w22
     ccc:	cbz	x20, c6c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x40>
     cd0:	mov	x0, x20
     cd4:	bl	0 <_ZNK4llvm3Use7getUserEv>
     cd8:	cbz	x0, ec0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x294>
     cdc:	ldrb	w8, [x0, #16]
     ce0:	cmp	w8, #0x18
     ce4:	b.cc	cc0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x94>  // b.lo, b.ul, b.last
     ce8:	ldr	x8, [x19, #72]
     cec:	cmp	x8, x0
     cf0:	b.eq	cc0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x94>  // b.none
     cf4:	ldr	w8, [x19, #104]
     cf8:	ldr	x9, [x19, #88]
     cfc:	cbz	w8, d58 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x12c>
     d00:	orr	x10, x0, #0x8
     d04:	cmn	x10, #0x8
     d08:	b.eq	ee0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x2b4>  // b.none
     d0c:	ubfx	x10, x0, #4, #28
     d10:	eor	w11, w10, w0, lsr #9
     d14:	sub	w10, w8, #0x1
     d18:	and	w11, w10, w11
     d1c:	add	x14, x9, w11, uxtw #4
     d20:	ldr	x12, [x14]
     d24:	cmp	x12, x0
     d28:	b.eq	d5c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x130>  // b.none
     d2c:	mov	w13, #0x1                   	// #1
     d30:	cmn	x12, #0x8
     d34:	b.eq	d58 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x12c>  // b.none
     d38:	add	w11, w11, w13
     d3c:	and	w11, w11, w10
     d40:	add	x14, x9, w11, uxtw #4
     d44:	ldr	x12, [x14]
     d48:	add	w13, w13, #0x1
     d4c:	cmp	x12, x0
     d50:	b.eq	d5c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x130>  // b.none
     d54:	b	d30 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x104>
     d58:	add	x14, x9, x8, lsl #4
     d5c:	add	x8, x9, x8, lsl #4
     d60:	cmp	x14, x8
     d64:	b.ne	cc0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x94>  // b.any
     d68:	ldr	w9, [x21, #20]
     d6c:	and	x8, x9, #0xfffffff
     d70:	cbz	w8, f00 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x2d4>
     d74:	tbnz	w9, #30, d84 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x158>
     d78:	mneg	x8, x8, x25
     d7c:	add	x8, x21, x8
     d80:	b	d88 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x15c>
     d84:	ldur	x8, [x21, #-8]
     d88:	ldr	x8, [x8]
     d8c:	ldr	x0, [x8]
     d90:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     d94:	mov	w22, w0
     d98:	cbz	w26, cc4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x98>
     d9c:	cmp	w26, w22
     da0:	b.eq	cc4 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x98>  // b.none
     da4:	b	e80 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x254>
     da8:	add	x14, x9, x8, lsl #4
     dac:	add	x8, x9, x8, lsl #4
     db0:	cmp	x14, x8
     db4:	b.eq	e80 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x254>  // b.none
     db8:	ldr	x20, [x20, #8]
     dbc:	cbz	x20, c68 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x3c>
     dc0:	mov	x0, x20
     dc4:	bl	0 <_ZNK4llvm3Use7getUserEv>
     dc8:	cbz	x0, ec0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x294>
     dcc:	ldrb	w8, [x0, #16]
     dd0:	cmp	w8, #0x18
     dd4:	b.cc	db8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x18c>  // b.lo, b.ul, b.last
     dd8:	ldr	x8, [x19, #72]
     ddc:	cmp	x8, x0
     de0:	b.eq	db8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x18c>  // b.none
     de4:	ldr	w8, [x19, #104]
     de8:	ldr	x9, [x19, #88]
     dec:	cbz	w8, da8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x17c>
     df0:	orr	x10, x0, #0x8
     df4:	cmn	x10, #0x8
     df8:	b.eq	ee0 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x2b4>  // b.none
     dfc:	ubfx	x10, x0, #4, #28
     e00:	eor	w11, w10, w0, lsr #9
     e04:	sub	w10, w8, #0x1
     e08:	and	w11, w10, w11
     e0c:	add	x14, x9, w11, uxtw #4
     e10:	ldr	x12, [x14]
     e14:	cmp	x12, x0
     e18:	b.eq	dac <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x180>  // b.none
     e1c:	mov	w13, #0x1                   	// #1
     e20:	cmn	x12, #0x8
     e24:	b.eq	da8 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x17c>  // b.none
     e28:	add	w11, w11, w13
     e2c:	and	w11, w11, w10
     e30:	add	x14, x9, w11, uxtw #4
     e34:	ldr	x12, [x14]
     e38:	add	w13, w13, #0x1
     e3c:	cmp	x12, x0
     e40:	b.eq	dac <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x180>  // b.none
     e44:	b	e20 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x1f4>
     e48:	mov	w22, wzr
     e4c:	ldr	x8, [x19, #72]
     e50:	ldur	x8, [x8, #-24]
     e54:	ldr	x0, [x8]
     e58:	bl	0 <_ZNK4llvm4Type19getScalarSizeInBitsEv>
     e5c:	mov	w21, w0
     e60:	mov	x0, x19
     e64:	bl	528 <_ZN4llvm16TruncInstCombine14getMinBitWidthEv>
     e68:	cmp	w0, w21
     e6c:	b.cs	e80 <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x254>  // b.hs, b.nlast
     e70:	mov	w20, w0
     e74:	cbz	w22, e9c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x270>
     e78:	cmp	w22, w20
     e7c:	b.eq	e9c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv+0x270>  // b.none
     e80:	ldp	x20, x19, [sp, #64]
     e84:	ldp	x22, x21, [sp, #48]
     e88:	ldp	x24, x23, [sp, #32]
     e8c:	ldp	x26, x25, [sp, #16]
     e90:	mov	x0, xzr
     e94:	ldp	x29, x30, [sp], #80
     e98:	ret
     e9c:	ldr	x0, [x19, #72]
     ea0:	bl	0 <_ZNK4llvm5Value10getContextEv>
     ea4:	mov	w1, w20
     ea8:	ldp	x20, x19, [sp, #64]
     eac:	ldp	x22, x21, [sp, #48]
     eb0:	ldp	x24, x23, [sp, #32]
     eb4:	ldp	x26, x25, [sp, #16]
     eb8:	ldp	x29, x30, [sp], #80
     ebc:	b	0 <_ZN4llvm11IntegerType3getERNS_11LLVMContextEj>
     ec0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ec4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ec8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ecc:	add	x0, x0, #0x0
     ed0:	add	x1, x1, #0x0
     ed4:	add	x3, x3, #0x0
     ed8:	mov	w2, #0x69                  	// #105
     edc:	bl	0 <__assert_fail>
     ee0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ee4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     ee8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     eec:	add	x0, x0, #0x0
     ef0:	add	x1, x1, #0x0
     ef4:	add	x3, x3, #0x0
     ef8:	mov	w2, #0x252                 	// #594
     efc:	bl	0 <__assert_fail>
     f00:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f04:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f08:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f0c:	add	x0, x0, #0x0
     f10:	add	x1, x1, #0x0
     f14:	add	x3, x3, #0x0
     f18:	mov	w2, #0xaa                  	// #170
     f1c:	bl	0 <__assert_fail>
     f20:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f24:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f28:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
     f2c:	add	x0, x0, #0x0
     f30:	add	x1, x1, #0x0
     f34:	add	x3, x3, #0x0
     f38:	mov	w2, #0x69                  	// #105
     f3c:	bl	0 <__assert_fail>

0000000000000f40 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>:
     f40:	stp	x29, x30, [sp, #-32]!
     f44:	stp	x20, x19, [sp, #16]
     f48:	mov	x29, sp
     f4c:	cbz	x2, 105c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x11c>
     f50:	ldrb	w8, [x2, #8]
     f54:	cmp	w8, #0x10
     f58:	b.eq	105c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x11c>  // b.none
     f5c:	ldr	x8, [x1]
     f60:	mov	x20, x1
     f64:	cbz	x8, 107c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x13c>
     f68:	ldrb	w9, [x8, #8]
     f6c:	mov	x19, x0
     f70:	cmp	w9, #0x10
     f74:	b.ne	f88 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x48>  // b.any
     f78:	ldr	w1, [x8, #32]
     f7c:	mov	x0, x2
     f80:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
     f84:	mov	x2, x0
     f88:	ldrb	w8, [x20, #16]
     f8c:	cmp	w8, #0x10
     f90:	b.ls	1000 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xc0>  // b.plast
     f94:	cmp	w8, #0x17
     f98:	b.ls	10dc <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x19c>  // b.plast
     f9c:	ldr	w8, [x19, #104]
     fa0:	ldr	x9, [x19, #88]
     fa4:	cbz	w8, 1028 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xe8>
     fa8:	orr	x10, x20, #0x8
     fac:	cmn	x10, #0x8
     fb0:	b.eq	10bc <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x17c>  // b.none
     fb4:	ubfx	x10, x20, #4, #28
     fb8:	eor	w11, w10, w20, lsr #9
     fbc:	sub	w10, w8, #0x1
     fc0:	and	w11, w10, w11
     fc4:	add	x12, x9, w11, uxtw #4
     fc8:	ldr	x13, [x12]
     fcc:	cmp	x13, x20
     fd0:	b.eq	102c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xec>  // b.none
     fd4:	mov	w14, #0x1                   	// #1
     fd8:	cmn	x13, #0x8
     fdc:	b.eq	1028 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xe8>  // b.none
     fe0:	add	w11, w11, w14
     fe4:	and	w11, w11, w10
     fe8:	add	x12, x9, w11, uxtw #4
     fec:	ldr	x13, [x12]
     ff0:	add	w14, w14, #0x1
     ff4:	cmp	x13, x20
     ff8:	b.eq	102c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0xec>  // b.none
     ffc:	b	fd8 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x98>
    1000:	mov	x0, x20
    1004:	mov	x1, x2
    1008:	mov	w2, wzr
    100c:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
    1010:	ldp	x2, x1, [x19]
    1014:	mov	x19, x0
    1018:	bl	0 <_ZN4llvm20ConstantFoldConstantEPKNS_8ConstantERKNS_10DataLayoutEPKNS_17TargetLibraryInfoE>
    101c:	cmp	x0, #0x0
    1020:	csel	x0, x19, x0, eq  // eq = none
    1024:	b	1050 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x110>
    1028:	add	x12, x9, x8, lsl #4
    102c:	add	x8, x9, x8, lsl #4
    1030:	cmp	x12, x8
    1034:	b.eq	109c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x15c>  // b.none
    1038:	ldr	w8, [x12, #8]
    103c:	ldr	x9, [x19, #112]
    1040:	mov	w10, #0x18                  	// #24
    1044:	madd	x8, x8, x10, x9
    1048:	ldr	x0, [x8, #16]
    104c:	cbz	x0, 109c <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE+0x15c>
    1050:	ldp	x20, x19, [sp, #16]
    1054:	ldp	x29, x30, [sp], #32
    1058:	ret
    105c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1060:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1064:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1068:	add	x0, x0, #0x0
    106c:	add	x1, x1, #0x0
    1070:	add	x3, x3, #0x0
    1074:	mov	w2, #0x116                 	// #278
    1078:	bl	0 <__assert_fail>
    107c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1080:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1084:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1088:	add	x0, x0, #0x0
    108c:	add	x1, x1, #0x0
    1090:	add	x3, x3, #0x0
    1094:	mov	w2, #0x69                  	// #105
    1098:	bl	0 <__assert_fail>
    109c:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10a0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10a4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10a8:	add	x0, x0, #0x0
    10ac:	add	x1, x1, #0x0
    10b0:	add	x3, x3, #0x0
    10b4:	mov	w2, #0x128                 	// #296
    10b8:	bl	0 <__assert_fail>
    10bc:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10c0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10c4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10c8:	add	x0, x0, #0x0
    10cc:	add	x1, x1, #0x0
    10d0:	add	x3, x3, #0x0
    10d4:	mov	w2, #0x252                 	// #594
    10d8:	bl	0 <__assert_fail>
    10dc:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10e0:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10e4:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    10e8:	add	x0, x0, #0x0
    10ec:	add	x1, x1, #0x0
    10f0:	add	x3, x3, #0x0
    10f4:	mov	w2, #0x108                 	// #264
    10f8:	bl	0 <__assert_fail>

00000000000010fc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE>:
    10fc:	sub	sp, sp, #0xf0
    1100:	stp	x29, x30, [sp, #144]
    1104:	stp	x28, x27, [sp, #160]
    1108:	stp	x26, x25, [sp, #176]
    110c:	stp	x24, x23, [sp, #192]
    1110:	stp	x22, x21, [sp, #208]
    1114:	stp	x20, x19, [sp, #224]
    1118:	add	x29, sp, #0x90
    111c:	ldp	x26, x27, [x0, #112]
    1120:	mov	x19, x0
    1124:	mov	x20, x1
    1128:	cmp	x26, x27
    112c:	b.eq	15b0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x4b4>  // b.none
    1130:	add	x8, sp, #0x30
    1134:	add	x9, x19, #0x18
    1138:	str	x9, [sp, #16]
    113c:	add	x9, x19, #0x28
    1140:	mov	w28, #0x18                  	// #24
    1144:	add	x21, x8, #0x30
    1148:	add	x22, x8, #0x8
    114c:	str	x9, [sp, #8]
    1150:	b	1160 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x64>
    1154:	add	x26, x26, #0x18
    1158:	cmp	x26, x27
    115c:	b.eq	15b0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x4b4>  // b.none
    1160:	ldr	x8, [x26, #16]
    1164:	cbnz	x8, 1760 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x664>
    1168:	ldr	x23, [x26]
    116c:	mov	x0, x23
    1170:	bl	0 <_ZNK4llvm5Value10getContextEv>
    1174:	stp	x0, xzr, [sp, #72]
    1178:	mov	w8, #0x200                 	// #512
    117c:	add	x0, sp, #0x30
    1180:	mov	x1, x23
    1184:	str	xzr, [sp, #48]
    1188:	str	wzr, [sp, #88]
    118c:	strh	w8, [sp, #92]
    1190:	strb	wzr, [sp, #94]
    1194:	stp	xzr, xzr, [x22]
    1198:	stp	xzr, xzr, [x21]
    119c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    11a0:	ldrb	w8, [x23, #16]
    11a4:	sub	w9, w8, #0x25
    11a8:	cmp	w9, #0x1b
    11ac:	b.hi	1748 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x64c>  // b.pmore
    11b0:	mov	w10, #0x1                   	// #1
    11b4:	lsl	w9, w10, w9
    11b8:	mov	w10, #0x8015                	// #32789
    11bc:	movk	w10, #0x3, lsl #16
    11c0:	tst	w9, w10
    11c4:	sub	w25, w8, #0x18
    11c8:	b.eq	11e8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0xec>  // b.none
    11cc:	ldr	w9, [x23, #20]
    11d0:	and	x8, x9, #0xfffffff
    11d4:	cbz	w8, 1728 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x62c>
    11d8:	tbnz	w9, #30, 1260 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x164>
    11dc:	mneg	x8, x8, x28
    11e0:	add	x8, x23, x8
    11e4:	b	1264 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x168>
    11e8:	tst	w9, #0xe000000
    11ec:	b.eq	1748 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x64c>  // b.none
    11f0:	cbz	x20, 17a0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6a4>
    11f4:	ldrb	w8, [x20, #8]
    11f8:	cmp	w8, #0x10
    11fc:	b.eq	17a0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6a4>  // b.none
    1200:	ldr	x8, [x23]
    1204:	cbz	x8, 17c0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6c4>
    1208:	ldrb	w9, [x8, #8]
    120c:	mov	x1, x20
    1210:	cmp	w9, #0x10
    1214:	b.ne	1228 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x12c>  // b.any
    1218:	ldr	w1, [x8, #32]
    121c:	mov	x0, x20
    1220:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
    1224:	mov	x1, x0
    1228:	ldr	w9, [x23, #20]
    122c:	and	x8, x9, #0xfffffff
    1230:	cbz	w8, 1728 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x62c>
    1234:	tbnz	w9, #30, 1310 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x214>
    1238:	mneg	x10, x8, x28
    123c:	add	x10, x23, x10
    1240:	ldr	x10, [x10]
    1244:	ldr	x10, [x10]
    1248:	cmp	x10, x1
    124c:	b.eq	1324 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x228>  // b.none
    1250:	tbnz	w9, #30, 1354 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x258>
    1254:	mneg	x8, x8, x28
    1258:	add	x8, x23, x8
    125c:	b	1358 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x25c>
    1260:	ldur	x8, [x23, #-8]
    1264:	ldr	x1, [x8]
    1268:	mov	x0, x19
    126c:	mov	x2, x20
    1270:	bl	f40 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
    1274:	ldr	w9, [x23, #20]
    1278:	and	x8, x9, #0xfffffff
    127c:	cmp	w8, #0x1
    1280:	b.ls	1728 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x62c>  // b.plast
    1284:	mov	x24, x0
    1288:	tbnz	w9, #30, 1298 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x19c>
    128c:	mneg	x8, x8, x28
    1290:	add	x8, x23, x8
    1294:	b	129c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1a0>
    1298:	ldur	x8, [x23, #-8]
    129c:	ldr	x1, [x8, #24]
    12a0:	mov	x0, x19
    12a4:	mov	x2, x20
    12a8:	bl	f40 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
    12ac:	mov	x3, x0
    12b0:	mov	w8, #0x101                 	// #257
    12b4:	add	x0, sp, #0x30
    12b8:	sub	x4, x29, #0x18
    12bc:	mov	w1, w25
    12c0:	mov	x2, x24
    12c4:	mov	x5, xzr
    12c8:	stp	xzr, xzr, [x29, #-24]
    12cc:	sturh	w8, [x29, #-8]
    12d0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    12d4:	mov	x24, x0
    12d8:	str	x0, [x26, #16]
    12dc:	cbz	x0, 1780 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x684>
    12e0:	cbz	x24, 12fc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x200>
    12e4:	ldrb	w8, [x24, #16]
    12e8:	cmp	w8, #0x18
    12ec:	b.cc	12fc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x200>  // b.lo, b.ul, b.last
    12f0:	mov	x0, x24
    12f4:	mov	x1, x23
    12f8:	bl	0 <_ZN4llvm5Value8takeNameEPS0_>
    12fc:	ldr	x1, [sp, #48]
    1300:	cbz	x1, 1154 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    1304:	add	x0, sp, #0x30
    1308:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
    130c:	b	1154 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    1310:	ldur	x10, [x23, #-8]
    1314:	ldr	x10, [x10]
    1318:	ldr	x10, [x10]
    131c:	cmp	x10, x1
    1320:	b.ne	1250 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x154>  // b.any
    1324:	cbz	x23, 1800 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x704>
    1328:	ldrb	w10, [x23, #16]
    132c:	cmp	w10, #0x3e
    1330:	b.eq	1820 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x724>  // b.none
    1334:	tbnz	w9, #30, 14a4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3a8>
    1338:	mneg	x8, x8, x28
    133c:	add	x8, x23, x8
    1340:	ldr	x8, [x8]
    1344:	str	x8, [x26, #16]
    1348:	ldr	x1, [sp, #48]
    134c:	cbnz	x1, 1304 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x208>
    1350:	b	1154 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    1354:	ldur	x8, [x23, #-8]
    1358:	ldr	x24, [x8]
    135c:	mov	w8, #0x101                 	// #257
    1360:	stp	xzr, xzr, [sp, #24]
    1364:	strh	w8, [sp, #40]
    1368:	ldr	x8, [x24]
    136c:	cmp	x8, x1
    1370:	b.eq	13cc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2d0>  // b.none
    1374:	ldrb	w8, [x24, #16]
    1378:	cmp	w8, #0x10
    137c:	b.ls	13b8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2bc>  // b.plast
    1380:	cmp	w25, #0x28
    1384:	cset	w2, eq  // eq = none
    1388:	mov	w8, #0x101                 	// #257
    138c:	sub	x3, x29, #0x18
    1390:	mov	x0, x24
    1394:	mov	x4, xzr
    1398:	stp	xzr, xzr, [x29, #-24]
    139c:	sturh	w8, [x29, #-8]
    13a0:	bl	0 <_ZN4llvm8CastInst17CreateIntegerCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineEPNS_11InstructionE>
    13a4:	mov	x1, x0
    13a8:	add	x0, sp, #0x30
    13ac:	add	x2, sp, #0x18
    13b0:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    13b4:	b	13c8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2cc>
    13b8:	cmp	w25, #0x28
    13bc:	cset	w2, eq  // eq = none
    13c0:	mov	x0, x24
    13c4:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
    13c8:	mov	x24, x0
    13cc:	ldr	w8, [x19, #32]
    13d0:	ldr	x9, [x19, #24]
    13d4:	lsl	x11, x8, #3
    13d8:	cmp	w8, #0x4
    13dc:	add	x10, x9, x11
    13e0:	mov	x0, x9
    13e4:	b.cc	1438 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x33c>  // b.lo, b.ul, b.last
    13e8:	lsr	x11, x8, #2
    13ec:	add	x11, x11, #0x1
    13f0:	mov	x0, x9
    13f4:	ldr	x12, [x0]
    13f8:	cmp	x12, x23
    13fc:	b.eq	1480 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x384>  // b.none
    1400:	ldr	x12, [x0, #8]
    1404:	cmp	x12, x23
    1408:	b.eq	14fc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x400>  // b.none
    140c:	ldr	x12, [x0, #16]
    1410:	cmp	x12, x23
    1414:	b.eq	1548 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x44c>  // b.none
    1418:	ldr	x12, [x0, #24]
    141c:	cmp	x12, x23
    1420:	b.eq	1558 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x45c>  // b.none
    1424:	sub	x11, x11, #0x1
    1428:	cmp	x11, #0x1
    142c:	add	x0, x0, #0x20
    1430:	b.gt	13f4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x2f8>
    1434:	sub	x11, x10, x0
    1438:	asr	x11, x11, #3
    143c:	cmp	x11, #0x1
    1440:	b.eq	1474 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x378>  // b.none
    1444:	cmp	x11, #0x2
    1448:	b.eq	1464 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x368>  // b.none
    144c:	cmp	x11, #0x3
    1450:	b.ne	1508 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x40c>  // b.any
    1454:	ldr	x11, [x0]
    1458:	cmp	x11, x23
    145c:	b.eq	1480 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x384>  // b.none
    1460:	add	x0, x0, #0x8
    1464:	ldr	x11, [x0]
    1468:	cmp	x11, x23
    146c:	b.eq	1480 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x384>  // b.none
    1470:	add	x0, x0, #0x8
    1474:	ldr	x11, [x0]
    1478:	cmp	x11, x23
    147c:	b.ne	1508 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x40c>  // b.any
    1480:	cmp	x0, x10
    1484:	b.eq	1508 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x40c>  // b.none
    1488:	cbz	x24, 17e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6e4>
    148c:	ldrb	w11, [x24, #16]
    1490:	cmp	w11, #0x3e
    1494:	b.ne	14bc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3c0>  // b.any
    1498:	str	x24, [x0]
    149c:	str	x24, [x26, #16]
    14a0:	b	12e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1e4>
    14a4:	ldur	x8, [x23, #-8]
    14a8:	ldr	x8, [x8]
    14ac:	str	x8, [x26, #16]
    14b0:	ldr	x1, [sp, #48]
    14b4:	cbnz	x1, 1304 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x208>
    14b8:	b	1154 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x58>
    14bc:	cmp	x9, x0
    14c0:	b.hi	1840 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x744>  // b.pmore
    14c4:	cmp	x10, x0
    14c8:	b.ls	1860 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x764>  // b.plast
    14cc:	add	x1, x0, #0x8
    14d0:	subs	x2, x10, x1
    14d4:	b.eq	14e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x3e4>  // b.none
    14d8:	bl	0 <memmove>
    14dc:	ldr	w8, [x19, #32]
    14e0:	ldr	w9, [x19, #36]
    14e4:	sub	x8, x8, #0x1
    14e8:	cmp	x8, x9
    14ec:	b.hi	1590 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x494>  // b.pmore
    14f0:	str	w8, [x19, #32]
    14f4:	str	x24, [x26, #16]
    14f8:	b	12e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1e4>
    14fc:	add	x0, x0, #0x8
    1500:	cmp	x0, x10
    1504:	b.ne	1488 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x38c>  // b.any
    1508:	cbz	x24, 17e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x6e4>
    150c:	ldrb	w10, [x24, #16]
    1510:	cmp	w10, #0x3e
    1514:	csel	x25, x24, xzr, eq  // eq = none
    1518:	cbz	x25, 1540 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x444>
    151c:	ldr	w10, [x19, #36]
    1520:	cmp	w8, w10
    1524:	b.cs	1568 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x46c>  // b.hs, b.nlast
    1528:	str	x25, [x9, x8, lsl #3]
    152c:	ldp	w8, w9, [x19, #32]
    1530:	cmp	w8, w9
    1534:	b.cs	1590 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x494>  // b.hs, b.nlast
    1538:	add	w8, w8, #0x1
    153c:	str	w8, [x19, #32]
    1540:	str	x24, [x26, #16]
    1544:	b	12e0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x1e4>
    1548:	add	x0, x0, #0x10
    154c:	cmp	x0, x10
    1550:	b.ne	1488 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x38c>  // b.any
    1554:	b	1508 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x40c>
    1558:	add	x0, x0, #0x18
    155c:	cmp	x0, x10
    1560:	b.ne	1488 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x38c>  // b.any
    1564:	b	1508 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x40c>
    1568:	ldp	x1, x0, [sp, #8]
    156c:	mov	w3, #0x8                   	// #8
    1570:	mov	x2, xzr
    1574:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1578:	ldr	w8, [x19, #32]
    157c:	ldr	x9, [x19, #24]
    1580:	str	x25, [x9, x8, lsl #3]
    1584:	ldp	w8, w9, [x19, #32]
    1588:	cmp	w8, w9
    158c:	b.cc	1538 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x43c>  // b.lo, b.ul, b.last
    1590:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1594:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1598:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    159c:	add	x0, x0, #0x0
    15a0:	add	x1, x1, #0x0
    15a4:	add	x3, x3, #0x0
    15a8:	mov	w2, #0x43                  	// #67
    15ac:	bl	0 <__assert_fail>
    15b0:	ldr	x8, [x19, #72]
    15b4:	mov	x0, x19
    15b8:	mov	x2, x20
    15bc:	ldur	x1, [x8, #-24]
    15c0:	bl	f40 <_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE>
    15c4:	ldr	x22, [x19, #72]
    15c8:	ldr	x8, [x0]
    15cc:	mov	x20, x0
    15d0:	ldr	x21, [x22]
    15d4:	cmp	x8, x21
    15d8:	b.eq	16b4 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5b8>  // b.none
    15dc:	mov	x0, x22
    15e0:	bl	0 <_ZNK4llvm5Value10getContextEv>
    15e4:	stp	x0, xzr, [sp, #72]
    15e8:	mov	w8, #0x200                 	// #512
    15ec:	add	x0, sp, #0x30
    15f0:	mov	x1, x22
    15f4:	str	wzr, [sp, #88]
    15f8:	strb	wzr, [sp, #94]
    15fc:	stp	xzr, xzr, [sp, #56]
    1600:	str	xzr, [sp, #48]
    1604:	strh	w8, [sp, #92]
    1608:	stp	xzr, xzr, [sp, #96]
    160c:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1610:	mov	w8, #0x101                 	// #257
    1614:	stp	xzr, xzr, [sp, #24]
    1618:	strh	w8, [sp, #40]
    161c:	ldr	x8, [x20]
    1620:	cmp	x8, x21
    1624:	b.eq	1684 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x588>  // b.none
    1628:	ldrb	w8, [x20, #16]
    162c:	cmp	w8, #0x10
    1630:	b.ls	166c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x570>  // b.plast
    1634:	mov	w8, #0x101                 	// #257
    1638:	sub	x3, x29, #0x18
    163c:	mov	x0, x20
    1640:	mov	x1, x21
    1644:	mov	w2, wzr
    1648:	mov	x4, xzr
    164c:	stp	xzr, xzr, [x29, #-24]
    1650:	sturh	w8, [x29, #-8]
    1654:	bl	0 <_ZN4llvm8CastInst17CreateIntegerCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineEPNS_11InstructionE>
    1658:	mov	x1, x0
    165c:	add	x0, sp, #0x30
    1660:	add	x2, sp, #0x18
    1664:	bl	0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1668:	b	167c <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x580>
    166c:	mov	x0, x20
    1670:	mov	x1, x21
    1674:	mov	w2, wzr
    1678:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
    167c:	mov	x20, x0
    1680:	cbz	x0, 1780 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x684>
    1684:	cbz	x20, 16a0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5a4>
    1688:	ldrb	w8, [x20, #16]
    168c:	cmp	w8, #0x18
    1690:	b.cc	16a0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5a4>  // b.lo, b.ul, b.last
    1694:	ldr	x1, [x19, #72]
    1698:	mov	x0, x20
    169c:	bl	0 <_ZN4llvm5Value8takeNameEPS0_>
    16a0:	ldr	x1, [sp, #48]
    16a4:	cbz	x1, 16b0 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5b4>
    16a8:	add	x0, sp, #0x30
    16ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
    16b0:	ldr	x22, [x19, #72]
    16b4:	mov	x0, x22
    16b8:	mov	x1, x20
    16bc:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
    16c0:	ldr	x0, [x19, #72]
    16c4:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    16c8:	ldp	x20, x22, [x19, #112]
    16cc:	cmp	x22, x20
    16d0:	b.eq	1708 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x60c>  // b.none
    16d4:	mov	x21, x22
    16d8:	b	16e8 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5ec>
    16dc:	cmp	x20, x21
    16e0:	mov	x22, x21
    16e4:	b.eq	1708 <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x60c>  // b.none
    16e8:	ldr	x19, [x21, #-24]!
    16ec:	mov	x0, x19
    16f0:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
    16f4:	ldr	x8, [x19, #8]
    16f8:	cbnz	x8, 16dc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5e0>
    16fc:	ldur	x0, [x22, #-24]
    1700:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    1704:	b	16dc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE+0x5e0>
    1708:	ldp	x20, x19, [sp, #224]
    170c:	ldp	x22, x21, [sp, #208]
    1710:	ldp	x24, x23, [sp, #192]
    1714:	ldp	x26, x25, [sp, #176]
    1718:	ldp	x28, x27, [sp, #160]
    171c:	ldp	x29, x30, [sp, #144]
    1720:	add	sp, sp, #0xf0
    1724:	ret
    1728:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    172c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1730:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1734:	add	x0, x0, #0x0
    1738:	add	x1, x1, #0x0
    173c:	add	x3, x3, #0x0
    1740:	mov	w2, #0xaa                  	// #170
    1744:	bl	0 <__assert_fail>
    1748:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    174c:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1750:	add	x0, x0, #0x0
    1754:	add	x1, x1, #0x0
    1758:	mov	w2, #0x163                 	// #355
    175c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1760:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1764:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1768:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    176c:	add	x0, x0, #0x0
    1770:	add	x1, x1, #0x0
    1774:	add	x3, x3, #0x0
    1778:	mov	w2, #0x131                 	// #305
    177c:	bl	0 <__assert_fail>
    1780:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1784:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1788:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    178c:	add	x0, x0, #0x0
    1790:	add	x1, x1, #0x0
    1794:	add	x3, x3, #0x0
    1798:	mov	w2, #0x69                  	// #105
    179c:	bl	0 <__assert_fail>
    17a0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17a4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17a8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17ac:	add	x0, x0, #0x0
    17b0:	add	x1, x1, #0x0
    17b4:	add	x3, x3, #0x0
    17b8:	mov	w2, #0x116                 	// #278
    17bc:	bl	0 <__assert_fail>
    17c0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17c4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17c8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17cc:	add	x0, x0, #0x0
    17d0:	add	x1, x1, #0x0
    17d4:	add	x3, x3, #0x0
    17d8:	mov	w2, #0x69                  	// #105
    17dc:	bl	0 <__assert_fail>
    17e0:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17e4:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17e8:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    17ec:	add	x0, x0, #0x0
    17f0:	add	x1, x1, #0x0
    17f4:	add	x3, x3, #0x0
    17f8:	mov	w2, #0x69                  	// #105
    17fc:	bl	0 <__assert_fail>
    1800:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1804:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1808:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    180c:	add	x0, x0, #0x0
    1810:	add	x1, x1, #0x0
    1814:	add	x3, x3, #0x0
    1818:	mov	w2, #0x69                  	// #105
    181c:	bl	0 <__assert_fail>
    1820:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1824:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1828:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    182c:	add	x0, x0, #0x0
    1830:	add	x1, x1, #0x0
    1834:	add	x3, x3, #0x0
    1838:	mov	w2, #0x13f                 	// #319
    183c:	bl	0 <__assert_fail>
    1840:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1844:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1848:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    184c:	add	x0, x0, #0x0
    1850:	add	x1, x1, #0x0
    1854:	add	x3, x3, #0x0
    1858:	mov	w2, #0x1b6                 	// #438
    185c:	bl	0 <__assert_fail>
    1860:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1864:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1868:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    186c:	add	x0, x0, #0x0
    1870:	add	x1, x1, #0x0
    1874:	add	x3, x3, #0x0
    1878:	mov	w2, #0x1b7                 	// #439
    187c:	bl	0 <__assert_fail>

0000000000001880 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE>:
    1880:	stp	x29, x30, [sp, #-80]!
    1884:	stp	x26, x25, [sp, #16]
    1888:	stp	x24, x23, [sp, #32]
    188c:	stp	x22, x21, [sp, #48]
    1890:	stp	x20, x19, [sp, #64]
    1894:	mov	x29, sp
    1898:	ldr	x22, [x1, #80]
    189c:	add	x23, x1, #0x48
    18a0:	mov	x19, x0
    18a4:	cmp	x23, x22
    18a8:	b.eq	19dc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x15c>  // b.none
    18ac:	add	x20, x19, #0x18
    18b0:	add	x21, x19, #0x28
    18b4:	b	18c4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x44>
    18b8:	ldr	x22, [x22, #8]
    18bc:	cmp	x23, x22
    18c0:	b.eq	19dc <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x15c>  // b.none
    18c4:	ldrb	w8, [x22]
    18c8:	tbnz	w8, #2, 1b84 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x304>
    18cc:	ldr	x8, [x19, #16]
    18d0:	cmp	x22, #0x0
    18d4:	ldr	w9, [x8, #48]
    18d8:	ldr	x10, [x8, #32]
    18dc:	sub	x8, x22, #0x18
    18e0:	csel	x8, xzr, x8, eq  // eq = none
    18e4:	cbz	w9, 1940 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc0>
    18e8:	orr	x11, x8, #0x8
    18ec:	cmn	x11, #0x8
    18f0:	b.eq	1b64 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2e4>  // b.none
    18f4:	ubfx	x11, x8, #4, #28
    18f8:	eor	w12, w11, w8, lsr #9
    18fc:	sub	w11, w9, #0x1
    1900:	and	w12, w11, w12
    1904:	add	x13, x10, w12, uxtw #4
    1908:	ldr	x14, [x13]
    190c:	cmp	x14, x8
    1910:	b.eq	1944 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc4>  // b.none
    1914:	mov	w15, #0x1                   	// #1
    1918:	cmn	x14, #0x8
    191c:	b.eq	1940 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc0>  // b.none
    1920:	add	w12, w12, w15
    1924:	and	w12, w12, w11
    1928:	add	x13, x10, w12, uxtw #4
    192c:	ldr	x14, [x13]
    1930:	add	w15, w15, #0x1
    1934:	cmp	x14, x8
    1938:	b.eq	1944 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xc4>  // b.none
    193c:	b	1918 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x98>
    1940:	add	x13, x10, x9, lsl #4
    1944:	add	x9, x10, x9, lsl #4
    1948:	cmp	x13, x9
    194c:	b.eq	18b8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x38>  // b.none
    1950:	ldr	x9, [x13, #8]
    1954:	cbz	x9, 18b8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x38>
    1958:	ldr	x24, [x8, #48]
    195c:	add	x25, x8, #0x28
    1960:	b	1984 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x104>
    1964:	ldr	x9, [x19, #24]
    1968:	str	x26, [x9, w8, uxtw #3]
    196c:	ldp	w8, w9, [x19, #32]
    1970:	cmp	w8, w9
    1974:	b.cs	1b44 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2c4>  // b.hs, b.nlast
    1978:	add	w8, w8, #0x1
    197c:	str	w8, [x19, #32]
    1980:	ldr	x24, [x24, #8]
    1984:	cmp	x25, x24
    1988:	b.eq	18b8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x38>  // b.none
    198c:	ldrb	w8, [x24]
    1990:	tbnz	w8, #2, 1b04 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x284>
    1994:	sub	x8, x24, #0x18
    1998:	cmp	x24, #0x0
    199c:	csel	x8, xzr, x8, eq  // eq = none
    19a0:	cbz	x24, 1b24 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2a4>
    19a4:	ldrb	w9, [x8, #16]
    19a8:	cmp	w9, #0x3e
    19ac:	csel	x26, x8, xzr, eq  // eq = none
    19b0:	cbz	x26, 1980 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x100>
    19b4:	ldp	w8, w9, [x19, #32]
    19b8:	cmp	w8, w9
    19bc:	b.cc	1964 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xe4>  // b.lo, b.ul, b.last
    19c0:	mov	w3, #0x8                   	// #8
    19c4:	mov	x0, x20
    19c8:	mov	x1, x21
    19cc:	mov	x2, xzr
    19d0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    19d4:	ldr	w8, [x19, #32]
    19d8:	b	1964 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0xe4>
    19dc:	ldr	w8, [x19, #32]
    19e0:	cbz	w8, 1ae4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x264>
    19e4:	adrp	x23, 0 <_ZN4llvm9DebugFlagE>
    19e8:	ldr	x23, [x23]
    19ec:	adrp	x20, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19f0:	adrp	x21, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    19f4:	mov	w25, #0x7962                	// #31074
    19f8:	mov	w26, wzr
    19fc:	add	x20, x20, #0x0
    1a00:	add	x21, x21, #0x0
    1a04:	mov	w24, #0xa                   	// #10
    1a08:	movk	w25, #0x203a, lsl #16
    1a0c:	b	1a34 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1b4>
    1a10:	add	x9, x8, #0x1
    1a14:	str	x9, [x0, #24]
    1a18:	strb	w24, [x8]
    1a1c:	mov	x0, x19
    1a20:	mov	x1, x22
    1a24:	bl	10fc <_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE>
    1a28:	mov	w26, #0x1                   	// #1
    1a2c:	ldr	w8, [x19, #32]
    1a30:	cbz	w8, 1ae8 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x268>
    1a34:	ldr	w10, [x19, #36]
    1a38:	mov	w9, w8
    1a3c:	sub	x8, x9, #0x1
    1a40:	cmp	x8, x10
    1a44:	b.hi	1b44 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x2c4>  // b.pmore
    1a48:	ldr	x10, [x19, #24]
    1a4c:	mov	x0, x19
    1a50:	add	x9, x10, x9, lsl #3
    1a54:	ldur	x9, [x9, #-8]
    1a58:	str	w8, [x19, #32]
    1a5c:	str	x9, [x19, #72]
    1a60:	bl	c2c <_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv>
    1a64:	cbz	x0, 1a2c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x1ac>
    1a68:	ldrb	w8, [x23]
    1a6c:	mov	x22, x0
    1a70:	cbz	w8, 1a1c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x19c>
    1a74:	mov	x0, x20
    1a78:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1a7c:	tbz	w0, #0, 1a1c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x19c>
    1a80:	bl	0 <_ZN4llvm4dbgsEv>
    1a84:	ldp	x9, x8, [x0, #16]
    1a88:	sub	x9, x9, x8
    1a8c:	cmp	x9, #0x43
    1a90:	b.hi	1aa4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x224>  // b.pmore
    1a94:	mov	w2, #0x44                  	// #68
    1a98:	mov	x1, x21
    1a9c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1aa0:	b	1ac4 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x244>
    1aa4:	ldp	q0, q1, [x21, #32]
    1aa8:	ldp	q2, q3, [x21]
    1aac:	str	w25, [x8, #64]
    1ab0:	stp	q0, q1, [x8, #32]
    1ab4:	stp	q2, q3, [x8]
    1ab8:	ldr	x8, [x0, #24]
    1abc:	add	x8, x8, #0x44
    1ac0:	str	x8, [x0, #24]
    1ac4:	ldr	x1, [x19, #72]
    1ac8:	bl	0 <_ZN4llvm11raw_ostreamlsEPKv>
    1acc:	ldp	x9, x8, [x0, #16]
    1ad0:	cmp	x8, x9
    1ad4:	b.cc	1a10 <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x190>  // b.lo, b.ul, b.last
    1ad8:	mov	w1, #0xa                   	// #10
    1adc:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1ae0:	b	1a1c <_ZN4llvm16TruncInstCombine3runERNS_8FunctionE+0x19c>
    1ae4:	mov	w26, wzr
    1ae8:	and	w0, w26, #0x1
    1aec:	ldp	x20, x19, [sp, #64]
    1af0:	ldp	x22, x21, [sp, #48]
    1af4:	ldp	x24, x23, [sp, #32]
    1af8:	ldp	x26, x25, [sp, #16]
    1afc:	ldp	x29, x30, [sp], #80
    1b00:	ret
    1b04:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b08:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b0c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b10:	add	x0, x0, #0x0
    1b14:	add	x1, x1, #0x0
    1b18:	add	x3, x3, #0x0
    1b1c:	mov	w2, #0x8b                  	// #139
    1b20:	bl	0 <__assert_fail>
    1b24:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b28:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b2c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b30:	add	x0, x0, #0x0
    1b34:	add	x1, x1, #0x0
    1b38:	add	x3, x3, #0x0
    1b3c:	mov	w2, #0x69                  	// #105
    1b40:	bl	0 <__assert_fail>
    1b44:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b48:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b4c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b50:	add	x0, x0, #0x0
    1b54:	add	x1, x1, #0x0
    1b58:	add	x3, x3, #0x0
    1b5c:	mov	w2, #0x43                  	// #67
    1b60:	bl	0 <__assert_fail>
    1b64:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b68:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b6c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b70:	add	x0, x0, #0x0
    1b74:	add	x1, x1, #0x0
    1b78:	add	x3, x3, #0x0
    1b7c:	mov	w2, #0x252                 	// #594
    1b80:	bl	0 <__assert_fail>
    1b84:	adrp	x0, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b88:	adrp	x1, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b8c:	adrp	x3, 0 <_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv>
    1b90:	add	x0, x0, #0x0
    1b94:	add	x1, x1, #0x0
    1b98:	add	x3, x3, #0x0
    1b9c:	mov	w2, #0x8b                  	// #139
    1ba0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_:

0000000000000000 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x26, x25, [sp, #80]
   c:	stp	x24, x23, [sp, #96]
  10:	stp	x22, x21, [sp, #112]
  14:	stp	x20, x19, [sp, #128]
  18:	add	x29, sp, #0x40
  1c:	ldr	x8, [x1]
  20:	sub	x9, x29, #0x10
  24:	mov	x20, x1
  28:	add	x2, x9, #0x8
  2c:	stur	x8, [x29, #-16]
  30:	add	x8, sp, #0x8
  34:	sub	x1, x29, #0x10
  38:	mov	x19, x0
  3c:	stur	wzr, [x29, #-8]
  40:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
  44:	ldp	x8, x9, [sp, #8]
  48:	ldr	x8, [x8]
  4c:	cmp	x8, x9
  50:	b.ne	1b4 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x1b4>  // b.any
  54:	ldrb	w8, [sp, #40]
  58:	ldr	x23, [sp, #24]
  5c:	cbz	w8, 8c <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x8c>
  60:	ldp	x24, x8, [x19, #40]
  64:	cmp	x24, x8
  68:	b.eq	a4 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0xa4>  // b.none
  6c:	ldr	x8, [x20, #16]
  70:	ldr	q0, [x20]
  74:	str	x8, [x24, #16]
  78:	str	q0, [x24]
  7c:	ldp	x22, x20, [x19, #32]
  80:	add	x24, x20, #0x18
  84:	str	x24, [x19, #40]
  88:	b	174 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x174>
  8c:	ldr	x8, [x19, #32]
  90:	ldr	w9, [x23, #8]
  94:	mov	w10, #0x18                  	// #24
  98:	mov	x1, xzr
  9c:	madd	x20, x9, x10, x8
  a0:	b	194 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x194>
  a4:	ldr	x21, [x19, #32]
  a8:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  ac:	sub	x8, x24, x21
  b0:	cmp	x8, x9
  b4:	b.eq	1d4 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x1d4>  // b.none
  b8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  bc:	asr	x9, x8, #3
  c0:	movk	x10, #0xaaab
  c4:	cmp	x8, #0x0
  c8:	mul	x26, x9, x10
  cc:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  d0:	csinc	x9, x26, xzr, ne  // ne = any
  d4:	movk	x8, #0x555, lsl #48
  d8:	adds	x9, x9, x26
  dc:	cset	w10, cs  // cs = hs, nlast
  e0:	cmp	x9, x8
  e4:	cset	w11, hi  // hi = pmore
  e8:	orr	w10, w10, w11
  ec:	cmp	w10, #0x0
  f0:	csel	x25, x8, x9, ne  // ne = any
  f4:	cbz	x25, 10c <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x10c>
  f8:	add	x8, x25, x25, lsl #1
  fc:	lsl	x0, x8, #3
 100:	bl	0 <_Znwm>
 104:	mov	x22, x0
 108:	b	110 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x110>
 10c:	mov	x22, xzr
 110:	ldr	x9, [x20, #16]
 114:	ldr	q0, [x20]
 118:	mov	w8, #0x18                  	// #24
 11c:	cmp	x24, x21
 120:	madd	x8, x26, x8, x22
 124:	mov	x20, x22
 128:	str	x9, [x8, #16]
 12c:	str	q0, [x8]
 130:	b.eq	154 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x154>  // b.none
 134:	mov	x20, x22
 138:	mov	x8, x21
 13c:	ldr	x9, [x8, #16]
 140:	ldr	q0, [x8], #24
 144:	str	x9, [x20, #16]
 148:	cmp	x24, x8
 14c:	str	q0, [x20], #24
 150:	b.ne	13c <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x13c>  // b.any
 154:	add	x24, x20, #0x18
 158:	cbz	x21, 164 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_+0x164>
 15c:	mov	x0, x21
 160:	bl	0 <_ZdlPv>
 164:	mov	w8, #0x18                  	// #24
 168:	madd	x8, x25, x8, x22
 16c:	stp	x22, x24, [x19, #32]
 170:	str	x8, [x19, #48]
 174:	sub	x8, x24, x22
 178:	mov	w9, #0xaaab                	// #43691
 17c:	movk	w9, #0xaaaa, lsl #16
 180:	lsr	x8, x8, #3
 184:	mul	w8, w8, w9
 188:	sub	w8, w8, #0x1
 18c:	str	w8, [x23, #8]
 190:	mov	w1, #0x1                   	// #1
 194:	mov	x0, x20
 198:	ldp	x20, x19, [sp, #128]
 19c:	ldp	x22, x21, [sp, #112]
 1a0:	ldp	x24, x23, [sp, #96]
 1a4:	ldp	x26, x25, [sp, #80]
 1a8:	ldp	x29, x30, [sp, #64]
 1ac:	add	sp, sp, #0x90
 1b0:	ret
 1b4:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
 1b8:	adrp	x1, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
 1bc:	adrp	x3, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x4b9                 	// #1209
 1d0:	bl	0 <__assert_fail>
 1d4:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEE6insertEOSE_>
 1d8:	add	x0, x0, #0x0
 1dc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_:

0000000000000000 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x26, x25, [sp, #96]
   c:	stp	x24, x23, [sp, #112]
  10:	stp	x22, x21, [sp, #128]
  14:	stp	x20, x19, [sp, #144]
  18:	add	x29, sp, #0x50
  1c:	ldr	x8, [x1]
  20:	sub	x9, x29, #0x10
  24:	mov	x20, x1
  28:	add	x2, x9, #0x8
  2c:	stur	x8, [x29, #-16]
  30:	add	x8, sp, #0x18
  34:	sub	x1, x29, #0x10
  38:	mov	x19, x0
  3c:	stur	wzr, [x29, #-8]
  40:	bl	0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
  44:	ldp	x8, x9, [sp, #24]
  48:	ldr	x8, [x8]
  4c:	cmp	x8, x9
  50:	b.ne	1ac <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x1ac>  // b.any
  54:	ldrb	w8, [sp, #56]
  58:	ldr	x22, [sp, #40]
  5c:	cbz	w8, 90 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x90>
  60:	stp	xzr, xzr, [sp, #8]
  64:	ldp	x23, x8, [x19, #40]
  68:	ldr	x25, [x20]
  6c:	cmp	x23, x8
  70:	b.eq	9c <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x9c>  // b.none
  74:	str	x25, [x23]
  78:	ldur	q0, [sp, #8]
  7c:	stur	q0, [x23, #8]
  80:	ldp	x20, x8, [x19, #32]
  84:	add	x23, x8, #0x18
  88:	str	x23, [x19, #40]
  8c:	b	168 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x168>
  90:	ldr	w8, [x22, #8]
  94:	ldr	x20, [x19, #32]
  98:	b	184 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x184>
  9c:	ldr	x21, [x19, #32]
  a0:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  a4:	sub	x8, x23, x21
  a8:	cmp	x8, x9
  ac:	b.eq	1cc <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x1cc>  // b.none
  b0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b4:	asr	x9, x8, #3
  b8:	movk	x10, #0xaaab
  bc:	cmp	x8, #0x0
  c0:	mul	x26, x9, x10
  c4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  c8:	csinc	x9, x26, xzr, ne  // ne = any
  cc:	movk	x8, #0x555, lsl #48
  d0:	adds	x9, x9, x26
  d4:	cset	w10, cs  // cs = hs, nlast
  d8:	cmp	x9, x8
  dc:	cset	w11, hi  // hi = pmore
  e0:	orr	w10, w10, w11
  e4:	cmp	w10, #0x0
  e8:	csel	x24, x8, x9, ne  // ne = any
  ec:	cbz	x24, 104 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x104>
  f0:	add	x8, x24, x24, lsl #1
  f4:	lsl	x0, x8, #3
  f8:	bl	0 <_Znwm>
  fc:	mov	x20, x0
 100:	b	108 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x108>
 104:	mov	x20, xzr
 108:	mov	w8, #0x18                  	// #24
 10c:	madd	x8, x26, x8, x20
 110:	str	x25, [x8]
 114:	ldur	q0, [sp, #8]
 118:	cmp	x23, x21
 11c:	stur	q0, [x8, #8]
 120:	mov	x8, x20
 124:	b.eq	148 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x148>  // b.none
 128:	mov	x8, x20
 12c:	mov	x9, x21
 130:	ldr	x10, [x9, #16]
 134:	ldr	q0, [x9], #24
 138:	str	x10, [x8, #16]
 13c:	cmp	x23, x9
 140:	str	q0, [x8], #24
 144:	b.ne	130 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x130>  // b.any
 148:	add	x23, x8, #0x18
 14c:	cbz	x21, 158 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_+0x158>
 150:	mov	x0, x21
 154:	bl	0 <_ZdlPv>
 158:	mov	w8, #0x18                  	// #24
 15c:	madd	x8, x24, x8, x20
 160:	stp	x20, x23, [x19, #32]
 164:	str	x8, [x19, #48]
 168:	sub	x8, x23, x20
 16c:	mov	w9, #0xaaab                	// #43691
 170:	lsr	x8, x8, #3
 174:	movk	w9, #0xaaaa, lsl #16
 178:	mul	w8, w8, w9
 17c:	sub	w8, w8, #0x1
 180:	str	w8, [x22, #8]
 184:	mov	w9, #0x18                  	// #24
 188:	umaddl	x8, w8, w9, x20
 18c:	ldp	x20, x19, [sp, #144]
 190:	ldp	x22, x21, [sp, #128]
 194:	ldp	x24, x23, [sp, #112]
 198:	ldp	x26, x25, [sp, #96]
 19c:	ldp	x29, x30, [sp, #80]
 1a0:	add	x0, x8, #0x8
 1a4:	add	sp, sp, #0xa0
 1a8:	ret
 1ac:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
 1b0:	adrp	x1, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
 1b4:	adrp	x3, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
 1b8:	add	x0, x0, #0x0
 1bc:	add	x1, x1, #0x0
 1c0:	add	x3, x3, #0x0
 1c4:	mov	w2, #0x4b9                 	// #1209
 1c8:	bl	0 <__assert_fail>
 1cc:	adrp	x0, 0 <_ZN4llvm9MapVectorIPNS_11InstructionENS_16TruncInstCombine4InfoENS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEESt6vectorISt4pairIS2_S4_ESaISE_EEEixERKS2_>
 1d0:	add	x0, x0, #0x0
 1d4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	cbz	x2, 19c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x19c>
  1c:	ldrb	w8, [x2, #16]
  20:	mov	x22, x3
  24:	mov	x23, x2
  28:	mov	w24, w1
  2c:	cmp	w8, #0x11
  30:	csel	x1, x2, xzr, cc  // cc = lo, ul, last
  34:	cbz	x3, 19c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x19c>
  38:	mov	x21, x5
  3c:	mov	x19, x4
  40:	mov	x20, x0
  44:	cmp	w8, #0x10
  48:	b.hi	70 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x70>  // b.pmore
  4c:	ldrb	w8, [x22, #16]
  50:	cmp	w8, #0x10
  54:	b.hi	70 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x70>  // b.pmore
  58:	mov	w0, w24
  5c:	mov	x2, x22
  60:	mov	w3, wzr
  64:	mov	x4, xzr
  68:	bl	0 <_ZN4llvm12ConstantExpr3getEjPNS_8ConstantES2_jPNS_4TypeE>
  6c:	cbnz	x0, 114 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x114>
  70:	mov	w8, #0x101                 	// #257
  74:	add	x3, sp, #0x8
  78:	mov	w0, w24
  7c:	mov	x1, x23
  80:	mov	x2, x22
  84:	mov	x4, xzr
  88:	stp	xzr, xzr, [sp, #8]
  8c:	strh	w8, [sp, #24]
  90:	bl	0 <_ZN4llvm14BinaryOperator6CreateENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPS1_>
  94:	cbz	x0, 1bc <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x1bc>
  98:	ldrb	w9, [x0, #16]
  9c:	mov	x22, x0
  a0:	subs	w8, w9, #0x18
  a4:	b.cs	b4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xb4>  // b.hs, b.nlast
  a8:	cmp	w9, #0x5
  ac:	b.ne	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>  // b.any
  b0:	ldrh	w8, [x22, #18]
  b4:	cmp	w8, #0x39
  b8:	b.hi	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>  // b.pmore
  bc:	mov	x10, #0x5000                	// #20480
  c0:	mov	w9, #0x1                   	// #1
  c4:	movk	x10, #0x125, lsl #16
  c8:	lsl	x9, x9, x8
  cc:	movk	x10, #0x40, lsl #48
  d0:	tst	x9, x10
  d4:	b.eq	12c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x12c>  // b.none
  d8:	ldr	w23, [x20, #40]
  dc:	cbnz	x21, e8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xe8>
  e0:	ldr	x21, [x20, #32]
  e4:	cbz	x21, f8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xf8>
  e8:	mov	w1, #0x3                   	// #3
  ec:	mov	x0, x22
  f0:	mov	x2, x21
  f4:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  f8:	mov	x0, x22
  fc:	mov	x1, x23
 100:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
 104:	mov	x0, x20
 108:	mov	x1, x22
 10c:	mov	x2, x19
 110:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 114:	ldp	x20, x19, [sp, #80]
 118:	ldp	x22, x21, [sp, #64]
 11c:	ldp	x24, x23, [sp, #48]
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x60
 128:	ret
 12c:	mov	w9, #0x1                   	// #1
 130:	lsl	x8, x9, x8
 134:	tst	x8, #0x380000000000000
 138:	b.eq	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>  // b.none
 13c:	ldr	x8, [x22]
 140:	cbz	x8, 158 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x158>
 144:	ldrb	w9, [x8, #8]
 148:	cmp	w9, #0xe
 14c:	b.ne	178 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x178>  // b.any
 150:	ldr	x8, [x8, #24]
 154:	cbnz	x8, 144 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x144>
 158:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 15c:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 160:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x69                  	// #105
 174:	bl	0 <__assert_fail>
 178:	cmp	w9, #0x10
 17c:	b.ne	18c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x18c>  // b.any
 180:	ldr	x8, [x8, #16]
 184:	ldr	x8, [x8]
 188:	ldrb	w9, [x8, #8]
 18c:	sub	w8, w9, #0x1
 190:	cmp	w8, #0x5
 194:	b.ls	d8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0xd8>  // b.plast
 198:	b	104 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE+0x104>
 19c:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1a0:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1a4:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1a8:	add	x0, x0, #0x0
 1ac:	add	x1, x1, #0x0
 1b0:	add	x3, x3, #0x0
 1b4:	mov	w2, #0x69                  	// #105
 1b8:	bl	0 <__assert_fail>
 1bc:	adrp	x0, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1c0:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1c4:	adrp	x3, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES7_RKNS_5TwineEPNS_6MDNodeE>
 1c8:	add	x0, x0, #0x0
 1cc:	add	x1, x1, #0x0
 1d0:	add	x3, x3, #0x0
 1d4:	mov	w2, #0x69                  	// #105
 1d8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w9, [x0, #16]
  14:	ldr	w8, [x0, #24]
  18:	mov	x19, x0
  1c:	cbz	w9, b4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xb4>
  20:	sub	w9, w9, #0x1
  24:	mov	w10, #0x21                  	// #33
  28:	clz	w9, w9
  2c:	mov	w11, #0x1                   	// #1
  30:	sub	w9, w10, w9
  34:	lsl	w9, w11, w9
  38:	cmp	w9, #0x40
  3c:	mov	w10, #0x40                  	// #64
  40:	csel	w21, w9, w10, gt
  44:	cmp	w21, w8
  48:	b.ne	c0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xc0>  // b.any
  4c:	sub	w9, w8, #0x1
  50:	tst	w8, w9
  54:	str	xzr, [x19, #16]
  58:	b.ne	1c8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x1c8>  // b.any
  5c:	cbz	w8, a4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xa4>
  60:	ldr	x9, [x19, #8]
  64:	lsl	x10, x8, #4
  68:	subs	x10, x10, #0x10
  6c:	b.eq	190 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x190>  // b.none
  70:	lsr	x10, x10, #4
  74:	add	x11, x10, #0x1
  78:	and	x12, x11, #0x1ffffffffffffffe
  7c:	add	x13, x9, #0x10
  80:	add	x10, x9, x12, lsl #4
  84:	mov	x14, #0xfffffffffffffff8    	// #-8
  88:	mov	x15, x12
  8c:	stur	x14, [x13, #-16]
  90:	str	x14, [x13], #32
  94:	subs	x15, x15, #0x2
  98:	b.ne	8c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x8c>  // b.any
  9c:	cmp	x11, x12
  a0:	b.ne	194 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x194>  // b.any
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	ret
  b4:	mov	w21, wzr
  b8:	cmp	w21, w8
  bc:	b.eq	4c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x4c>  // b.none
  c0:	mov	x20, x19
  c4:	ldr	x0, [x20, #8]!
  c8:	bl	0 <_ZdlPv>
  cc:	cbz	w21, 178 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x178>
  d0:	mov	w9, #0xaaab                	// #43691
  d4:	lsl	w8, w21, #2
  d8:	movk	w9, #0xaaaa, lsl #16
  dc:	umull	x8, w8, w9
  e0:	lsr	x8, x8, #33
  e4:	add	w8, w8, #0x1
  e8:	orr	x8, x8, x8, lsr #1
  ec:	orr	x8, x8, x8, lsr #2
  f0:	orr	x8, x8, x8, lsr #4
  f4:	orr	x8, x8, x8, lsr #8
  f8:	orr	x8, x8, x8, lsr #16
  fc:	lsr	x9, x8, #32
 100:	orr	w8, w9, w8
 104:	adds	w8, w8, #0x1
 108:	str	w8, [x19, #24]
 10c:	b.cs	17c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x17c>  // b.hs, b.nlast
 110:	mov	w8, w8
 114:	lsl	x0, x8, #4
 118:	bl	0 <_Znwm>
 11c:	ldr	w8, [x19, #24]
 120:	stp	x0, xzr, [x19, #8]
 124:	sub	w9, w8, #0x1
 128:	tst	w8, w9
 12c:	b.ne	1c8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x1c8>  // b.any
 130:	cbz	w8, a4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xa4>
 134:	lsl	x8, x8, #4
 138:	subs	x9, x8, #0x10
 13c:	b.eq	1ac <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x1ac>  // b.none
 140:	lsr	x9, x9, #4
 144:	add	x10, x9, #0x1
 148:	and	x11, x10, #0x1ffffffffffffffe
 14c:	add	x12, x0, #0x10
 150:	add	x9, x0, x11, lsl #4
 154:	mov	x13, #0xfffffffffffffff8    	// #-8
 158:	mov	x14, x11
 15c:	stur	x13, [x12, #-16]
 160:	str	x13, [x12], #32
 164:	subs	x14, x14, #0x2
 168:	b.ne	15c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x15c>  // b.any
 16c:	cmp	x10, x11
 170:	b.eq	a4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xa4>  // b.none
 174:	b	1b0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x1b0>
 178:	str	wzr, [x19, #24]
 17c:	stp	xzr, xzr, [x20]
 180:	ldp	x20, x19, [sp, #32]
 184:	ldr	x21, [sp, #16]
 188:	ldp	x29, x30, [sp], #48
 18c:	ret
 190:	mov	x10, x9
 194:	add	x8, x9, x8, lsl #4
 198:	mov	x9, #0xfffffffffffffff8    	// #-8
 19c:	str	x9, [x10], #16
 1a0:	cmp	x8, x10
 1a4:	b.ne	19c <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x19c>  // b.any
 1a8:	b	a4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xa4>
 1ac:	mov	x9, x0
 1b0:	add	x8, x0, x8
 1b4:	mov	x10, #0xfffffffffffffff8    	// #-8
 1b8:	str	x10, [x9], #16
 1bc:	cmp	x8, x9
 1c0:	b.ne	1b8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0x1b8>  // b.any
 1c4:	b	a4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv+0xa4>
 1c8:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>
 1cc:	adrp	x1, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>
 1d0:	adrp	x3, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE16shrink_and_clearEv>
 1d4:	add	x0, x0, #0x0
 1d8:	add	x1, x1, #0x0
 1dc:	add	x3, x3, #0x0
 1e0:	mov	w2, #0x15c                 	// #348
 1e4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w9, [x0, #24]
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	x19, x0
  20:	mov	x20, x8
  24:	cbz	w9, 64 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x64>
  28:	ldr	x10, [x22]
  2c:	orr	x8, x10, #0x8
  30:	cmn	x8, #0x8
  34:	b.eq	104 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x104>  // b.none
  38:	ldr	x8, [x19, #8]
  3c:	ubfx	x11, x10, #4, #28
  40:	eor	w12, w11, w10, lsr #9
  44:	sub	w11, w9, #0x1
  48:	and	w12, w12, w11
  4c:	add	x0, x8, w12, uxtw #4
  50:	ldr	x14, [x0]
  54:	cmp	x14, x10
  58:	b.ne	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0xb8>  // b.any
  5c:	mov	w10, wzr
  60:	b	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x94>
  64:	mov	x3, xzr
  68:	mov	x0, x19
  6c:	mov	x1, x22
  70:	mov	x2, x22
  74:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
  78:	ldr	x8, [x22]
  7c:	mov	w10, #0x1                   	// #1
  80:	str	x8, [x0]
  84:	ldr	w8, [x21]
  88:	str	w8, [x0, #8]
  8c:	ldr	x8, [x19, #8]
  90:	ldr	w9, [x19, #24]
  94:	add	x8, x8, w9, uxtw #4
  98:	ldr	x9, [x19]
  9c:	stp	x0, x8, [x20, #16]
  a0:	strb	w10, [x20, #32]
  a4:	ldp	x22, x21, [sp, #16]
  a8:	stp	x19, x9, [x20]
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret
  b8:	mov	x13, xzr
  bc:	mov	w16, #0x1                   	// #1
  c0:	mov	x15, #0xfffffffffffffff0    	// #-16
  c4:	cmn	x14, #0x8
  c8:	b.eq	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0xf8>  // b.none
  cc:	cmp	x13, #0x0
  d0:	add	w12, w12, w16
  d4:	ccmp	x14, x15, #0x0, eq  // eq = none
  d8:	and	w12, w12, w11
  dc:	csel	x13, x13, x0, ne  // ne = any
  e0:	add	x0, x8, w12, uxtw #4
  e4:	ldr	x14, [x0]
  e8:	add	w16, w16, #0x1
  ec:	cmp	x14, x10
  f0:	b.eq	5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x5c>  // b.none
  f4:	b	c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0xc4>
  f8:	cmp	x13, #0x0
  fc:	csel	x3, x0, x13, eq  // eq = none
 100:	b	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_+0x68>
 104:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
 108:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
 10c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E11try_emplaceIJRKjEEESt4pairINS_16DenseMapIteratorIS3_jS5_S8_Lb0EEEbERKS3_DpOT_>
 110:	add	x0, x0, #0x0
 114:	add	x1, x1, #0x0
 118:	add	x3, x3, #0x0
 11c:	mov	w2, #0x252                 	// #594
 120:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #16]
  10:	ldr	w1, [x0, #24]
  14:	ldr	x9, [x0]
  18:	mov	x20, x2
  1c:	lsl	w10, w8, #2
  20:	add	w10, w10, #0x4
  24:	add	w11, w1, w1, lsl #1
  28:	mov	x19, x0
  2c:	add	x9, x9, #0x1
  30:	cmp	w10, w11
  34:	str	x9, [x0]
  38:	b.cs	8c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x8c>  // b.hs, b.nlast
  3c:	ldr	w9, [x19, #20]
  40:	mvn	w8, w8
  44:	add	w8, w1, w8
  48:	sub	w8, w8, w9
  4c:	cmp	w8, w1, lsr #3
  50:	b.ls	114 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x114>  // b.plast
  54:	cbz	x3, 1a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1a4>
  58:	ldr	w8, [x19, #16]
  5c:	add	w8, w8, #0x1
  60:	str	w8, [x19, #16]
  64:	ldr	x8, [x3]
  68:	cmn	x8, #0x8
  6c:	b.eq	7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x7c>  // b.none
  70:	ldr	w8, [x19, #20]
  74:	sub	w8, w8, #0x1
  78:	str	w8, [x19, #20]
  7c:	ldp	x20, x19, [sp, #16]
  80:	mov	x0, x3
  84:	ldp	x29, x30, [sp], #32
  88:	ret
  8c:	lsl	w1, w1, #1
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  98:	ldr	w10, [x19, #24]
  9c:	cbz	w10, 1a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1a4>
  a0:	ldr	x8, [x20]
  a4:	orr	x9, x8, #0x8
  a8:	cmn	x9, #0x8
  ac:	b.eq	1c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1c4>  // b.none
  b0:	ldr	x9, [x19, #8]
  b4:	ubfx	x11, x8, #4, #28
  b8:	eor	w11, w11, w8, lsr #9
  bc:	sub	w10, w10, #0x1
  c0:	and	w11, w11, w10
  c4:	add	x3, x9, w11, uxtw #4
  c8:	ldr	x13, [x3]
  cc:	cmp	x13, x8
  d0:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
  d4:	mov	x12, xzr
  d8:	mov	w15, #0x1                   	// #1
  dc:	mov	x14, #0xfffffffffffffff0    	// #-16
  e0:	cmn	x13, #0x8
  e4:	b.eq	198 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x198>  // b.none
  e8:	cmp	x12, #0x0
  ec:	add	w11, w11, w15
  f0:	ccmp	x13, x14, #0x0, eq  // eq = none
  f4:	and	w11, w11, w10
  f8:	csel	x12, x12, x3, ne  // ne = any
  fc:	add	x3, x9, w11, uxtw #4
 100:	ldr	x13, [x3]
 104:	add	w15, w15, #0x1
 108:	cmp	x13, x8
 10c:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
 110:	b	e0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xe0>
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 11c:	ldr	w10, [x19, #24]
 120:	cbz	w10, 1a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1a4>
 124:	ldr	x8, [x20]
 128:	orr	x9, x8, #0x8
 12c:	cmn	x9, #0x8
 130:	b.eq	1c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x1c4>  // b.none
 134:	ldr	x9, [x19, #8]
 138:	ubfx	x11, x8, #4, #28
 13c:	eor	w11, w11, w8, lsr #9
 140:	sub	w10, w10, #0x1
 144:	and	w11, w11, w10
 148:	add	x3, x9, w11, uxtw #4
 14c:	ldr	x13, [x3]
 150:	cmp	x13, x8
 154:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
 158:	mov	x12, xzr
 15c:	mov	w15, #0x1                   	// #1
 160:	mov	x14, #0xfffffffffffffff0    	// #-16
 164:	cmn	x13, #0x8
 168:	b.eq	198 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x198>  // b.none
 16c:	cmp	x12, #0x0
 170:	add	w11, w11, w15
 174:	ccmp	x13, x14, #0x0, eq  // eq = none
 178:	and	w11, w11, w10
 17c:	csel	x12, x12, x3, ne  // ne = any
 180:	add	x3, x9, w11, uxtw #4
 184:	ldr	x13, [x3]
 188:	add	w15, w15, #0x1
 18c:	cmp	x13, x8
 190:	b.eq	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>  // b.none
 194:	b	164 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x164>
 198:	cmp	x12, #0x0
 19c:	csel	x3, x3, x12, eq  // eq = none
 1a0:	b	54 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x54>
 1a4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1a8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1ac:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1b0:	add	x0, x0, #0x0
 1b4:	add	x1, x1, #0x0
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x22f                 	// #559
 1c0:	bl	0 <__assert_fail>
 1c4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1c8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1cc:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 1d0:	add	x0, x0, #0x0
 1d4:	add	x1, x1, #0x0
 1d8:	add	x3, x3, #0x0
 1dc:	mov	w2, #0x252                 	// #594
 1e0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x20, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x19, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #4
  54:	bl	0 <_Znwm>
  58:	str	x0, [x19, #8]
  5c:	cbz	x20, 84 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x84>
  60:	add	x2, x20, x21, lsl #4
  64:	mov	x0, x19
  68:	mov	x1, x20
  6c:	bl	0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
  70:	mov	x0, x20
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	ldr	w8, [x19, #24]
  88:	str	xzr, [x19, #16]
  8c:	sub	w9, w8, #0x1
  90:	tst	w8, w9
  94:	b.ne	108 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x108>  // b.any
  98:	cbz	w8, f8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xf8>
  9c:	lsl	x8, x8, #4
  a0:	subs	x9, x8, #0x10
  a4:	b.eq	e0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xe0>  // b.none
  a8:	lsr	x9, x9, #4
  ac:	add	x10, x9, #0x1
  b0:	and	x11, x10, #0x1ffffffffffffffe
  b4:	add	x12, x0, #0x10
  b8:	add	x9, x0, x11, lsl #4
  bc:	mov	x13, #0xfffffffffffffff8    	// #-8
  c0:	mov	x14, x11
  c4:	stur	x13, [x12, #-16]
  c8:	str	x13, [x12], #32
  cc:	subs	x14, x14, #0x2
  d0:	b.ne	c4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xc4>  // b.any
  d4:	cmp	x10, x11
  d8:	b.ne	e4 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xe4>  // b.any
  dc:	b	f8 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xf8>
  e0:	mov	x9, x0
  e4:	add	x8, x0, x8
  e8:	mov	x10, #0xfffffffffffffff8    	// #-8
  ec:	str	x10, [x9], #16
  f0:	cmp	x8, x9
  f4:	b.ne	ec <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xec>  // b.any
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldr	x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 10c:	adrp	x1, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 110:	adrp	x3, 0 <_ZN4llvm8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 114:	add	x0, x0, #0x0
 118:	add	x1, x1, #0x0
 11c:	add	x3, x3, #0x0
 120:	mov	w2, #0x15c                 	// #348
 124:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w9, w8, #0x1
  14:	tst	w8, w9
  18:	b.ne	18c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x18c>  // b.any
  1c:	cbz	w8, 80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x80>
  20:	ldr	x9, [x0, #8]
  24:	lsl	x10, x8, #4
  28:	subs	x10, x10, #0x10
  2c:	b.eq	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x68>  // b.none
  30:	lsr	x10, x10, #4
  34:	add	x11, x10, #0x1
  38:	and	x12, x11, #0x1ffffffffffffffe
  3c:	add	x13, x9, #0x10
  40:	add	x10, x9, x12, lsl #4
  44:	mov	x14, #0xfffffffffffffff8    	// #-8
  48:	mov	x15, x12
  4c:	stur	x14, [x13, #-16]
  50:	str	x14, [x13], #32
  54:	subs	x15, x15, #0x2
  58:	b.ne	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x4c>  // b.any
  5c:	cmp	x11, x12
  60:	b.ne	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x6c>  // b.any
  64:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x80>
  68:	mov	x10, x9
  6c:	add	x8, x9, x8, lsl #4
  70:	mov	x9, #0xfffffffffffffff8    	// #-8
  74:	str	x9, [x10], #16
  78:	cmp	x8, x10
  7c:	b.ne	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x74>  // b.any
  80:	cmp	x1, x2
  84:	b.eq	144 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x144>  // b.none
  88:	mov	x8, #0xfffffffffffffff0    	// #-16
  8c:	b	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0xbc>
  90:	cmp	x14, #0x0
  94:	csel	x10, x12, x14, eq  // eq = none
  98:	str	x9, [x10]
  9c:	ldr	w9, [x1, #8]
  a0:	str	w9, [x10, #8]
  a4:	ldr	w9, [x0, #16]
  a8:	add	w9, w9, #0x1
  ac:	str	w9, [x0, #16]
  b0:	add	x1, x1, #0x10
  b4:	cmp	x1, x2
  b8:	b.eq	144 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x144>  // b.none
  bc:	ldr	x9, [x1]
  c0:	orr	x10, x9, #0x8
  c4:	cmn	x10, #0x8
  c8:	b.eq	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0xb0>  // b.none
  cc:	ldr	w11, [x0, #24]
  d0:	cbz	w11, 13c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x13c>
  d4:	cmn	x9, #0x8
  d8:	b.eq	16c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x16c>  // b.none
  dc:	ldr	x10, [x0, #8]
  e0:	ubfx	x12, x9, #4, #28
  e4:	eor	w12, w12, w9, lsr #9
  e8:	sub	w11, w11, #0x1
  ec:	and	w13, w12, w11
  f0:	add	x12, x10, w13, uxtw #4
  f4:	ldr	x15, [x12]
  f8:	cmp	x15, x9
  fc:	b.eq	14c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x14c>  // b.none
 100:	mov	x14, xzr
 104:	mov	w16, #0x1                   	// #1
 108:	cmn	x15, #0x8
 10c:	b.eq	90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x90>  // b.none
 110:	cmp	x14, #0x0
 114:	add	w13, w13, w16
 118:	ccmp	x15, x8, #0x0, eq  // eq = none
 11c:	and	w13, w13, w11
 120:	csel	x14, x14, x12, ne  // ne = any
 124:	add	x12, x10, w13, uxtw #4
 128:	ldr	x15, [x12]
 12c:	add	w16, w16, #0x1
 130:	cmp	x15, x9
 134:	b.ne	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x108>  // b.any
 138:	b	14c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x14c>
 13c:	mov	x10, xzr
 140:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_+0x98>
 144:	ldp	x29, x30, [sp], #16
 148:	ret
 14c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 150:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 154:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 158:	add	x0, x0, #0x0
 15c:	add	x1, x1, #0x0
 160:	add	x3, x3, #0x0
 164:	mov	w2, #0x17a                 	// #378
 168:	bl	0 <__assert_fail>
 16c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 170:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 174:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 178:	add	x0, x0, #0x0
 17c:	add	x1, x1, #0x0
 180:	add	x3, x3, #0x0
 184:	mov	w2, #0x252                 	// #594
 188:	bl	0 <__assert_fail>
 18c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 190:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 194:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11InstructionEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEES3_jS5_S8_E18moveFromOldBucketsEPS8_SB_>
 198:	add	x0, x0, #0x0
 19c:	add	x1, x1, #0x0
 1a0:	add	x3, x3, #0x0
 1a4:	mov	w2, #0x15c                 	// #348
 1a8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1, #40]
  10:	add	x9, x1, #0x18
  14:	add	x10, x8, #0x28
  18:	cmp	x9, x10
  1c:	stp	x8, x9, [x0, #8]
  20:	b.eq	a0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0xa0>  // b.none
  24:	ldr	x1, [x1, #48]
  28:	mov	x19, x0
  2c:	str	x1, [x29, #24]
  30:	cbz	x1, 40 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x40>
  34:	add	x0, x29, #0x18
  38:	mov	w2, #0x2                   	// #2
  3c:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  40:	add	x8, x29, #0x18
  44:	cmp	x19, x8
  48:	b.eq	84 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x84>  // b.none
  4c:	ldr	x1, [x19]
  50:	cbz	x1, 5c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x5c>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  5c:	ldr	x1, [x29, #24]
  60:	str	x1, [x19]
  64:	cbz	x1, 88 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x88>
  68:	add	x0, x29, #0x18
  6c:	mov	x2, x19
  70:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  74:	str	xzr, [x29, #24]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	ldr	x1, [x29, #24]
  88:	cbz	x1, 78 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x78>
  8c:	add	x0, x29, #0x18
  90:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  94:	ldr	x19, [sp, #16]
  98:	ldp	x29, x30, [sp], #32
  9c:	ret
  a0:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a4:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a8:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  ac:	add	x0, x0, #0x0
  b0:	add	x1, x1, #0x0
  b4:	add	x3, x3, #0x0
  b8:	mov	w2, #0x8e                  	// #142
  bc:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	mov	x21, x2
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	cbz	x8, 6c <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0x6c>
  28:	ldr	x22, [x20, #16]
  2c:	add	x0, x8, #0x28
  30:	mov	x1, x19
  34:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  38:	mov	x8, x19
  3c:	ldr	x9, [x8, #24]!
  40:	ldr	x10, [x22]
  44:	tst	x8, #0x7
  48:	and	x11, x10, #0xfffffffffffffff8
  4c:	bfxil	x10, x9, #0, #3
  50:	stp	x10, x22, [x8]
  54:	str	x8, [x11, #8]
  58:	b.ne	f8 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xf8>  // b.any
  5c:	ldr	x9, [x22]
  60:	and	x9, x9, #0x7
  64:	orr	x8, x9, x8
  68:	str	x8, [x22]
  6c:	mov	x0, x19
  70:	mov	x1, x21
  74:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  78:	ldr	x1, [x20]
  7c:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xe0>
  80:	add	x0, sp, #0x8
  84:	mov	w2, #0x2                   	// #2
  88:	str	x1, [sp, #8]
  8c:	add	x21, sp, #0x8
  90:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  94:	add	x20, x19, #0x30
  98:	cmp	x20, x21
  9c:	b.eq	d0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xd0>  // b.none
  a0:	ldr	x1, [x20]
  a4:	cbz	x1, b0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xb0>
  a8:	mov	x0, x20
  ac:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  b0:	ldr	x1, [sp, #8]
  b4:	str	x1, [x20]
  b8:	cbz	x1, d4 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xd4>
  bc:	add	x0, sp, #0x8
  c0:	mov	x2, x20
  c4:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  c8:	str	xzr, [sp, #8]
  cc:	b	e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xe0>
  d0:	ldr	x1, [sp, #8]
  d4:	cbz	x1, e0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE+0xe0>
  d8:	add	x0, sp, #0x8
  dc:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  e0:	mov	x0, x19
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x29, x30, [sp, #16]
  f0:	add	sp, sp, #0x40
  f4:	ret
  f8:	adrp	x0, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>
  fc:	adrp	x1, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>
 100:	adrp	x3, 0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_11InstructionEEEPT_S7_RKNS_5TwineE>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0xb3                  	// #179
 114:	bl	0 <__assert_fail>
