<!DOCTYPE html>
<!--[if lte 8]><html class="pre-ie9" lang="en"><![endif]-->
<!--[if gte IE 9]><!-->
<html lang="en">
  <!--<![endif]-->

  <head>
    <script src="/js/edu_su_common.js"></script>
    <noscript>
      <style>
        html,
        body {
          margin: 0;
          overflow: hidden;
        }
      </style>
      <iframe src="/frame_noscript.html" style="width:100%;height:100vh;border:none;display:block"></iframe>
    </noscript>

    <title>Verify truth table of all logic gates in Proteus - CSU1051 - CSE 2026 - Shoolini University</title>
    <meta name="description" content="Know more about verification of logic gates' truth table in data structure and algorithms. Tailored for the level from basic to computer science students.">

    <meta property="og:image" content="/logo.png">
    <meta property="og:type" content="article">

    <meta name="twitter:card" content="summary">
    <meta name="twitter:site" content="@divyamohan1993">
    <meta name="twitter:creator" content="@divyamohan1993">
    <meta name="twitter:image" content="/logo.png">

    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />

    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/katex.min.js" integrity="sha512-sHSNLECRJSK+BFs7E8DiFc6pf6n90bLI85Emiw1jhreduZhK3VXgq9l4kAt9eTIHYAcuQBKHL01QKs4/3Xgl8g==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/contrib/auto-render.min.js" integrity="sha512-iWiuBS5nt6r60fCz26Nd0Zqe0nbk1ZTIQbl3Kv7kYsX+yKMUFHzjaH2+AnM6vp2Xs+gNmaBAVWJjSmuPw76Efg==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script>
      document.addEventListener("DOMContentLoaded", function () {
        renderMathInElement(document.body, {
          // customised options
          // • auto-render specific keys, e.g.:
          delimiters: [
            { left: '$$', right: '$$', display: true },
            { left: '$', right: '$', display: false },
            { left: '\\(', right: '\\)', display: false },
            { left: '\\[', right: '\\]', display: true }
          ],
          // • rendering keys, e.g.:
          throwOnError: false
        });
      });
    </script>
  </head>

  <body>

    <script>header_author("dm");</script>

    <main>
      <article>
        <h2 class="text-center">
          Logic Gates and its verification in Proteus
        </h2>
      </article>

      <article>
        <h3>1. Introduction to Logic Gates</h3>
        <p>In this experiment, we will verify the truth table for each basic logic gate using the Proteus software. We will use the following integrated circuits (ICs) for each logic gate:</p>
        <ul>
          <li>AND gate: 7408</li>
          <li>OR gate: 7432</li>
          <li>NOT gate: 7404</li>
          <li>NAND gate: 7400</li>
          <li>NOR gate: 7402</li>
          <li>XOR gate: 7486</li>
          <li>XNOR gate: 74266</li>
        </ul>
      </article>

      <article>
        <h4>2. Proteus Setup</h4>
        <p>To verify the truth table for each gate in Proteus, follow these steps:</p>
        <ol>
          <li>Open Proteus software.</li>
          <li>Create a new project.</li>
          <li>Add the appropriate IC for each logic gate to the design.</li>
          <li>Connect input and output pins to switches and LED indicators, respectively.</li>
          <li>Power the circuit and test the truth table by toggling the switches.</li>
        </ol>
      </article>

      <article>
        <h4>3. Truth Tables</h4>
        <p>Below are the truth tables for each logic gate:</p>
        <h5>3.1 AND Gate (7408)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
          </table>
        </div>
        <h5>3.2 OR Gate (7432)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
          </table>
        </div>
        <h5>3.3 NOT Gate (7404)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
            </tr>
          </table>
        </div>
        <h5>3.4 NAND Gate (7400)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>0</td>
            </tr>
          </table>
        </div>
        <h5>3.5 NOR Gate (7402)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>0</td>
            </tr>
          </table>
        </div>
        <h5>3.6 XOR Gate (7486)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>0</td>
            </tr>
          </table>
        </div>
        <h5>3.7 XNOR Gate (74266)</h5>
        <div class="table-responsive">
          <table class="table table-bordered table-striped">
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Output</th>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
          </table>
        </div>
      </article>


      <article>
        <h3>Procedures of Doing the Experiment</h3>
      </article>

      <article>
        <h3>AND Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of an AND Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of an AND logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7408 AND gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7408 AND gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide inputs to the AND gate.</li>
          <li>Place the Logic Probe tool to observe the output of the AND gate.</li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for an AND gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of an AND gate in Proteus software.</p>
      </article>

      <article>
        <h3>OR Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of an OR Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of an OR logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7432 OR gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7432 OR gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide inputs to the OR gate.</li>
          <li>Place the Logic Probe tool to observe the output of the OR gate.</li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for an OR gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of an OR gate in Proteus software.</p>
      </article>

      <article>
        <h3>NOT Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of a NOT Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of a NOT logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7404 NOT gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7404 NOT gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide input to the NOT gate.</li>
          <li>Place the Logic Probe tool to observe the output of the NOT gate.</li>
          <li>Start the simulation and apply the input values "0" and "1".</li>
          <li>Observe the output values and compare them to the expected truth table for a NOT gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of a NOT gate in Proteus software.</p>
      </article>

      <article>
        <h3>NAND Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of a NAND Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of a NAND logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7400 NAND gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7400 NAND gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide inputs to the NAND gate.</li>
          <li>Place the Logic Probe tool to observe the output of the NAND gate.</li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for a NAND gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of a NAND gate in Proteus software.</p>
      </article>

      <article>
        <h3>XOR Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of an XOR Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of an XOR logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7486 XOR gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7486 XOR gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide inputs to the XOR gate.</li>
          <li>Place the Logic Probe tool to observe the output of the XOR gate.</li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for an XOR gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of an XOR gate in Proteus software.</p>
      </article>

      <article>
        <h3>XNOR Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of an XNOR Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of an XNOR logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 74266 XNOR gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 74266 XNOR gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide inputs to the XNOR gate.</li>
          <li>Place the Logic Probe tool to observe the output of the XNOR gate.</li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for an XNOR gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of an XNOR gate in Proteus software.</p>
      </article>

      <article>
        <h3>NOR Gate</h3>
        <p><strong>Title:</strong> Verification of Truth Table of a NOR Logic Gate in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of a NOR logic gate in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7402 NOR gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7402 NOR gate IC to the schematic.</li>
          <li>Place the Logic State tool to provide inputs to the NOR gate.</li>
          <li>Place the Logic Probe tool to observe the output of the NOR gate.
          </li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for a NOR gate.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of a NOR gate in Proteus software.</p>
      </article>

      <article>
        <h3>Summary</h3>
        <p>In this series of experiments, we have successfully verified the truth tables of AND, OR, NOT, NAND, NOR, XOR, and XNOR logic gates using Proteus software. The observed results match the expected truth tables, which validates the functionality of these gates in Proteus software. This provides students with an effective way to learn and understand the behavior of various logic gates and to develop their skills in digital circuit design and simulation.</p>
      </article>

    </main>

    <script>copyright("all");</script>
  </body>

</html>