digraph "CFG for '_Z22histogram_equalizationPiPhS0_S_ii' function" {
	label="CFG for '_Z22histogram_equalizationPiPhS0_S_ii' function";

	Node0x6322740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = zext i32 %7 to i64\l  %12 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %11\l  %13 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %14 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ22histogram_equalizationPiPhS0_S_iiE4smem, i32 0, i32 %7\l  store i32 %13, i32 addrspace(3)* %14, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %15 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %16 = getelementptr i8, i8 addrspace(4)* %15, i64 4\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 4, !range !10, !invariant.load\l... !9\l  %19 = zext i16 %18 to i32\l  %20 = getelementptr inbounds i8, i8 addrspace(4)* %15, i64 12\l  %21 = bitcast i8 addrspace(4)* %20 to i32 addrspace(4)*\l  %22 = load i32, i32 addrspace(4)* %21, align 4, !tbaa !11\l  %23 = getelementptr i8, i8 addrspace(4)* %15, i64 6\l  %24 = bitcast i8 addrspace(4)* %23 to i16 addrspace(4)*\l  %25 = load i16, i16 addrspace(4)* %24, align 2, !range !10, !invariant.load\l... !9\l  %26 = zext i16 %25 to i32\l  %27 = mul i32 %10, %26\l  %28 = add i32 %27, %8\l  %29 = udiv i32 %22, %19\l  %30 = mul i32 %29, %19\l  %31 = icmp ugt i32 %22, %30\l  %32 = zext i1 %31 to i32\l  %33 = add i32 %29, %32\l  %34 = mul i32 %33, %28\l  %35 = add i32 %34, %9\l  %36 = mul i32 %35, %19\l  %37 = add i32 %36, %7\l  %38 = icmp slt i32 %37, %4\l  br i1 %38, label %39, label %49\l|{<s0>T|<s1>F}}"];
	Node0x6322740:s0 -> Node0x63259c0;
	Node0x6322740:s1 -> Node0x63276d0;
	Node0x63259c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%39:\l39:                                               \l  %40 = sext i32 %37 to i64\l  %41 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %40\l  %42 = load i8, i8 addrspace(1)* %41, align 1, !tbaa !20, !amdgpu.noclobber !9\l  %43 = zext i8 %42 to i32\l  %44 = getelementptr inbounds [256 x i32], [256 x i32] addrspace(3)*\l... @_ZZ22histogram_equalizationPiPhS0_S_iiE4smem, i32 0, i32 %43\l  %45 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5\l  %46 = tail call i32 @llvm.smin.i32(i32 %45, i32 255)\l  %47 = trunc i32 %46 to i8\l  %48 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %40\l  store i8 %47, i8 addrspace(1)* %48, align 1, !tbaa !20\l  br label %49\l}"];
	Node0x63259c0 -> Node0x63276d0;
	Node0x63276d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
