$date
	Sun Oct 23 07:13:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1093716
b1110 !
1"
#1093718
b1110 &
b1110 %
1$
#1093719
0"
#1093722
b111 &
b111 %
#1093726
b10110 &
b10110 %
#1093730
b1011 &
b1011 %
#1093734
b100010 &
b100010 %
#1093738
b10001 &
b10001 %
#1093742
b110100 &
b110100 %
#1093746
b11010 &
b11010 %
#1093750
b1101 &
b1101 %
#1093754
b101000 &
b101000 %
#1093758
b10100 &
b10100 %
#1093762
b1010 &
b1010 %
#1093766
b101 &
b101 %
#1093770
b10000 &
b10000 %
#1093774
b1000 &
b1000 %
#1093778
b100 &
b100 %
#1093782
b10 &
b10 %
#1093786
b1 &
b1 %
1#
#1093790
b0 &
0#
b0 %
0$
#2025301
b100 !
1"
#2025302
b100 &
b100 %
1$
#2025303
0"
#2025306
b10 &
b10 %
#2025310
b1 &
1#
b1 %
#2025314
b0 &
b0 %
0#
0$
#3011895
b10101 !
1"
#3011898
b10101 &
b10101 %
1$
#3011899
0"
#3011902
b1000000 &
b1000000 %
#3011906
b100000 &
b100000 %
#3011910
b10000 &
b10000 %
#3011914
b1000 &
b1000 %
#3011918
b100 &
b100 %
#3011922
b10 &
b10 %
#3011926
b1 &
1#
b1 %
#3011930
b0 &
b0 %
0#
0$
#4500012
