// Seed: 1025411696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 'b0 : 1] id_7;
endmodule
module module_0 (
    input wand id_0,
    input wand module_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    input wand id_5,
    input tri1 id_6,
    output logic id_7,
    output tri0 id_8,
    input wand id_9
    , id_18,
    input tri1 id_10,
    input tri1 id_11,
    output wor id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input wor id_16
);
  wire id_19;
  initial begin : LABEL_0
    id_7 <= id_11 - id_0 ? 1 : id_11;
  end
  module_0 modCall_1 (
      id_19,
      id_18,
      id_19,
      id_19,
      id_19,
      id_18
  );
endmodule
