/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.12.0.240.2 */
/* Module Version: 6.5 */
/* C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n simple_dualport_ram_8k_lattice -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -rdata_width 32 -data_width 32 -num_rows 2048 -cascade -1 -mem_init0 -fdc D:/ulx3s/quadflash_cache/quadflash_cache/simple_dualport_ram_8k_lattice/simple_dualport_ram_8k_lattice.fdc  */
/* Sat Nov 27 14:40:32 2021 */


`timescale 1 ns / 1 ps
module simple_dualport_ram_8k_lattice (WrAddress, RdAddress, Data, WE, 
    RdClock, RdClockEn, Reset, WrClock, WrClockEn, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [31:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [31:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    assign scuba_vhi = 1'b1;
    assign scuba_vlo = 1'b0;

//    VHI scuba_vhi_inst (.Z(scuba_vhi));

//    defparam simple_dualport_ram_8k_lattice_0_0_3.INIT_DATA = "STATIC" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.ASYNC_RESET_RELEASE = "SYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.CSDECODE_B = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.CSDECODE_A = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.WRITEMODE_B = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.WRITEMODE_A = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.GSR = "ENABLED" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.RESETMODE = "ASYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.REGMODE_B = "NOREG" ;
    // defparam simple_dualport_ram_8k_lattice_0_0_3.REGMODE_A = "NOREG" ;
    defparam simple_dualport_ram_8k_lattice_0_0_3.DATA_WIDTH_B = 9 ;
    defparam simple_dualport_ram_8k_lattice_0_0_3.DATA_WIDTH_A = 9 ;
    DP16KD simple_dualport_ram_8k_lattice_0_0_3 (.DIA17(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA14(scuba_vlo), .DIA13(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA11(scuba_vlo), .DIA10(scuba_vlo), .DIA9(scuba_vlo), .DIA8(Data[8]), 
        .DIA7(Data[7]), .DIA6(Data[6]), .DIA5(Data[5]), .DIA4(Data[4]), 
        .DIA3(Data[3]), .DIA2(Data[2]), .DIA1(Data[1]), .DIA0(Data[0]), 
        .ADA13(WrAddress[10]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vlo), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB17(scuba_vlo), 
        .DIB16(scuba_vlo), .DIB15(scuba_vlo), .DIB14(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB12(scuba_vlo), .DIB11(scuba_vlo), .DIB10(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB8(scuba_vlo), .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB4(scuba_vlo), .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB0(scuba_vlo), .ADB13(RdAddress[10]), .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), 
        .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), 
        .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), 
        .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), 
        .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(Reset), 
        .DOA17(), .DOA16(), .DOA15(), .DOA14(), .DOA13(), .DOA12(), .DOA11(), 
        .DOA10(), .DOA9(), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), 
        .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB17(), .DOB16(), .DOB15(), 
        .DOB14(), .DOB13(), .DOB12(), .DOB11(), .DOB10(), .DOB9(), .DOB8(Q[8]), 
        .DOB7(Q[7]), .DOB6(Q[6]), .DOB5(Q[5]), .DOB4(Q[4]), .DOB3(Q[3]), 
        .DOB2(Q[2]), .DOB1(Q[1]), .DOB0(Q[0]))
             /* synthesis MEM_LPC_FILE="simple_dualport_ram_8k_lattice.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

//    defparam simple_dualport_ram_8k_lattice_0_1_2.INIT_DATA = "STATIC" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.ASYNC_RESET_RELEASE = "SYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.CSDECODE_B = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.CSDECODE_A = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.WRITEMODE_B = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.WRITEMODE_A = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.GSR = "ENABLED" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.RESETMODE = "ASYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.REGMODE_B = "NOREG" ;
    // defparam simple_dualport_ram_8k_lattice_0_1_2.REGMODE_A = "NOREG" ;
    defparam simple_dualport_ram_8k_lattice_0_1_2.DATA_WIDTH_B = 9 ;
    defparam simple_dualport_ram_8k_lattice_0_1_2.DATA_WIDTH_A = 9 ;
    DP16KD simple_dualport_ram_8k_lattice_0_1_2 (.DIA17(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA14(scuba_vlo), .DIA13(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA11(scuba_vlo), .DIA10(scuba_vlo), .DIA9(scuba_vlo), .DIA8(Data[17]), 
        .DIA7(Data[16]), .DIA6(Data[15]), .DIA5(Data[14]), .DIA4(Data[13]), 
        .DIA3(Data[12]), .DIA2(Data[11]), .DIA1(Data[10]), .DIA0(Data[9]), 
        .ADA13(WrAddress[10]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vlo), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB17(scuba_vlo), 
        .DIB16(scuba_vlo), .DIB15(scuba_vlo), .DIB14(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB12(scuba_vlo), .DIB11(scuba_vlo), .DIB10(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB8(scuba_vlo), .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB4(scuba_vlo), .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB0(scuba_vlo), .ADB13(RdAddress[10]), .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), 
        .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), 
        .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), 
        .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), 
        .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(Reset), 
        .DOA17(), .DOA16(), .DOA15(), .DOA14(), .DOA13(), .DOA12(), .DOA11(), 
        .DOA10(), .DOA9(), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), 
        .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB17(), .DOB16(), .DOB15(), 
        .DOB14(), .DOB13(), .DOB12(), .DOB11(), .DOB10(), .DOB9(), .DOB8(Q[17]), 
        .DOB7(Q[16]), .DOB6(Q[15]), .DOB5(Q[14]), .DOB4(Q[13]), .DOB3(Q[12]), 
        .DOB2(Q[11]), .DOB1(Q[10]), .DOB0(Q[9]))
             /* synthesis MEM_LPC_FILE="simple_dualport_ram_8k_lattice.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

//    defparam simple_dualport_ram_8k_lattice_0_2_1.INIT_DATA = "STATIC" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.ASYNC_RESET_RELEASE = "SYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.CSDECODE_B = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.CSDECODE_A = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.WRITEMODE_B = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.WRITEMODE_A = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.GSR = "ENABLED" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.RESETMODE = "ASYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.REGMODE_B = "NOREG" ;
    // defparam simple_dualport_ram_8k_lattice_0_2_1.REGMODE_A = "NOREG" ;
    defparam simple_dualport_ram_8k_lattice_0_2_1.DATA_WIDTH_B = 9 ;
    defparam simple_dualport_ram_8k_lattice_0_2_1.DATA_WIDTH_A = 9 ;
    DP16KD simple_dualport_ram_8k_lattice_0_2_1 (.DIA17(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA14(scuba_vlo), .DIA13(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA11(scuba_vlo), .DIA10(scuba_vlo), .DIA9(scuba_vlo), .DIA8(Data[26]), 
        .DIA7(Data[25]), .DIA6(Data[24]), .DIA5(Data[23]), .DIA4(Data[22]), 
        .DIA3(Data[21]), .DIA2(Data[20]), .DIA1(Data[19]), .DIA0(Data[18]), 
        .ADA13(WrAddress[10]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vlo), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB17(scuba_vlo), 
        .DIB16(scuba_vlo), .DIB15(scuba_vlo), .DIB14(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB12(scuba_vlo), .DIB11(scuba_vlo), .DIB10(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB8(scuba_vlo), .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB4(scuba_vlo), .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB0(scuba_vlo), .ADB13(RdAddress[10]), .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), 
        .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), 
        .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), 
        .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), 
        .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(Reset), 
        .DOA17(), .DOA16(), .DOA15(), .DOA14(), .DOA13(), .DOA12(), .DOA11(), 
        .DOA10(), .DOA9(), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), 
        .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB17(), .DOB16(), .DOB15(), 
        .DOB14(), .DOB13(), .DOB12(), .DOB11(), .DOB10(), .DOB9(), .DOB8(Q[26]), 
        .DOB7(Q[25]), .DOB6(Q[24]), .DOB5(Q[23]), .DOB4(Q[22]), .DOB3(Q[21]), 
        .DOB2(Q[20]), .DOB1(Q[19]), .DOB0(Q[18]))
             /* synthesis MEM_LPC_FILE="simple_dualport_ram_8k_lattice.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

//    VLO scuba_vlo_inst (.Z(scuba_vlo));

//    defparam simple_dualport_ram_8k_lattice_0_3_0.INIT_DATA = "STATIC" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.ASYNC_RESET_RELEASE = "SYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.CSDECODE_B = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.CSDECODE_A = "0b000" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.WRITEMODE_B = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.WRITEMODE_A = "NORMAL" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.GSR = "ENABLED" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.RESETMODE = "ASYNC" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.REGMODE_B = "NOREG" ;
    // defparam simple_dualport_ram_8k_lattice_0_3_0.REGMODE_A = "NOREG" ;
    defparam simple_dualport_ram_8k_lattice_0_3_0.DATA_WIDTH_B = 9 ;
    defparam simple_dualport_ram_8k_lattice_0_3_0.DATA_WIDTH_A = 9 ;
    DP16KD simple_dualport_ram_8k_lattice_0_3_0 (.DIA17(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA14(scuba_vlo), .DIA13(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA11(scuba_vlo), .DIA10(scuba_vlo), .DIA9(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA6(scuba_vlo), .DIA5(scuba_vlo), .DIA4(Data[31]), 
        .DIA3(Data[30]), .DIA2(Data[29]), .DIA1(Data[28]), .DIA0(Data[27]), 
        .ADA13(WrAddress[10]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vlo), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB17(scuba_vlo), 
        .DIB16(scuba_vlo), .DIB15(scuba_vlo), .DIB14(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB12(scuba_vlo), .DIB11(scuba_vlo), .DIB10(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB8(scuba_vlo), .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB4(scuba_vlo), .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB0(scuba_vlo), .ADB13(RdAddress[10]), .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), 
        .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), 
        .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), 
        .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), .ADB0(scuba_vlo), 
        .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), 
        .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), .RSTB(Reset), 
        .DOA17(), .DOA16(), .DOA15(), .DOA14(), .DOA13(), .DOA12(), .DOA11(), 
        .DOA10(), .DOA9(), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), 
        .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB17(), .DOB16(), .DOB15(), 
        .DOB14(), .DOB13(), .DOB12(), .DOB11(), .DOB10(), .DOB9(), .DOB8(), 
        .DOB7(), .DOB6(), .DOB5(), .DOB4(Q[31]), .DOB3(Q[30]), .DOB2(Q[29]), 
        .DOB1(Q[28]), .DOB0(Q[27]))
             /* synthesis MEM_LPC_FILE="simple_dualport_ram_8k_lattice.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;



    // exemplar begin
    // exemplar attribute simple_dualport_ram_8k_lattice_0_0_3 MEM_LPC_FILE simple_dualport_ram_8k_lattice.lpc
    // exemplar attribute simple_dualport_ram_8k_lattice_0_0_3 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute simple_dualport_ram_8k_lattice_0_1_2 MEM_LPC_FILE simple_dualport_ram_8k_lattice.lpc
    // exemplar attribute simple_dualport_ram_8k_lattice_0_1_2 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute simple_dualport_ram_8k_lattice_0_2_1 MEM_LPC_FILE simple_dualport_ram_8k_lattice.lpc
    // exemplar attribute simple_dualport_ram_8k_lattice_0_2_1 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute simple_dualport_ram_8k_lattice_0_3_0 MEM_LPC_FILE simple_dualport_ram_8k_lattice.lpc
    // exemplar attribute simple_dualport_ram_8k_lattice_0_3_0 MEM_INIT_FILE INIT_ALL_0s
    // exemplar end

endmodule
