

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2'
================================================================
* Date:           Tue Sep  5 09:32:18 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.252 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v26 = alloca i32 1"   --->   Operation 5 'alloca' 'v26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v25 = alloca i32 1"   --->   Operation 6 'alloca' 'v25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten9"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v25"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v26"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i8 %indvar_flatten9" [bert_layer.cpp:49]   --->   Operation 12 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln49 = icmp_eq  i8 %indvar_flatten9_load, i8 144" [bert_layer.cpp:49]   --->   Operation 14 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln49_1 = add i8 %indvar_flatten9_load, i8 1" [bert_layer.cpp:49]   --->   Operation 15 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc15.i, void %for.end17.i.exitStub" [bert_layer.cpp:49]   --->   Operation 16 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v26_load = load i4 %v26" [bert_layer.cpp:50]   --->   Operation 17 'load' 'v26_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v25_load = load i4 %v25" [bert_layer.cpp:49]   --->   Operation 18 'load' 'v25_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln49 = add i4 %v25_load, i4 1" [bert_layer.cpp:49]   --->   Operation 19 'add' 'add_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln50 = icmp_eq  i4 %v26_load, i4 12" [bert_layer.cpp:50]   --->   Operation 20 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i4 0, i4 %v26_load" [bert_layer.cpp:49]   --->   Operation 21 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln49_1 = select i1 %icmp_ln50, i4 %add_ln49, i4 %v25_load" [bert_layer.cpp:49]   --->   Operation 22 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast6_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln49_1, i32 2, i32 3" [bert_layer.cpp:49]   --->   Operation 23 'partselect' 'p_cast6_mid2_v' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast6_mid2_v, i4 0" [bert_layer.cpp:51]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast6_mid2_v, i2 0" [bert_layer.cpp:51]   --->   Operation 25 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %tmp_27" [bert_layer.cpp:51]   --->   Operation 26 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln51 = sub i6 %tmp_s, i6 %zext_ln51" [bert_layer.cpp:51]   --->   Operation 27 'sub' 'sub_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i4 %select_ln49_1" [bert_layer.cpp:49]   --->   Operation 28 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i4 %select_ln49" [bert_layer.cpp:51]   --->   Operation 29 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln51 = add i6 %sub_ln51, i6 %zext_ln51_1" [bert_layer.cpp:51]   --->   Operation 30 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%switch_ln51 = switch i2 %trunc_ln49, void %arrayidx143.i.case.3, i2 0, void %arrayidx143.i.case.0, i2 1, void %arrayidx143.i.case.1, i2 2, void %arrayidx143.i.case.2" [bert_layer.cpp:51]   --->   Operation 31 'switch' 'switch_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.95>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln50 = add i4 %select_ln49, i4 1" [bert_layer.cpp:50]   --->   Operation 32 'add' 'add_ln50' <Predicate = (!icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln50 = store i8 %add_ln49_1, i8 %indvar_flatten9" [bert_layer.cpp:50]   --->   Operation 33 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln50 = store i4 %select_ln49_1, i4 %v25" [bert_layer.cpp:50]   --->   Operation 34 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln50 = store i4 %add_ln50, i4 %v26" [bert_layer.cpp:50]   --->   Operation 35 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.i" [bert_layer.cpp:50]   --->   Operation 36 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_50_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i6 %add_ln51" [bert_layer.cpp:51]   --->   Operation 40 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64 0, i64 %zext_ln51_2" [bert_layer.cpp:51]   --->   Operation 41 'getelementptr' 'outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%outp_V_1_addr = getelementptr i24 %outp_V_1, i64 0, i64 %zext_ln51_2" [bert_layer.cpp:51]   --->   Operation 42 'getelementptr' 'outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%outp_V_2_addr = getelementptr i24 %outp_V_2, i64 0, i64 %zext_ln51_2" [bert_layer.cpp:51]   --->   Operation 43 'getelementptr' 'outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outp_V_3_addr = getelementptr i24 %outp_V_3, i64 0, i64 %zext_ln51_2" [bert_layer.cpp:51]   --->   Operation 44 'getelementptr' 'outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [bert_layer.cpp:50]   --->   Operation 45 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln51 = store i24 0, i6 %outp_V_2_addr" [bert_layer.cpp:51]   --->   Operation 46 'store' 'store_ln51' <Predicate = (trunc_ln49 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx143.i.exit" [bert_layer.cpp:51]   --->   Operation 47 'br' 'br_ln51' <Predicate = (trunc_ln49 == 2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln51 = store i24 0, i6 %outp_V_1_addr" [bert_layer.cpp:51]   --->   Operation 48 'store' 'store_ln51' <Predicate = (trunc_ln49 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx143.i.exit" [bert_layer.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (trunc_ln49 == 1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln51 = store i24 0, i6 %outp_V_addr" [bert_layer.cpp:51]   --->   Operation 50 'store' 'store_ln51' <Predicate = (trunc_ln49 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx143.i.exit" [bert_layer.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = (trunc_ln49 == 0)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln51 = store i24 0, i6 %outp_V_3_addr" [bert_layer.cpp:51]   --->   Operation 52 'store' 'store_ln51' <Predicate = (trunc_ln49 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx143.i.exit" [bert_layer.cpp:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (trunc_ln49 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outp_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v26                  (alloca           ) [ 010]
v25                  (alloca           ) [ 010]
indvar_flatten9      (alloca           ) [ 010]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
br_ln0               (br               ) [ 000]
indvar_flatten9_load (load             ) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
icmp_ln49            (icmp             ) [ 010]
add_ln49_1           (add              ) [ 000]
br_ln49              (br               ) [ 000]
v26_load             (load             ) [ 000]
v25_load             (load             ) [ 000]
add_ln49             (add              ) [ 000]
icmp_ln50            (icmp             ) [ 000]
select_ln49          (select           ) [ 000]
select_ln49_1        (select           ) [ 000]
p_cast6_mid2_v       (partselect       ) [ 000]
tmp_s                (bitconcatenate   ) [ 000]
tmp_27               (bitconcatenate   ) [ 000]
zext_ln51            (zext             ) [ 000]
sub_ln51             (sub              ) [ 000]
trunc_ln49           (trunc            ) [ 011]
zext_ln51_1          (zext             ) [ 000]
add_ln51             (add              ) [ 011]
switch_ln51          (switch           ) [ 000]
add_ln50             (add              ) [ 000]
store_ln50           (store            ) [ 000]
store_ln50           (store            ) [ 000]
store_ln50           (store            ) [ 000]
br_ln50              (br               ) [ 000]
specloopname_ln0     (specloopname     ) [ 000]
empty                (speclooptripcount) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
zext_ln51_2          (zext             ) [ 000]
outp_V_addr          (getelementptr    ) [ 000]
outp_V_1_addr        (getelementptr    ) [ 000]
outp_V_2_addr        (getelementptr    ) [ 000]
outp_V_3_addr        (getelementptr    ) [ 000]
specloopname_ln50    (specloopname     ) [ 000]
store_ln51           (store            ) [ 000]
br_ln51              (br               ) [ 000]
store_ln51           (store            ) [ 000]
br_ln51              (br               ) [ 000]
store_ln51           (store            ) [ 000]
br_ln51              (br               ) [ 000]
store_ln51           (store            ) [ 000]
br_ln51              (br               ) [ 000]
ret_ln0              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outp_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outp_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_49_1_VITIS_LOOP_50_2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="v26_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v26/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v25_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v25/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten9_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="outp_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="outp_V_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="24" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_1_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="outp_V_2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_2_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="outp_V_3_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="24" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_3_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln51_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln51_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="24" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln51_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln51_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten9_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln49_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln49_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="v26_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v26_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="v25_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v25_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln49_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln50_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln49_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln49_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_cast6_mid2_v_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="0" index="3" bw="3" slack="0"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6_mid2_v/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_27_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln51_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln51_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln51/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln49_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln51_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln51_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln50_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln50_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln50_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln50_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln51_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="v26_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v26 "/>
</bind>
</comp>

<comp id="277" class="1005" name="v25_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v25 "/>
</bind>
</comp>

<comp id="284" class="1005" name="indvar_flatten9_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln49_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="298" class="1005" name="add_ln51_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="1"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="54" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="79" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="72" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="93" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="161" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="184" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="192" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="192" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="202" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="184" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="176" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="222" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="176" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="152" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="184" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="242" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="273"><net_src comp="60" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="280"><net_src comp="64" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="287"><net_src comp="68" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="297"><net_src comp="228" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="236" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="263" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outp_V | {2 }
	Port: outp_V_1 | {2 }
	Port: outp_V_2 | {2 }
	Port: outp_V_3 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln49 : 2
		add_ln49_1 : 2
		br_ln49 : 3
		v26_load : 1
		v25_load : 1
		add_ln49 : 2
		icmp_ln50 : 2
		select_ln49 : 3
		select_ln49_1 : 3
		p_cast6_mid2_v : 4
		tmp_s : 5
		tmp_27 : 5
		zext_ln51 : 6
		sub_ln51 : 7
		trunc_ln49 : 4
		zext_ln51_1 : 4
		add_ln51 : 8
		switch_ln51 : 5
		add_ln50 : 4
		store_ln50 : 3
		store_ln50 : 4
		store_ln50 : 5
	State 2
		outp_V_addr : 1
		outp_V_1_addr : 1
		outp_V_2_addr : 1
		outp_V_3_addr : 1
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln49_1_fu_152   |    0    |    15   |
|    add   |    add_ln49_fu_164    |    0    |    13   |
|          |    add_ln51_fu_236    |    0    |    7    |
|          |    add_ln50_fu_242    |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln49_fu_146   |    0    |    11   |
|          |    icmp_ln50_fu_170   |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |   select_ln49_fu_176  |    0    |    4    |
|          |  select_ln49_1_fu_184 |    0    |    4    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln51_fu_222    |    0    |    7    |
|----------|-----------------------|---------|---------|
|partselect| p_cast6_mid2_v_fu_192 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_202     |    0    |    0    |
|          |     tmp_27_fu_210     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln51_fu_218   |    0    |    0    |
|   zext   |   zext_ln51_1_fu_232  |    0    |    0    |
|          |   zext_ln51_2_fu_263  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln49_fu_228   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    83   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln51_reg_298   |    6   |
|indvar_flatten9_reg_284|    8   |
|   trunc_ln49_reg_294  |    2   |
|      v25_reg_277      |    4   |
|      v26_reg_270      |    4   |
+-----------------------+--------+
|         Total         |   24   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   83   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   83   |
+-----------+--------+--------+
