---
layout: default
title: 0.18Î¼m CMOS (1.8V/3.3V) + 1.8V FeFET Gate-Last Module
---

---

# ğŸ“‹ 0.18Î¼m å¤šé›»åœ§ãƒ­ã‚¸ãƒƒã‚¯ + 1.8V FeFETï¼ˆHfOâ‚‚/HZOï¼‰

**æ—¥æœ¬èª**ï¼šæœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ **1.8V/3.3V CMOSãƒ­ã‚¸ãƒƒã‚¯**ã«ã€**1.8Vå‹•ä½œã® FeFET** ã‚’ **Gate-Lastæ–¹å¼**ã§ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯çµ±åˆã™ã‚‹æˆ¦ç•¥ã‚’ç¤ºã™ã€‚FeFETã¯å¤§å®¹é‡åŒ–ã‚’ç‹™ã‚ãšã€**SRAMãƒã‚¯ãƒ­ã®è£œåŠ©NVMç”¨é€”**ã«é™å®šã™ã‚‹ã€‚å¿œç”¨å¯¾è±¡ã¯ **è»Šè¼‰ECU** ã‚„ **ç”£æ¥­IoTãƒãƒ¼ãƒ‰**ã€‚  
*English*: This document describes the **monolithic integration of a 1.8 V FeFET** on a **1.8 V/3.3 V CMOS logic** baseline using a **gate-last** approach. FeFETs are used not for large arrays but as **auxiliary NVM to support SRAM macros**, targeting **automotive ECUs** and **industrial IoT nodes**.

---

## ğŸ”Œ é›»æºãƒ‰ãƒ¡ã‚¤ãƒ³ / Power Domains

| ãƒ‰ãƒ¡ã‚¤ãƒ³ | ç”¨é€” | é›»åœ§ | å‚™è€ƒ |
|----------|------|------|------|
| CORE | ãƒ‡ã‚¸ã‚¿ãƒ« / å‘¨è¾ºå›è·¯ | **1.8 V** | æ¨™æº–è–„è†œã‚²ãƒ¼ãƒˆ |
| I/O  | å…¥å‡ºåŠ› | **3.3 V** | åšè†œé…¸åŒ–è†œï¼ˆå¾“æ¥é€šã‚Šï¼‰ |
| SRAM | æ®ç™ºæ€§ãƒ¡ãƒ¢ãƒª | **1.8 V** | ä¸»ãƒ¡ãƒ¢ãƒªãƒã‚¯ãƒ­ |
| NVM  | FeFETè£œåŠ©ã‚»ãƒ« | **1.8 V** | æ›¸æ›ã¯ **Â±2â€“3 V**ï¼ˆå†…éƒ¨æ˜‡åœ§ï¼‰ã€å®¹é‡ã¯å°è¦æ¨¡è£œåŠ© |

**æ—¥æœ¬èª**ï¼šFeFETã¯SRAMã‚’è£œå®Œã™ã‚‹è£œåŠ©ãƒ¡ãƒ¢ãƒªã¨ã—ã¦ä½¿ç”¨ã—ã€å¤§å®¹é‡åŒ–ã¯ç›®æŒ‡ã•ãªã„ã€‚  
*English*: FeFETs serve as auxiliary NVM supporting SRAM, without aiming for large-capacity scaling.

---

## ğŸ§± FEOL è¦ç‚¹ / FEOL Essentials

- **æ—¥æœ¬èª**ï¼šã‚²ãƒ¼ãƒˆé…¸åŒ–è†œï¼ˆãƒ­ã‚¸ãƒƒã‚¯ï¼‰ã¯ LVâ‰ˆ35 Ã… / MVâ‰ˆ70 Ã…ï¼ˆG2/G3 ã®ã¿ï¼‰ã€‚  
  *English*: Logic gate oxide: LV â‰ˆ 35 Ã… / MV â‰ˆ 70 Ã… (using G2/G3 only).  

- **æ—¥æœ¬èª**ï¼š3.3 V I/O ã¯åšè†œé…¸åŒ–è†œã‚’ãã®ã¾ã¾ç¶­æŒã€‚  
  *English*: 3.3 V I/O devices retain thick oxide.  

- **æ—¥æœ¬èª**ï¼š5 V/HV ãƒ‡ãƒã‚¤ã‚¹ã¯ä¸è¦ã®ãŸã‚å‰Šé™¤ã€‚  
  *English*: 5 V / HV devices are removed.  

---

## ğŸ†• 9. FeFET Gate-Last Module (HfOâ‚‚/HZO)

**æ—¥æœ¬èª**ï¼šæ—¢å­˜ FEOL ãŠã‚ˆã³ã‚µãƒªã‚µã‚¤ãƒ‰å·¥ç¨‹å®Œäº†å¾Œã«FeFETé ˜åŸŸã®ãƒ€ãƒŸãƒ¼ã‚²ãƒ¼ãƒˆã‚’ç½®æ›ã—ã€ç†±äºˆç®—ã‚’å®ˆã£ã¦å¼·èª˜é›»ç›¸ã‚’èª˜èµ·ã™ã‚‹ã€‚TiNé›»æ¥µã¯ **æ—¢å­˜ã‚¹ãƒ‘ãƒƒã‚¿ï¼ˆãƒ­ãƒ³ã‚°ã‚¹ãƒ­ãƒ¼ / ã‚³ãƒªãƒ¡ãƒ¼ã‚¿ï¼‰è£…ç½®ã§å¯¾å¿œå¯èƒ½**ã€‚  
*English*: After FEOL and salicide, dummy gates in FeFET regions are replaced to induce the ferroelectric phase under the thermal budget. TiN electrodes can be deposited using **existing sputter tools with long-throw or collimator configuration**.

### 9.1 ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ / Process Flow (FeFETé ˜åŸŸ)

| No. | ãƒã‚¹ã‚¯ | å·¥ç¨‹ | åˆ†é¡ | ä»£è¡¨æ¡ä»¶ |
|----:|--------|------|------|----------|
| 901 | FE-OPN | FeFETã‚²ãƒ¼ãƒˆé–‹å£ï¼ˆILDä¸Šï¼‰ | Litho | KrF |
| 902 | â€”      | ãƒ€ãƒŸãƒ¼ãƒãƒªé™¤å» | Etch | HBr/Clâ‚‚ RIE |
| 903 | â€”      | æ—§GOXãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ | Wet | ~0.5% HF |
| 904 | FE-IL  | ç•Œé¢å±¤ **Alâ‚‚Oâ‚ƒ 1â€“2 nm** | ALD | 200â€“250 â„ƒ |
| 905 | FE-HZO | **Hfâ‚€â€¤â‚…Zrâ‚€â€¤â‚…Oâ‚‚ 8â€“12 nm** | ALD | 200â€“300 â„ƒ |
| 906 | FE-CAP | ã‚­ãƒ£ãƒƒãƒ— **Alâ‚‚Oâ‚ƒ 1â€“2 nm**ï¼ˆä»»æ„ï¼‰ | ALD | â€” |
| 907 | FE-TiN | **TiN 30â€“50 nm**ï¼ˆã‚²ãƒ¼ãƒˆï¼‰ | **PVDï¼ˆãƒ­ãƒ³ã‚°ã‚¹ãƒ­ãƒ¼/ã‚³ãƒªãƒ¡ãƒ¼ã‚¿å¯¾å¿œï¼‰ or ALD** | â€” |
| 908 | FE-GP  | ã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚° | Litho/RIE | KrF |
| 909 | FE-ANL | **çµæ™¶åŒ– RTA 450â€“500 â„ƒ, 30â€“60 s** | RTA | Nâ‚‚ |
| 910 | FE-FGA | **Forming Gas 350 â„ƒ, 20â€“30 min** | Furnace | Hâ‚‚/Nâ‚‚ |
| 911 | FE-ISO | å……å¡«ãƒ»å¹³å¦åŒ– | HDP/TEOS + CMP | â€” |

---

## ğŸ§ª E-test ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ / Wafer-Level Templates

| ãƒ†ã‚¹ãƒˆ | æ¡ä»¶ | åˆæ ¼åŸºæº– |
|--------|------|----------|
| Idâ€“Vg ç‰¹æ€§ | 25 â„ƒ, V_DS=50 mV | å®‰å®šã—ãŸãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ï¼ˆ2ãƒ«ãƒ¼ãƒ—ï¼‰ |
| P/E è€æ€§ | Â±2.5 V, 1â€“100 Âµs, 1kâ€“10k cycles | çª“å¹…åŠ£åŒ– <20% |
| ä¿æŒ | 85 â„ƒ, 10Â³â€“10â´ s ç­‰ä¾¡ | çª“å¹…ç¶­æŒç‡ >70% |
| Wake-up | 10â€“100 è»½ã‚µã‚¤ã‚¯ãƒ« | åˆæœŸãƒ‰ãƒªãƒ•ãƒˆåæŸ |

---

## âš ï¸ ä¿¡é ¼æ€§èª²é¡Œ / Reliability Challenges

- **Endurance**  
  **æ—¥æœ¬èª**ï¼šæ›¸æ›å¯¿å‘½ã¯ 10â´ã€œ10âµ ã‚µã‚¤ã‚¯ãƒ«ç¨‹åº¦ã§ã€SRAM/DRAMã«æ¯”ã¹ã¦åˆ¶ç´„ãŒå¤§ãã„ã€‚  
  *English*: Endurance is typically 10â´â€“10âµ cycles, limited compared to SRAM/DRAM.  

- **TDDBï¼ˆçµ¶ç¸ç ´å£Šï¼‰**  
  **æ—¥æœ¬èª**ï¼šé…¸ç´ ç©ºå­”ç”±æ¥ã®ãƒªãƒ¼ã‚¯ãƒ‘ã‚¹ã«ã‚ˆã‚Šå¯¿å‘½çŸ­ç¸®ã®æ‡¸å¿µãŒã‚ã‚‹ã€‚  
  *English*: TDDB lifetime is limited due to oxygen-vacancy induced leakage paths.  

- **Retention / Wake-up**  
  **æ—¥æœ¬èª**ï¼šåˆæœŸã‚µã‚¤ã‚¯ãƒ«ã§ã®çª“å¹…å¤‰å‹•ï¼ˆWake-upï¼‰ã‚„é«˜æ¸©ä¿æŒã§ã®åŠ£åŒ–ãŒèª²é¡Œã€‚  
  *English*: Window shift during early cycles (wake-up) and high-temperature retention remain issues.  

### æˆ¦ç•¥çš„å‰²ã‚Šåˆ‡ã‚Š / Strategic Approach
**æ—¥æœ¬èª**ï¼šã“ã‚Œã‚‰ã®èª²é¡Œã‹ã‚‰ã€å¤§å®¹é‡ãƒ¡ãƒ¢ãƒªã‚’ç›®æŒ‡ã•ãš **SRAMè£œåŠ©NVMï¼ˆInstant-On / è¨­å®šä¿æŒ / ã‚»ã‚­ãƒ¥ã‚¢ã‚­ãƒ¼ä¿å­˜ï¼‰** ã«ç‰¹åŒ–ã™ã‚‹ã“ã¨ã§ã€å®Ÿç”¨æ€§ã¨æ­©ç•™ã¾ã‚Šã®ä¸¡ç«‹ãŒå¯èƒ½ã¨ãªã‚‹ã€‚  
*English*: Due to these limitations, the strategy is not to target large-capacity memory, but to focus on **auxiliary NVM for SRAM backup, instant-on, configuration storage, and secure key retention**, achieving practical usability and yield benefits.

---

## ğŸ¯ æˆ¦ç•¥ãƒã‚¤ãƒ³ãƒˆ / Strategic Notes

- **æ—¥æœ¬èª**ï¼šè€æœ½åŒ–ã—ãŸ 0.18 Âµm CMOS ãƒ©ã‚¤ãƒ³ã‚’æ´»ç”¨ã—ã€**æœ€å°é™ã®è¿½åŠ æŠ•è³‡ï¼ˆALDå°å…¥ï¼‰**ã§æ–°ã—ã„è£œåŠ©NVMï¼ˆFeFETï¼‰ã‚’çµ±åˆã§ãã‚‹ã€‚  
  *English*: Legacy 0.18 Âµm CMOS lines can be revitalized by **minimal additional investment (ALD introduction)**, enabling integration of new auxiliary NVM (FeFET).  

- **æ—¥æœ¬èª**ï¼šALDå°å…¥ã¨TiNã‚¹ãƒ‘ãƒƒã‚¿ã®æµç”¨ã«ã‚ˆã‚Šã€æ—¢å­˜è¨­å‚™ã‚’ç”Ÿã‹ã—ãŸãƒ—ãƒ­ã‚»ã‚¹å®Ÿè£…ãŒå¯èƒ½ã€‚  
  *English*: FeFET integration is feasible by adding ALD and reusing existing TiN sputter tools.  

- **æ—¥æœ¬èª**ï¼šFeFETã¯è£œåŠ©çš„ç”¨é€”ã«é™å®šã—ã€å¤§å®¹é‡åŒ–ã¯ç‹™ã‚ãªã„ã€‚  
  *English*: FeFET is restricted to auxiliary use only, without pursuing large memory arrays.  

- **æ—¥æœ¬èª**ï¼šå¿œç”¨åˆ†é‡ã¯ **è»Šè¼‰ECUã€ç”£æ¥­IoTã€Instant-Onãƒãƒ¼ãƒ‰ã€ã‚»ã‚­ãƒ¥ã‚¢ã‚­ãƒ¼ä¿æŒ**ã€‚  
  *English*: Target domains include **automotive ECUs, industrial IoT, instant-on nodes, and secure key storage**.  

---

## ğŸ“ é–¢é€£è³‡æ–™ / Related
- **FeFET Overview (HZO stack & reliability)** â†’ `fefet_hzo_overview.md`  
- **E-test Scripts & CSV Templates** â†’ `etests_fefet_templates.md`

[â† æˆ»ã‚‹ / Back](../README.md)
