var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"false", "type":"module", "total_percent":[65.3714, 34.3448, 33.1392, 34.2036, 45.2604], "total":[631756, 1236914, 4009, 2607, 460], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[455240, 910480, 2627, 1047, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[19004, 21208, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 5 global loads and 5 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 5 global loads and 5 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"Channel (chanin0)", "type":"resource", "data":[88, 1584, 0, 0, 32], "details":[{"type":"text", "text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep."}, {"type":"brief", "text":"8 elements, each is 64b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"Channel (chanin1)", "type":"resource", "data":[88, 1584, 0, 0, 32], "details":[{"type":"text", "text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep."}, {"type":"brief", "text":"8 elements, each is 64b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"Channel (chanin2)", "type":"resource", "data":[88, 1584, 0, 0, 32], "details":[{"type":"text", "text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep."}, {"type":"brief", "text":"8 elements, each is 64b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"Channel (chanin3)", "type":"resource", "data":[88, 1584, 0, 0, 32], "details":[{"type":"text", "text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep."}, {"type":"brief", "text":"8 elements, each is 64b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"Channel (chanin4)", "type":"resource", "data":[88, 1584, 0, 0, 32], "details":[{"type":"text", "text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep."}, {"type":"brief", "text":"8 elements, each is 64b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"fetch0", "compute_units":1, "type":"function", "total_percent":[0.392048, 0.270169, 0.149606, 1.2115, 0], "total_kernel_resources":[4522, 5584, 142, 0, 26], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"fetch0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[34, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}]}]}]}, {"name":"fetch0.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[211, 1475, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[211, 1475, 5, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 672, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3827, 3121, 15, 0, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":58, "data":[126, 34, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":112, "data":[3104, 1024, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":8, "data":[24, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[497, 2021, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"fetch1", "compute_units":1, "type":"function", "total_percent":[0.392048, 0.270169, 0.149606, 1.2115, 0], "total_kernel_resources":[4522, 5584, 142, 0, 26], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"fetch1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[34, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}]}]}]}, {"name":"fetch1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[211, 1475, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[211, 1475, 5, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 672, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3827, 3121, 15, 0, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":58, "data":[126, 34, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":112, "data":[3104, 1024, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":8, "data":[24, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[497, 2021, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"fetch2", "compute_units":1, "type":"function", "total_percent":[0.392048, 0.270169, 0.149606, 1.2115, 0], "total_kernel_resources":[4522, 5584, 142, 0, 26], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"fetch2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[34, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}]}]}]}, {"name":"fetch2.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[211, 1475, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[211, 1475, 5, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 672, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3827, 3121, 15, 0, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":58, "data":[126, 34, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":112, "data":[3104, 1024, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":8, "data":[24, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[497, 2021, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"fetch3", "compute_units":1, "type":"function", "total_percent":[0.392048, 0.270169, 0.149606, 1.2115, 0], "total_kernel_resources":[4522, 5584, 142, 0, 26], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"fetch3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[34, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}]}]}]}, {"name":"fetch3.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[211, 1475, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[211, 1475, 5, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 672, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3827, 3121, 15, 0, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":58, "data":[126, 34, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":112, "data":[3104, 1024, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":8, "data":[24, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[497, 2021, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"fetch4", "compute_units":1, "type":"function", "total_percent":[0.392048, 0.270169, 0.149606, 1.2115, 0], "total_kernel_resources":[4522, 5584, 142, 0, 26], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"fetch4.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[34, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}]}]}]}, {"name":"fetch4.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[211, 1475, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[211, 1475, 5, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 139, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 672, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3827, 3121, 15, 0, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":58, "data":[126, 34, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":112, "data":[3104, 1024, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":8, "data":[24, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[497, 2021, 15, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"fft1d0", "compute_units":1, "type":"function", "total_percent":[2.83138, 1.47741, 1.44309, 1.14325, 5.41667], "total_kernel_resources":[26892, 53863, 134, 312, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"fft1d0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 81, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[34, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}]}]}]}, {"name":"fft1d0.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[783, 9212, 5, 0, 34], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[783, 9212, 5, 0, 34]}]}, {"name":"Feedback", "type":"resource", "data":[5738, 10757, 58, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5738, 10757, 58, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 675, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[19965, 33126, 53, 312, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":60, "data":[4800, 9600, 0, 120, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":11, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":192, "data":[5424, 2304, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[63, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":36, "data":[0, 0, 36, 0, 0], "details":[{"type":"brief", "text":"Read from 16384 bit ROM. "}, {"type":"text", "text":"Read from 16384 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}]}, {"name":"fft1d1", "compute_units":1, "type":"function", "total_percent":[2.83138, 1.47741, 1.44309, 1.14325, 5.41667], "total_kernel_resources":[26892, 53863, 134, 312, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"fft1d1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 81, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[34, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}]}]}]}, {"name":"fft1d1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[783, 9212, 5, 0, 34], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[783, 9212, 5, 0, 34]}]}, {"name":"Feedback", "type":"resource", "data":[5738, 10757, 58, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5738, 10757, 58, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 675, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[19965, 33126, 53, 312, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":60, "data":[4800, 9600, 0, 120, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":11, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":192, "data":[5424, 2304, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[63, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":36, "data":[0, 0, 36, 0, 0], "details":[{"type":"brief", "text":"Read from 16384 bit ROM. "}, {"type":"text", "text":"Read from 16384 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}]}, {"name":"fft1d2", "compute_units":1, "type":"function", "total_percent":[2.83138, 1.47741, 1.44309, 1.14325, 5.41667], "total_kernel_resources":[26892, 53863, 134, 312, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"fft1d2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 81, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[34, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}]}]}]}, {"name":"fft1d2.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[783, 9212, 5, 0, 34], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[783, 9212, 5, 0, 34]}]}, {"name":"Feedback", "type":"resource", "data":[5738, 10757, 58, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5738, 10757, 58, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 675, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[19965, 33126, 53, 312, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":60, "data":[4800, 9600, 0, 120, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":11, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":192, "data":[5424, 2304, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[63, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":36, "data":[0, 0, 36, 0, 0], "details":[{"type":"brief", "text":"Read from 16384 bit ROM. "}, {"type":"text", "text":"Read from 16384 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}]}, {"name":"fft1d3", "compute_units":1, "type":"function", "total_percent":[2.83138, 1.47741, 1.44309, 1.14325, 5.41667], "total_kernel_resources":[26892, 53863, 134, 312, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"fft1d3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 81, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[34, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}]}]}]}, {"name":"fft1d3.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[783, 9212, 5, 0, 34], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[783, 9212, 5, 0, 34]}]}, {"name":"Feedback", "type":"resource", "data":[5738, 10757, 58, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5738, 10757, 58, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 675, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[19965, 33126, 53, 312, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":60, "data":[4800, 9600, 0, 120, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":11, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":192, "data":[5424, 2304, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[63, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":36, "data":[0, 0, 36, 0, 0], "details":[{"type":"brief", "text":"Read from 16384 bit ROM. "}, {"type":"text", "text":"Read from 16384 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}]}, {"name":"fft1d4", "compute_units":1, "type":"function", "total_percent":[2.83138, 1.47741, 1.44309, 1.14325, 5.41667], "total_kernel_resources":[26892, 53863, 134, 312, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"fft1d4.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 81, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[34, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}]}]}]}, {"name":"fft1d4.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[783, 9212, 5, 0, 34], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[783, 9212, 5, 0, 34]}]}, {"name":"Feedback", "type":"resource", "data":[5738, 10757, 58, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5738, 10757, 58, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[359, 675, 17, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[19965, 33126, 53, 312, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":60, "data":[4800, 9600, 0, 120, 0]}, {"name":"32-bit Floating-point Sub", "type":"resource", "count":96, "data":[4608, 9216, 0, 96, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":11, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":192, "data":[5424, 2304, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[63, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":36, "data":[0, 0, 36, 0, 0], "details":[{"type":"brief", "text":"Read from 16384 bit ROM. "}, {"type":"text", "text":"Read from 16384 bit ROM. A copy of the ROM is created for each access."}]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[455240,910480,2627,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[19004,21208,0,0,0],"details":[{"text":"Global interconnect for 5 global loads and 5 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 5 global loads and 5 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[88,1584,0,0,32],"details":[{"text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep.","type":"text"},{"text":"8 elements, each is 64b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (chanin0)","type":"resource"},{"data":[88,1584,0,0,32],"details":[{"text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep.","type":"text"},{"text":"8 elements, each is 64b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (chanin1)","type":"resource"},{"data":[88,1584,0,0,32],"details":[{"text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep.","type":"text"},{"text":"8 elements, each is 64b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (chanin2)","type":"resource"},{"data":[88,1584,0,0,32],"details":[{"text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep.","type":"text"},{"text":"8 elements, each is 64b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (chanin3)","type":"resource"},{"data":[88,1584,0,0,32],"details":[{"text":"Channel array with 8 elements. Each channel is implemented 64 bits wide by 8 deep.","type":"text"},{"text":"8 elements, each is 64b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (chanin4)","type":"resource"}],"data":[440,7920,0,0,160],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[437,823,18,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,104,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":2,"data":[212,1639,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":60,"data":[160,35,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":113,"data":[3116,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":8,"data":[24,16,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":9,"data":[497,2021,15,0,26],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[4085,4761,20,0,26],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[4522,5584,142,0,26],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fetch0","total_kernel_resources":[4522,5584,142,0,26],"total_percent":[0.392048,0.270169,0.149606,1.2115,0],"type":"function"},{"children":[{"data":[437,823,18,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,104,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":2,"data":[212,1639,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":60,"data":[160,35,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":113,"data":[3116,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":8,"data":[24,16,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":9,"data":[497,2021,15,0,26],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[4085,4761,20,0,26],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[4522,5584,142,0,26],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fetch1","total_kernel_resources":[4522,5584,142,0,26],"total_percent":[0.392048,0.270169,0.149606,1.2115,0],"type":"function"},{"children":[{"data":[437,823,18,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,104,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":2,"data":[212,1639,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":60,"data":[160,35,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":113,"data":[3116,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":8,"data":[24,16,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":9,"data":[497,2021,15,0,26],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[4085,4761,20,0,26],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[4522,5584,142,0,26],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fetch2","total_kernel_resources":[4522,5584,142,0,26],"total_percent":[0.392048,0.270169,0.149606,1.2115,0],"type":"function"},{"children":[{"data":[437,823,18,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,104,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":2,"data":[212,1639,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":60,"data":[160,35,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":113,"data":[3116,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":8,"data":[24,16,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":9,"data":[497,2021,15,0,26],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[4085,4761,20,0,26],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[4522,5584,142,0,26],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fetch3","total_kernel_resources":[4522,5584,142,0,26],"total_percent":[0.392048,0.270169,0.149606,1.2115,0],"type":"function"},{"children":[{"data":[437,823,18,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,104,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":2,"data":[212,1639,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":60,"data":[160,35,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":113,"data":[3116,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":8,"data":[24,16,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":9,"data":[497,2021,15,0,26],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[4085,4761,20,0,26],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[4522,5584,142,0,26],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fetch4","total_kernel_resources":[4522,5584,142,0,26],"total_percent":[0.392048,0.270169,0.149606,1.2115,0],"type":"function"},{"children":[{"data":[6110,11444,76,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":2,"data":[783,9293,5,0,34],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[81,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":60,"data":[4800,9600,0,120,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":192,"data":[5424,2304,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":7,"data":[63,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":36,"data":[0,0,36,0,0],"debug":[[{"filename":"","line":0}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[20782,42419,58,312,34],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[26892,53863,134,312,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fft1d0","total_kernel_resources":[26892,53863,134,312,34],"total_percent":[2.83138,1.47741,1.44309,1.14325,5.41667],"type":"function"},{"children":[{"data":[6110,11444,76,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":2,"data":[783,9293,5,0,34],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[81,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":60,"data":[4800,9600,0,120,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":192,"data":[5424,2304,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":7,"data":[63,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":36,"data":[0,0,36,0,0],"debug":[[{"filename":"","line":0}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[20782,42419,58,312,34],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[26892,53863,134,312,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fft1d1","total_kernel_resources":[26892,53863,134,312,34],"total_percent":[2.83138,1.47741,1.44309,1.14325,5.41667],"type":"function"},{"children":[{"data":[6110,11444,76,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":2,"data":[783,9293,5,0,34],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[81,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":60,"data":[4800,9600,0,120,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":192,"data":[5424,2304,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":7,"data":[63,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":36,"data":[0,0,36,0,0],"debug":[[{"filename":"","line":0}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[20782,42419,58,312,34],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[26892,53863,134,312,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fft1d2","total_kernel_resources":[26892,53863,134,312,34],"total_percent":[2.83138,1.47741,1.44309,1.14325,5.41667],"type":"function"},{"children":[{"data":[6110,11444,76,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":2,"data":[783,9293,5,0,34],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[81,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":60,"data":[4800,9600,0,120,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":192,"data":[5424,2304,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":7,"data":[63,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":36,"data":[0,0,36,0,0],"debug":[[{"filename":"","line":0}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[20782,42419,58,312,34],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[26892,53863,134,312,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fft1d3","total_kernel_resources":[26892,53863,134,312,34],"total_percent":[2.83138,1.47741,1.44309,1.14325,5.41667],"type":"function"},{"children":[{"data":[6110,11444,76,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":2,"data":[783,9293,5,0,34],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[81,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":60,"data":[4800,9600,0,120,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":96,"data":[4608,9216,0,96,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":192,"data":[5424,2304,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":7,"data":[63,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":36,"data":[0,0,36,0,0],"debug":[[{"filename":"","line":0}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"},{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"}],"data":[20782,42419,58,312,34],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[26892,53863,134,312,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"fft1d4","total_kernel_resources":[26892,53863,134,312,34],"total_percent":[2.83138,1.47741,1.44309,1.14325,5.41667],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[176516,326434,1382,1560,460],"debug_enabled":"false","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[631756,1236914,4009,2607,460],"total_percent":[65.3714,34.3448,33.1392,34.2036,45.2604],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"fetch0", "children":[{"type":"bb", "id":3, "name":"fetch0.B0", "details":[{"type":"table", "Latency":"36"}]}, {"type":"bb", "id":4, "name":"fetch0.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"fetch0.B2", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"551", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":18, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":20, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":22, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":24, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":26, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":30, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":32, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"33"}]}, {"type":"inst", "id":33, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":34, "name":"Local Memory", "children":[{"type":"memsys", "id":35, "name":"Unknown name (address space 74)", "debug":[], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":61, "name":"fft1d0", "children":[{"type":"bb", "id":62, "name":"fft1d0.B0", "details":[{"type":"table", "Latency":"33"}]}, {"type":"bb", "id":63, "name":"fft1d0.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":64, "name":"fft1d0.B2", "children":[{"type":"inst", "id":65, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":66, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":67, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":68, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":69, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":70, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":71, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":72, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":73, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"198", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":74, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"75"}]}, {"type":"inst", "id":75, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"262", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"262", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":76, "name":"fetch1", "children":[{"type":"bb", "id":77, "name":"fetch1.B0", "details":[{"type":"table", "Latency":"36"}]}, {"type":"bb", "id":78, "name":"fetch1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":79, "name":"fetch1.B2", "children":[{"type":"inst", "id":80, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"551", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":82, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":83, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":87, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":89, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":90, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":92, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":94, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":96, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":98, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":100, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":102, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":104, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":106, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"107"}]}, {"type":"inst", "id":107, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":108, "name":"Local Memory", "children":[{"type":"memsys", "id":109, "name":"Unknown name (address space 75)", "debug":[], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":134, "name":"fft1d1", "children":[{"type":"bb", "id":135, "name":"fft1d1.B0", "details":[{"type":"table", "Latency":"33"}]}, {"type":"bb", "id":136, "name":"fft1d1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":137, "name":"fft1d1.B2", "children":[{"type":"inst", "id":138, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":139, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":140, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":141, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":142, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":143, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":144, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":145, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":146, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"198", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":147, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"148"}]}, {"type":"inst", "id":148, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"262", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"262", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":149, "name":"fetch2", "children":[{"type":"bb", "id":150, "name":"fetch2.B0", "details":[{"type":"table", "Latency":"36"}]}, {"type":"bb", "id":151, "name":"fetch2.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":152, "name":"fetch2.B2", "children":[{"type":"inst", "id":153, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":154, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"551", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":155, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":156, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":157, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":158, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":159, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":160, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":161, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":162, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":163, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":165, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":167, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":169, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":171, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":173, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":175, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":177, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":179, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"180"}]}, {"type":"inst", "id":180, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":181, "name":"Local Memory", "children":[{"type":"memsys", "id":182, "name":"Unknown name (address space 76)", "debug":[], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":207, "name":"fft1d2", "children":[{"type":"bb", "id":208, "name":"fft1d2.B0", "details":[{"type":"table", "Latency":"33"}]}, {"type":"bb", "id":209, "name":"fft1d2.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":210, "name":"fft1d2.B2", "children":[{"type":"inst", "id":211, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":212, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":213, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":214, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":215, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":216, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":217, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":218, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":219, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"198", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":220, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"221"}]}, {"type":"inst", "id":221, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"262", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"262", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":222, "name":"fetch3", "children":[{"type":"bb", "id":223, "name":"fetch3.B0", "details":[{"type":"table", "Latency":"36"}]}, {"type":"bb", "id":224, "name":"fetch3.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":225, "name":"fetch3.B2", "children":[{"type":"inst", "id":226, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":227, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"551", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":228, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":229, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":230, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":231, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":232, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":233, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":234, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":235, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":236, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":238, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":240, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":242, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":244, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":246, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":248, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":250, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":252, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"253"}]}, {"type":"inst", "id":253, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":254, "name":"Local Memory", "children":[{"type":"memsys", "id":255, "name":"Unknown name (address space 77)", "debug":[], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":280, "name":"fft1d3", "children":[{"type":"bb", "id":281, "name":"fft1d3.B0", "details":[{"type":"table", "Latency":"33"}]}, {"type":"bb", "id":282, "name":"fft1d3.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":283, "name":"fft1d3.B2", "children":[{"type":"inst", "id":284, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":285, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":286, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":287, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":288, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":289, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":290, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":291, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":292, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"198", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":293, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"294"}]}, {"type":"inst", "id":294, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"262", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"262", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":295, "name":"fetch4", "children":[{"type":"bb", "id":296, "name":"fetch4.B0", "details":[{"type":"table", "Latency":"36"}]}, {"type":"bb", "id":297, "name":"fetch4.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":298, "name":"fetch4.B2", "children":[{"type":"inst", "id":299, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"36", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":300, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"551", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":301, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":302, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":303, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":304, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":305, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":306, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":307, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":308, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"552", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":309, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":311, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":313, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":315, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":317, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":319, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":321, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":323, "name":"Channel Write", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"587", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":325, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"326"}]}, {"type":"inst", "id":326, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":327, "name":"Local Memory", "children":[{"type":"memsys", "id":328, "name":"Unknown name (address space 78)", "debug":[], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":353, "name":"fft1d4", "children":[{"type":"bb", "id":354, "name":"fft1d4.B0", "details":[{"type":"table", "Latency":"33"}]}, {"type":"bb", "id":355, "name":"fft1d4.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":356, "name":"fft1d4.B2", "children":[{"type":"inst", "id":357, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":358, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":359, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":360, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":361, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":362, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":363, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":364, "name":"Channel Read", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"35", "Latency":"24", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":365, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"198", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":366, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"367"}]}, {"type":"inst", "id":367, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"262", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"262", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":60, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":17, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":25, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":21, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":29, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":19, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":27, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":23, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":31, "name":"chanin0", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":91, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":99, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":95, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":103, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":93, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":101, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":97, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":105, "name":"chanin1", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":164, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":172, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":168, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":176, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":166, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":174, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":170, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":178, "name":"chanin2", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":237, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":245, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":241, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":249, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":239, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":247, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":243, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":251, "name":"chanin3", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":310, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":318, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":314, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":322, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":312, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":320, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":316, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}, {"type":"channel", "id":324, "name":"chanin4", "details":[{"type":"table", "Width":"64 bits", "Depth":"8"}]}], "links":[{"from":16, "to":17}, {"from":18, "to":19}, {"from":20, "to":21}, {"from":22, "to":23}, {"from":24, "to":25}, {"from":26, "to":27}, {"from":28, "to":29}, {"from":30, "to":31}, {"from":35, "to":8}, {"from":35, "to":9}, {"from":35, "to":10}, {"from":35, "to":11}, {"from":35, "to":12}, {"from":35, "to":13}, {"from":35, "to":14}, {"from":35, "to":15}, {"from":7, "to":35}, {"from":33, "to":4}, {"from":3, "to":32}, {"from":6, "to":33}, {"from":7, "to":33}, {"from":8, "to":33}, {"from":9, "to":33}, {"from":10, "to":33}, {"from":11, "to":33}, {"from":12, "to":33}, {"from":13, "to":33}, {"from":14, "to":33}, {"from":15, "to":33}, {"from":16, "to":33}, {"from":18, "to":33}, {"from":20, "to":33}, {"from":22, "to":33}, {"from":24, "to":33}, {"from":26, "to":33}, {"from":28, "to":33}, {"from":30, "to":33}, {"from":32, "to":6}, {"from":6, "to":7}, {"from":6, "to":8}, {"from":6, "to":9}, {"from":6, "to":10}, {"from":6, "to":11}, {"from":6, "to":12}, {"from":6, "to":13}, {"from":6, "to":14}, {"from":6, "to":15}, {"from":7, "to":16}, {"from":8, "to":16}, {"from":9, "to":16}, {"from":10, "to":16}, {"from":11, "to":16}, {"from":12, "to":16}, {"from":13, "to":16}, {"from":14, "to":16}, {"from":15, "to":16}, {"from":7, "to":18}, {"from":8, "to":18}, {"from":9, "to":18}, {"from":10, "to":18}, {"from":11, "to":18}, {"from":12, "to":18}, {"from":13, "to":18}, {"from":14, "to":18}, {"from":15, "to":18}, {"from":7, "to":20}, {"from":8, "to":20}, {"from":9, "to":20}, {"from":10, "to":20}, {"from":11, "to":20}, {"from":12, "to":20}, {"from":13, "to":20}, {"from":14, "to":20}, {"from":15, "to":20}, {"from":7, "to":22}, {"from":8, "to":22}, {"from":9, "to":22}, {"from":10, "to":22}, {"from":11, "to":22}, {"from":12, "to":22}, {"from":13, "to":22}, {"from":14, "to":22}, {"from":15, "to":22}, {"from":7, "to":24}, {"from":8, "to":24}, {"from":9, "to":24}, {"from":10, "to":24}, {"from":11, "to":24}, {"from":12, "to":24}, {"from":13, "to":24}, {"from":14, "to":24}, {"from":15, "to":24}, {"from":7, "to":26}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":7, "to":28}, {"from":8, "to":28}, {"from":9, "to":28}, {"from":10, "to":28}, {"from":11, "to":28}, {"from":12, "to":28}, {"from":13, "to":28}, {"from":14, "to":28}, {"from":15, "to":28}, {"from":7, "to":30}, {"from":8, "to":30}, {"from":9, "to":30}, {"from":10, "to":30}, {"from":11, "to":30}, {"from":12, "to":30}, {"from":13, "to":30}, {"from":14, "to":30}, {"from":15, "to":30}, {"from":60, "to":6}, {"from":17, "to":65}, {"from":25, "to":66}, {"from":21, "to":67}, {"from":29, "to":68}, {"from":19, "to":69}, {"from":27, "to":70}, {"from":23, "to":71}, {"from":31, "to":72}, {"from":75, "to":63}, {"from":62, "to":74}, {"from":65, "to":75}, {"from":66, "to":75}, {"from":67, "to":75}, {"from":68, "to":75}, {"from":69, "to":75}, {"from":70, "to":75}, {"from":71, "to":75}, {"from":72, "to":75}, {"from":73, "to":75}, {"from":74, "to":65}, {"from":74, "to":66}, {"from":74, "to":67}, {"from":74, "to":68}, {"from":74, "to":69}, {"from":74, "to":70}, {"from":74, "to":71}, {"from":74, "to":72}, {"from":65, "to":73}, {"from":66, "to":73}, {"from":67, "to":73}, {"from":68, "to":73}, {"from":69, "to":73}, {"from":70, "to":73}, {"from":71, "to":73}, {"from":72, "to":73}, {"from":73, "to":60}, {"from":90, "to":91}, {"from":92, "to":93}, {"from":94, "to":95}, {"from":96, "to":97}, {"from":98, "to":99}, {"from":100, "to":101}, {"from":102, "to":103}, {"from":104, "to":105}, {"from":109, "to":82}, {"from":109, "to":83}, {"from":109, "to":84}, {"from":109, "to":85}, {"from":109, "to":86}, {"from":109, "to":87}, {"from":109, "to":88}, {"from":109, "to":89}, {"from":81, "to":109}, {"from":107, "to":78}, {"from":77, "to":106}, {"from":80, "to":107}, {"from":81, "to":107}, {"from":82, "to":107}, {"from":83, "to":107}, {"from":84, "to":107}, {"from":85, "to":107}, {"from":86, "to":107}, {"from":87, "to":107}, {"from":88, "to":107}, {"from":89, "to":107}, {"from":90, "to":107}, {"from":92, "to":107}, {"from":94, "to":107}, {"from":96, "to":107}, {"from":98, "to":107}, {"from":100, "to":107}, {"from":102, "to":107}, {"from":104, "to":107}, {"from":106, "to":80}, {"from":80, "to":81}, {"from":80, "to":82}, {"from":80, "to":83}, {"from":80, "to":84}, {"from":80, "to":85}, {"from":80, "to":86}, {"from":80, "to":87}, {"from":80, "to":88}, {"from":80, "to":89}, {"from":81, "to":90}, {"from":82, "to":90}, {"from":83, "to":90}, {"from":84, "to":90}, {"from":85, "to":90}, {"from":86, "to":90}, {"from":87, "to":90}, {"from":88, "to":90}, {"from":89, "to":90}, {"from":81, "to":92}, {"from":82, "to":92}, {"from":83, "to":92}, {"from":84, "to":92}, {"from":85, "to":92}, {"from":86, "to":92}, {"from":87, "to":92}, {"from":88, "to":92}, {"from":89, "to":92}, {"from":81, "to":94}, {"from":82, "to":94}, {"from":83, "to":94}, {"from":84, "to":94}, {"from":85, "to":94}, {"from":86, "to":94}, {"from":87, "to":94}, {"from":88, "to":94}, {"from":89, "to":94}, {"from":81, "to":96}, {"from":82, "to":96}, {"from":83, "to":96}, {"from":84, "to":96}, {"from":85, "to":96}, {"from":86, "to":96}, {"from":87, "to":96}, {"from":88, "to":96}, {"from":89, "to":96}, {"from":81, "to":98}, {"from":82, "to":98}, {"from":83, "to":98}, {"from":84, "to":98}, {"from":85, "to":98}, {"from":86, "to":98}, {"from":87, "to":98}, {"from":88, "to":98}, {"from":89, "to":98}, {"from":81, "to":100}, {"from":82, "to":100}, {"from":83, "to":100}, {"from":84, "to":100}, {"from":85, "to":100}, {"from":86, "to":100}, {"from":87, "to":100}, {"from":88, "to":100}, {"from":89, "to":100}, {"from":81, "to":102}, {"from":82, "to":102}, {"from":83, "to":102}, {"from":84, "to":102}, {"from":85, "to":102}, {"from":86, "to":102}, {"from":87, "to":102}, {"from":88, "to":102}, {"from":89, "to":102}, {"from":81, "to":104}, {"from":82, "to":104}, {"from":83, "to":104}, {"from":84, "to":104}, {"from":85, "to":104}, {"from":86, "to":104}, {"from":87, "to":104}, {"from":88, "to":104}, {"from":89, "to":104}, {"from":60, "to":80}, {"from":91, "to":138}, {"from":99, "to":139}, {"from":95, "to":140}, {"from":103, "to":141}, {"from":93, "to":142}, {"from":101, "to":143}, {"from":97, "to":144}, {"from":105, "to":145}, {"from":148, "to":136}, {"from":135, "to":147}, {"from":138, "to":148}, {"from":139, "to":148}, {"from":140, "to":148}, {"from":141, "to":148}, {"from":142, "to":148}, {"from":143, "to":148}, {"from":144, "to":148}, {"from":145, "to":148}, {"from":146, "to":148}, {"from":147, "to":138}, {"from":147, "to":139}, {"from":147, "to":140}, {"from":147, "to":141}, {"from":147, "to":142}, {"from":147, "to":143}, {"from":147, "to":144}, {"from":147, "to":145}, {"from":138, "to":146}, {"from":139, "to":146}, {"from":140, "to":146}, {"from":141, "to":146}, {"from":142, "to":146}, {"from":143, "to":146}, {"from":144, "to":146}, {"from":145, "to":146}, {"from":146, "to":60}, {"from":163, "to":164}, {"from":165, "to":166}, {"from":167, "to":168}, {"from":169, "to":170}, {"from":171, "to":172}, {"from":173, "to":174}, {"from":175, "to":176}, {"from":177, "to":178}, {"from":182, "to":155}, {"from":182, "to":156}, {"from":182, "to":157}, {"from":182, "to":158}, {"from":182, "to":159}, {"from":182, "to":160}, {"from":182, "to":161}, {"from":182, "to":162}, {"from":154, "to":182}, {"from":180, "to":151}, {"from":150, "to":179}, {"from":153, "to":180}, {"from":154, "to":180}, {"from":155, "to":180}, {"from":156, "to":180}, {"from":157, "to":180}, {"from":158, "to":180}, {"from":159, "to":180}, {"from":160, "to":180}, {"from":161, "to":180}, {"from":162, "to":180}, {"from":163, "to":180}, {"from":165, "to":180}, {"from":167, "to":180}, {"from":169, "to":180}, {"from":171, "to":180}, {"from":173, "to":180}, {"from":175, "to":180}, {"from":177, "to":180}, {"from":179, "to":153}, {"from":153, "to":154}, {"from":153, "to":155}, {"from":153, "to":156}, {"from":153, "to":157}, {"from":153, "to":158}, {"from":153, "to":159}, {"from":153, "to":160}, {"from":153, "to":161}, {"from":153, "to":162}, {"from":154, "to":163}, {"from":155, "to":163}, {"from":156, "to":163}, {"from":157, "to":163}, {"from":158, "to":163}, {"from":159, "to":163}, {"from":160, "to":163}, {"from":161, "to":163}, {"from":162, "to":163}, {"from":154, "to":165}, {"from":155, "to":165}, {"from":156, "to":165}, {"from":157, "to":165}, {"from":158, "to":165}, {"from":159, "to":165}, {"from":160, "to":165}, {"from":161, "to":165}, {"from":162, "to":165}, {"from":154, "to":167}, {"from":155, "to":167}, {"from":156, "to":167}, {"from":157, "to":167}, {"from":158, "to":167}, {"from":159, "to":167}, {"from":160, "to":167}, {"from":161, "to":167}, {"from":162, "to":167}, {"from":154, "to":169}, {"from":155, "to":169}, {"from":156, "to":169}, {"from":157, "to":169}, {"from":158, "to":169}, {"from":159, "to":169}, {"from":160, "to":169}, {"from":161, "to":169}, {"from":162, "to":169}, {"from":154, "to":171}, {"from":155, "to":171}, {"from":156, "to":171}, {"from":157, "to":171}, {"from":158, "to":171}, {"from":159, "to":171}, {"from":160, "to":171}, {"from":161, "to":171}, {"from":162, "to":171}, {"from":154, "to":173}, {"from":155, "to":173}, {"from":156, "to":173}, {"from":157, "to":173}, {"from":158, "to":173}, {"from":159, "to":173}, {"from":160, "to":173}, {"from":161, "to":173}, {"from":162, "to":173}, {"from":154, "to":175}, {"from":155, "to":175}, {"from":156, "to":175}, {"from":157, "to":175}, {"from":158, "to":175}, {"from":159, "to":175}, {"from":160, "to":175}, {"from":161, "to":175}, {"from":162, "to":175}, {"from":154, "to":177}, {"from":155, "to":177}, {"from":156, "to":177}, {"from":157, "to":177}, {"from":158, "to":177}, {"from":159, "to":177}, {"from":160, "to":177}, {"from":161, "to":177}, {"from":162, "to":177}, {"from":60, "to":153}, {"from":164, "to":211}, {"from":172, "to":212}, {"from":168, "to":213}, {"from":176, "to":214}, {"from":166, "to":215}, {"from":174, "to":216}, {"from":170, "to":217}, {"from":178, "to":218}, {"from":221, "to":209}, {"from":208, "to":220}, {"from":211, "to":221}, {"from":212, "to":221}, {"from":213, "to":221}, {"from":214, "to":221}, {"from":215, "to":221}, {"from":216, "to":221}, {"from":217, "to":221}, {"from":218, "to":221}, {"from":219, "to":221}, {"from":220, "to":211}, {"from":220, "to":212}, {"from":220, "to":213}, {"from":220, "to":214}, {"from":220, "to":215}, {"from":220, "to":216}, {"from":220, "to":217}, {"from":220, "to":218}, {"from":211, "to":219}, {"from":212, "to":219}, {"from":213, "to":219}, {"from":214, "to":219}, {"from":215, "to":219}, {"from":216, "to":219}, {"from":217, "to":219}, {"from":218, "to":219}, {"from":219, "to":60}, {"from":236, "to":237}, {"from":238, "to":239}, {"from":240, "to":241}, {"from":242, "to":243}, {"from":244, "to":245}, {"from":246, "to":247}, {"from":248, "to":249}, {"from":250, "to":251}, {"from":255, "to":228}, {"from":255, "to":229}, {"from":255, "to":230}, {"from":255, "to":231}, {"from":255, "to":232}, {"from":255, "to":233}, {"from":255, "to":234}, {"from":255, "to":235}, {"from":227, "to":255}, {"from":253, "to":224}, {"from":223, "to":252}, {"from":226, "to":253}, {"from":227, "to":253}, {"from":228, "to":253}, {"from":229, "to":253}, {"from":230, "to":253}, {"from":231, "to":253}, {"from":232, "to":253}, {"from":233, "to":253}, {"from":234, "to":253}, {"from":235, "to":253}, {"from":236, "to":253}, {"from":238, "to":253}, {"from":240, "to":253}, {"from":242, "to":253}, {"from":244, "to":253}, {"from":246, "to":253}, {"from":248, "to":253}, {"from":250, "to":253}, {"from":252, "to":226}, {"from":226, "to":227}, {"from":226, "to":228}, {"from":226, "to":229}, {"from":226, "to":230}, {"from":226, "to":231}, {"from":226, "to":232}, {"from":226, "to":233}, {"from":226, "to":234}, {"from":226, "to":235}, {"from":227, "to":236}, {"from":228, "to":236}, {"from":229, "to":236}, {"from":230, "to":236}, {"from":231, "to":236}, {"from":232, "to":236}, {"from":233, "to":236}, {"from":234, "to":236}, {"from":235, "to":236}, {"from":227, "to":238}, {"from":228, "to":238}, {"from":229, "to":238}, {"from":230, "to":238}, {"from":231, "to":238}, {"from":232, "to":238}, {"from":233, "to":238}, {"from":234, "to":238}, {"from":235, "to":238}, {"from":227, "to":240}, {"from":228, "to":240}, {"from":229, "to":240}, {"from":230, "to":240}, {"from":231, "to":240}, {"from":232, "to":240}, {"from":233, "to":240}, {"from":234, "to":240}, {"from":235, "to":240}, {"from":227, "to":242}, {"from":228, "to":242}, {"from":229, "to":242}, {"from":230, "to":242}, {"from":231, "to":242}, {"from":232, "to":242}, {"from":233, "to":242}, {"from":234, "to":242}, {"from":235, "to":242}, {"from":227, "to":244}, {"from":228, "to":244}, {"from":229, "to":244}, {"from":230, "to":244}, {"from":231, "to":244}, {"from":232, "to":244}, {"from":233, "to":244}, {"from":234, "to":244}, {"from":235, "to":244}, {"from":227, "to":246}, {"from":228, "to":246}, {"from":229, "to":246}, {"from":230, "to":246}, {"from":231, "to":246}, {"from":232, "to":246}, {"from":233, "to":246}, {"from":234, "to":246}, {"from":235, "to":246}, {"from":227, "to":248}, {"from":228, "to":248}, {"from":229, "to":248}, {"from":230, "to":248}, {"from":231, "to":248}, {"from":232, "to":248}, {"from":233, "to":248}, {"from":234, "to":248}, {"from":235, "to":248}, {"from":227, "to":250}, {"from":228, "to":250}, {"from":229, "to":250}, {"from":230, "to":250}, {"from":231, "to":250}, {"from":232, "to":250}, {"from":233, "to":250}, {"from":234, "to":250}, {"from":235, "to":250}, {"from":60, "to":226}, {"from":237, "to":284}, {"from":245, "to":285}, {"from":241, "to":286}, {"from":249, "to":287}, {"from":239, "to":288}, {"from":247, "to":289}, {"from":243, "to":290}, {"from":251, "to":291}, {"from":294, "to":282}, {"from":281, "to":293}, {"from":284, "to":294}, {"from":285, "to":294}, {"from":286, "to":294}, {"from":287, "to":294}, {"from":288, "to":294}, {"from":289, "to":294}, {"from":290, "to":294}, {"from":291, "to":294}, {"from":292, "to":294}, {"from":293, "to":284}, {"from":293, "to":285}, {"from":293, "to":286}, {"from":293, "to":287}, {"from":293, "to":288}, {"from":293, "to":289}, {"from":293, "to":290}, {"from":293, "to":291}, {"from":284, "to":292}, {"from":285, "to":292}, {"from":286, "to":292}, {"from":287, "to":292}, {"from":288, "to":292}, {"from":289, "to":292}, {"from":290, "to":292}, {"from":291, "to":292}, {"from":292, "to":60}, {"from":309, "to":310}, {"from":311, "to":312}, {"from":313, "to":314}, {"from":315, "to":316}, {"from":317, "to":318}, {"from":319, "to":320}, {"from":321, "to":322}, {"from":323, "to":324}, {"from":328, "to":301}, {"from":328, "to":302}, {"from":328, "to":303}, {"from":328, "to":304}, {"from":328, "to":305}, {"from":328, "to":306}, {"from":328, "to":307}, {"from":328, "to":308}, {"from":300, "to":328}, {"from":326, "to":297}, {"from":296, "to":325}, {"from":299, "to":326}, {"from":300, "to":326}, {"from":301, "to":326}, {"from":302, "to":326}, {"from":303, "to":326}, {"from":304, "to":326}, {"from":305, "to":326}, {"from":306, "to":326}, {"from":307, "to":326}, {"from":308, "to":326}, {"from":309, "to":326}, {"from":311, "to":326}, {"from":313, "to":326}, {"from":315, "to":326}, {"from":317, "to":326}, {"from":319, "to":326}, {"from":321, "to":326}, {"from":323, "to":326}, {"from":325, "to":299}, {"from":299, "to":300}, {"from":299, "to":301}, {"from":299, "to":302}, {"from":299, "to":303}, {"from":299, "to":304}, {"from":299, "to":305}, {"from":299, "to":306}, {"from":299, "to":307}, {"from":299, "to":308}, {"from":300, "to":309}, {"from":301, "to":309}, {"from":302, "to":309}, {"from":303, "to":309}, {"from":304, "to":309}, {"from":305, "to":309}, {"from":306, "to":309}, {"from":307, "to":309}, {"from":308, "to":309}, {"from":300, "to":311}, {"from":301, "to":311}, {"from":302, "to":311}, {"from":303, "to":311}, {"from":304, "to":311}, {"from":305, "to":311}, {"from":306, "to":311}, {"from":307, "to":311}, {"from":308, "to":311}, {"from":300, "to":313}, {"from":301, "to":313}, {"from":302, "to":313}, {"from":303, "to":313}, {"from":304, "to":313}, {"from":305, "to":313}, {"from":306, "to":313}, {"from":307, "to":313}, {"from":308, "to":313}, {"from":300, "to":315}, {"from":301, "to":315}, {"from":302, "to":315}, {"from":303, "to":315}, {"from":304, "to":315}, {"from":305, "to":315}, {"from":306, "to":315}, {"from":307, "to":315}, {"from":308, "to":315}, {"from":300, "to":317}, {"from":301, "to":317}, {"from":302, "to":317}, {"from":303, "to":317}, {"from":304, "to":317}, {"from":305, "to":317}, {"from":306, "to":317}, {"from":307, "to":317}, {"from":308, "to":317}, {"from":300, "to":319}, {"from":301, "to":319}, {"from":302, "to":319}, {"from":303, "to":319}, {"from":304, "to":319}, {"from":305, "to":319}, {"from":306, "to":319}, {"from":307, "to":319}, {"from":308, "to":319}, {"from":300, "to":321}, {"from":301, "to":321}, {"from":302, "to":321}, {"from":303, "to":321}, {"from":304, "to":321}, {"from":305, "to":321}, {"from":306, "to":321}, {"from":307, "to":321}, {"from":308, "to":321}, {"from":300, "to":323}, {"from":301, "to":323}, {"from":302, "to":323}, {"from":303, "to":323}, {"from":304, "to":323}, {"from":305, "to":323}, {"from":306, "to":323}, {"from":307, "to":323}, {"from":308, "to":323}, {"from":60, "to":299}, {"from":310, "to":357}, {"from":318, "to":358}, {"from":314, "to":359}, {"from":322, "to":360}, {"from":312, "to":361}, {"from":320, "to":362}, {"from":316, "to":363}, {"from":324, "to":364}, {"from":367, "to":355}, {"from":354, "to":366}, {"from":357, "to":367}, {"from":358, "to":367}, {"from":359, "to":367}, {"from":360, "to":367}, {"from":361, "to":367}, {"from":362, "to":367}, {"from":363, "to":367}, {"from":364, "to":367}, {"from":365, "to":367}, {"from":366, "to":357}, {"from":366, "to":358}, {"from":366, "to":359}, {"from":366, "to":360}, {"from":366, "to":361}, {"from":366, "to":362}, {"from":366, "to":363}, {"from":366, "to":364}, {"from":357, "to":365}, {"from":358, "to":365}, {"from":359, "to":365}, {"from":360, "to":365}, {"from":361, "to":365}, {"from":362, "to":365}, {"from":363, "to":365}, {"from":364, "to":365}, {"from":365, "to":60}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: fetch0", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fetch0.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fft1d0", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fft1d0.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fetch1", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fetch1.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fft1d1", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fft1d1.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fetch2", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fetch2.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fft1d2", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fft1d2.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fetch3", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fetch3.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fft1d3", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fft1d3.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fetch4", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fetch4.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: fft1d4", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"fft1d4.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"fetch0", "id":1459180752, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fetch0.B0", "id":1435628720, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"36.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fetch0.B2", "id":1435767184, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"611.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fetch0.B1", "id":1435628800, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fetch1", "id":1512176784, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fetch1.B0", "id":1435901840, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"36.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fetch1.B2", "id":1436573120, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"611.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fetch1.B1", "id":1436573040, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fetch2", "id":1554880240, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fetch2.B0", "id":1436822736, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"36.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fetch2.B2", "id":1436675968, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"611.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fetch2.B1", "id":1436675888, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fetch3", "id":1609016528, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fetch3.B0", "id":1437350992, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"36.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fetch3.B2", "id":1437738080, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"611.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fetch3.B1", "id":1437738000, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fetch4", "id":1666888704, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fetch4.B0", "id":1436361584, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"36.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fetch4.B2", "id":1438345584, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"611.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fetch4.B1", "id":1438345504, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fft1d0", "id":1473803408, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fft1d0.B0", "id":1435592032, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"33.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fft1d0.B2", "id":1435901760, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"262.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fft1d0.B1", "id":1435767264, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fft1d1", "id":1533476112, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fft1d1.B0", "id":1436573200, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"33.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fft1d1.B2", "id":1436822656, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"262.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fft1d1.B1", "id":1436610592, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fft1d2", "id":1553627904, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fft1d2.B0", "id":1436676048, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"33.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fft1d2.B2", "id":1437350912, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"262.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fft1d2.B1", "id":1437328352, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fft1d3", "id":1642826800, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fft1d3.B0", "id":1437738160, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"33.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fft1d3.B2", "id":1436361504, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"262.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fft1d3.B1", "id":1436339104, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"fft1d4", "id":1675417856, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"fft1d4.B0", "id":1438345664, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"33.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"fft1d4.B2", "id":1438536976, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"262.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"fft1d4.B1", "id":1436594464, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"17.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"fetch0", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch1", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch2", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch3", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch4", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d0", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d1", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d2", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d3", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d4", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"fetch0", "data":[4522, 5584, 142, 0, 26], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch1", "data":[4522, 5584, 142, 0, 26], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch2", "data":[4522, 5584, 142, 0, 26], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch3", "data":[4522, 5584, 142, 0, 26], "debug":[[{"filename":"", "line":0}]]}, {"name":"fetch4", "data":[4522, 5584, 142, 0, 26], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d0", "data":[26892, 53863, 134, 312, 34], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d1", "data":[26892, 53863, 134, 312, 34], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d2", "data":[26892, 53863, 134, 312, 34], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d3", "data":[26892, 53863, 134, 312, 34], "debug":[[{"filename":"", "line":0}]]}, {"name":"fft1d4", "data":[26892, 53863, 134, 312, 34], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[157070, 297235, 1380, 1560, 300]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[19004, 21208, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[455240, 910480, 2627, 1047, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[440, 7920, 0, 0, 160]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[631756, 1236914, 4009, 2607, 460], "data_percent":[33.8518, 33.1392, 34.2036, 45.2604]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/FFT/tmp/build/21.2.0-20.4.0-Nallatech_520N_B512.cmake/src/device/fft1d_float_8_replicated_intel.cl","line":"110"}]],"details":[{"text":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/FFT/tmp/build/21.2.0-20.4.0-Nallatech_520N_B512.cmake/src/device/fft1d_float_8_replicated_intel.cl:110:66: warning: unknown attribute \'xcl_array_partition\' ignored [-Wunknown-attributes]"}],"name":"unknown attribute \'xcl_array_partition\' ignored [-Wunknown-attributes]"},{"details":[{"text":"warning: ignoring debug info with an invalid version (0) in fft1d_float_8.kwgid.bc"}],"name":"ignoring debug info with an invalid version (0) in fft1d_float_8.kwgid.bc"}]};

var alpha_viewer=false;