// Seed: 1999257612
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  type_7(
      1, id_1
  );
  logic id_2;
  logic id_3 = 1 - 1'b0;
  logic id_4 = id_3;
  logic id_5;
  logic id_6;
  assign id_4 = 1;
endmodule
