<h4><strong>Step 1:</strong></h4><div class="answer"> <p>The CMOS full adder output sum is 1, if one or three inputs are<img src="images/3657-13-52P-i1.png" /> and the carry output is <img src="images/3657-13-52P-i2.png" />, if two or more inputs are 1. </p> <p>Draw the truth table for full adder circuit.</p> <p> <img src="images/3657-13-52P-i3.png" alt="Picture 2" /></p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>From Table 1, write the Boolean expression for sum output.</p> <p> <img src="images/3657-13-52P-i4.png" /> </p> <p> <img src="images/3657-13-52P-i5.png" /></p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Draw the pull-up network for sum output of full adder.</p> <p> <img src="images/3657-13-52P-i6.png" alt="Picture 3" /></p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>The pull-down network is dual of pull-up network.</p> <p>Draw the pull-down network for sum output of full adder.</p> <p> <img src="images/3657-13-52P-i7.png" alt="Picture 4" /></p> <p> </div><h4><strong>Step 5:</strong></h4><div class="answer">Sketch the complete CMOS realization for sum output of full adder.</p> <p> <img src="images/3657-13-52P-i8.png" alt="Picture 5" /></p> <p>Thus, the complete CMOS realization for sum output of full adder is sketched as shown in Figure 3. </p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>From Table 1, write the Boolean expression for carry output.</p> <p> <img src="images/3657-13-52P-i9.png" /> </p> <p> <img src="images/3657-13-52P-i10.png" /> </p> <p>Further simplification as follows, </p> <p> <img src="images/3657-13-52P-i11.png" /> </p> <p> <img src="images/3657-13-52P-i12.png" /></p> </div><h4><strong>Step 7:</strong></h4><div class="answer"> <p>Draw the pull-up network for carry output of full adder.</p> <p> <img src="images/3657-13-52P-i13.png" alt="Picture 6" /></p> <p> </div><h4><strong>Step 8:</strong></h4><div class="answer">Draw the pull-down network for carry output of full adder.</p> <p> <img src="images/3657-13-52P-i14.png" alt="Picture 7" /></p> </div><h4><strong>Step 9:</strong></h4><div class="answer"> <p>Sketch the complete CMOS realization for carry output of full adder.</p> <p> <img src="images/3657-13-52P-i15.png" alt="Picture 1" /></p> <p>Thus, the complete CMOS realization for carry output of full adder is sketched as shown in Figure 6.</p></div>