#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x607ad0985490 .scope module, "register_file" "register_file" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "rd_data";
    .port_info 7 /OUTPUT 64 "rs1_data";
    .port_info 8 /OUTPUT 64 "rs2_data";
o0x73f5aaef2018 .functor BUFZ 1, C4<z>; HiZ drive
v0x607ad09b2a00_0 .net "clk", 0 0, o0x73f5aaef2018;  0 drivers
v0x607ad09dd170_0 .var/i "i", 31 0;
o0x73f5aaef2078 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x607ad09dd250_0 .net "rd_addr", 4 0, o0x73f5aaef2078;  0 drivers
o0x73f5aaef20a8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x607ad09dd310_0 .net "rd_data", 63 0, o0x73f5aaef20a8;  0 drivers
o0x73f5aaef20d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x607ad09dd3f0_0 .net "reg_write", 0 0, o0x73f5aaef20d8;  0 drivers
v0x607ad09dd500 .array "registers", 31 0, 63 0;
o0x73f5aaef2108 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x607ad09dd5c0_0 .net "rs1_addr", 4 0, o0x73f5aaef2108;  0 drivers
v0x607ad09dd6a0_0 .var "rs1_data", 63 0;
o0x73f5aaef2168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x607ad09dd780_0 .net "rs2_addr", 4 0, o0x73f5aaef2168;  0 drivers
v0x607ad09dd860_0 .var "rs2_data", 63 0;
o0x73f5aaef21c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x607ad09dd940_0 .net "rst", 0 0, o0x73f5aaef21c8;  0 drivers
E_0x607ad09be730 .event posedge, v0x607ad09b2a00_0;
E_0x607ad09bf940 .event negedge, v0x607ad09b2a00_0;
S_0x607ad0985740 .scope begin, "reset_loop" "reset_loop" 2 56, 2 56 0, S_0x607ad0985490;
 .timescale 0 0;
    .scope S_0x607ad0985490;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607ad09dd170_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x607ad09dd170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x607ad09dd170_0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %load/vec4 v0x607ad09dd170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607ad09dd170_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x607ad09dd500, 4, 0;
    %vpi_call 2 30 "$display", "Register Initialization testing:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607ad09dd170_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x607ad09dd170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_call 2 32 "$display", "Register %0d: %d", v0x607ad09dd170_0, &A<v0x607ad09dd500, v0x607ad09dd170_0 > {0 0 0};
    %load/vec4 v0x607ad09dd170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607ad09dd170_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0x607ad0985490;
T_1 ;
    %wait E_0x607ad09bf940;
    %load/vec4 v0x607ad09dd5c0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x607ad09dd5c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x607ad09dd500, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x607ad09dd6a0_0, 0, 64;
    %load/vec4 v0x607ad09dd780_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x607ad09dd780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x607ad09dd500, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x607ad09dd860_0, 0, 64;
    %jmp T_1;
    .thread T_1;
    .scope S_0x607ad0985490;
T_2 ;
    %wait E_0x607ad09be730;
    %load/vec4 v0x607ad09dd940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607ad09dd170_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x607ad09dd170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %fork t_1, S_0x607ad0985740;
    %jmp t_0;
    .scope S_0x607ad0985740;
t_1 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x607ad09dd170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %end;
    .scope S_0x607ad0985490;
t_0 %join;
    %load/vec4 v0x607ad09dd170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607ad09dd170_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x607ad09dd3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x607ad09dd250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x607ad09dd310_0;
    %load/vec4 v0x607ad09dd250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607ad09dd500, 0, 4;
    %vpi_call 2 73 "$display", "Register Write happening: x%0d (rd addr) = %d (rd data)", v0x607ad09dd250_0, v0x607ad09dd310_0 {0 0 0};
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register_file.v";
