

================================================================
== Vivado HLS Report for 'divide'
================================================================
* Date:           Sun Jul  9 16:42:04 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.462|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   17|    1|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         2|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|    194|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_1_fu_185_p2    |     +    |      0|  0|  13|           4|           2|
    |tmp_6_fu_159_p2  |     -    |      0|  0|  15|           8|           8|
    |tmp_5_fu_123_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_fu_86_p2     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_s_fu_151_p2  |   icmp   |      0|  0|  11|           8|           8|
    |iBitN_fu_128_p2  |   lshr   |      0|  0|  19|           8|           8|
    |tmp_7_fu_164_p2  |    or    |      0|  0|   8|           8|           8|
    |tmp_4_fu_117_p2  |    shl   |      0|  0|  19|           1|           8|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 104|          53|          51|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |Q             |  15|          3|    8|         24|
    |Q_load_fu_42  |   9|          2|    8|         16|
    |R             |  21|          4|    8|         32|
    |R_load_fu_38  |  15|          3|    8|         24|
    |ap_NS_fsm     |  21|          4|    1|          4|
    |i_reg_74      |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         |  90|         18|   37|        108|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |Q_load_fu_42   |  8|   0|    8|          0|
    |R_load_fu_38   |  8|   0|    8|          0|
    |ap_CS_fsm      |  3|   0|    3|          0|
    |i_reg_74       |  4|   0|    4|          0|
    |tmp_6_reg_228  |  8|   0|    8|          0|
    |tmp_reg_202    |  1|   0|    1|          0|
    |tmp_s_reg_224  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 33|   0|   33|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    divide    | return value |
|N         |  in |    8|   ap_none  |       N      |    scalar    |
|D         |  in |    8|   ap_none  |       D      |    scalar    |
|Q         | out |    8|   ap_vld   |       Q      |    pointer   |
|Q_ap_vld  | out |    1|   ap_vld   |       Q      |    pointer   |
|R         | out |    8|   ap_vld   |       R      |    pointer   |
|R_ap_vld  | out |    1|   ap_vld   |       R      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

