
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _33041_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33681_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01    0.50 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.79    1.29 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.33 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.54 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.54 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.72    1.03    2.57 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.72    0.03    2.60 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.42    3.02 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.03 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.27 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.27 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.61 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.61 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    3.90 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.90 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31    4.21 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00    4.22 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    4.47 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.48 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    4.72 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.12    0.00    4.72 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.00 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.00 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    5.31 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.31 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.59 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.59 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    5.87 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.87 ^ clkbuf_7_78_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.41    6.28 ^ clkbuf_7_78_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     5    0.18                           clknet_7_78_0_clock_ctrl.core_clk (net)
                  0.39    0.00    6.28 ^ clkbuf_leaf_777_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.27    6.56 ^ clkbuf_leaf_777_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_777_clock_ctrl.core_clk (net)
                  0.10    0.00    6.56 ^ _33041_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.19    0.69    7.24 v _33041_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_PC[7] (net)
                  0.19    0.00    7.24 v _27642_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.13    0.36    7.60 v _27642_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01                           _04600_ (net)
                  0.13    0.00    7.60 v _33681_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.47    0.47 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.60    0.01    0.48 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.85    1.33 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.37 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.42    0.23    1.60 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.42    0.00    1.60 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.16    2.76 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.03    2.79 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.46    3.25 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.25 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.51 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.51 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    3.88 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.20 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.21 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.55 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.55 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.85 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.85 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.10 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.41 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.41 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    5.75 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.75 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.05 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.05 ^ clkbuf_6_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.34 ^ clkbuf_6_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_49_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.34 ^ clkbuf_7_99_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.73    0.65    6.99 ^ clkbuf_7_99_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.35                           clknet_7_99_0_clock_ctrl.core_clk (net)
                  0.73    0.00    6.99 ^ clkbuf_leaf_778_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.35    7.34 ^ clkbuf_leaf_778_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     7    0.04                           clknet_leaf_778_clock_ctrl.core_clk (net)
                  0.12    0.00    7.34 ^ _33681_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.44   clock uncertainty
                         -0.27    7.17   clock reconvergence pessimism
                          0.08    7.25   library hold time
                                  7.25   data required time
-----------------------------------------------------------------------------
                                  7.25   data required time
                                 -7.60   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _32847_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32848_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01    0.50 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.79    1.29 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.33 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.54 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.54 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.72    1.03    2.57 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.72    0.03    2.60 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.42    3.02 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.03 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.27 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.27 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.61 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.61 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.91 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.91 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.23 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.23 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.50 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.51 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.74 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.74 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.02 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.02 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    5.33 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.33 ^ clkbuf_5_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.61 ^ clkbuf_5_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.62 ^ clkbuf_6_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    5.88 ^ clkbuf_6_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_55_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.88 ^ clkbuf_7_110_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.68    0.57    6.45 ^ clkbuf_7_110_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_110_0_clock_ctrl.core_clk (net)
                  0.68    0.01    6.46 ^ clkbuf_leaf_579_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.31    6.77 ^ clkbuf_leaf_579_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_579_clock_ctrl.core_clk (net)
                  0.11    0.00    6.77 ^ _32847_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    7.39 v _32847_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl4_regs0 (net)
                  0.11    0.00    7.39 v _32848_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.47    0.47 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.60    0.01    0.48 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.85    1.33 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.37 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.42    0.23    1.60 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.42    0.00    1.60 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.16    2.76 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.03    2.79 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.46    3.25 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.25 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.51 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.51 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    3.88 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.20 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.21 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.55 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.55 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.85 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.85 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.10 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.41 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.41 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    5.74 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.74 ^ clkbuf_5_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.04 ^ clkbuf_5_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.05 ^ clkbuf_6_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.33 ^ clkbuf_6_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_55_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.33 ^ clkbuf_7_111_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.63    6.96 ^ clkbuf_7_111_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.33                           clknet_7_111_0_clock_ctrl.core_clk (net)
                  0.70    0.01    6.97 ^ clkbuf_leaf_581_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.33    7.30 ^ clkbuf_leaf_581_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02                           clknet_leaf_581_clock_ctrl.core_clk (net)
                  0.10    0.00    7.30 ^ _32848_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.40   clock uncertainty
                         -0.45    6.95   clock reconvergence pessimism
                          0.08    7.03   library hold time
                                  7.03   data required time
-----------------------------------------------------------------------------
                                  7.03   data required time
                                 -7.39   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _32945_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32946_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01    0.50 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.79    1.29 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.33 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.54 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.54 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.72    1.03    2.57 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.72    0.03    2.60 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.42    3.02 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.03 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.27 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.27 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.61 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.61 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.91 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.91 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.23 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.23 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    4.49 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.49 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.72 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.72 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    5.00 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.00 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.31 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.31 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.58 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.58 ^ clkbuf_6_57_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28    5.86 ^ clkbuf_6_57_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_57_0_clock_ctrl.core_clk (net)
                  0.17    0.00    5.87 ^ clkbuf_7_114_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.64    6.50 ^ clkbuf_7_114_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.38                           clknet_7_114_0_clock_ctrl.core_clk (net)
                  0.79    0.01    6.51 ^ clkbuf_leaf_477_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.33    6.84 ^ clkbuf_leaf_477_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_477_clock_ctrl.core_clk (net)
                  0.11    0.00    6.84 ^ _32945_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.10    0.61    7.46 v _32945_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl53_regs0 (net)
                  0.10    0.00    7.46 v _32946_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.47    0.47 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.60    0.01    0.48 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.85    1.33 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.37 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.42    0.23    1.60 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.42    0.00    1.60 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.16    2.76 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.03    2.79 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.46    3.25 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.25 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.51 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.51 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    3.88 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.20 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.21 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.55 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.55 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    4.84 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.84 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.08 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.08 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    5.38 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.39 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.72 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.72 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    6.01 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.01 ^ clkbuf_6_57_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    6.31 ^ clkbuf_6_57_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_57_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.31 ^ clkbuf_7_114_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.69    7.00 ^ clkbuf_7_114_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.38                           clknet_7_114_0_clock_ctrl.core_clk (net)
                  0.79    0.01    7.01 ^ clkbuf_leaf_592_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.13    0.37    7.38 ^ clkbuf_leaf_592_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     9    0.05                           clknet_leaf_592_clock_ctrl.core_clk (net)
                  0.13    0.00    7.38 ^ _32946_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.48   clock uncertainty
                         -0.50    6.98   clock reconvergence pessimism
                          0.09    7.07   library hold time
                                  7.07   data required time
-----------------------------------------------------------------------------
                                  7.07   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _32927_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32928_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01    0.50 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.79    1.29 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.33 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.54 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.54 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.72    1.03    2.57 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.72    0.03    2.60 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.42    3.02 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.03 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.27 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.27 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.61 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.61 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.91 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.91 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.23 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.23 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    4.49 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.49 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.72 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.72 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    5.00 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.01 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.31 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.31 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.60 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.60 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.87 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.87 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.66    0.56    6.43 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.31                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.66    0.01    6.43 ^ clkbuf_leaf_628_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.32    6.75 ^ clkbuf_leaf_628_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     8    0.04                           clknet_leaf_628_clock_ctrl.core_clk (net)
                  0.11    0.00    6.75 ^ _32927_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.16    0.66    7.42 v _32927_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl44_regs0 (net)
                  0.16    0.00    7.42 v _32928_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.47    0.47 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.60    0.01    0.48 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.85    1.33 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.37 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.42    0.23    1.60 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.42    0.00    1.60 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.16    2.76 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.03    2.79 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.46    3.25 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.25 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.51 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.51 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    3.88 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.20 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.21 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.55 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.55 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    4.84 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.84 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.08 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.08 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    5.38 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.39 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.72 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.72 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.02 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.02 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    6.33 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.33 ^ clkbuf_7_126_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.56    6.89 ^ clkbuf_7_126_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.27                           clknet_7_126_0_clock_ctrl.core_clk (net)
                  0.57    0.02    6.90 ^ clkbuf_leaf_624_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.34    7.24 ^ clkbuf_leaf_624_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     9    0.05                           clknet_leaf_624_clock_ctrl.core_clk (net)
                  0.12    0.00    7.24 ^ _32928_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.34   clock uncertainty
                         -0.41    6.94   clock reconvergence pessimism
                          0.08    7.01   library hold time
                                  7.01   data required time
-----------------------------------------------------------------------------
                                  7.01   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _32887_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32888_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50    0.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01    0.50 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.79    1.29 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.33 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.21    1.54 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.54 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.72    1.03    2.57 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.72    0.03    2.60 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.42    3.02 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.03 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.27 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.27 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.34    3.61 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.61 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.91 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.91 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.23 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.23 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.50 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.51 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.74 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.74 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.02 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.02 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    5.33 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.33 ^ clkbuf_5_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.61 ^ clkbuf_5_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.62 ^ clkbuf_6_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    5.88 ^ clkbuf_6_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_55_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.88 ^ clkbuf_7_110_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.68    0.57    6.45 ^ clkbuf_7_110_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_110_0_clock_ctrl.core_clk (net)
                  0.68    0.00    6.45 ^ clkbuf_leaf_549_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    6.76 ^ clkbuf_leaf_549_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_549_clock_ctrl.core_clk (net)
                  0.10    0.00    6.76 ^ _32887_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.16    0.66    7.43 v _32887_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl24_regs0 (net)
                  0.16    0.00    7.43 v _32888_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.47    0.47 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.60    0.01    0.48 ^ wire1929/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.13    0.85    1.33 ^ wire1929/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.14                           net1929 (net)
                  1.13    0.03    1.37 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.42    0.23    1.60 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.42    0.00    1.60 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.16    2.76 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.76    0.03    2.79 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.46    3.25 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    3.25 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    3.51 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    3.51 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37    3.88 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01    3.89 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31    4.20 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.21 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.55 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.55 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.85 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.85 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.10 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.10 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.41 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.41 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    5.74 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.74 ^ clkbuf_5_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.04 ^ clkbuf_5_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.05 ^ clkbuf_6_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.33 ^ clkbuf_6_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_55_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.33 ^ clkbuf_7_111_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.63    6.96 ^ clkbuf_7_111_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.33                           clknet_7_111_0_clock_ctrl.core_clk (net)
                  0.70    0.01    6.96 ^ clkbuf_leaf_569_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.34    7.30 ^ clkbuf_leaf_569_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_569_clock_ctrl.core_clk (net)
                  0.11    0.00    7.30 ^ _32888_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.40   clock uncertainty
                         -0.45    6.95   clock reconvergence pessimism
                          0.07    7.03   library hold time
                                  7.03   data required time
-----------------------------------------------------------------------------
                                  7.03   data required time
                                 -7.43   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _34437_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34438_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.54    0.54 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.54 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    0.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.90 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.25 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    1.61 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    1.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44    2.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.04    2.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    2.80 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    2.80 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.13 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.22    0.00    3.14 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01    3.48 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    3.82 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    3.82 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.17 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38    4.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01    4.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    4.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    4.94 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.27 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.27 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    5.60 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01    5.61 ^ _34437_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    6.31 v _34437_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[7].shift_register[2] (net)
                  0.14    0.00    6.31 v _34438_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.31   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.58    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.59 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.96 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.97 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.35 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.35 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.73 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    1.74 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.08 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.08 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.48    2.56 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.04    2.60 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    3.02 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    3.02 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    3.38 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.22    0.01    3.38 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    3.75 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.12 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.12 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.49 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.50 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.41    4.91 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01    4.92 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    5.31 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.32 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.68 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.68 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    6.04 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01    6.04 ^ _34438_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.14   clock uncertainty
                         -0.44    5.71   clock reconvergence pessimism
                          0.15    5.86   library hold time
                                  5.86   data required time
-----------------------------------------------------------------------------
                                  5.86   data required time
                                 -6.31   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _34148_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34149_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.54    0.54 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.55 ^ _34148_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    1.26 v _34148_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_bidir_1[1].shift_register[7] (net)
                  0.14    0.00    1.26 v _34149_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.26   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.58    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.59 ^ _34149_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.16    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _34749_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34750_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.39    0.15    0.15 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.55    0.69 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01    0.70 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.05 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01    1.06 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.39 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    1.39 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.73 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01    1.74 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.38    2.12 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.31    0.02    2.13 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.36    2.49 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01    2.50 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    2.84 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.23    0.01    2.84 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    3.17 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01    3.18 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.51 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    3.52 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    3.84 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.00    3.84 ^ _34749_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    4.55 v _34749_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[8].shift_register[1] (net)
                  0.14    0.00    4.55 v _34750_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.55   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.39    0.16    0.16 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.59    0.75 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01    0.75 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.13 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01    1.14 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.49 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    1.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.87 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01    1.87 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.41    2.28 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.31    0.02    2.30 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.39    2.69 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01    2.69 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    3.06 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.23    0.01    3.06 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    3.42 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01    3.43 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    3.78 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    3.79 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    4.14 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.00    4.14 ^ _34750_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    4.24   clock uncertainty
                         -0.30    3.94   clock reconvergence pessimism
                          0.15    4.09   library hold time
                                  4.09   data required time
-----------------------------------------------------------------------------
                                  4.09   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34436_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34437_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.54    0.54 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.54 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    0.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.90 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.25 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    1.61 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    1.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44    2.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.04    2.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    2.80 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    2.80 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.13 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.22    0.00    3.14 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01    3.48 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    3.82 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    3.82 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.17 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38    4.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01    4.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    4.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    4.94 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.27 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.27 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    5.60 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01    5.61 ^ _34436_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.71    6.32 v _34436_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[7].shift_register[1] (net)
                  0.15    0.00    6.32 v _34437_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.32   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.58    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.59 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.96 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.97 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.35 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.35 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.73 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    1.74 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.08 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.08 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.48    2.56 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.04    2.60 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    3.02 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    3.02 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    3.38 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.22    0.01    3.38 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    3.75 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.12 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.12 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.49 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.50 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.41    4.91 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01    4.92 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    5.31 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.32 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.68 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.68 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    6.04 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01    6.04 ^ _34437_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.14   clock uncertainty
                         -0.44    5.71   clock reconvergence pessimism
                          0.15    5.86   library hold time
                                  5.86   data required time
-----------------------------------------------------------------------------
                                  5.86   data required time
                                 -6.32   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34435_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34436_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.54    0.54 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.54 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    0.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.90 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.25 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    1.61 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    1.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44    2.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.04    2.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    2.80 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    2.80 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.13 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.22    0.00    3.14 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    3.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01    3.48 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    3.82 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    3.82 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    4.17 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38    4.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01    4.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    4.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    4.94 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    5.27 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.27 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    5.60 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01    5.61 ^ _34435_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.71    6.32 v _34435_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[7].shift_register[0] (net)
                  0.15    0.00    6.32 v _34436_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.32   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.36    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.58                           gpio_control_bidir_1[0].serial_clock (net)
                  2.36    0.01    0.01 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.58    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.59 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.96 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.97 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.35 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    1.35 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.73 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    1.74 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.08 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.08 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.48    2.56 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.04    2.60 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    3.02 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    3.02 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    3.38 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.22    0.01    3.38 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    3.75 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01    3.76 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.12 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.12 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.49 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01    4.50 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.41    4.91 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01    4.92 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    5.31 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.26    0.01    5.32 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    5.68 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.68 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    6.04 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01    6.04 ^ _34436_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.14   clock uncertainty
                         -0.44    5.71   clock reconvergence pessimism
                          0.15    5.86   library hold time
                                  5.86   data required time
-----------------------------------------------------------------------------
                                  5.86   data required time
                                 -6.32   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


