#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 25 15:41:44 2023
# Process ID: 22196
# Current directory: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12884 C:\Users\SJQ\Data\FPGA_Projects\OV2640_SRAM_VGA\OV2640_SRAM_VGA.xpr
# Log file: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/vivado.log
# Journal file: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/SJQ/App/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 839.918 ; gain = 217.730
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jun 25 16:05:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Sun Jun 25 16:05:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jun 25 21:26:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Sun Jun 25 21:26:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2486.664 ; gain = 178.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-22196-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-22196-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_gen' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_gen' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:74]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:66]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:66]
WARNING: [Synth 8-5788] Register change_time_reg in module sccb_solve is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:78]
WARNING: [Synth 8-5788] Register next_stat_reg in module sccb_solve is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:81]
WARNING: [Synth 8-5788] Register sio_c_reg in module sccb_solve is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:82]
WARNING: [Synth 8-5788] Register sio_d_send_reg in module sccb_solve is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:99]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:98]
WARNING: [Synth 8-5788] Register write_over_reg in module getpic is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:63]
WARNING: [Synth 8-5788] Register key_ctrl_reg in module getpic is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:64]
WARNING: [Synth 8-5788] Register rgb565_reg in module getpic is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:96]
WARNING: [Synth 8-5788] Register data_out_reg in module getpic is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:97]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.277 ; gain = 218.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2547.195 ; gain = 238.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2547.195 ; gain = 238.570
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2680.086 ; gain = 371.461
37 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2680.086 ; gain = 589.723
place_ports {led[3]} K2
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[3]}]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jun 25 21:33:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Sun Jun 25 21:33:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 8 -interface SPIx4 -loadbit {up 0x00000000 "C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit" } -checksum -force -disablebitswap -file "C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/flash"
Command: write_cfgmem -format mcs -size 8 -interface SPIx4 -loadbit {up 0x00000000 "C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit" } -checksum -force -disablebitswap -file C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/flash
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit
Writing file C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/flash.mcs
Writing log file C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/flash.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               8M
Start Address      0x00000000
End Address        0x007FFFFF
Checksum           0x5E3B0BD1
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                Checksum
0x00000000    0x0021728B    Jun 25 21:35:44 2023    C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit    0x000C2545
File Checksum Total                                                                                                                        0x000C2545
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/flash.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/flash.prm} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 2846.016 ; gain = 0.570
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 10:40:04 2023...
