// Seed: 2815006477
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    input wor id_9,
    output supply0 id_10
);
  always @* force id_10 = ~id_3 - -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_3 = 32'd38,
    parameter id_7 = 32'd76
) (
    input  wand _id_0,
    input  tri0 id_1
    , id_5,
    output tri  id_2,
    input  tri1 _id_3
);
  parameter id_6 = 1;
  wire _id_7;
  ;
  wire [-1 'b0 : (  id_3  )] id_8;
  wire [ id_3  ==  id_0 : 1] id_9;
  logic [id_7 : 1 'b0] id_10, id_11;
  wire [1 'b0 : -1] id_12;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
