#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20d6db0 .scope module, "BancoPruebas" "BancoPruebas" 2 7;
 .timescale -9 -12;
P_0x206d3b0 .param/l "DATA_SIZE" 0 2 9, +C4<00000000000000000000000000001010>;
v0x20f8910_0 .net "aeVC_o", 9 0, v0x20f7920_0;  1 drivers
v0x20f89b0_0 .net "afVC_o", 9 0, v0x20f79e0_0;  1 drivers
v0x20f8aa0_0 .net "clk", 0 0, v0x20f7a80_0;  1 drivers
v0x20f8b40_0 .net "data_mux_0", 9 0, L_0x20f9b00;  1 drivers
v0x20f8c30_0 .net "data_mux_1", 9 0, L_0x20f9ea0;  1 drivers
v0x20f8d70_0 .net "datain_class", 9 0, v0x20f7ce0_0;  1 drivers
o0x7f6098bb48a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20f8e30_0 .net "fifo_empty_vc0", 0 0, o0x7f6098bb48a8;  0 drivers
o0x7f6098bb48d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20f8ed0_0 .net "fifo_empty_vc1", 0 0, o0x7f6098bb48d8;  0 drivers
o0x7f6098bb4908 .functor BUFZ 1, C4<z>; HiZ drive
v0x20f8f70_0 .net "fifo_error_vc0", 0 0, o0x7f6098bb4908;  0 drivers
o0x7f6098bb4938 .functor BUFZ 1, C4<z>; HiZ drive
v0x20f90a0_0 .net "fifo_error_vc1", 0 0, o0x7f6098bb4938;  0 drivers
o0x7f6098bb4968 .functor BUFZ 1, C4<z>; HiZ drive
v0x20f9140_0 .net "fifo_pause_vc0", 0 0, o0x7f6098bb4968;  0 drivers
o0x7f6098bb4998 .functor BUFZ 1, C4<z>; HiZ drive
v0x20f91e0_0 .net "fifo_pause_vc1", 0 0, o0x7f6098bb4998;  0 drivers
v0x20f92b0_0 .net "pop_vc0", 0 0, v0x20f82c0_0;  1 drivers
v0x20f93e0_0 .net "pop_vc1", 0 0, v0x20f8360_0;  1 drivers
v0x20f9510_0 .net "push_vc0", 0 0, v0x20f8400_0;  1 drivers
v0x20f9640_0 .net "push_vc1", 0 0, v0x20f84a0_0;  1 drivers
v0x20f9770_0 .net "reset_L", 0 0, v0x20f8540_0;  1 drivers
S_0x20d1530 .scope module, "instDemux" "clasificacion" 2 29, 3 6 0, S_0x20d6db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 10 "datain_class"
    .port_info 3 /OUTPUT 10 "data_mux_0"
    .port_info 4 /OUTPUT 10 "data_mux_1"
    .port_info 5 /INPUT 10 "afVC_o"
    .port_info 6 /INPUT 10 "aeVC_o"
    .port_info 7 /INPUT 1 "push_vc0"
    .port_info 8 /INPUT 1 "pop_vc0"
    .port_info 9 /INPUT 1 "push_vc1"
    .port_info 10 /INPUT 1 "pop_vc1"
P_0x20d10b0 .param/l "DATA_SIZE" 0 3 6, +C4<00000000000000000000000000001010>;
L_0x7f6098b6a060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x20f6210_0 .net *"_s20", 3 0, L_0x7f6098b6a060;  1 drivers
L_0x7f6098b6a018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x20f6310_0 .net *"_s9", 3 0, L_0x7f6098b6a018;  1 drivers
v0x20f63f0_0 .net "aeVC_o", 9 0, v0x20f7920_0;  alias, 1 drivers
v0x20f64e0_0 .net "afVC_o", 9 0, v0x20f79e0_0;  alias, 1 drivers
v0x20f65c0_0 .net "clk", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f6660_0 .net "data_mux_0", 9 0, L_0x20f9b00;  alias, 1 drivers
v0x20f6740_0 .net "data_mux_1", 9 0, L_0x20f9ea0;  alias, 1 drivers
v0x20f6820_0 .net "datain_class", 9 0, v0x20f7ce0_0;  alias, 1 drivers
v0x20f68e0_0 .net "fifo_empty_vc0", 0 0, v0x20f3140_0;  1 drivers
v0x20f6a40_0 .net "fifo_empty_vc1", 0 0, v0x20f58a0_0;  1 drivers
v0x20f6b10_0 .net "fifo_error_vc0", 0 0, v0x20f3200_0;  1 drivers
v0x20f6be0_0 .net "fifo_error_vc1", 0 0, v0x20f5960_0;  1 drivers
v0x20f6cb0_0 .net "fifo_pause_vc0", 0 0, v0x20f3380_0;  1 drivers
v0x20f6d80_0 .net "fifo_pause_vc1", 0 0, v0x20f5ae0_0;  1 drivers
v0x20f6e50_0 .net "outclass0", 9 0, v0x20f0f60_0;  1 drivers
v0x20f6f20_0 .net "outclass1", 9 0, v0x20f1090_0;  1 drivers
v0x20f6ff0_0 .net "pop_vc0", 0 0, v0x20f82c0_0;  alias, 1 drivers
v0x20f71a0_0 .net "pop_vc1", 0 0, v0x20f8360_0;  alias, 1 drivers
v0x20f7240_0 .net "push_vc0", 0 0, v0x20f8400_0;  alias, 1 drivers
v0x20f72e0_0 .net "push_vc1", 0 0, v0x20f84a0_0;  alias, 1 drivers
v0x20f7380_0 .net "reset_L", 0 0, v0x20f8540_0;  alias, 1 drivers
L_0x20f9920 .part v0x20f0f60_0, 0, 6;
L_0x20f99c0 .part v0x20f79e0_0, 0, 4;
L_0x20f9a60 .part v0x20f7920_0, 0, 4;
L_0x20f9b00 .concat [ 6 4 0 0], v0x20f1f90_0, L_0x7f6098b6a018;
L_0x20f9ba0 .part v0x20f1090_0, 0, 6;
L_0x20f9c40 .part v0x20f79e0_0, 0, 4;
L_0x20f9d70 .part v0x20f7920_0, 0, 4;
L_0x20f9ea0 .concat [ 6 4 0 0], v0x20f4690_0, L_0x7f6098b6a060;
S_0x2089950 .scope module, "instDemux" "demux1a2class_cond" 3 32, 4 1 0, S_0x20d1530;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "datain_class"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 10 "outclass0"
    .port_info 4 /OUTPUT 10 "outclass1"
v0x20c9a50_0 .net "clk", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f0cb0_0 .var "data_reg0", 9 0;
v0x20f0d90_0 .var "data_reg1", 9 0;
v0x20f0e80_0 .net "datain_class", 9 0, v0x20f7ce0_0;  alias, 1 drivers
v0x20f0f60_0 .var "outclass0", 9 0;
v0x20f1090_0 .var "outclass1", 9 0;
v0x20f1170_0 .net "reset_L", 0 0, v0x20f8540_0;  alias, 1 drivers
E_0x20d6740 .event posedge, v0x20c9a50_0;
E_0x206fca0 .event edge, v0x20f1170_0, v0x20f0e80_0, v0x20f0d90_0, v0x20f0cb0_0;
S_0x20f12d0 .scope module, "instFifo0" "fifo_vc0" 3 41, 5 5 0, S_0x20d1530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "pop_vc0"
    .port_info 3 /INPUT 1 "push_vc0"
    .port_info 4 /INPUT 6 "data_vc0"
    .port_info 5 /INPUT 4 "afVC_o"
    .port_info 6 /INPUT 4 "aeVC_o"
    .port_info 7 /OUTPUT 1 "fifo_empty_vc0"
    .port_info 8 /OUTPUT 6 "data_mux_0"
    .port_info 9 /OUTPUT 1 "fifo_error_vc0"
    .port_info 10 /OUTPUT 1 "fifo_pause_vc0"
P_0x20f14c0 .param/l "DATA_SIZE" 0 5 7, +C4<00000000000000000000000000000110>;
P_0x20f1500 .param/l "MAIN_QUEUE_SIZE" 0 5 8, +C4<00000000000000000000000000000100>;
v0x20f2970_0 .net "aeVC_o", 3 0, L_0x20f9a60;  1 drivers
v0x20f2a70_0 .net "afVC_o", 3 0, L_0x20f99c0;  1 drivers
v0x20f2b50_0 .var "almost_empty", 0 0;
v0x20f2c20_0 .var "almost_full", 0 0;
v0x20f2ce0_0 .net "clk", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f2dd0_0 .var "data_count", 5 0;
v0x20f2eb0_0 .net "data_mux_0", 5 0, v0x20f1f90_0;  1 drivers
v0x20f2f70_0 .net "data_vc0", 5 0, L_0x20f9920;  1 drivers
v0x20f3010_0 .var "datamod", 0 0;
v0x20f3140_0 .var "fifo_empty_vc0", 0 0;
v0x20f3200_0 .var "fifo_error_vc0", 0 0;
v0x20f32c0_0 .var "fifo_full", 0 0;
v0x20f3380_0 .var "fifo_pause_vc0", 0 0;
v0x20f3440_0 .net "pop_vc0", 0 0, v0x20f82c0_0;  alias, 1 drivers
v0x20f3510_0 .net "push_vc0", 0 0, v0x20f8400_0;  alias, 1 drivers
v0x20f35e0_0 .var "rd_ptr", 3 0;
v0x20f36b0_0 .net "reset_L", 0 0, v0x20f8540_0;  alias, 1 drivers
v0x20f3860_0 .var "wr_ptr", 3 0;
E_0x20f17c0/0 .event edge, v0x20f1170_0, v0x20f2dd0_0, v0x20f2a70_0, v0x20f2970_0;
E_0x20f17c0/1 .event edge, v0x20f2720_0, v0x20f32c0_0, v0x20f2500_0, v0x20f3140_0;
E_0x20f17c0 .event/or E_0x20f17c0/0, E_0x20f17c0/1;
S_0x20f1850 .scope module, "mem_vc0" "RAM_memory" 5 48, 6 3 0, S_0x20f12d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /INPUT 4 "wr_ptr"
    .port_info 6 /INPUT 4 "rd_ptr"
    .port_info 7 /OUTPUT 6 "data_out"
P_0x20f1a20 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x20f1a60 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000100>;
v0x20f1de0_0 .net "clk", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f1ed0_0 .net "data_in", 5 0, L_0x20f9920;  alias, 1 drivers
v0x20f1f90_0 .var "data_out", 5 0;
v0x20f2080 .array "ram_mem", 0 15, 5 0;
v0x20f23d0_0 .net "rd_ptr", 3 0, v0x20f35e0_0;  1 drivers
v0x20f2500_0 .net "read", 0 0, v0x20f82c0_0;  alias, 1 drivers
v0x20f25c0_0 .net "reset_L", 0 0, v0x20f8540_0;  alias, 1 drivers
v0x20f2660_0 .net "wr_ptr", 3 0, v0x20f3860_0;  1 drivers
v0x20f2720_0 .net "write", 0 0, v0x20f8400_0;  alias, 1 drivers
v0x20f2080_0 .array/port v0x20f2080, 0;
E_0x20f1ce0/0 .event edge, v0x20f1170_0, v0x20f2500_0, v0x20f23d0_0, v0x20f2080_0;
v0x20f2080_1 .array/port v0x20f2080, 1;
v0x20f2080_2 .array/port v0x20f2080, 2;
v0x20f2080_3 .array/port v0x20f2080, 3;
v0x20f2080_4 .array/port v0x20f2080, 4;
E_0x20f1ce0/1 .event edge, v0x20f2080_1, v0x20f2080_2, v0x20f2080_3, v0x20f2080_4;
v0x20f2080_5 .array/port v0x20f2080, 5;
v0x20f2080_6 .array/port v0x20f2080, 6;
v0x20f2080_7 .array/port v0x20f2080, 7;
v0x20f2080_8 .array/port v0x20f2080, 8;
E_0x20f1ce0/2 .event edge, v0x20f2080_5, v0x20f2080_6, v0x20f2080_7, v0x20f2080_8;
v0x20f2080_9 .array/port v0x20f2080, 9;
v0x20f2080_10 .array/port v0x20f2080, 10;
v0x20f2080_11 .array/port v0x20f2080, 11;
v0x20f2080_12 .array/port v0x20f2080, 12;
E_0x20f1ce0/3 .event edge, v0x20f2080_9, v0x20f2080_10, v0x20f2080_11, v0x20f2080_12;
v0x20f2080_13 .array/port v0x20f2080, 13;
v0x20f2080_14 .array/port v0x20f2080, 14;
v0x20f2080_15 .array/port v0x20f2080, 15;
E_0x20f1ce0/4 .event edge, v0x20f2080_13, v0x20f2080_14, v0x20f2080_15;
E_0x20f1ce0 .event/or E_0x20f1ce0/0, E_0x20f1ce0/1, E_0x20f1ce0/2, E_0x20f1ce0/3, E_0x20f1ce0/4;
S_0x20f3a00 .scope module, "instFifo1" "fifo_vc1" 3 56, 7 5 0, S_0x20d1530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "pop_vc1"
    .port_info 3 /INPUT 1 "push_vc1"
    .port_info 4 /INPUT 6 "data_vc1"
    .port_info 5 /INPUT 4 "afVC_o"
    .port_info 6 /INPUT 4 "aeVC_o"
    .port_info 7 /OUTPUT 1 "fifo_empty_vc1"
    .port_info 8 /OUTPUT 6 "data_mux_1"
    .port_info 9 /OUTPUT 1 "fifo_error_vc1"
    .port_info 10 /OUTPUT 1 "fifo_pause_vc1"
P_0x20f3c00 .param/l "DATA_SIZE" 0 7 7, +C4<00000000000000000000000000000110>;
P_0x20f3c40 .param/l "MAIN_QUEUE_SIZE" 0 7 8, +C4<00000000000000000000000000000100>;
v0x20f5090_0 .net "aeVC_o", 3 0, L_0x20f9d70;  1 drivers
v0x20f5190_0 .net "afVC_o", 3 0, L_0x20f9c40;  1 drivers
v0x20f5270_0 .var "almost_empty", 0 0;
v0x20f5310_0 .var "almost_full", 0 0;
v0x20f53d0_0 .net "clk", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f5500_0 .var "data_count", 5 0;
v0x20f55e0_0 .net "data_mux_1", 5 0, v0x20f4690_0;  1 drivers
v0x20f56a0_0 .net "data_vc1", 5 0, L_0x20f9ba0;  1 drivers
v0x20f5770_0 .var "datamod", 0 0;
v0x20f58a0_0 .var "fifo_empty_vc1", 0 0;
v0x20f5960_0 .var "fifo_error_vc1", 0 0;
v0x20f5a20_0 .var "fifo_full", 0 0;
v0x20f5ae0_0 .var "fifo_pause_vc1", 0 0;
v0x20f5ba0_0 .net "pop_vc1", 0 0, v0x20f8360_0;  alias, 1 drivers
v0x20f5c70_0 .net "push_vc1", 0 0, v0x20f84a0_0;  alias, 1 drivers
v0x20f5d40_0 .var "rd_ptr", 3 0;
v0x20f5e10_0 .net "reset_L", 0 0, v0x20f8540_0;  alias, 1 drivers
v0x20f5fc0_0 .var "wr_ptr", 3 0;
E_0x20f3eb0/0 .event edge, v0x20f1170_0, v0x20f5500_0, v0x20f5190_0, v0x20f5090_0;
E_0x20f3eb0/1 .event edge, v0x20f4e40_0, v0x20f5a20_0, v0x20f4c00_0, v0x20f58a0_0;
E_0x20f3eb0 .event/or E_0x20f3eb0/0, E_0x20f3eb0/1;
S_0x20f3f40 .scope module, "mem_vc1" "RAM_memory" 7 48, 6 3 0, S_0x20f3a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /INPUT 6 "data_in"
    .port_info 5 /INPUT 4 "wr_ptr"
    .port_info 6 /INPUT 4 "rd_ptr"
    .port_info 7 /OUTPUT 6 "data_out"
P_0x20f4130 .param/l "DATA_SIZE" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x20f4170 .param/l "MAIN_QUEUE_SIZE" 0 6 6, +C4<00000000000000000000000000000100>;
v0x20f44f0_0 .net "clk", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f45b0_0 .net "data_in", 5 0, L_0x20f9ba0;  alias, 1 drivers
v0x20f4690_0 .var "data_out", 5 0;
v0x20f4780 .array "ram_mem", 0 15, 5 0;
v0x20f4ad0_0 .net "rd_ptr", 3 0, v0x20f5d40_0;  1 drivers
v0x20f4c00_0 .net "read", 0 0, v0x20f8360_0;  alias, 1 drivers
v0x20f4cc0_0 .net "reset_L", 0 0, v0x20f8540_0;  alias, 1 drivers
v0x20f4d60_0 .net "wr_ptr", 3 0, v0x20f5fc0_0;  1 drivers
v0x20f4e40_0 .net "write", 0 0, v0x20f84a0_0;  alias, 1 drivers
v0x20f4780_0 .array/port v0x20f4780, 0;
E_0x20f43f0/0 .event edge, v0x20f1170_0, v0x20f4c00_0, v0x20f4ad0_0, v0x20f4780_0;
v0x20f4780_1 .array/port v0x20f4780, 1;
v0x20f4780_2 .array/port v0x20f4780, 2;
v0x20f4780_3 .array/port v0x20f4780, 3;
v0x20f4780_4 .array/port v0x20f4780, 4;
E_0x20f43f0/1 .event edge, v0x20f4780_1, v0x20f4780_2, v0x20f4780_3, v0x20f4780_4;
v0x20f4780_5 .array/port v0x20f4780, 5;
v0x20f4780_6 .array/port v0x20f4780, 6;
v0x20f4780_7 .array/port v0x20f4780, 7;
v0x20f4780_8 .array/port v0x20f4780, 8;
E_0x20f43f0/2 .event edge, v0x20f4780_5, v0x20f4780_6, v0x20f4780_7, v0x20f4780_8;
v0x20f4780_9 .array/port v0x20f4780, 9;
v0x20f4780_10 .array/port v0x20f4780, 10;
v0x20f4780_11 .array/port v0x20f4780, 11;
v0x20f4780_12 .array/port v0x20f4780, 12;
E_0x20f43f0/3 .event edge, v0x20f4780_9, v0x20f4780_10, v0x20f4780_11, v0x20f4780_12;
v0x20f4780_13 .array/port v0x20f4780, 13;
v0x20f4780_14 .array/port v0x20f4780, 14;
v0x20f4780_15 .array/port v0x20f4780, 15;
E_0x20f43f0/4 .event edge, v0x20f4780_13, v0x20f4780_14, v0x20f4780_15;
E_0x20f43f0 .event/or E_0x20f43f0/0, E_0x20f43f0/1, E_0x20f43f0/2, E_0x20f43f0/3, E_0x20f43f0/4;
S_0x20f7460 .scope module, "instprobador" "probadorclass" 2 46, 8 1 0, S_0x20d6db0;
 .timescale -9 -10;
    .port_info 0 /INPUT 10 "data_mux_0"
    .port_info 1 /INPUT 10 "data_mux_1"
    .port_info 2 /INPUT 1 "fifo_empty_vc0"
    .port_info 3 /INPUT 1 "fifo_empty_vc1"
    .port_info 4 /INPUT 1 "fifo_error_vc0"
    .port_info 5 /INPUT 1 "fifo_pause_vc0"
    .port_info 6 /INPUT 1 "fifo_error_vc1"
    .port_info 7 /INPUT 1 "fifo_pause_vc1"
    .port_info 8 /OUTPUT 1 "clk"
    .port_info 9 /OUTPUT 1 "reset_L"
    .port_info 10 /OUTPUT 1 "pop_vc0"
    .port_info 11 /OUTPUT 1 "pop_vc1"
    .port_info 12 /OUTPUT 1 "push_vc0"
    .port_info 13 /OUTPUT 1 "push_vc1"
    .port_info 14 /OUTPUT 10 "datain_class"
    .port_info 15 /OUTPUT 10 "afVC_o"
    .port_info 16 /OUTPUT 10 "aeVC_o"
P_0x20f7650 .param/l "DATA_SIZE" 0 8 2, +C4<00000000000000000000000000001010>;
v0x20f7920_0 .var "aeVC_o", 9 0;
v0x20f79e0_0 .var "afVC_o", 9 0;
v0x20f7a80_0 .var "clk", 0 0;
v0x20f7b20_0 .net "data_mux_0", 9 0, L_0x20f9b00;  alias, 1 drivers
v0x20f7bf0_0 .net "data_mux_1", 9 0, L_0x20f9ea0;  alias, 1 drivers
v0x20f7ce0_0 .var "datain_class", 9 0;
v0x20f7dd0_0 .net "fifo_empty_vc0", 0 0, o0x7f6098bb48a8;  alias, 0 drivers
v0x20f7e70_0 .net "fifo_empty_vc1", 0 0, o0x7f6098bb48d8;  alias, 0 drivers
v0x20f7f30_0 .net "fifo_error_vc0", 0 0, o0x7f6098bb4908;  alias, 0 drivers
v0x20f8080_0 .net "fifo_error_vc1", 0 0, o0x7f6098bb4938;  alias, 0 drivers
v0x20f8140_0 .net "fifo_pause_vc0", 0 0, o0x7f6098bb4968;  alias, 0 drivers
v0x20f8200_0 .net "fifo_pause_vc1", 0 0, o0x7f6098bb4998;  alias, 0 drivers
v0x20f82c0_0 .var "pop_vc0", 0 0;
v0x20f8360_0 .var "pop_vc1", 0 0;
v0x20f8400_0 .var "push_vc0", 0 0;
v0x20f84a0_0 .var "push_vc1", 0 0;
v0x20f8540_0 .var "reset_L", 0 0;
    .scope S_0x2089950;
T_0 ;
    %wait E_0x206fca0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x20f0f60_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x20f1090_0, 0, 10;
    %load/vec4 v0x20f1170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x20f0f60_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x20f1090_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x20f0e80_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x20f0e80_0;
    %store/vec4 v0x20f0f60_0, 0, 10;
    %load/vec4 v0x20f0d90_0;
    %store/vec4 v0x20f1090_0, 0, 10;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x20f0e80_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x20f0e80_0;
    %store/vec4 v0x20f1090_0, 0, 10;
    %load/vec4 v0x20f0cb0_0;
    %store/vec4 v0x20f0f60_0, 0, 10;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2089950;
T_1 ;
    %wait E_0x20d6740;
    %load/vec4 v0x20f1170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x20f0cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x20f0d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x20f0f60_0;
    %assign/vec4 v0x20f0cb0_0, 0;
    %load/vec4 v0x20f1090_0;
    %assign/vec4 v0x20f0d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20f1850;
T_2 ;
    %wait E_0x20f1ce0;
    %load/vec4 v0x20f25c0_0;
    %inv;
    %load/vec4 v0x20f2500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x20f23d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x20f2080, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x20f1f90_0, 0, 6;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x20f1850;
T_3 ;
    %wait E_0x20d6740;
    %load/vec4 v0x20f2720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x20f1ed0_0;
    %load/vec4 v0x20f2660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20f2080, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20f12d0;
T_4 ;
    %wait E_0x20f17c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f2c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f2b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3380_0, 0, 1;
    %load/vec4 v0x20f36b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f2c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f2b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3200_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x20f2dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3380_0, 0, 1;
T_4.2 ;
    %load/vec4 v0x20f2dd0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f32c0_0, 0, 1;
T_4.4 ;
    %load/vec4 v0x20f2a70_0;
    %pad/u 6;
    %load/vec4 v0x20f2dd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f2c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f3380_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x20f2dd0_0;
    %load/vec4 v0x20f2970_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x20f2dd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f2b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3380_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x20f3510_0;
    %load/vec4 v0x20f32c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f3200_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x20f3440_0;
    %load/vec4 v0x20f3140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f3200_0, 0, 1;
T_4.12 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x20f12d0;
T_5 ;
    %wait E_0x20d6740;
    %load/vec4 v0x20f36b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x20f2dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20f3860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20f35e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f3010_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x20f32c0_0;
    %nor/r;
    %load/vec4 v0x20f3510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x20f3860_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20f3860_0, 0;
    %load/vec4 v0x20f3140_0;
    %nor/r;
    %load/vec4 v0x20f3440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x20f35e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20f35e0_0, 0;
    %load/vec4 v0x20f2dd0_0;
    %assign/vec4 v0x20f2dd0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x20f35e0_0;
    %assign/vec4 v0x20f35e0_0, 0;
    %load/vec4 v0x20f2dd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x20f2dd0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x20f3140_0;
    %nor/r;
    %load/vec4 v0x20f3440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x20f35e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20f35e0_0, 0;
    %load/vec4 v0x20f3860_0;
    %assign/vec4 v0x20f3860_0, 0;
    %load/vec4 v0x20f2dd0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x20f2dd0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x20f35e0_0;
    %assign/vec4 v0x20f35e0_0, 0;
    %load/vec4 v0x20f3860_0;
    %assign/vec4 v0x20f3860_0, 0;
    %load/vec4 v0x20f2dd0_0;
    %assign/vec4 v0x20f2dd0_0, 0;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20f3f40;
T_6 ;
    %wait E_0x20f43f0;
    %load/vec4 v0x20f4cc0_0;
    %inv;
    %load/vec4 v0x20f4c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x20f4ad0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x20f4780, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x20f4690_0, 0, 6;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x20f3f40;
T_7 ;
    %wait E_0x20d6740;
    %load/vec4 v0x20f4e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x20f45b0_0;
    %load/vec4 v0x20f4d60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20f4780, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x20f3a00;
T_8 ;
    %wait E_0x20f3eb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f58a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5ae0_0, 0, 1;
    %load/vec4 v0x20f5e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f58a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5960_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x20f5500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f58a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5ae0_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x20f5500_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5a20_0, 0, 1;
T_8.4 ;
    %load/vec4 v0x20f5190_0;
    %pad/u 6;
    %load/vec4 v0x20f5500_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5ae0_0, 0, 1;
T_8.6 ;
    %load/vec4 v0x20f5500_0;
    %load/vec4 v0x20f5090_0;
    %pad/u 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x20f5500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f5ae0_0, 0, 1;
T_8.8 ;
    %load/vec4 v0x20f5c70_0;
    %load/vec4 v0x20f5a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5960_0, 0, 1;
T_8.10 ;
    %load/vec4 v0x20f5ba0_0;
    %load/vec4 v0x20f58a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f5960_0, 0, 1;
T_8.12 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x20f3a00;
T_9 ;
    %wait E_0x20d6740;
    %load/vec4 v0x20f5e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x20f5500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20f5fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20f5d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f5770_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x20f5a20_0;
    %nor/r;
    %load/vec4 v0x20f5c70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x20f5fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20f5fc0_0, 0;
    %load/vec4 v0x20f58a0_0;
    %nor/r;
    %load/vec4 v0x20f5ba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x20f5d40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20f5d40_0, 0;
    %load/vec4 v0x20f5500_0;
    %assign/vec4 v0x20f5500_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x20f5d40_0;
    %assign/vec4 v0x20f5d40_0, 0;
    %load/vec4 v0x20f5500_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x20f5500_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x20f58a0_0;
    %nor/r;
    %load/vec4 v0x20f5ba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x20f5d40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20f5d40_0, 0;
    %load/vec4 v0x20f5fc0_0;
    %assign/vec4 v0x20f5fc0_0, 0;
    %load/vec4 v0x20f5500_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x20f5500_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x20f5d40_0;
    %assign/vec4 v0x20f5d40_0, 0;
    %load/vec4 v0x20f5fc0_0;
    %assign/vec4 v0x20f5fc0_0, 0;
    %load/vec4 v0x20f5500_0;
    %assign/vec4 v0x20f5500_0, 0;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x20f7460;
T_10 ;
    %vpi_call 8 36 "$dumpfile", "bancopruebas.vcd" {0 0 0};
    %vpi_call 8 37 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x20f7ce0_0, 0;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x20f7920_0, 0, 10;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v0x20f79e0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f84a0_0, 0;
    %delay 4000, 0;
    %wait E_0x20d6740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f8540_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x20f7ce0_0, 0;
    %pushi/vec4 6, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %load/vec4 v0x20f7ce0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x20f7ce0_0, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %wait E_0x20d6740;
    %load/vec4 v0x20f7ce0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x20f7ce0_0, 0;
    %pushi/vec4 260, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f8400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f84a0_0, 0;
    %load/vec4 v0x20f7ce0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x20f7ce0_0, 0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %wait E_0x20d6740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8400_0, 0;
    %pushi/vec4 2, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 32;
T_10.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.11, 5;
    %jmp/1 T_10.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20f8360_0, 0;
    %jmp T_10.10;
T_10.11 ;
    %pop/vec4 1;
    %wait E_0x20d6740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_10.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.13, 5;
    %jmp/1 T_10.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d6740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f82c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f8400_0, 0;
    %jmp T_10.12;
T_10.13 ;
    %pop/vec4 1;
    %vpi_call 8 115 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x20f7460;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %end;
    .thread T_11;
    .scope S_0x20f7460;
T_12 ;
    %delay 2000, 0;
    %load/vec4 v0x20f7a80_0;
    %inv;
    %assign/vec4 v0x20f7a80_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "BancoPruebas.v";
    "./clasificacion.v";
    "./Demux1a2_class.v";
    "./fifo_vc0.v";
    "./RAM_memory.v";
    "./fifo_vc1.v";
    "./probador_class.v";
