WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_6
   4b66b_v7_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_6
   4b66b_v7_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:7.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_6
   4b66b_v7_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8
   b10b_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8
   b10b_v8_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8
   b10b_v8_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:8.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8
   b10b_v8_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_cdma
   _v3_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.03.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_cdma
   _v3_03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/axi_datamove
   r_v3_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_data
   mover_v4_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_data
   mover_v4_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_datamover:4.02.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_data
   mover_v4_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_dma_
   v5_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:6.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_dma_
   v6_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:6.02.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_dma_
   v6_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/axi_sg_v3_00
   _a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:3.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/axi_sg_v3_01
   _a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_sg_v
   4_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_sg_v
   4_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.02.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_sg_v
   4_02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_sg:4.03.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/axi_sg_v
   4_03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_vdma:5.02.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/axi_vdma_v5_
   02_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_vdma:5.03.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/axi_vdma_v5_
   03_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_vdma:5.04.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/axi_vdma_v5_
   04_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/can_v4_2
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cic_compiler:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler
   _v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cic_compiler:3.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler
   _v3_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cmpy:3.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v3_0/co
   mponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cmpy:3.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v3_1/co
   mponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cmpy:5.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/co
   mponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:convolution:7.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/convolution_
   v7_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:convolution:8.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/convolution_
   v8_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cordic:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0/
   component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cordic:5.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/
   component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/cpri_v4_
   1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:5.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/cpri_v5_
   2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:6.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/cpri_v6_
   1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:dds_compiler:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler
   _v4_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:dds_compiler:5.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler
   _v5_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:dft:3.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dft_v3_1/com
   ponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/displayp
   ort_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/displayp
   ort_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:3.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/displayp
   ort_v3_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:div_gen:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/div_gen_v4_0
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:dpd:6.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dpd_v6_0/com
   ponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:duc_ddc_compiler:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/duc_ddc_comp
   iler_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ethernet
   _statistics_v3_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ethernet
   _statistics_v3_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:fir_compiler:5.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler
   _v5_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:fir_compiler:6.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler
   _v6_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:g709_fec:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/g709_fec_v1_
   0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:g709_rs_decoder:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/g709_rs_deco
   der_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:g709_rs_encoder:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/g709_rs_enco
   der_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:g709_rs_encoder:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/g709_rs_enco
   der_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:g975_efec_i7:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/g975_efec_i7
   _v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_
   pcs_pma_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_
   pcs_pma_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_
   pcs_pma_v11_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/jesd204_
   v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:2.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/jesd204_
   v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:3.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/jesd204_
   v3_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:linear_algebra_toolkit:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/linear_algeb
   ra_toolkit_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_channel_estimator:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_3gpp_cha
   nnel_estimator_v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_mimo_decoder:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_3gpp_mim
   o_decoder_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_mimo_encoder:3.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_3gpp_mim
   o_encoder_v3_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_dl_channel_encoder:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_dl_chann
   el_encoder_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_dl_channel_encoder:2.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_dl_chann
   el_encoder_v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_fft:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_fft_v1_0
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_pucch_receiver:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_pucch_re
   ceiver_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_rach_detector:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_rach_det
   ector_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_ul_channel_decoder:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_ul_chann
   el_decoder_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_ul_channel_decoder:3.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/lte_ul_chann
   el_decoder_v3_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:mult_gen:11.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mult_gen_v11
   _0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:mult_gen:11.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mult_gen_v11
   _2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/obsai_v5
   _1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pc_cfr:3.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/pc_cfr_v3_0/
   component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pc_cfr:3.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/pc_cfr_v3_1/
   component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.17' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.18' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.17' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.18' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci_expr
   ess_v3_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.8' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.9' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_9/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.10' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_10/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.11' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_11/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_blk
   _plus_v1_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_blk
   _plus_v1_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:proc_common:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/proc_common_
   v3_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/qsgmii_v
   1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/qsgmii_v
   1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/qsgmii_v
   1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_decoder:7.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_decoder_v
   7_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_decoder:8.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_decoder_v
   8_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_encoder:8.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_encoder_v
   8_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_gf_toolbox:7.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_gf_toolbo
   x_v7_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_toolbox:8.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_toolbox_v
   8_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/rxaui_v2
   _3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/rxaui_v2
   _4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/s6_pcie_
   v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/s6_pcie_
   v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/s6_pcie_
   v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/selectio
   _wiz_v3_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:4.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/selectio
   _wiz_v4_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:sid:7.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/sid_v7_0/com
   ponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:sid:7.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/sid_v7_1/com
   ponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:spdif:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/spdif_v1
   _1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:spdif:1.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/spdif_v1
   _2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/srio_gen
   2_v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/srio_gen
   2_v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/srio_gen
   2_v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/srio_gen
   2_v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/srio_gen
   2_v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_decoder_3gpp:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_decoder_
   3gpp_v4_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_decoder_3gpplte:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_decoder_
   3gpplte_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_decoder_3gppmm:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_decoder_
   3gppmm_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_enc_802_16e:3.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_enc_802_
   16e_v3_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpp:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_encoder_
   3gpp_v4_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpp:4.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_encoder_
   3gpp_v4_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpplte:3.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_encoder_
   3gpplte_v3_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpplte:3.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/tcc_encoder_
   3gpplte_v3_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode
   _eth_mac_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode
   _eth_mac_v5_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode
   _eth_mac_v5_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/v5_emac_
   v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/v6_emac_
   v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/v6_emac_
   v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/v6_pcie_
   v2_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/v6_pcie_
   v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_asrc:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_asrc_v1_0/
   component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_axi4s_vid_out:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_axi4s_vid_
   out_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_axi4s_vid_out:2.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_axi4s_vid_
   out_v2_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_axi4s_vid_out:2.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_axi4s_vid_
   out_v2_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ccm:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ccm_v4_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ccm:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ccm_v5_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ccm:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ccm_v5_01_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cfa:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_cfa_v5_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cfa:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_cfa_v6_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cfa:6.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_cfa_v6_01_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cresample:2.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_cresample_
   v2_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cresample:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_cresample_
   v3_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cresample:3.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_cresample_
   v3_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_deinterlacer:2.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_deinterlac
   er_v2_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_deinterlacer:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_deinterlac
   er_v3_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_enhance:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_enhance_v4
   _00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_enhance:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_enhance_v5
   _00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_enhance:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_enhance_v5
   _01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_enhance:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_enhance_v6
   _00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_gamma:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_gamma_v5_0
   0_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_gamma:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_gamma_v6_0
   0_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_gamma:6.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_gamma_v6_0
   1_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ic:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ic_v3_00_a
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_manr:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_manr_v4_00
   _a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_manr:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_manr_v5_00
   _a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_manr:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_manr_v5_01
   _a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_noise:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_noise_v4_0
   0_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_noise:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_noise_v5_0
   0_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_noise:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_noise_v5_0
   1_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_objseg:3.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_objseg_v3_
   00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_osd:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_osd_v4_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_osd:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_osd_v5_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_osd:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_osd_v5_01_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_rgb2ycrcb:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_rgb2ycrcb_
   v4_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_rgb2ycrcb:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_rgb2ycrcb_
   v5_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_rgb2ycrcb:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_rgb2ycrcb_
   v6_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_rgb2ycrcb:6.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_rgb2ycrcb_
   v6_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_scaler:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_scaler_v6_
   00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_scaler:7.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_scaler_v7_
   00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_scaler:7.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_scaler_v7_
   01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_smpte2022_56_rx:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_smpte2022_
   56_rx_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_smpte2022_56_rx:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_smpte2022_
   56_rx_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_smpte2022_56_tx:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_smpte2022_
   56_tx_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_smpte2022_56_tx:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_smpte2022_
   56_tx_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_smpte_sdi:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_smpte_sdi_
   v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_spc:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_spc_v5_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_spc:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_spc_v6_00_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_spc:6.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_spc_v6_01_
   a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_stats:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_stats_v4_0
   0_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_stats:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_stats_v5_0
   0_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_stats:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_stats_v5_0
   1_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_tc:4.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v4_00_a
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_tc:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v5_00_a
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_tc:5.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_tc_v5_01_a
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_triple_sdi:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_triple_sdi
   _v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_triple_sdi_spartan_6:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_triple_sdi
   _spartan_6_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_vid_in_axi4s:1.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_vid_in_axi
   4s_v1_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_vid_in_axi4s:2.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_vid_in_axi
   4s_v2_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_vid_in_axi4s:2.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_vid_in_axi
   4s_v2_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ycrcb2rgb:4.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ycrcb2rgb_
   v4_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ycrcb2rgb:5.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ycrcb2rgb_
   v5_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ycrcb2rgb:6.00.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ycrcb2rgb_
   v6_00_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ycrcb2rgb:6.01.a' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ycrcb2rgb_
   v6_01_a/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:viterbi:8.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/viterbi_v8_0
   /component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/xadc_wiz
   _v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/xadc_wiz
   _v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/xaui_v10
   _3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/xaui_v10
   _4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_accum:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_accum_v
   2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_addsub:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_addsub_
   v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_bram18k:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_bram18k
   _v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_counter:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_counter
   _v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_acc:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_a
   cc_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_addsub:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_a
   ddsub_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_macro:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_m
   acro_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_mult:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_m
   ult_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_multacc:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_m
   ultacc_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_multadd:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_m
   ultadd_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_wrapper:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_w
   rapper_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_wrapper:2.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_dsp48_w
   rapper_v2_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_multaccum:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_multacc
   um_v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_multadd:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_multadd
   _v2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_pipe:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_pipe_v2
   _0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_utils:2.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_utils_v
   2_0/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xfft:7.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xfft_v7_1/co
   mponent.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xfft:8.0' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xfft_v8_0/co
   mponent.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:C_DA_FIR:7.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:C_DA_FIR:9.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:C_MAC:4.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:C_MAC_FIR:5.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:C_MAC_FIR:5.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:addr_gen_3gpp2:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:addr_gen_802_16e:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:cic_compiler:1.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:cic_compiler:1.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:cmpy:4.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:convolution:6.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:cordic:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:dft:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:div_gen:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:dlcr_3gpp:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:dpd:4.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:dpd:5.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:duc_ddc_compiler:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:duc_ddc_compiler:1.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:fir_compiler:5.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:fir_compiler:6.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:fir_compiler:6.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:fir_compiler:6.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:hrdiv:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ldpc_802_16_enc:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_channel_estimator:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_mimo_decoder:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_mimo_decoder:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_3gpp_mimo_encoder:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_dl_channel_encoder:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_dl_channel_encoder:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:lte_ul_channel_decoder:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pc_cfr:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.6' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:rach_3gpp:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_decoder:7.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_encoder:7.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:rs_encoder:7.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sdivider:6.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:searcher_3gpp:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sid:5.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sid:6.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_dec_802_16e_basestation:4.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_decoder:2.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_decoder_3gpplte:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpp2:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpplte:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_encoder_3gpplte:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_intlv_3gpplte:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_intlv_3gpplte:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tcc_intlv_3gpplte:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.6' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ccm:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_cfa:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_enhance:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_gamma:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ic:1.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_ic:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_manr:1.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_noise:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_objseg:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_objseg:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_osd:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_scaler:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_spc:3.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_stats:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_timebase:2.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_vdma:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v_vdma:1.1' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:viterbi:6.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:viterbi:7.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_bram18k:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_bram18k:2.2' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_acc:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_addsub:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_macro:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_multacc:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_multadd:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_dsp48_mux2:2.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xbip_pipe:1.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xfft:7.0' because the summary file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/summary.xml' does not
   exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
WARNING:sim:991 - The project IP instance 'mig' for IP 'MIG Virtex-6 and
   Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2012-10-13+03:35'; the IP in the current catalog has a
   different packaged timestamp '2013-10-13+18:46'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
WARNING:sim:991 - The project IP instance 'mig' for IP 'MIG Virtex-6 and
   Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2012-10-13+03:35'; the IP in the current catalog has a
   different packaged timestamp '2013-10-13+18:46'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Customizing IP...
Finished Customizing.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mig.xco
XMDF file found: mig_xmdf.tcl
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/arb_mux.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/arb_mux.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/arb_row_col.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/arb_row_col.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/arb_select.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/arb_select.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/bank_cntrl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/bank_cntrl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/bank_common.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/bank_common.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/bank_compare.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/bank_compare.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/bank_mach.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/bank_mach.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/bank_queue.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/bank_queue.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/bank_state.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/bank_state.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/col_mach.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/col_mach.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/mc.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/mc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/rank_cntrl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/rank_cntrl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/rank_common.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/rank_common.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/rank_mach.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/rank_mach.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/controller/round_robin_arb.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/controller/round_robin_arb.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ecc/ecc_buf.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ecc/ecc_buf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ecc/ecc_dec_fix.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ecc/ecc_dec_fix.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ecc/ecc_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ecc/ecc_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ecc/ecc_merge_enc.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ecc/ecc_merge_enc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/clk_ibuf.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/clk_ibuf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/ddr2_ddr3_chipscope.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/ddr2_ddr3_chipscope.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/infrastructure.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/infrastructure.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/iodelay_ctrl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/iodelay_ctrl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/mem_intfc.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/mem_intfc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/memc_ui_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/memc_ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ip_top/mig.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ip_top/mig.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/circ_buffer.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/circ_buffer.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_ck_iob.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_ck_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_clock_io.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_clock_io.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_control_io.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_control_io.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_data_io.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_data_io.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_dly_ctrl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_dly_ctrl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_dm_iob.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_dm_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_dq_iob.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_dq_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_dqs_iob.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_dqs_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_init.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_init.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_pd.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_pd.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_pd_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_pd_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_rdclk_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_rdclk_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_rdctrl_sync.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_rdctrl_sync.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_rddata_sync.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_rddata_sync.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_rdlvl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_rdlvl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_read.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_read.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_write.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_write.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/phy_wrlvl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/phy_wrlvl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/phy/rd_bitslip.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/phy/rd_bitslip.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ui/ui_cmd.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ui/ui_cmd.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ui/ui_rd_data.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ui/ui_rd_data.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ui/ui_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ui/ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/rtl/ui/ui_wr_data.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_de
   sign/rtl/ui/ui_wr_data.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/assignment2/mca_lab2/data/fpga/work/tmp/_cg/mig/user_design
/par/mig.ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mig"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'mig39'.
