// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module readCompare (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        adj2_data_V,
        i_in_stream_V_dout,
        i_in_stream_V_empty_n,
        i_in_stream_V_read,
        i_out_stream_V_din,
        i_out_stream_V_full_n,
        i_out_stream_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1023:0] adj2_data_V;
input  [31:0] i_in_stream_V_dout;
input   i_in_stream_V_empty_n;
output   i_in_stream_V_read;
output  [31:0] i_out_stream_V_din;
input   i_out_stream_V_full_n;
output   i_out_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg i_in_stream_V_read;
reg[31:0] i_out_stream_V_din;
reg i_out_stream_V_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    i_in_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    i_out_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] tmp_8_reg_765;
reg   [0:0] tmp_8_1_reg_769;
reg   [0:0] tmp_8_2_reg_773;
reg   [0:0] tmp_8_3_reg_777;
reg   [0:0] tmp_8_4_reg_781;
reg   [0:0] tmp_8_5_reg_785;
reg   [0:0] tmp_8_6_reg_789;
reg   [0:0] tmp_8_7_reg_793;
reg   [0:0] tmp_8_8_reg_797;
reg   [0:0] tmp_8_9_reg_801;
reg   [0:0] tmp_8_s_reg_805;
reg   [0:0] tmp_8_10_reg_809;
reg   [0:0] tmp_8_11_reg_813;
reg   [0:0] tmp_8_12_reg_817;
reg   [0:0] tmp_8_13_reg_821;
reg   [0:0] tmp_8_14_reg_825;
reg   [0:0] tmp_8_15_reg_829;
reg   [0:0] tmp_8_16_reg_833;
reg   [0:0] tmp_8_17_reg_837;
reg   [0:0] tmp_8_18_reg_841;
reg   [0:0] tmp_8_19_reg_845;
reg   [0:0] tmp_8_20_reg_849;
reg   [0:0] tmp_8_21_reg_853;
reg   [0:0] tmp_8_22_reg_857;
reg   [0:0] tmp_8_23_reg_861;
reg   [0:0] tmp_8_24_reg_865;
reg   [0:0] tmp_8_25_reg_869;
reg   [0:0] tmp_8_26_reg_873;
reg   [0:0] tmp_8_27_reg_877;
reg   [0:0] tmp_8_28_reg_881;
reg   [0:0] tmp_8_29_reg_885;
reg   [0:0] tmp_8_30_reg_889;
reg   [5:0] i_reg_218;
wire   [0:0] exitcond_fu_229_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op115_write_state4;
reg    ap_predicate_op117_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] i_1_fu_235_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] tmp_1_reg_760;
wire   [0:0] tmp_8_fu_244_p2;
wire   [0:0] tmp_8_1_fu_259_p2;
wire   [0:0] tmp_8_2_fu_274_p2;
wire   [0:0] tmp_8_3_fu_289_p2;
wire   [0:0] tmp_8_4_fu_304_p2;
wire   [0:0] tmp_8_5_fu_319_p2;
wire   [0:0] tmp_8_6_fu_334_p2;
wire   [0:0] tmp_8_7_fu_349_p2;
wire   [0:0] tmp_8_8_fu_364_p2;
wire   [0:0] tmp_8_9_fu_379_p2;
wire   [0:0] tmp_8_s_fu_394_p2;
wire   [0:0] tmp_8_10_fu_409_p2;
wire   [0:0] tmp_8_11_fu_424_p2;
wire   [0:0] tmp_8_12_fu_439_p2;
wire   [0:0] tmp_8_13_fu_454_p2;
wire   [0:0] tmp_8_14_fu_469_p2;
wire   [0:0] tmp_8_15_fu_484_p2;
wire   [0:0] tmp_8_16_fu_499_p2;
wire   [0:0] tmp_8_17_fu_514_p2;
wire   [0:0] tmp_8_18_fu_529_p2;
wire   [0:0] tmp_8_19_fu_544_p2;
wire   [0:0] tmp_8_20_fu_559_p2;
wire   [0:0] tmp_8_21_fu_574_p2;
wire   [0:0] tmp_8_22_fu_589_p2;
wire   [0:0] tmp_8_23_fu_604_p2;
wire   [0:0] tmp_8_24_fu_619_p2;
wire   [0:0] tmp_8_25_fu_634_p2;
wire   [0:0] tmp_8_26_fu_649_p2;
wire   [0:0] tmp_8_27_fu_664_p2;
wire   [0:0] tmp_8_28_fu_679_p2;
wire   [0:0] tmp_8_29_fu_694_p2;
wire   [0:0] tmp_8_30_fu_709_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_fu_241_p1;
wire   [31:0] p_Result_1_fu_250_p4;
wire   [31:0] p_Result_2_fu_265_p4;
wire   [31:0] p_Result_3_fu_280_p4;
wire   [31:0] p_Result_4_fu_295_p4;
wire   [31:0] p_Result_5_fu_310_p4;
wire   [31:0] p_Result_6_fu_325_p4;
wire   [31:0] p_Result_7_fu_340_p4;
wire   [31:0] p_Result_8_fu_355_p4;
wire   [31:0] p_Result_9_fu_370_p4;
wire   [31:0] p_Result_s_fu_385_p4;
wire   [31:0] p_Result_10_fu_400_p4;
wire   [31:0] p_Result_11_fu_415_p4;
wire   [31:0] p_Result_12_fu_430_p4;
wire   [31:0] p_Result_13_fu_445_p4;
wire   [31:0] p_Result_14_fu_460_p4;
wire   [31:0] p_Result_15_fu_475_p4;
wire   [31:0] p_Result_16_fu_490_p4;
wire   [31:0] p_Result_17_fu_505_p4;
wire   [31:0] p_Result_18_fu_520_p4;
wire   [31:0] p_Result_19_fu_535_p4;
wire   [31:0] p_Result_20_fu_550_p4;
wire   [31:0] p_Result_21_fu_565_p4;
wire   [31:0] p_Result_22_fu_580_p4;
wire   [31:0] p_Result_23_fu_595_p4;
wire   [31:0] p_Result_24_fu_610_p4;
wire   [31:0] p_Result_25_fu_625_p4;
wire   [31:0] p_Result_26_fu_640_p4;
wire   [31:0] p_Result_27_fu_655_p4;
wire   [31:0] p_Result_28_fu_670_p4;
wire   [31:0] p_Result_29_fu_685_p4;
wire   [31:0] p_Result_30_fu_700_p4;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_229_p2 == 1'd0))) begin
        i_reg_218 <= i_1_fu_235_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_218 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_760 <= i_in_stream_V_dout;
        tmp_8_reg_765 <= tmp_8_fu_244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_10_reg_809 <= tmp_8_10_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_11_reg_813 <= tmp_8_11_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_12_reg_817 <= tmp_8_12_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_13_reg_821 <= tmp_8_13_fu_454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_14_reg_825 <= tmp_8_14_fu_469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_15_reg_829 <= tmp_8_15_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_16_reg_833 <= tmp_8_16_fu_499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_17_reg_837 <= tmp_8_17_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_18_reg_841 <= tmp_8_18_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_19_reg_845 <= tmp_8_19_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_1_reg_769 <= tmp_8_1_fu_259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_20_reg_849 <= tmp_8_20_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_21_reg_853 <= tmp_8_21_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_22_reg_857 <= tmp_8_22_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_23_reg_861 <= tmp_8_23_fu_604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_24_reg_865 <= tmp_8_24_fu_619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_24_fu_619_p2 == 1'd0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_25_reg_869 <= tmp_8_25_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_25_fu_634_p2 == 1'd0) & (tmp_8_24_fu_619_p2 == 1'd0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_26_reg_873 <= tmp_8_26_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_26_fu_649_p2 == 1'd0) & (tmp_8_25_fu_634_p2 == 1'd0) & (tmp_8_24_fu_619_p2 == 1'd0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_27_reg_877 <= tmp_8_27_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_27_fu_664_p2 == 1'd0) & (tmp_8_26_fu_649_p2 == 1'd0) & (tmp_8_25_fu_634_p2 == 1'd0) & (tmp_8_24_fu_619_p2 == 1'd0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_28_reg_881 <= tmp_8_28_fu_679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_28_fu_679_p2 == 1'd0) & (tmp_8_27_fu_664_p2 == 1'd0) & (tmp_8_26_fu_649_p2 == 1'd0) & (tmp_8_25_fu_634_p2 == 1'd0) & (tmp_8_24_fu_619_p2 == 1'd0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_29_reg_885 <= tmp_8_29_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_2_reg_773 <= tmp_8_2_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_29_fu_694_p2 == 1'd0) & (tmp_8_28_fu_679_p2 == 1'd0) & (tmp_8_27_fu_664_p2 == 1'd0) & (tmp_8_26_fu_649_p2 == 1'd0) & (tmp_8_25_fu_634_p2 == 1'd0) & (tmp_8_24_fu_619_p2 == 1'd0) & (tmp_8_23_fu_604_p2 == 1'd0) & (tmp_8_22_fu_589_p2 == 1'd0) & (tmp_8_21_fu_574_p2 == 1'd0) & (tmp_8_20_fu_559_p2 == 1'd0) & (tmp_8_19_fu_544_p2 == 1'd0) & (tmp_8_18_fu_529_p2 == 1'd0) & (tmp_8_17_fu_514_p2 == 1'd0) & (tmp_8_16_fu_499_p2 == 1'd0) & (tmp_8_15_fu_484_p2 == 1'd0) & (tmp_8_14_fu_469_p2 == 1'd0) & (tmp_8_13_fu_454_p2 == 1'd0) & (tmp_8_12_fu_439_p2 == 1'd0) & (tmp_8_11_fu_424_p2 == 1'd0) & (tmp_8_10_fu_409_p2 == 1'd0) & (tmp_8_s_fu_394_p2 == 1'd0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_30_reg_889 <= tmp_8_30_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_3_reg_777 <= tmp_8_3_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_4_reg_781 <= tmp_8_4_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_5_reg_785 <= tmp_8_5_fu_319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_6_reg_789 <= tmp_8_6_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_7_reg_793 <= tmp_8_7_fu_349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_8_reg_797 <= tmp_8_8_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_9_reg_801 <= tmp_8_9_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_9_fu_379_p2 == 1'd0) & (tmp_8_8_fu_364_p2 == 1'd0) & (tmp_8_7_fu_349_p2 == 1'd0) & (tmp_8_6_fu_334_p2 == 1'd0) & (tmp_8_5_fu_319_p2 == 1'd0) & (tmp_8_4_fu_304_p2 == 1'd0) & (tmp_8_3_fu_289_p2 == 1'd0) & (tmp_8_2_fu_274_p2 == 1'd0) & (tmp_8_1_fu_259_p2 == 1'd0) & (tmp_8_fu_244_p2 == 1'd0))) begin
        tmp_8_s_reg_805 <= tmp_8_s_fu_394_p2;
    end
end

always @ (*) begin
    if ((exitcond_fu_229_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_in_stream_V_blk_n = i_in_stream_V_empty_n;
    end else begin
        i_in_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_in_stream_V_read = 1'b1;
    end else begin
        i_in_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_8_15_reg_829 == 1'd0) & (tmp_8_14_reg_825 == 1'd0) & (tmp_8_13_reg_821 == 1'd0) & (tmp_8_12_reg_817 == 1'd0) & (tmp_8_11_reg_813 == 1'd0) & (tmp_8_10_reg_809 == 1'd0) & (tmp_8_s_reg_805 == 1'd0) & (tmp_8_9_reg_801 == 1'd0) & (tmp_8_8_reg_797 == 1'd0) & (tmp_8_7_reg_793 == 1'd0) & (tmp_8_6_reg_789 == 1'd0) & (tmp_8_5_reg_785 == 1'd0) & (tmp_8_4_reg_781 == 1'd0) & (tmp_8_3_reg_777 == 1'd0) & (tmp_8_2_reg_773 == 1'd0) & (tmp_8_1_reg_769 == 1'd0) & (tmp_8_reg_765 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_8_30_reg_889 == 1'd0) & (tmp_8_29_reg_885 == 1'd0) & (tmp_8_28_reg_881 == 1'd0) & (tmp_8_27_reg_877 == 1'd0) & (tmp_8_26_reg_873 == 1'd0) & (tmp_8_25_reg_869 == 1'd0) & (tmp_8_24_reg_865 == 1'd0) & (tmp_8_23_reg_861 == 1'd0) & (tmp_8_22_reg_857 == 1'd0) & (tmp_8_21_reg_853 == 1'd0) & (tmp_8_20_reg_849 == 1'd0) & (tmp_8_19_reg_845 == 1'd0) & (tmp_8_18_reg_841 == 1'd0) & (tmp_8_17_reg_837 == 1'd0) & (tmp_8_16_reg_833 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((tmp_8_15_reg_829 == 1'd1) | (tmp_8_14_reg_825 == 1'd1) | (tmp_8_13_reg_821 == 1'd1) | (tmp_8_12_reg_817 == 1'd1) | (tmp_8_11_reg_813 == 1'd1) | (tmp_8_10_reg_809 == 1'd1) | (tmp_8_s_reg_805 == 1'd1) | (tmp_8_9_reg_801 == 1'd1) | (tmp_8_8_reg_797 == 1'd1) | (tmp_8_7_reg_793 == 1'd1) | (tmp_8_6_reg_789 == 1'd1) | (tmp_8_5_reg_785 == 1'd1) | (tmp_8_4_reg_781 == 1'd1) | (tmp_8_3_reg_777 == 1'd1) | (tmp_8_2_reg_773 == 1'd1) | (tmp_8_1_reg_769 == 1'd1) | (tmp_8_30_reg_889 == 1'd1) | (tmp_8_29_reg_885 == 1'd1) | (tmp_8_28_reg_881 == 1'd1) | (tmp_8_27_reg_877 == 1'd1) | (tmp_8_26_reg_873 == 1'd1) | (tmp_8_25_reg_869 == 1'd1) | (tmp_8_24_reg_865 == 1'd1) | (tmp_8_23_reg_861 == 1'd1) | (tmp_8_22_reg_857 == 1'd1) | (tmp_8_21_reg_853 == 1'd1) | (tmp_8_20_reg_849 == 1'd1) | (tmp_8_19_reg_845 == 1'd1) | (tmp_8_18_reg_841 == 1'd1) | (tmp_8_17_reg_837 == 1'd1) | (tmp_8_16_reg_833 == 1'd1) | (tmp_8_reg_765 == 1'd1))))) begin
        i_out_stream_V_blk_n = i_out_stream_V_full_n;
    end else begin
        i_out_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op117_write_state4 == 1'b1)) begin
            i_out_stream_V_din = tmp_1_reg_760;
        end else if ((ap_predicate_op115_write_state4 == 1'b1)) begin
            i_out_stream_V_din = 32'd4294967295;
        end else begin
            i_out_stream_V_din = 'bx;
        end
    end else begin
        i_out_stream_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op117_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op115_write_state4 == 1'b1)))) begin
        i_out_stream_V_write = 1'b1;
    end else begin
        i_out_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_fu_229_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((exitcond_fu_229_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op117_write_state4 == 1'b1)) | ((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op115_write_state4 == 1'b1)))) | ((i_in_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op117_write_state4 == 1'b1)) | ((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op115_write_state4 == 1'b1)))) | ((i_in_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op117_write_state4 == 1'b1)) | ((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op115_write_state4 == 1'b1)))) | ((i_in_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (i_in_stream_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op117_write_state4 == 1'b1)) | ((i_out_stream_V_full_n == 1'b0) & (ap_predicate_op115_write_state4 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op115_write_state4 = ((tmp_8_15_reg_829 == 1'd0) & (tmp_8_14_reg_825 == 1'd0) & (tmp_8_13_reg_821 == 1'd0) & (tmp_8_12_reg_817 == 1'd0) & (tmp_8_11_reg_813 == 1'd0) & (tmp_8_10_reg_809 == 1'd0) & (tmp_8_s_reg_805 == 1'd0) & (tmp_8_9_reg_801 == 1'd0) & (tmp_8_8_reg_797 == 1'd0) & (tmp_8_7_reg_793 == 1'd0) & (tmp_8_6_reg_789 == 1'd0) & (tmp_8_5_reg_785 == 1'd0) & (tmp_8_4_reg_781 == 1'd0) & (tmp_8_3_reg_777 == 1'd0) & (tmp_8_2_reg_773 == 1'd0) & (tmp_8_1_reg_769 == 1'd0) & (tmp_8_reg_765 == 1'd0) & (tmp_8_30_reg_889 == 1'd0) & (tmp_8_29_reg_885 == 1'd0) & (tmp_8_28_reg_881 == 1'd0) & (tmp_8_27_reg_877 == 1'd0) & (tmp_8_26_reg_873 == 1'd0) & (tmp_8_25_reg_869 == 1'd0) & (tmp_8_24_reg_865 == 1'd0) & (tmp_8_23_reg_861 == 1'd0) & (tmp_8_22_reg_857 == 1'd0) & (tmp_8_21_reg_853 == 1'd0) & (tmp_8_20_reg_849 == 1'd0) & (tmp_8_19_reg_845 == 1'd0) & (tmp_8_18_reg_841 == 1'd0) & (tmp_8_17_reg_837 == 1'd0) & (tmp_8_16_reg_833 == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_write_state4 = ((tmp_8_15_reg_829 == 1'd1) | (tmp_8_14_reg_825 == 1'd1) | (tmp_8_13_reg_821 == 1'd1) | (tmp_8_12_reg_817 == 1'd1) | (tmp_8_11_reg_813 == 1'd1) | (tmp_8_10_reg_809 == 1'd1) | (tmp_8_s_reg_805 == 1'd1) | (tmp_8_9_reg_801 == 1'd1) | (tmp_8_8_reg_797 == 1'd1) | (tmp_8_7_reg_793 == 1'd1) | (tmp_8_6_reg_789 == 1'd1) | (tmp_8_5_reg_785 == 1'd1) | (tmp_8_4_reg_781 == 1'd1) | (tmp_8_3_reg_777 == 1'd1) | (tmp_8_2_reg_773 == 1'd1) | (tmp_8_1_reg_769 == 1'd1) | (tmp_8_30_reg_889 == 1'd1) | (tmp_8_29_reg_885 == 1'd1) | (tmp_8_28_reg_881 == 1'd1) | (tmp_8_27_reg_877 == 1'd1) | (tmp_8_26_reg_873 == 1'd1) | (tmp_8_25_reg_869 == 1'd1) | (tmp_8_24_reg_865 == 1'd1) | (tmp_8_23_reg_861 == 1'd1) | (tmp_8_22_reg_857 == 1'd1) | (tmp_8_21_reg_853 == 1'd1) | (tmp_8_20_reg_849 == 1'd1) | (tmp_8_19_reg_845 == 1'd1) | (tmp_8_18_reg_841 == 1'd1) | (tmp_8_17_reg_837 == 1'd1) | (tmp_8_16_reg_833 == 1'd1) | (tmp_8_reg_765 == 1'd1));
end

assign exitcond_fu_229_p2 = ((i_reg_218 == 6'd32) ? 1'b1 : 1'b0);

assign i_1_fu_235_p2 = (i_reg_218 + 6'd1);

assign p_Result_10_fu_400_p4 = {{adj2_data_V[383:352]}};

assign p_Result_11_fu_415_p4 = {{adj2_data_V[415:384]}};

assign p_Result_12_fu_430_p4 = {{adj2_data_V[447:416]}};

assign p_Result_13_fu_445_p4 = {{adj2_data_V[479:448]}};

assign p_Result_14_fu_460_p4 = {{adj2_data_V[511:480]}};

assign p_Result_15_fu_475_p4 = {{adj2_data_V[543:512]}};

assign p_Result_16_fu_490_p4 = {{adj2_data_V[575:544]}};

assign p_Result_17_fu_505_p4 = {{adj2_data_V[607:576]}};

assign p_Result_18_fu_520_p4 = {{adj2_data_V[639:608]}};

assign p_Result_19_fu_535_p4 = {{adj2_data_V[671:640]}};

assign p_Result_1_fu_250_p4 = {{adj2_data_V[63:32]}};

assign p_Result_20_fu_550_p4 = {{adj2_data_V[703:672]}};

assign p_Result_21_fu_565_p4 = {{adj2_data_V[735:704]}};

assign p_Result_22_fu_580_p4 = {{adj2_data_V[767:736]}};

assign p_Result_23_fu_595_p4 = {{adj2_data_V[799:768]}};

assign p_Result_24_fu_610_p4 = {{adj2_data_V[831:800]}};

assign p_Result_25_fu_625_p4 = {{adj2_data_V[863:832]}};

assign p_Result_26_fu_640_p4 = {{adj2_data_V[895:864]}};

assign p_Result_27_fu_655_p4 = {{adj2_data_V[927:896]}};

assign p_Result_28_fu_670_p4 = {{adj2_data_V[959:928]}};

assign p_Result_29_fu_685_p4 = {{adj2_data_V[991:960]}};

assign p_Result_2_fu_265_p4 = {{adj2_data_V[95:64]}};

assign p_Result_30_fu_700_p4 = {{adj2_data_V[1023:992]}};

assign p_Result_3_fu_280_p4 = {{adj2_data_V[127:96]}};

assign p_Result_4_fu_295_p4 = {{adj2_data_V[159:128]}};

assign p_Result_5_fu_310_p4 = {{adj2_data_V[191:160]}};

assign p_Result_6_fu_325_p4 = {{adj2_data_V[223:192]}};

assign p_Result_7_fu_340_p4 = {{adj2_data_V[255:224]}};

assign p_Result_8_fu_355_p4 = {{adj2_data_V[287:256]}};

assign p_Result_9_fu_370_p4 = {{adj2_data_V[319:288]}};

assign p_Result_s_fu_385_p4 = {{adj2_data_V[351:320]}};

assign tmp_8_10_fu_409_p2 = ((i_in_stream_V_dout == p_Result_10_fu_400_p4) ? 1'b1 : 1'b0);

assign tmp_8_11_fu_424_p2 = ((i_in_stream_V_dout == p_Result_11_fu_415_p4) ? 1'b1 : 1'b0);

assign tmp_8_12_fu_439_p2 = ((i_in_stream_V_dout == p_Result_12_fu_430_p4) ? 1'b1 : 1'b0);

assign tmp_8_13_fu_454_p2 = ((i_in_stream_V_dout == p_Result_13_fu_445_p4) ? 1'b1 : 1'b0);

assign tmp_8_14_fu_469_p2 = ((i_in_stream_V_dout == p_Result_14_fu_460_p4) ? 1'b1 : 1'b0);

assign tmp_8_15_fu_484_p2 = ((i_in_stream_V_dout == p_Result_15_fu_475_p4) ? 1'b1 : 1'b0);

assign tmp_8_16_fu_499_p2 = ((i_in_stream_V_dout == p_Result_16_fu_490_p4) ? 1'b1 : 1'b0);

assign tmp_8_17_fu_514_p2 = ((i_in_stream_V_dout == p_Result_17_fu_505_p4) ? 1'b1 : 1'b0);

assign tmp_8_18_fu_529_p2 = ((i_in_stream_V_dout == p_Result_18_fu_520_p4) ? 1'b1 : 1'b0);

assign tmp_8_19_fu_544_p2 = ((i_in_stream_V_dout == p_Result_19_fu_535_p4) ? 1'b1 : 1'b0);

assign tmp_8_1_fu_259_p2 = ((i_in_stream_V_dout == p_Result_1_fu_250_p4) ? 1'b1 : 1'b0);

assign tmp_8_20_fu_559_p2 = ((i_in_stream_V_dout == p_Result_20_fu_550_p4) ? 1'b1 : 1'b0);

assign tmp_8_21_fu_574_p2 = ((i_in_stream_V_dout == p_Result_21_fu_565_p4) ? 1'b1 : 1'b0);

assign tmp_8_22_fu_589_p2 = ((i_in_stream_V_dout == p_Result_22_fu_580_p4) ? 1'b1 : 1'b0);

assign tmp_8_23_fu_604_p2 = ((i_in_stream_V_dout == p_Result_23_fu_595_p4) ? 1'b1 : 1'b0);

assign tmp_8_24_fu_619_p2 = ((i_in_stream_V_dout == p_Result_24_fu_610_p4) ? 1'b1 : 1'b0);

assign tmp_8_25_fu_634_p2 = ((i_in_stream_V_dout == p_Result_25_fu_625_p4) ? 1'b1 : 1'b0);

assign tmp_8_26_fu_649_p2 = ((i_in_stream_V_dout == p_Result_26_fu_640_p4) ? 1'b1 : 1'b0);

assign tmp_8_27_fu_664_p2 = ((i_in_stream_V_dout == p_Result_27_fu_655_p4) ? 1'b1 : 1'b0);

assign tmp_8_28_fu_679_p2 = ((i_in_stream_V_dout == p_Result_28_fu_670_p4) ? 1'b1 : 1'b0);

assign tmp_8_29_fu_694_p2 = ((i_in_stream_V_dout == p_Result_29_fu_685_p4) ? 1'b1 : 1'b0);

assign tmp_8_2_fu_274_p2 = ((i_in_stream_V_dout == p_Result_2_fu_265_p4) ? 1'b1 : 1'b0);

assign tmp_8_30_fu_709_p2 = ((i_in_stream_V_dout == p_Result_30_fu_700_p4) ? 1'b1 : 1'b0);

assign tmp_8_3_fu_289_p2 = ((i_in_stream_V_dout == p_Result_3_fu_280_p4) ? 1'b1 : 1'b0);

assign tmp_8_4_fu_304_p2 = ((i_in_stream_V_dout == p_Result_4_fu_295_p4) ? 1'b1 : 1'b0);

assign tmp_8_5_fu_319_p2 = ((i_in_stream_V_dout == p_Result_5_fu_310_p4) ? 1'b1 : 1'b0);

assign tmp_8_6_fu_334_p2 = ((i_in_stream_V_dout == p_Result_6_fu_325_p4) ? 1'b1 : 1'b0);

assign tmp_8_7_fu_349_p2 = ((i_in_stream_V_dout == p_Result_7_fu_340_p4) ? 1'b1 : 1'b0);

assign tmp_8_8_fu_364_p2 = ((i_in_stream_V_dout == p_Result_8_fu_355_p4) ? 1'b1 : 1'b0);

assign tmp_8_9_fu_379_p2 = ((i_in_stream_V_dout == p_Result_9_fu_370_p4) ? 1'b1 : 1'b0);

assign tmp_8_fu_244_p2 = ((i_in_stream_V_dout == tmp_fu_241_p1) ? 1'b1 : 1'b0);

assign tmp_8_s_fu_394_p2 = ((i_in_stream_V_dout == p_Result_s_fu_385_p4) ? 1'b1 : 1'b0);

assign tmp_fu_241_p1 = adj2_data_V[31:0];

endmodule //readCompare
