{
	"author": ["Saurabh K. Tiwary", "Pragati K. Tiwary", "Rob A. Rutenbar"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2006",
	"dblpkey": "conf/dac/TiwaryTR06",
	"doi": "10.1145/1146909.1146921",
	"ee": "http://doi.acm.org/10.1145/1146909.1146921",
	"pages": "31-36",
	"publisher": "ACM",
	"title": "Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration",
	"type": "inproceedings",
	"year": 2006
}