{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "monolithic_cmos"}, {"score": 0.004718897469501381, "phrase": "silicon_photonics._silicon_photonics"}, {"score": 0.0030895394261534776, "phrase": "new_monolithic_silicon-photonic_technology"}, {"score": 0.0027929100418926725, "phrase": "standard_bulk_cmos_process"}, {"score": 0.0024742098091226203, "phrase": "energy_efficiency"}, {"score": 0.0021917966722180132, "phrase": "logical_and_physical_implications"}, {"score": 0.0021049977753042253, "phrase": "leveraging_this_technology"}], "paper_keywords": [""], "paper_abstract": "SILICON PHOTONICS IS A PROMISING TECHNOLOGY FOR ADDRESSING MEMORY BANDWIDTH LIMITATIONS IN FUTURE MANY-CORE PROCESSORS. THIS ARTICLE FIRST INTRODUCES A NEW MONOLITHIC SILICON-PHOTONIC TECHNOLOGY, WHICH USES A STANDARD BULK CMOS PROCESS TO REDUCE COSTS AND IMPROVE ENERGY EFFICIENCY, AND THEN EXPLORES THE LOGICAL AND PHYSICAL IMPLICATIONS OF LEVERAGING THIS TECHNOLOGY IN PROCESS OR-TO-MEMORY NETWORKS.", "paper_title": "BUILDING MANY-CORE PROCESSOR-TO-DRAM NETWORKS WITH MONOLITHIC CMOS SILICON PHOTONICS", "paper_id": "WOS:000269008000003"}