/*
 *@Date  : 14 Dec 2022
 *@Author: Hitesh
 */

#ifndef nrf24_
#define nrf24_

/*
 * SPI commands
 */
#define nRF24_R_REGISTER       0x00  //Read Registers
#define nRF24_W_REGISTER       0x20  //Write Registers
#define nRF24_R_RX_PAYLOAD     0x61  //Read RX-payload: 1 – 32 bytes. A read operation will always start at byte 0. Payload will be deleted from FIFO after it is read. Used in RX mode
#define nrf24_W_TX_PAYLOAD     0xA0  //Used in TX mode. Write TX-payload: 1 – 32 bytes. A write operation will always start at byte 0.
#define nrf24_FLUSH_TX         0xE1  //Flush TX FIFO, used in TX mode
#define nrf24_FLUSH_RX         0xE2  //Flush RX FIFO, used in RX mode Should not be executed during transmission of acknowledge, i.e. acknowledge package will not be completed.
#define nrf24_REUSE_TX_PL      0xE3  //Used for a PTX device Reuse last sent payload. Packets will be repeatedly resent as long as CE is high.
#define nrf24_NOP              0xFF

/*
 * Register MapFS
 */
#define nrf24_CONFIG           0x00  //Configuration Register
#define nrf24_EN_AA            0x01  //Enable ‘Auto Acknowledgment’ Function Disable this functionality to be compatible with nRF2401
#define nrf24_EN_RXADDR        0x02  //Enabled RX Addresses
#define nrf24_SETUP_AW         0x03  //Setup of Address Widths
#define nrf24_SETUP_RETR       0x04  //Setup of Automatic Transmission
#define nrf24_RF_CH            0x05  //RF Channel
#define nrf24_RF_SETUP         0x06  //RF Setup Register (Bit 3 -> data rate 0:1 Mbps
#define nrf24_STATUS           0x07  //Status Register
#define nrf24_OBSERVE_TX       0x08  //Transmit Observe Register
#define nrf24_CD               0x09  //Carrier Detect
#define nrf24_RX_ADDR_P0       0x0A  //Receive address data pipe 0. 5 Bytes maximum length LSByte is written first. Write the number of bytes defined by SETUP_AW)
#define nrf24_RX_ADDR_P1       0x0B  //Receive address data pipe 1. 5 Bytes maximum length LSByte is written first. Write the number of bytes defined by SETUP_AW)
#define nrf24_RX_ADDR_P2       0x0C  //Receive address data pipe 2. Only LSB. MSBytes will be equal to RX_ADDR_P1[39:8]
#define nrf24_RX_ADDR_P3       0x0D  //Receive address data pipe 3. Only LSB. MSBytes will be equal to RX_ADDR_P1[39:8]
#define nrf24_RX_ADDR_P4       0x0E  //Receive address data pipe 4. Only LSB. MSBytes will be equal to RX_ADDR_P1[39:8]
#define nrf24_RX_ADDR_P5       0x0F  //Receive address data pipe 5. Only LSB. MSBytes will be equal to RX_ADDR_P1[39:8]
#define nrf24_TX_ADDR          0x10  //Transmit Used for a PTX device only. (LSByte is written first) Set RX_ADDR_P0 equal to this address to handle automatic acknowledge if this is a PTX device with Enhanced ShockBurst™ enabled
#define nrf24_RX_PW_P0         0x11
#define nrf24_RX_PW_P1         0x12
#define nrf24_RX_PW_P2         0x13
#define nrf24_RX_PW_P3         0x14
#define nrf24_RX_PW_P4         0x15
#define nrf24_RX_PW_P5         0x16
#define nrf24_FIFO_STATUS      0x17  //FIFO Status register

#endif
