ENODEV,VAR_0
F_INT_ENTRY_REPLACEMENT_FAULT,VAR_1
F_INT_INVALID_PA_FAULT,VAR_2
F_INT_MAIN_MULTI_HIT_FAULT,VAR_3
F_INT_MISS_TRANSACTION_FIFO_FAULT,VAR_4
F_INT_PRETETCH_TRANSATION_FIFO_FAULT,VAR_5
F_INT_TLB_MISS_FAULT,VAR_6
F_INT_TRANSLATION_FAULT,VAR_7
F_L2_MULIT_HIT_EN,VAR_8
F_MISS_FIFO_ERR_INT_EN,VAR_9
F_MISS_FIFO_OVERFLOW_INT_EN,VAR_10
F_MMU_PREFETCH_RT_REPLACE_MOD,VAR_11
F_MMU_TF_PROT_TO_PROGRAM_ADDR,VAR_12
F_MMU_TF_PROT_TO_PROGRAM_ADDR_MT8173,VAR_13
F_MMU_VLD_PA_RNG,FUNC_0
F_PREETCH_FIFO_OVERFLOW_INT_EN,VAR_14
F_PREFETCH_FIFO_ERR_INT_EN,VAR_15
F_TABLE_WALK_FAULT_INT_EN,VAR_16
M4U_MT8173,VAR_17
REG_MMU_CTRL_REG,VAR_18
REG_MMU_DCM_DIS,VAR_19
REG_MMU_INT_CONTROL0,VAR_20
REG_MMU_INT_MAIN_CONTROL,VAR_21
REG_MMU_IVRP_PADDR,VAR_22
REG_MMU_PT_BASE_ADDR,VAR_23
REG_MMU_STANDARD_AXI_MODE,VAR_24
REG_MMU_VLD_PA_RNG,VAR_25
clk_disable_unprepare,FUNC_1
clk_prepare_enable,FUNC_2
dev_err,FUNC_3
dev_name,FUNC_4
devm_request_irq,FUNC_5
lower_32_bits,FUNC_6
mtk_iommu_isr,VAR_26
upper_32_bits,FUNC_7
writel_relaxed,FUNC_8
mtk_iommu_hw_init,FUNC_9
data,VAR_27
regval,VAR_28
ret,VAR_29
