{
	"author": [
		"Adnan Aziz",
		"Felice Balarin",
		"Szu-Tsung Cheng",
		"Ramin Hojati",
		"Timothy Kam",
		"Sriram C. Krishnan",
		"Rajeev K. Ranjan",
		"Thomas R. Shiple",
		"Vigyan Singhal",
		"Serdar Tasiran",
		"Huey-Yih Wang",
		"Robert K. Brayton",
		"Alberto L. Sangiovanni-Vincentelli"
	],
	"booktitle": "Proceedings of the 31st Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/AzizBCHKKRSSTWBS94",
	"doi": "10.1145/196244.196467",
	"ee": "http://doi.acm.org/10.1145/196244.196467",
	"pages": "454-459",
	"publisher": "ACM Press",
	"stemmed": [
		"hsis",
		"a",
		"bdd",
		"base",
		"environ",
		"for",
		"formal",
		"verif"
	],
	"tag": [
		"named",
		"verification"
	],
	"title": "HSIS: A BDD-Based Environment for Formal Verification",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1994
}