/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [25:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [20:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[71:68] + in_data[10:7];
  assign celloutsig_0_3z = { celloutsig_0_1z[16:0], celloutsig_0_0z } + { in_data[17:10], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_35z = { in_data[50:49], celloutsig_0_26z } + celloutsig_0_1z[15:3];
  assign celloutsig_0_4z = celloutsig_0_3z[7:2] + { celloutsig_0_1z[14:13], celloutsig_0_0z };
  assign celloutsig_1_10z = in_data[153:148] + { in_data[140], celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_4z + in_data[12:7];
  assign celloutsig_1_14z = { celloutsig_1_9z[2:1], celloutsig_1_5z[8:2], celloutsig_1_4z, celloutsig_1_5z[0] } + { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z[8:2], celloutsig_1_4z, celloutsig_1_5z[0] };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_0z } + { celloutsig_0_3z[6:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_10z[9:2], celloutsig_0_5z } + { celloutsig_0_10z[3:1], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_19z[7:5], celloutsig_0_12z, celloutsig_0_0z } + { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_36z = celloutsig_0_4z[1] ? { celloutsig_0_35z[8:6], celloutsig_0_34z, celloutsig_0_7z } : celloutsig_0_12z[9:1];
  assign { celloutsig_1_5z[8:2], celloutsig_1_5z[0] } = celloutsig_1_2z[4] ? { in_data[169:163], celloutsig_1_4z } : { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_7z ? { celloutsig_1_5z[8], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z[8:2], celloutsig_1_4z, celloutsig_1_5z[0] } : { in_data[113:102], 1'h0 };
  assign celloutsig_0_10z = celloutsig_0_1z[6] ? { in_data[36:31], celloutsig_0_8z, celloutsig_0_2z } : { celloutsig_0_8z[4:3], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_11z[10:5] = in_data[37] ? { celloutsig_0_9z, celloutsig_0_2z } : { celloutsig_0_7z[3], celloutsig_0_7z };
  assign celloutsig_0_1z = celloutsig_0_0z[3] ? in_data[24:7] : { 1'h0, celloutsig_0_0z[2], 1'h0, celloutsig_0_0z[2:0], 1'h0, celloutsig_0_0z[2:0], 1'h0, celloutsig_0_0z[2:0], 1'h0, celloutsig_0_0z[2:0] };
  assign celloutsig_0_12z = celloutsig_0_2z ? { celloutsig_0_11z[10:5], celloutsig_0_7z[4:1] } : celloutsig_0_6z[25:16];
  assign celloutsig_0_19z = celloutsig_0_0z[0] ? { celloutsig_0_11z[10:6], celloutsig_0_8z } : { celloutsig_0_16z[9:3], celloutsig_0_18z };
  assign celloutsig_0_22z = celloutsig_0_1z[2] ? { celloutsig_0_9z[3:1], celloutsig_0_9z, celloutsig_0_1z[17:3], 1'h1, celloutsig_0_1z[1:0] } : { celloutsig_0_6z[18:13], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_26z = celloutsig_0_6z[2] ? { celloutsig_0_20z[12:11], celloutsig_0_5z, celloutsig_0_17z } : { celloutsig_0_19z[2:0], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_19z[8:1], celloutsig_0_2z } != celloutsig_0_6z[17:9];
  assign celloutsig_0_37z = celloutsig_0_22z[15:12] != { celloutsig_0_8z[3:1], celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[145:118] != in_data[173:146];
  assign celloutsig_1_4z = in_data[137:133] != celloutsig_1_2z;
  assign celloutsig_1_7z = { in_data[143:141], celloutsig_1_4z, celloutsig_1_6z } != { celloutsig_1_5z[6:2], celloutsig_1_4z, celloutsig_1_5z[0] };
  assign celloutsig_0_28z = celloutsig_0_18z[0] != celloutsig_0_4z[3];
  assign celloutsig_0_8z = celloutsig_0_1z[8:4] << { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[102:100], celloutsig_1_0z, celloutsig_1_0z } - { in_data[179:176], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[3:2], celloutsig_1_4z } - { celloutsig_1_5z[2], celloutsig_1_4z, celloutsig_1_5z[0] };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_10z } - { celloutsig_1_14z[9:2], celloutsig_1_5z[8:2], celloutsig_1_4z, celloutsig_1_5z[0] };
  assign celloutsig_1_18z = celloutsig_1_14z[10:4] - celloutsig_1_5z[8:2];
  assign celloutsig_0_6z = { celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_3z } - in_data[74:49];
  assign celloutsig_0_9z = { celloutsig_0_6z[6:3], celloutsig_0_2z } - celloutsig_0_3z[20:16];
  assign celloutsig_0_18z = { celloutsig_0_16z[4:3], celloutsig_0_2z } - celloutsig_0_17z;
  assign celloutsig_0_34z = ~((celloutsig_0_9z[0] & celloutsig_0_30z) | celloutsig_0_8z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_15z[12] & celloutsig_1_9z[7]) | celloutsig_1_15z[7]);
  assign celloutsig_0_15z = ~((celloutsig_0_7z[0] & celloutsig_0_6z[17]) | celloutsig_0_5z[0]);
  assign celloutsig_0_2z = ~((in_data[33] & celloutsig_0_0z[1]) | celloutsig_0_0z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[147:141];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_17z = celloutsig_0_7z[2:0];
  assign celloutsig_0_11z[4:0] = celloutsig_0_7z;
  assign celloutsig_1_5z[1] = celloutsig_1_4z;
  assign { out_data[134:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
