# Tiny Tapeout project information
project:
  title:        "spi_pwm"      # Project title
  author:       "djuara"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This is a PWM generator and 8-bit width IO, spi controlled (2 different interfaces, just for testing)."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_spi_pwm_djuara"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"
    - "edge_detector.v"
    - "spi_own_clock.v"
    - "spi_sampled.v"
    - "pwm.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "clk_sclk - SCLK signal of SPI_CLK"
  ui[1]: "clk_mosi - MOSI signal of SPI_CLK"
  ui[2]: "clk_cs - CS signal of SPI_CLK"
  ui[3]: "sampled_sclk - SCLK signal of SPI_SAMPLED"
  ui[4]: "sampled_mosi - MOSI signal of SPI_SAMPLED"
  ui[5]: "sampled_cs - CS signal of SPI_SAMPLED"
  ui[6]: "Control start of PWM externally"
  ui[7]: "Input and'ed with ena and reported in bit 7 of reg 0x01"

  # Outputs
  uo[0]: "clk_miso"
  uo[1]: "sampled_miso - MISO signal of SPI_SAMPLED"
  uo[2]: "pwm - PWM output"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "IO0"
  uio[1]: "IO1"
  uio[2]: "IO2"
  uio[3]: "IO3"
  uio[4]: "IO4"
  uio[5]: "IO5"
  uio[6]: "IO6"
  uio[7]: "IO7"

# Do not change!
yaml_version: 6
