
---------- Begin Simulation Statistics ----------
final_tick                               1040195608000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69883                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701564                       # Number of bytes of host memory used
host_op_rate                                    70112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15826.26                       # Real time elapsed on the host
host_tick_rate                               65725923                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105990319                       # Number of instructions simulated
sim_ops                                    1109615687                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.040196                       # Number of seconds simulated
sim_ticks                                1040195608000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.725461                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143697674                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163803841                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12769993                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224288911                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18433973                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18556319                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          122346                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285474720                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863176                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8484549                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260720965                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29719957                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90711127                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050889017                       # Number of instructions committed
system.cpu0.commit.committedOps            1052703011                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1923601025                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547256                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308389                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1407038030     73.15%     73.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    315209213     16.39%     89.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71014925      3.69%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67489524      3.51%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19828384      1.03%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7360529      0.38%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2463702      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3476761      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29719957      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1923601025                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20859563                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016070472                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326242349                       # Number of loads committed
system.cpu0.commit.membars                    3625351                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625357      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       584014105     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328053818     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127168289     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052703011                       # Class of committed instruction
system.cpu0.commit.refs                     455222131                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050889017                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052703011                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.976038                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.976038                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            323908897                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4293782                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142161615                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1166911535                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               802427519                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                799894418                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8495997                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7869381                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5675083                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285474720                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204488797                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1131633487                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5609400                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1191286320                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          126                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25562922                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137472                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         795986659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162131647                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573673                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1940401914                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1098429480     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618116571     31.86%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134715611      6.94%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69383563      3.58%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9152281      0.47%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5346007      0.28%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1522439      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816332      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1919630      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1940401914                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      136194564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8592727                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269669539                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532455                       # Inst execution rate
system.cpu0.iew.exec_refs                   483718766                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133862335                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              265692545                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359458758                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3590420                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3446738                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140228490                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1143396969                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349856431                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8054300                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1105695120                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2174324                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3746750                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8495997                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7885929                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       187696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16086185                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45531                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13188                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4295491                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33216409                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11248708                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13188                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1161977                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7430750                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                457858241                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1095256896                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.881417                       # average fanout of values written-back
system.cpu0.iew.wb_producers                403564189                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527429                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1095347730                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1351768750                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699823186                       # number of integer regfile writes
system.cpu0.ipc                              0.506063                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506063                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626856      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611927493     54.94%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035668      0.72%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811536      0.16%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354642648     31.84%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133705169     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1113749421                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           49                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2400464                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002155                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 499576     20.81%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1712017     71.32%     92.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               188869      7.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1112522976                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4170453766                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1095256847                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1234103015                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1132632604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1113749421                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10764365                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90693954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           152651                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5322971                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     50528663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1940401914                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573979                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1131164337     58.30%     58.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          564504342     29.09%     87.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          200907656     10.35%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33442457      1.72%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6654026      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2454005      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             877921      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             228619      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             168551      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1940401914                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536334                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26895073                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4793134                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359458758                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140228490                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2076596478                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3795193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              285010116                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670704492                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11210803                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               813598610                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10388833                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19908                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1412564575                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155351883                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          740943958                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                792765579                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18395215                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8495997                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40394768                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70239458                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1412564535                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136844                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4728                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22524178                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4722                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3037276148                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2303647914                       # The number of ROB writes
system.cpu0.timesIdled                       25771474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.672359                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9976807                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10538247                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2060156                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19283239                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            345687                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         527952                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          182265                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21025259                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4797                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1192312                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12207126                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1270799                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23290707                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55101302                       # Number of instructions committed
system.cpu1.commit.committedOps              56912676                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    334240336                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170275                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814777                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    310763871     92.98%     92.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11607033      3.47%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3829328      1.15%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3650988      1.09%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       998350      0.30%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       292817      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1719904      0.51%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       107246      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1270799      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    334240336                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503230                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52998095                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16129748                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32027819     56.28%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940947     31.52%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3321250      5.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56912676                       # Class of committed instruction
system.cpu1.commit.refs                      21262209                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55101302                       # Number of Instructions Simulated
system.cpu1.committedOps                     56912676                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.135997                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.135997                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            290855028                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               873979                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9003266                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88541828                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12636732                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28602566                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1192834                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1238616                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4610495                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21025259                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13052649                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    321527969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               128941                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     102105317                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4121356                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062186                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14308984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10322494                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.301996                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         337897655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313956                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.812054                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               278187596     82.33%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31798030      9.41%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16782542      4.97%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6181557      1.83%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3015917      0.89%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1485677      0.44%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  442722      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     114      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3500      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           337897655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         203770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1263034                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14822763                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192806                       # Inst execution rate
system.cpu1.iew.exec_refs                    22755145                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5226623                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              247448696                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22746474                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711911                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1732197                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7107250                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80194993                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17528522                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           907929                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65188001                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1552686                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1251129                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1192834                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4712639                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          295733                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8633                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          562                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2606                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6616726                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1974789                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           562                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       205773                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1057261                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37227761                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64570224                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845422                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31473167                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190979                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64584008                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81325609                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43006660                       # number of integer regfile writes
system.cpu1.ipc                              0.162973                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162973                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622622      5.48%      5.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39569686     59.87%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19472819     29.46%     94.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3430659      5.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              66095930                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2008370                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030386                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 357133     17.78%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1454725     72.43%     90.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               196510      9.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64481664                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         472260877                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64570212                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        103477749                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  72060245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 66095930                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134748                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23282316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           163018                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700486                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15552612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    337897655                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195609                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653950                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          297489142     88.04%     88.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26599704      7.87%     95.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7263693      2.15%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2983156      0.88%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2549780      0.75%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             438383      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             439777      0.13%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              82485      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              51535      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      337897655                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195491                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16109756                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1931698                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22746474                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7107250                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       338101425                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1742282015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              264574794                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38011500                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11112641                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15158597                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1357507                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9480                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            104063072                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84530916                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57175745                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28850622                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14481827                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1192834                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28095657                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19164245                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       104063060                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25151                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23338541                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   413172712                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164070841                       # The number of ROB writes
system.cpu1.timesIdled                           2633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4058027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8056682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1931239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54372                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59174593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3487619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118335908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3541991                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1408601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2771699                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1226826                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            246                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2648929                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2648926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1408601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            48                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12114209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12114209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    437070464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               437070464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              514                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4058157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4058157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4058157                       # Request fanout histogram
system.membus.respLayer1.occupancy        21900439250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20431887500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    316266583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   437454987.848512                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1101512500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1038298008500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1897599500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172895998                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172895998                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172895998                       # number of overall hits
system.cpu0.icache.overall_hits::total      172895998                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31592799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31592799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31592799                       # number of overall misses
system.cpu0.icache.overall_misses::total     31592799                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 411706162997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 411706162997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 411706162997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 411706162997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204488797                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204488797                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204488797                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204488797                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154496                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154496                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154496                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154496                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13031.645692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13031.645692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13031.645692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13031.645692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3075                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.590909                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29824310                       # number of writebacks
system.cpu0.icache.writebacks::total         29824310                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1768456                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1768456                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1768456                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1768456                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29824343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29824343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29824343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29824343                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365210114000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365210114000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365210114000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365210114000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145848                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145848                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145848                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145848                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12245.369965                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12245.369965                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12245.369965                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12245.369965                       # average overall mshr miss latency
system.cpu0.icache.replacements              29824310                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172895998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172895998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31592799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31592799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 411706162997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 411706162997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204488797                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204488797                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154496                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154496                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13031.645692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13031.645692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1768456                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1768456                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29824343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29824343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365210114000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365210114000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145848                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145848                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12245.369965                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12245.369965                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202720078                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29824310                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.797142                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        438801936                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       438801936                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    409755532                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       409755532                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    409755532                       # number of overall hits
system.cpu0.dcache.overall_hits::total      409755532                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46005425                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46005425                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46005425                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46005425                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1212284929436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1212284929436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1212284929436                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1212284929436                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455760957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455760957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455760957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455760957                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100942                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100942                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100942                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26350.912516                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26350.912516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26350.912516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26350.912516                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9557074                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       601660                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           193972                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8358                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.270379                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.986121                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27603809                       # number of writebacks
system.cpu0.dcache.writebacks::total         27603809                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19152986                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19152986                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19152986                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19152986                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26852439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26852439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26852439                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26852439                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 486951222599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 486951222599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 486951222599                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 486951222599                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058918                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058918                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058918                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058918                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18134.338657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18134.338657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18134.338657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18134.338657                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27603809                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    294758251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      294758251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33837490                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33837490                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 742680295500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 742680295500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328595741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328595741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102976                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102976                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21948.445216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21948.445216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11966911                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11966911                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21870579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21870579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 349011989000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 349011989000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15958.058952                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15958.058952                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114997281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114997281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12167935                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12167935                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 469604633936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 469604633936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127165216                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127165216                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095686                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095686                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38593.617893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38593.617893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7186075                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7186075                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4981860                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4981860                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 137939233599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 137939233599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27688.299872                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27688.299872                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1843                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1843                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8899500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8899500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415477                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415477                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6793.511450                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6793.511450                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1294                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1294                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61281.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61281.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2944                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2944                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       655500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       655500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4682.142857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4682.142857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       516500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       516500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3689.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3689.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050666                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050666                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67512416000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67512416000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419995                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419995                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88737.434133                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88737.434133                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66751605000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66751605000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419995                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419995                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87737.434133                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87737.434133                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987497                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          438423951                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27613021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.877435                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987497                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942770395                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942770395                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29773480                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25171522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154217                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55100333                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29773480                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25171522                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1114                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154217                       # number of overall hits
system.l2.overall_hits::total                55100333                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2431800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1573501                       # number of demand (read+write) misses
system.l2.demand_misses::total                4057832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50859                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2431800                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1672                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1573501                       # number of overall misses
system.l2.overall_misses::total               4057832                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4350997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 232037738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159235950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     395773566500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4350997000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 232037738000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148881000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159235950500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    395773566500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29824339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27603322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2786                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1727718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59158165                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29824339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27603322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2786                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1727718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59158165                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.088098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.600144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.910739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.088098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.600144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.910739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85550.187774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95418.100995                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89043.660287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101198.506070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97533.255812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85550.187774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95418.100995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89043.660287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101198.506070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97533.255812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2771699                       # number of writebacks
system.l2.writebacks::total                   2771699                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 299                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           144                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                299                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2431702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1573357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4057533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2431702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1573357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4057533                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3839621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 207715133001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143494263000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 355180323001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3839621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 207715133001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143494263000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 355180323001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.594401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.910656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.594401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.910656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068588                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75556.328466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85419.649694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79290.760870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91202.608817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87536.028173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75556.328466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85419.649694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79290.760870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91202.608817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87536.028173                       # average overall mshr miss latency
system.l2.replacements                        7533264                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7430318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7430318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7430318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7430318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51610429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51610429                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51610429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51610429                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        31500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       393500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.868421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.592593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10969.696970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1968.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8030.612245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       658500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       310500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       969000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.868421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.592593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.753846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19406.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19775.510204                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        62500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4232287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            95079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4327366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1522796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1126135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2648931                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147689825000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113876342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  261566167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5755083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6976297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.264600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.922144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.379704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96985.955440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101121.395303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98744.047127                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1522796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1126135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2648931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132461865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102614992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 235076857500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.264600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.922144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.379704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86985.955440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91121.395303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88744.047127                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29773480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29774594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4350997000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148881000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4499878000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29824339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29827125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.600144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85550.187774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89043.660287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85661.380899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3839621500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3970927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.594401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75556.328466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79290.760870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75674.181499                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20939235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        59138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20998373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       909004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       447366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1356370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  84347913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45359608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 129707521000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21848239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       506504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22354743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.883243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92791.575175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101392.613654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95628.420711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           98                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          144                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       908906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       447222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1356128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75253268001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40879270500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 116132538501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.882958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82795.435393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91407.109892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85635.381395                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              48                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.959184                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.960000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       906500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       926000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.959184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19287.234043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19291.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999915                       # Cycle average of tags in use
system.l2.tags.total_refs                   118198479                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7533266                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.690204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.618497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.862688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.535748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.978699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.540914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.352121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 953125682                       # Number of tag accesses
system.l2.tags.data_accesses                953125682                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3252288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     155628608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        105984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     100694848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          259681728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3252288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       105984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3358272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177388736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177388736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2431697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1573357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4057527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2771699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2771699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3126612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        149614752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           101889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96803762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             249647014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3126612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       101889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3228500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170534017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170534017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170534017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3126612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       149614752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          101889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96803762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            420181032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2749917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2393377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1555371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008962144250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9693053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2587435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4057527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2771699                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4057527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2771699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  56308                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21782                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            194848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            196679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            215100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            262543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            296674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            285049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            336524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           239466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           219789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           265158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           198040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           197510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           209231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            221489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           157049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 112001002750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20006095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            187023859000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27991.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46741.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1890798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1604658                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4057527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2771699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2389829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1124375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  261548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  139210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 137771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 174893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 180067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 179504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 180009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 174383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 171974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 170610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 167677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3255646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.713947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.683300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.934181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2219665     68.18%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       687603     21.12%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       136182      4.18%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59847      1.84%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32778      1.01%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19587      0.60%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13074      0.40%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10013      0.31%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76897      2.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3255646                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.764816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.077184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168361    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.313824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           141794     84.22%     84.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4043      2.40%     86.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16664      9.90%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4949      2.94%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              781      0.46%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              118      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              256078016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3603712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175993344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               259681728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177388736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       246.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    249.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1040195499000                       # Total gap between requests
system.mem_ctrls.avgGap                     152315.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3252224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    153176128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       105920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99543744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175993344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3126550.405507960822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 147257041.677491873503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 101827.001753693228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95697139.301899448037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169192546.715694248676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2431697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1573357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2771699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1730686000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 107051555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     62036250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  78179581000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24971179211750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34057.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44023.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37461.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49689.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9009340.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11670037260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6202749135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13900144860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7254014760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82111601520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233373950310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     202909681920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       557422179765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.882074                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 524603375750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34734180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 480858052250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11575368000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6152427435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14668558800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7100442360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82111601520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     375263544720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83423707680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       580295650515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.871660                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 212711186750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34734180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 792750241250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10009182574.712645                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46431968880.785912                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347191007500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   169396724000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 870798884000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13049516                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13049516                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13049516                       # number of overall hits
system.cpu1.icache.overall_hits::total       13049516                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3133                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3133                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3133                       # number of overall misses
system.cpu1.icache.overall_misses::total         3133                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    184427499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    184427499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    184427499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    184427499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13052649                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13052649                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13052649                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13052649                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000240                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000240                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58866.102458                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58866.102458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58866.102458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58866.102458                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2754                       # number of writebacks
system.cpu1.icache.writebacks::total             2754                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          347                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          347                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          347                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2786                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2786                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    165736500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    165736500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    165736500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    165736500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59489.052405                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59489.052405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59489.052405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59489.052405                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2754                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13049516                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13049516                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    184427499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    184427499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13052649                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13052649                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58866.102458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58866.102458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          347                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2786                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2786                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    165736500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    165736500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59489.052405                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59489.052405                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989317                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13037398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2754                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4733.986202                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346070000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989317                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999666                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999666                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26108084                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26108084                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15896351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15896351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15896351                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15896351                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4465565                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4465565                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4465565                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4465565                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 453535557079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 453535557079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 453535557079                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 453535557079                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20361916                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20361916                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20361916                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20361916                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219310                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219310                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219310                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219310                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101562.860932                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101562.860932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101562.860932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101562.860932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2257313                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       364743                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            42367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5737                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.279982                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.577305                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1727297                       # number of writebacks
system.cpu1.dcache.writebacks::total          1727297                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3436675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3436675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3436675                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3436675                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1028890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1028890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1028890                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1028890                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102501661351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102501661351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102501661351                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102501661351                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050530                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050530                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050530                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050530                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99623.537357                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99623.537357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99623.537357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99623.537357                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1727297                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14370847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14370847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2670248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2670248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 218136401500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 218136401500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17041095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17041095                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81691.438960                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81691.438960                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2163512                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2163512                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       506736                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       506736                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47102841500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47102841500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92953.414599                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92953.414599                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1525504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1525504                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1795317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1795317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 235399155579                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 235399155579                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3320821                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3320821                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.540624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.540624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131118.435117                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131118.435117                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1273163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1273163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55398819851                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55398819851                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157236                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157236                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106096.706816                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106096.706816                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          294                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          294                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6621500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6621500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.365011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.365011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39180.473373                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39180.473373                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095032                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095032                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75988.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75988.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       771000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       771000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7009.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7009.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6009.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6009.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103034                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103034                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708165                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708165                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62578928000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62578928000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390992                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390992                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88367.722212                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88367.722212                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708165                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708165                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61870763000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61870763000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390992                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390992                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87367.722212                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87367.722212                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.522428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18733168                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1736942                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.785143                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346081500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.522428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46085005                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46085005                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1040195608000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52182601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10202017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51727846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4761565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           249                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            593                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6994498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6994498                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29827129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22355473                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           50                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89472991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82820624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5192263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177494204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3817513472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3533256128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       354560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221120832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7572244992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7552711                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178600640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66711008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279310                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61221435     91.77%     91.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5432825      8.14%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55567      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1181      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66711008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118326118499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41421076756                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44773969437                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2605908327                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4189978                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1591960923000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703016                       # Number of bytes of host memory used
host_op_rate                                   287667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4970.78                       # Real time elapsed on the host
host_tick_rate                              111001696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1426304768                       # Number of instructions simulated
sim_ops                                    1429931534                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.551765                       # Number of seconds simulated
sim_ticks                                551765315000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.912042                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94858782                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94942291                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3612996                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        103959805                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5231                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12495                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7264                       # Number of indirect misses.
system.cpu0.branchPred.lookups              105478349                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1455                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           767                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3611307                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60178852                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11560135                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2800                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      125122343                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           263038362                       # Number of instructions committed
system.cpu0.commit.committedOps             263038976                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1080407042                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.243463                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.192468                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1017677187     94.19%     94.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10820350      1.00%     95.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     21551130      1.99%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2301738      0.21%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1219229      0.11%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       907494      0.08%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       272767      0.03%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     14097012      1.30%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11560135      1.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1080407042                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10347                       # Number of function calls committed.
system.cpu0.commit.int_insts                261797951                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81150186                       # Number of loads committed
system.cpu0.commit.membars                        976                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1027      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180617475     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81150897     30.85%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1268223      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        263038976                       # Class of committed instruction
system.cpu0.commit.refs                      82419214                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  263038362                       # Number of Instructions Simulated
system.cpu0.committedOps                    263038976                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.183204                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.183204                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            885415948                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1764                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            82046725                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             410276885                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49761894                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                138196800                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3611678                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3169                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             21855479                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  105478349                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95963545                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    997652389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1044744                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     469249014                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7226734                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.095860                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          97576021                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94864013                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.426457                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1098841799                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.427041                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.722935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               751449653     68.39%     68.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               241859511     22.01%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97661414      8.89%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3469867      0.32%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2369812      0.22%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13218      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2016639      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1255      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1098841799                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1501263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3733196                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73571349                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.489192                       # Inst execution rate
system.cpu0.iew.exec_refs                   308944611                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1288120                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               91155462                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            120219936                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2024                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2087714                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1679813                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          384578969                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            307656491                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3213796                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            538279335                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                910276                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            563999207                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3611678                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            565201780                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19648465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1535                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39069750                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       410785                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       666328                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3066868                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                279356475                       # num instructions consuming a value
system.cpu0.iew.wb_count                    326198776                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743622                       # average fanout of values written-back
system.cpu0.iew.wb_producers                207735515                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.296452                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     327128437                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               648232118                       # number of integer regfile reads
system.cpu0.int_regfile_writes              252275482                       # number of integer regfile writes
system.cpu0.ipc                              0.239051                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.239051                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1301      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230261061     42.52%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1328      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  247      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           309891094     57.23%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1337779      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             541493130                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   42301338                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.078120                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2322336      5.49%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              39978000     94.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1002      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             583792847                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2230955365                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    326198457                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        506118746                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 384575900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                541493130                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3069                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121539996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6826607                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           269                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     78348504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1098841799                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.492785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.241696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          880411287     80.12%     80.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94805005      8.63%     88.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39052444      3.55%     92.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17539560      1.60%     93.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35894460      3.27%     97.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           20627683      1.88%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6040800      0.55%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2760978      0.25%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1709582      0.16%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1098841799                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.492113                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2508601                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          526106                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           120219936                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1679813                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    598                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1100343062                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3187568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              664278778                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201597009                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              21635406                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                60612438                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             213431998                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               250978                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            531169533                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             395996328                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          305307172                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                145673759                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1742539                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3611678                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            224577447                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               103710171                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       531169221                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87699                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1205                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                131633309                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1176                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1457004872                       # The number of ROB reads
system.cpu0.rob.rob_writes                  794768786                       # The number of ROB writes
system.cpu0.timesIdled                          16534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  274                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.484742                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16404654                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16489618                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2191458                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28285149                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4278                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          20473                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16195                       # Number of indirect misses.
system.cpu1.branchPred.lookups               30039714                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          354                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           467                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2191191                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13139854                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3333075                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       49044252                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57276087                       # Number of instructions committed
system.cpu1.commit.committedOps              57276871                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    175799362                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.325808                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.303298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    158065300     89.91%     89.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7105711      4.04%     93.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4043679      2.30%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       909128      0.52%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       753188      0.43%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       681527      0.39%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        82847      0.05%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       824907      0.47%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3333075      1.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    175799362                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4170                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56037186                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13966747                       # Number of loads committed
system.cpu1.commit.membars                       1142                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1142      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41925406     73.20%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13967214     24.39%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1382869      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57276871                       # Class of committed instruction
system.cpu1.commit.refs                      15350083                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57276087                       # Number of Instructions Simulated
system.cpu1.committedOps                     57276871                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.213599                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.213599                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            110114553                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  271                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13972007                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118941077                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15615874                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52988596                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2199805                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1058                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2950317                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   30039714                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18091759                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    162966166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               616237                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139493521                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4400144                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.163204                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18702907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16408932                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.757860                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         183869145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.758667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.126545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100306702     54.55%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50237754     27.32%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22997775     12.51%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4070242      2.21%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3225221      1.75%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   39344      0.02%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2991535      1.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     522      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           183869145                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         193241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2336018                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18227256                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.479906                       # Inst execution rate
system.cpu1.iew.exec_refs                    26017058                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1543054                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               52364089                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26288697                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1594                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3423204                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2463549                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105920869                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24474004                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1864927                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             88332709                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                380834                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             31054793                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2199805                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             31706849                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       660695                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          274775                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          778                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8474                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12321950                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1080213                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8474                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1257945                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1078073                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66966802                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81871359                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.726254                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48634914                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.444802                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82253612                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               114068652                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62486777                       # number of integer regfile writes
system.cpu1.ipc                              0.311178                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.311178                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1329      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63350676     70.24%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2812      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25214314     27.95%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1628345      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90197636                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1080204                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011976                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 244071     22.59%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                835802     77.37%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  331      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91276511                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         365677889                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81871359                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154573306                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105917959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90197636                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2910                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       48643998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           333268                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     33063853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    183869145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.490553                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.065900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          136948257     74.48%     74.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24140498     13.13%     87.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12530907      6.82%     94.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4332202      2.36%     96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3588709      1.95%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1172828      0.64%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             589956      0.32%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             286298      0.16%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             279490      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      183869145                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.490038                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5396806                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          944576                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26288697                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2463549                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       184062386                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   919355216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90117769                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42755971                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3212375                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18275316                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              16073430                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               220402                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            153179317                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             114052079                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86780477                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52373493                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1758185                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2199805                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20847860                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                44024506                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       153179317                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         54902                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1217                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11719600                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1212                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   278787085                       # The number of ROB reads
system.cpu1.rob.rob_writes                  220721792                       # The number of ROB writes
system.cpu1.timesIdled                           2415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23525953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46797799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       378346                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       189818                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25349699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12161983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50699601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12351801                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23443664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       414103                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22858195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1297                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            400                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80139                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23443665                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70321602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70321602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1532025984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1532025984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1289                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23525501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23525501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23525501                       # Request fanout histogram
system.membus.respLayer1.occupancy       124835272750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57336292500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   551765315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   551765315000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        99612000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1038044.459549                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     97415000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100813000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   550171523000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1593792000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95946944                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95946944                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95946944                       # number of overall hits
system.cpu0.icache.overall_hits::total       95946944                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16601                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16601                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16601                       # number of overall misses
system.cpu0.icache.overall_misses::total        16601                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1189743500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1189743500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1189743500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1189743500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95963545                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95963545                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95963545                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95963545                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000173                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000173                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71666.977893                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71666.977893                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71666.977893                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71666.977893                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1039                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.291667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15227                       # number of writebacks
system.cpu0.icache.writebacks::total            15227                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1373                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1373                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15228                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15228                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15228                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15228                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1090217000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1090217000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1090217000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1090217000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71592.920935                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71592.920935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71592.920935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71592.920935                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15227                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95946944                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95946944                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1189743500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1189743500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95963545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95963545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71666.977893                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71666.977893                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15228                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15228                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1090217000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1090217000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71592.920935                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71592.920935                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95962433                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15259                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6288.907071                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        191942317                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       191942317                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66644585                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66644585                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66644585                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66644585                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36969858                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36969858                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36969858                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36969858                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2647663931222                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2647663931222                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2647663931222                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2647663931222                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103614443                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103614443                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103614443                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103614443                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.356802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.356802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.356802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.356802                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71616.827179                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71616.827179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71616.827179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71616.827179                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    829354206                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        91275                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19851153                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2147                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.778642                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    42.512809                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23281739                       # number of writebacks
system.cpu0.dcache.writebacks::total         23281739                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13686248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13686248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13686248                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13686248                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23283610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23283610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23283610                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23283610                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1942273217396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1942273217396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1942273217396                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1942273217396                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.224714                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.224714                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.224714                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224714                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83418.044599                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83418.044599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83418.044599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83418.044599                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23281738                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65986132                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65986132                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36360782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36360782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2599462948500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2599462948500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    102346914                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    102346914                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.355270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.355270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71490.842757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71490.842757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13121579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13121579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23239203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23239203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1937914747000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1937914747000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83389.897106                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83389.897106                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       658453                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        658453                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       609076                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       609076                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  48200982722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  48200982722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1267529                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1267529                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.480522                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.480522                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79137.878889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79137.878889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       564669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       564669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4358470396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4358470396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035034                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035034                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98148.273831                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98148.273831                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          141                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6486500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6486500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.168057                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.168057                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46003.546099                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46003.546099                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          130                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17727.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17727.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          506                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          506                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       981000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       981000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.302069                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.302069                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4479.452055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4479.452055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          219                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       762000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       762000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.302069                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.302069                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3479.452055                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3479.452055                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          112                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          112                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       523500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       523500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          767                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          767                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.146023                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.146023                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4674.107143                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4674.107143                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          112                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          112                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       411500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       411500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.146023                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.146023                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3674.107143                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3674.107143                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999409                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89932662                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23282396                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.862689                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999409                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230515912                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230515912                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1574865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              240175                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1818201                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2406                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1574865                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                755                       # number of overall hits
system.l2.overall_hits::.cpu1.data             240175                       # number of overall hits
system.l2.overall_hits::total                 1818201                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          21706113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1807864                       # number of demand (read+write) misses
system.l2.demand_misses::total               23528617                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12822                       # number of overall misses
system.l2.overall_misses::.cpu0.data         21706113                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1818                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1807864                       # number of overall misses
system.l2.overall_misses::total              23528617                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1039626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1877436801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    159576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 175108634000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2053744637000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1039626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1877436801000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    159576000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 175108634000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2053744637000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23280978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2048039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25346818                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23280978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2048039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25346818                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.842002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.932354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.706568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882729                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928267                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.842002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.932354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.706568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882729                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928267                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81081.422555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86493.459285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87775.577558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96859.406460                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87287.095412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81081.422555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86493.459285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87775.577558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96859.406460                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87287.095412                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              414103                       # number of writebacks
system.l2.writebacks::total                    414103                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4813                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4813                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     21703883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1805356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          23523804                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     21703883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1805356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23523804                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    908796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1660282357501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    139059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 156925240502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1818255453003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    908796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1660282357501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    139059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 156925240502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1818255453003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.839046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.932258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.694909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.881505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.839046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.932258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.694909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.881505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.928077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71127.494717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76497.019335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77773.489933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86922.047786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77294.278298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71127.494717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76497.019335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77773.489933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86922.047786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77294.278298                       # average overall mshr miss latency
system.l2.replacements                       35621700                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       481320                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           481320                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       481320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       481320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24492057                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24492057                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24492057                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24492057                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             369                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  452                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                400                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9124000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       561000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9685000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          701                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              852                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.473609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.450331                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.469484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27481.927711                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         8250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24212.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           400                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6621500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1335500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7957000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.473609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.450331                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.469484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19944.277108                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19639.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19892.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.466667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5016                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          41252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4245174500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4079111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8324286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.957812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102908.331717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104893.836145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103871.799351                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        41252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3832654500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3690231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7522886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.957812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92908.331717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94893.836145                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93871.799351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1039626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    159576000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1199202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.842002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.706568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81081.422555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87775.577558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81912.704918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    908796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    139059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1047855000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.839046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.694909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71127.494717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77773.489933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71943.357364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1573048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       236976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1810024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     21664861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1768976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23433837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1873191626500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 171029522500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2044221149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23237909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2005952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25243861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.932307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.881864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.928298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86462.203773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96682.782864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87233.735943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4738                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     21662631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1766468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23429099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1656449703001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 153235009002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1809684712003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.932211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.880613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.928111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76465.767385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86746.552444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77240.900813                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    50316333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35621764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.412517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.966700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.043660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       42.520718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.464026                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.296355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.664386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 438190236                       # Number of tag accesses
system.l2.tags.data_accesses                438190236                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        817728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1389048448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     115542784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1505523392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       817728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        932160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26502592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26502592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       21703882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1805356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23523803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       414103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             414103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1482021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2517462425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           207393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        209405667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2728557506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1482021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       207393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1689414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48032363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48032363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48032363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1482021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2517462425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          207393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       209405667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2776589870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    394197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  21658289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1794129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032004119250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24304                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24304                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44676593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23523804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     414103                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23523804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   414103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  56820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19906                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            405347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            346270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            318406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            318154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2533616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3627622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3861588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2766090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3029446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2442283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1334603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           587023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           529006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           489129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           450963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           427438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 404194625750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               117334920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            844200575750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17223.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35973.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16269043                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  332987                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23523804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               414103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6969339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7736171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5468060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2510252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  460806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  222624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   19214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7259151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.370915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.493559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.599261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3194873     44.01%     44.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2017122     27.79%     71.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       816271     11.24%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       437170      6.02%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       250471      3.45%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       153453      2.11%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100723      1.39%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        69658      0.96%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       219410      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7259151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     965.560360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.009506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18068.442945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        24288     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24304                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.205203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21857     89.93%     89.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              484      1.99%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1252      5.15%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              544      2.24%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              132      0.54%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24304                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1501886976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3636480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25228608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1505523456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26502592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2721.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2728.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  551765400500                       # Total gap between requests
system.mem_ctrls.avgGap                      23049.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       817792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1386130496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    114824256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25228608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1482137.382992259925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2512174031.816407203674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 207392.521583202441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 208103432.525475054979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45723439.502535596490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     21703882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1805356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       414103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    380050250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 761571272000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64817250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  82184436250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13568046875500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29742.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35089.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36251.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45522.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32764908.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22775350500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12105385875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         66329821740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          978264540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43555848960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     246614217540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4202750400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       396561639555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        718.714332                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8755356250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18424640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 524585318750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29054987640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15443092170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101224444020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1079443800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43555848960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     249323095230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1921590240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       441602502060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        800.344802                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2917287750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18424640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 530423387250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                324                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    2820455233.128834                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5712111292.742161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          163    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       105000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  14639941000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    92031112000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 459734203000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18089091                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18089091                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18089091                       # number of overall hits
system.cpu1.icache.overall_hits::total       18089091                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2668                       # number of overall misses
system.cpu1.icache.overall_misses::total         2668                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    179802000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    179802000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    179802000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    179802000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18091759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18091759                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18091759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18091759                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67392.053973                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67392.053973                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67392.053973                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67392.053973                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2573                       # number of writebacks
system.cpu1.icache.writebacks::total             2573                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           95                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           95                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2573                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2573                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2573                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2573                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172274500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172274500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172274500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172274500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66954.722114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66954.722114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66954.722114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66954.722114                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2573                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18089091                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18089091                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    179802000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    179802000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18091759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18091759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67392.053973                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67392.053973                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           95                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2573                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2573                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172274500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172274500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66954.722114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66954.722114                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18106568                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2605                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6950.697889                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36186091                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36186091                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15592257                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15592257                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15592257                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15592257                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5325238                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5325238                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5325238                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5325238                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 379997113775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 379997113775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 379997113775                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 379997113775                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20917495                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20917495                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20917495                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20917495                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.254583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.254583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.254583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254583                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71357.771009                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71357.771009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71357.771009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71357.771009                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     38042896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        27013                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           696650                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            406                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.608334                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.534483                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2047994                       # number of writebacks
system.cpu1.dcache.writebacks::total          2047994                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3275372                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3275372                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3275372                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3275372                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2049866                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2049866                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2049866                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2049866                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 182149438820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 182149438820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 182149438820                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 182149438820                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097998                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097998                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097998                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097998                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88859.193147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88859.193147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88859.193147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88859.193147                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2047987                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14814239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14814239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4721187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4721187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 331984049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 331984049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19535426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19535426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.241673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.241673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70317.919943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70317.919943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2713562                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2713562                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2007625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2007625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 177946542500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 177946542500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88635.348982                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88635.348982                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       778018                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        778018                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       604051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       604051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  48013064275                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  48013064275                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1382069                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1382069                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.437063                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.437063                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79485.116778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79485.116778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       561810                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       561810                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4202896320                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4202896320                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030564                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030564                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99498.030823                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99498.030823                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12563500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12563500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.188769                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188769                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 79515.822785                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 79515.822785                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6967000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6967000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79170.454545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79170.454545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          606                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          606                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          189                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       930000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       930000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.237736                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237736                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4920.634921                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4920.634921                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          189                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          189                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       741000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       741000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.237736                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.237736                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3920.634921                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3920.634921                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          295                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            295                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          172                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          172                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       980000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       980000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          467                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          467                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368308                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368308                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5697.674419                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5697.674419                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          172                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          172                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       808000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       808000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368308                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368308                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4697.674419                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4697.674419                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.991320                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17648347                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2049767                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.609928                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.991320                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999729                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999729                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43888928                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43888928                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 551765315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25264546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       895423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24866212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35207597                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1748                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           408                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85366                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17801                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25246746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69847374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6146510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              76047285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1949056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2980013824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       329344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    262146112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3244438336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        35626084                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26700672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60973769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211918                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48242129     79.12%     79.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12541822     20.57%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 189818      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60973769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50697336492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34927545583                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22865450                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3076768766                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3878961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
