Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 18:49:30 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.660        0.000                      0                  232        0.134        0.000                      0                  232        3.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.660        0.000                      0                  224        0.134        0.000                      0                  224        3.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.040        0.000                      0                    8        0.569        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.963ns (29.425%)  route 2.310ns (70.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     5.840 f  Simon_DUT/INST_IS_REG/temp_reg_reg[30]/Q
                         net (fo=3, routed)           1.122     6.963    Simon_DUT/INST_IS_REG/IS_right_reg_out[14]
    SLICE_X41Y10         LUT4 (Prop_lut4_I1_O)        0.296     7.259 r  Simon_DUT/INST_IS_REG/current_state[2]_i_7/O
                         net (fo=1, routed)           0.642     7.901    Simon_DUT/INST_IS_REG/current_state[2]_i_7_n_0
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.025 r  Simon_DUT/INST_IS_REG/current_state[2]_i_4/O
                         net (fo=1, routed)           0.545     8.570    Simon_DUT/INST_IS_REG/current_state[2]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.694 r  Simon_DUT/INST_IS_REG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.694    Simon_DUT_n_1
    SLICE_X43Y10         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    clk_IBUF_BUFG
    SLICE_X43Y10         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.029    13.354    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.966ns (29.563%)  route 2.302ns (70.437%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     5.840 r  Simon_DUT/INST_IS_REG/temp_reg_reg[21]/Q
                         net (fo=3, routed)           1.104     6.944    Simon_DUT/INST_IS_REG/IS_right_reg_out[5]
    SLICE_X38Y10         LUT6 (Prop_lut6_I5_O)        0.299     7.243 f  Simon_DUT/INST_IS_REG/current_state[2]_i_3/O
                         net (fo=2, routed)           0.611     7.855    Simon_DUT/INST_IS_REG/current_state[2]_i_3_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.979 f  Simon_DUT/INST_IS_REG/current_state[1]_i_2/O
                         net (fo=1, routed)           0.586     8.565    Simon_DUT/INST_IS_REG/current_state[1]_i_2_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I2_O)        0.124     8.689 r  Simon_DUT/INST_IS_REG/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.689    Simon_DUT_n_0
    SLICE_X42Y9          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[1]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X42Y9          FDRE (Setup_fdre_C_D)        0.077    13.402    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.642ns (24.980%)  route 1.928ns (75.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.235     7.175    Simon_DUT/INST_LFSR/out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.299 r  Simon_DUT/INST_LFSR/Q[15]_i_1/O
                         net (fo=11, routed)          0.693     7.991    Simon_DUT/INST_Ki3/lfsr_internal_reg[0]
    SLICE_X40Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.574    12.966    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
                         clock pessimism              0.391    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X40Y13         FDRE (Setup_fdre_C_R)       -0.429    12.893    Simon_DUT/INST_Ki3/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.642ns (25.022%)  route 1.924ns (74.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.235     7.175    Simon_DUT/INST_LFSR/out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.299 r  Simon_DUT/INST_LFSR/Q[15]_i_1/O
                         net (fo=11, routed)          0.688     7.987    Simon_DUT/INST_Ki3/lfsr_internal_reg[0]
    SLICE_X41Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.574    12.966    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism              0.391    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X41Y13         FDRE (Setup_fdre_C_R)       -0.429    12.893    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.996ns (34.014%)  route 1.932ns (65.986%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.751     5.419    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     5.937 r  Simon_DUT/INST_Ki3/Q_reg[8]/Q
                         net (fo=3, routed)           1.238     7.175    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[8]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.150     7.325 r  Simon_DUT/INST_Ki2_Ki1/Q[4]_i_2/O
                         net (fo=1, routed)           0.695     8.020    Simon_DUT/INST_Ki2_Ki1/INST_KEY_SCHEDULE_FUNCTION/p_0_in1_in[5]
    SLICE_X41Y12         LUT6 (Prop_lut6_I2_O)        0.328     8.348 r  Simon_DUT/INST_Ki2_Ki1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.348    Simon_DUT/INST_Ki3/D[1]
    SLICE_X41Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575    12.967    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.029    13.352    Simon_DUT/INST_Ki3/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.994ns (34.159%)  route 1.916ns (65.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.734     6.674    Simon_DUT/INST_IS_REG/out[0]
    SLICE_X41Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.824 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.182     8.005    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.326     8.331 r  Simon_DUT/INST_Ki2_Ki1/Q[12]_i_2/O
                         net (fo=1, routed)           0.000     8.331    Simon_DUT/INST_Ki3/D[4]
    SLICE_X40Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575    12.967    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.029    13.352    Simon_DUT/INST_Ki3/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.994ns (34.244%)  route 1.909ns (65.756%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.734     6.674    Simon_DUT/INST_IS_REG/out[0]
    SLICE_X41Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.824 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.174     7.998    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.326     8.324 r  Simon_DUT/INST_Ki2_Ki1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.324    Simon_DUT/INST_Ki3/D[0]
    SLICE_X40Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.575    12.967    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[3]/C
                         clock pessimism              0.391    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.031    13.354    Simon_DUT/INST_Ki3/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.766ns (26.346%)  route 2.141ns (73.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 r  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.100     7.040    Simon_DUT/INST_IS_REG/out[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  Simon_DUT/INST_IS_REG/temp_reg[14]_i_2/O
                         net (fo=11, routed)          1.041     8.205    Simon_DUT/INST_IS_REG/temp_reg[14]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.329 r  Simon_DUT/INST_IS_REG/temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.329    Simon_DUT/INST_IS_REG/p_0_in[0]
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.576    12.968    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
                         clock pessimism              0.431    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.031    13.395    Simon_DUT/INST_IS_REG/temp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.642ns (26.308%)  route 1.798ns (73.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.235     7.175    Simon_DUT/INST_LFSR/out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.299 r  Simon_DUT/INST_LFSR/Q[15]_i_1/O
                         net (fo=11, routed)          0.563     7.862    Simon_DUT/INST_Ki3/lfsr_internal_reg[0]
    SLICE_X37Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.574    12.966    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[9]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.429    12.930    Simon_DUT/INST_Ki3/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.642ns (24.812%)  route 1.945ns (75.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.233     7.173    Simon_DUT/INST_LFSR/out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.297 r  Simon_DUT/INST_LFSR/Q[12]_i_1/O
                         net (fo=64, routed)          0.712     8.009    Simon_DUT/INST_Ki3/KEY_REG_CE
    SLICE_X41Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.574    12.966    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism              0.391    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X41Y13         FDRE (Setup_fdre_C_CE)      -0.205    13.117    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Simon_DUT/INST_IS_REG/temp_reg_reg[5]/Q
                         net (fo=4, routed)           0.068     1.712    Simon_DUT/INST_IS_REG/IS_left_reg_out[5]
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.075     1.578    Simon_DUT/INST_IS_REG/temp_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/Q
                         net (fo=4, routed)           0.082     1.728    Simon_DUT/INST_IS_REG/IS_left_reg_out[3]
    SLICE_X40Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.021    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.071     1.576    Simon_DUT/INST_IS_REG/temp_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Simon_DUT/INST_IS_REG/temp_reg_reg[2]/Q
                         net (fo=4, routed)           0.089     1.734    Simon_DUT/INST_IS_REG/IS_left_reg_out[2]
    SLICE_X40Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.021    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.075     1.580    Simon_DUT/INST_IS_REG/temp_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.589     1.501    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[12]/Q
                         net (fo=1, routed)           0.056     1.721    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[12]
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     2.016    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.064     1.565    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.502    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_Ki3/Q_reg[1]/Q
                         net (fo=3, routed)           0.128     1.771    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[1]
    SLICE_X41Y11         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X41Y11         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.075     1.615    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.589     1.501    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     1.721    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[11]
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     2.016    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[27]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.053     1.554    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.589     1.501    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Simon_DUT/INST_Ki0/Q_reg[9]/Q
                         net (fo=2, routed)           0.098     1.740    Simon_DUT/INST_Ki2_Ki1/Q[9]
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.048     1.788 r  Simon_DUT/INST_Ki2_Ki1/Q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Simon_DUT/INST_Ki3/key_schedule_out[6]
    SLICE_X37Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     2.016    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[9]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.105     1.619    Simon_DUT/INST_Ki3/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.502    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_Ki3/Q_reg[7]/Q
                         net (fo=3, routed)           0.121     1.764    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[7]
    SLICE_X41Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.859     2.018    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[7]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.076     1.594    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.047%)  route 0.141ns (49.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/INST_Ki3/clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Simon_DUT/INST_Ki3/Q_reg[11]/Q
                         net (fo=3, routed)           0.141     1.784    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[11]
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     2.016    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.076     1.612    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.140%)  route 0.073ns (30.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.500    Simon_DUT/INST_Ki2_Ki1/clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[22]/Q
                         net (fo=3, routed)           0.073     1.737    Simon_DUT/INST_Ki0/temp_reg_reg[31][6]
    SLICE_X39Y13         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.856     2.015    Simon_DUT/INST_Ki0/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[6]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.047     1.560    Simon_DUT/INST_Ki0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y10    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y10    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y10    INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y9     Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y9     Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y9     Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y9     Simon_DUT/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y9     Simon_DUT/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y9     Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y10    Simon_DUT/INST_IS_REG/temp_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Simon_DUT/INST_IS_REG/temp_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y9     Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Simon_DUT/INST_IS_REG/temp_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y10    Simon_DUT/INST_IS_REG/temp_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y10    INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y10    INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y10    INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y9     Simon_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y9     Simon_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y9     Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11    Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y10    Simon_DUT/INST_IS_REG/temp_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.642ns (25.738%)  route 1.852ns (74.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.309     7.249    Simon_DUT/INST_LFSR/out[0]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.373 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.543     7.916    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X36Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.576    12.968    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.956    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.783%)  route 1.848ns (74.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.309     7.249    Simon_DUT/INST_LFSR/out[0]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.373 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.539     7.911    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X37Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.576    12.968    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X37Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.956    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.783%)  route 1.848ns (74.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.309     7.249    Simon_DUT/INST_LFSR/out[0]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.373 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.539     7.911    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X37Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.576    12.968    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X37Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.956    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.783%)  route 1.848ns (74.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.309     7.249    Simon_DUT/INST_LFSR/out[0]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.373 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.539     7.911    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X37Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.576    12.968    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X37Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.956    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.642ns (25.738%)  route 1.852ns (74.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.753     5.421    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.309     7.249    Simon_DUT/INST_LFSR/out[0]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.124     7.373 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.543     7.916    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X36Y9          FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.576    12.968    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y9          FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.428    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X36Y9          FDPE (Recov_fdpe_C_PRE)     -0.359    13.002    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.642ns (33.721%)  route 1.262ns (66.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.875     6.816    INST_CNT/current_state[1]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.124     6.940 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.387     7.327    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y10         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.361    13.002    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.642ns (33.721%)  route 1.262ns (66.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.875     6.816    INST_CNT/current_state[1]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.124     6.940 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.387     7.327    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y10         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319    13.044    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.642ns (33.721%)  route 1.262ns (66.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.875     6.816    INST_CNT/current_state[1]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.124     6.940 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.387     7.327    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y10         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319    13.044    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.444%)  route 0.308ns (59.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.189     1.857    INST_CNT/current_state[0]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.902 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.119     2.022    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y10         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.444%)  route 0.308ns (59.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.189     1.857    INST_CNT/current_state[0]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.902 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.119     2.022    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y10         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.444%)  route 0.308ns (59.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.189     1.857    INST_CNT/current_state[0]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.902 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.119     2.022    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y10         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.159%)  route 0.369ns (63.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.184     1.851    Simon_DUT/INST_LFSR/out[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.185     2.081    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X37Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X37Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.159%)  route 0.369ns (63.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.184     1.851    Simon_DUT/INST_LFSR/out[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.185     2.081    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X37Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X37Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.159%)  route 0.369ns (63.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.184     1.851    Simon_DUT/INST_LFSR/out[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.185     2.081    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X37Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X37Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.888%)  route 0.373ns (64.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.184     1.851    Simon_DUT/INST_LFSR/out[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.189     2.085    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X36Y9          FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X36Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.888%)  route 0.373ns (64.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    Simon_DUT/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.184     1.851    Simon_DUT/INST_LFSR/out[1]
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.189     2.085    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X36Y9          FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    Simon_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y9          FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X36Y9          FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.661    





