
*** Running vivado
    with args -log MicroBlaze_Wrapper_XCorr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlaze_Wrapper_XCorr_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jun  8 02:02:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MicroBlaze_Wrapper_XCorr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.cache/ip 
Command: synth_design -top MicroBlaze_Wrapper_XCorr_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1058.207 ; gain = 466.617
---------------------------------------------------------------------------------
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:124]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Wrapper_XCorr_0_0' [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Wrapper_XCorr_0_0/synth/MicroBlaze_Wrapper_XCorr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Wrapper_XCorr' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/Wrapper_XCorr.v:4]
INFO: [Synth 8-6157] synthesizing module 'topXCorr' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/topXCorr.sv:3]
INFO: [Synth 8-6157] synthesizing module 'XCorr_waveParser' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'XCorr_waveParser' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:3]
INFO: [Synth 8-6157] synthesizing module 'XCORR_BRAM' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_BRAM.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'XCORR_BRAM' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_BRAM.sv:4]
INFO: [Synth 8-6157] synthesizing module 'XCorr_BramMux' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_BramMux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'XCorr_BramMux' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_BramMux.sv:3]
INFO: [Synth 8-6157] synthesizing module 'XCORR_SV' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'XCORR_SV' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'topXCorr' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/topXCorr.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper_XCorr' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/Wrapper_XCorr.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Wrapper_XCorr_0_0' (0#1) [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Wrapper_XCorr_0_0/synth/MicroBlaze_Wrapper_XCorr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[0] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[1] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[2] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[3] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[4] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[5] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[6] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[7] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[8] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[9] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[10] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[11] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv:37]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[1] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[2] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[3] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[4] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[5] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[6] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[7] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[8] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[9] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[10] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveXAddress_reg[11] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:67]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[0] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[1] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[2] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[3] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[4] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[5] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[6] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[7] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[8] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[9] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[10] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-6014] Unused sequential element waveYAddress_reg[11] was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/XCORR_SV.sv:68]
WARNING: [Synth 8-7129] Port clk1Mhz in module XCORR_SV is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[0][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[0][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[0][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[0][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[1][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[1][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[1][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[1][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[2][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[2][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[2][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[2][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[3][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[3][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[3][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[3][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[4][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[4][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[4][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[4][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[5][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[5][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[5][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[5][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[6][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[6][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[6][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[6][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[7][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[7][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[7][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[7][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[8][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[8][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[8][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[8][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[9][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[9][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[9][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[9][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[10][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[10][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[10][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[10][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[11][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[11][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[11][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddress[11][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[0][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[0][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[0][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[0][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[1][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[1][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[1][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[1][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[2][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[2][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[2][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[2][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[3][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[3][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[3][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[3][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[4][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[4][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[4][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[4][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[5][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[5][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[5][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[5][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[6][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[6][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[6][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[6][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[7][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[7][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[7][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[7][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[8][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[8][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[8][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[8][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[9][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[9][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[9][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[9][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[10][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[10][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[10][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[10][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[11][15] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[11][14] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[11][13] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port waveRefAddressB[11][12] in module XCORR_BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module XCorr_waveParser is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.102 ; gain = 656.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.102 ; gain = 656.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.102 ; gain = 656.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1248.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1330.793 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1330.793 ; gain = 739.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1330.793 ; gain = 739.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1330.793 ; gain = 739.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.793 ; gain = 739.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 133   
	   3 Input   16 Bit       Adders := 23    
	   2 Input   16 Bit       Adders := 133   
	   3 Input   12 Bit       Adders := 12    
+---Registers : 
	               36 Bit    Registers := 12    
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 36    
	               12 Bit    Registers := 61    
	                1 Bit    Registers := 2     
+---RAMs : 
	              29K Bit	(2502 X 12 bit)          RAMs := 36    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/main/XCORR/temp2_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp2_reg is absorbed into DSP inst/main/XCORR/temp2_reg.
DSP Report: operator inst/main/XCORR/temp20 is absorbed into DSP inst/main/XCORR/temp2_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product_stage2_reg is absorbed into DSP inst/main/XCORR/product_stage2_reg.
DSP Report: register inst/main/XCORR/temp3_reg is absorbed into DSP inst/main/XCORR/product_stage2_reg.
DSP Report: operator inst/main/XCORR/product_stage20 is absorbed into DSP inst/main/XCORR/product_stage2_reg.
DSP Report: operator inst/main/XCORR/temp30 is absorbed into DSP inst/main/XCORR/product_stage2_reg.
DSP Report: Generating DSP inst/main/XCORR/temp6_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp6_reg is absorbed into DSP inst/main/XCORR/temp6_reg.
DSP Report: operator inst/main/XCORR/temp60 is absorbed into DSP inst/main/XCORR/temp6_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage4_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product_stage4_reg is absorbed into DSP inst/main/XCORR/product_stage4_reg.
DSP Report: register inst/main/XCORR/temp7_reg is absorbed into DSP inst/main/XCORR/product_stage4_reg.
DSP Report: operator inst/main/XCORR/product_stage40 is absorbed into DSP inst/main/XCORR/product_stage4_reg.
DSP Report: operator inst/main/XCORR/temp70 is absorbed into DSP inst/main/XCORR/product_stage4_reg.
DSP Report: Generating DSP inst/main/XCORR/temp10_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp10_reg is absorbed into DSP inst/main/XCORR/temp10_reg.
DSP Report: operator inst/main/XCORR/temp100 is absorbed into DSP inst/main/XCORR/temp10_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage6_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product_stage6_reg is absorbed into DSP inst/main/XCORR/product_stage6_reg.
DSP Report: register inst/main/XCORR/temp11_reg is absorbed into DSP inst/main/XCORR/product_stage6_reg.
DSP Report: operator inst/main/XCORR/product_stage60 is absorbed into DSP inst/main/XCORR/product_stage6_reg.
DSP Report: operator inst/main/XCORR/temp110 is absorbed into DSP inst/main/XCORR/product_stage6_reg.
DSP Report: Generating DSP inst/main/XCORR/temp0_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp0_reg is absorbed into DSP inst/main/XCORR/temp0_reg.
DSP Report: operator inst/main/XCORR/temp00 is absorbed into DSP inst/main/XCORR/temp0_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product_stage1_reg is absorbed into DSP inst/main/XCORR/product_stage1_reg.
DSP Report: register inst/main/XCORR/temp1_reg is absorbed into DSP inst/main/XCORR/product_stage1_reg.
DSP Report: operator inst/main/XCORR/product_stage10 is absorbed into DSP inst/main/XCORR/product_stage1_reg.
DSP Report: operator inst/main/XCORR/temp10 is absorbed into DSP inst/main/XCORR/product_stage1_reg.
DSP Report: Generating DSP inst/main/XCORR/temp8_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp8_reg is absorbed into DSP inst/main/XCORR/temp8_reg.
DSP Report: operator inst/main/XCORR/temp80 is absorbed into DSP inst/main/XCORR/temp8_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage5_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product_stage5_reg is absorbed into DSP inst/main/XCORR/product_stage5_reg.
DSP Report: register inst/main/XCORR/temp9_reg is absorbed into DSP inst/main/XCORR/product_stage5_reg.
DSP Report: operator inst/main/XCORR/product_stage50 is absorbed into DSP inst/main/XCORR/product_stage5_reg.
DSP Report: operator inst/main/XCORR/temp90 is absorbed into DSP inst/main/XCORR/product_stage5_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage70, operation Mode is: PCIN+A:B+C.
DSP Report: operator inst/main/XCORR/product_stage70 is absorbed into DSP inst/main/XCORR/product_stage70.
DSP Report: Generating DSP inst/main/XCORR/temp4_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp4_reg is absorbed into DSP inst/main/XCORR/temp4_reg.
DSP Report: operator inst/main/XCORR/temp40 is absorbed into DSP inst/main/XCORR/temp4_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage3_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product_stage3_reg is absorbed into DSP inst/main/XCORR/product_stage3_reg.
DSP Report: register inst/main/XCORR/temp5_reg is absorbed into DSP inst/main/XCORR/product_stage3_reg.
DSP Report: operator inst/main/XCORR/product_stage30 is absorbed into DSP inst/main/XCORR/product_stage3_reg.
DSP Report: operator inst/main/XCORR/temp50 is absorbed into DSP inst/main/XCORR/product_stage3_reg.
DSP Report: Generating DSP inst/main/XCORR/product_stage70, operation Mode is: PCIN+A:B+C.
DSP Report: operator inst/main/XCORR/product_stage70 is absorbed into DSP inst/main/XCORR/product_stage70.
DSP Report: Generating DSP inst/main/XCORR/product_stage7_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register inst/main/XCORR/product_stage7_reg is absorbed into DSP inst/main/XCORR/product_stage7_reg.
DSP Report: operator inst/main/XCORR/product_stage70 is absorbed into DSP inst/main/XCORR/product_stage7_reg.
DSP Report: Generating DSP inst/main/XCORR/product_reg, operation Mode is: (PCIN+P)'.
DSP Report: register inst/main/XCORR/product_reg is absorbed into DSP inst/main/XCORR/product_reg.
DSP Report: operator inst/main/XCORR/product0 is absorbed into DSP inst/main/XCORR/product_reg.
DSP Report: Generating DSP inst/main/XCORR/temp02_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp02_reg is absorbed into DSP inst/main/XCORR/temp02_reg.
DSP Report: operator inst/main/XCORR/temp020 is absorbed into DSP inst/main/XCORR/temp02_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product1_stage2_reg is absorbed into DSP inst/main/XCORR/product1_stage2_reg.
DSP Report: register inst/main/XCORR/temp03_reg is absorbed into DSP inst/main/XCORR/product1_stage2_reg.
DSP Report: operator inst/main/XCORR/product1_stage20 is absorbed into DSP inst/main/XCORR/product1_stage2_reg.
DSP Report: operator inst/main/XCORR/temp030 is absorbed into DSP inst/main/XCORR/product1_stage2_reg.
DSP Report: Generating DSP inst/main/XCORR/temp06_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp06_reg is absorbed into DSP inst/main/XCORR/temp06_reg.
DSP Report: operator inst/main/XCORR/temp060 is absorbed into DSP inst/main/XCORR/temp06_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage4_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product1_stage4_reg is absorbed into DSP inst/main/XCORR/product1_stage4_reg.
DSP Report: register inst/main/XCORR/temp07_reg is absorbed into DSP inst/main/XCORR/product1_stage4_reg.
DSP Report: operator inst/main/XCORR/product1_stage40 is absorbed into DSP inst/main/XCORR/product1_stage4_reg.
DSP Report: operator inst/main/XCORR/temp070 is absorbed into DSP inst/main/XCORR/product1_stage4_reg.
DSP Report: Generating DSP inst/main/XCORR/temp010_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp010_reg is absorbed into DSP inst/main/XCORR/temp010_reg.
DSP Report: operator inst/main/XCORR/temp0100 is absorbed into DSP inst/main/XCORR/temp010_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage6_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product1_stage6_reg is absorbed into DSP inst/main/XCORR/product1_stage6_reg.
DSP Report: register inst/main/XCORR/temp011_reg is absorbed into DSP inst/main/XCORR/product1_stage6_reg.
DSP Report: operator inst/main/XCORR/product1_stage60 is absorbed into DSP inst/main/XCORR/product1_stage6_reg.
DSP Report: operator inst/main/XCORR/temp0110 is absorbed into DSP inst/main/XCORR/product1_stage6_reg.
DSP Report: Generating DSP inst/main/XCORR/temp00_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp00_reg is absorbed into DSP inst/main/XCORR/temp00_reg.
DSP Report: operator inst/main/XCORR/temp000 is absorbed into DSP inst/main/XCORR/temp00_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product1_stage1_reg is absorbed into DSP inst/main/XCORR/product1_stage1_reg.
DSP Report: register inst/main/XCORR/temp01_reg is absorbed into DSP inst/main/XCORR/product1_stage1_reg.
DSP Report: operator inst/main/XCORR/product1_stage10 is absorbed into DSP inst/main/XCORR/product1_stage1_reg.
DSP Report: operator inst/main/XCORR/temp010 is absorbed into DSP inst/main/XCORR/product1_stage1_reg.
DSP Report: Generating DSP inst/main/XCORR/temp08_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp08_reg is absorbed into DSP inst/main/XCORR/temp08_reg.
DSP Report: operator inst/main/XCORR/temp080 is absorbed into DSP inst/main/XCORR/temp08_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage5_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product1_stage5_reg is absorbed into DSP inst/main/XCORR/product1_stage5_reg.
DSP Report: register inst/main/XCORR/temp09_reg is absorbed into DSP inst/main/XCORR/product1_stage5_reg.
DSP Report: operator inst/main/XCORR/product1_stage50 is absorbed into DSP inst/main/XCORR/product1_stage5_reg.
DSP Report: operator inst/main/XCORR/temp090 is absorbed into DSP inst/main/XCORR/product1_stage5_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage70, operation Mode is: PCIN+A:B+C.
DSP Report: operator inst/main/XCORR/product1_stage70 is absorbed into DSP inst/main/XCORR/product1_stage70.
DSP Report: Generating DSP inst/main/XCORR/temp04_reg, operation Mode is: (A*B)'.
DSP Report: register inst/main/XCORR/temp04_reg is absorbed into DSP inst/main/XCORR/temp04_reg.
DSP Report: operator inst/main/XCORR/temp040 is absorbed into DSP inst/main/XCORR/temp04_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage3_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/main/XCORR/product1_stage3_reg is absorbed into DSP inst/main/XCORR/product1_stage3_reg.
DSP Report: register inst/main/XCORR/temp05_reg is absorbed into DSP inst/main/XCORR/product1_stage3_reg.
DSP Report: operator inst/main/XCORR/product1_stage30 is absorbed into DSP inst/main/XCORR/product1_stage3_reg.
DSP Report: operator inst/main/XCORR/temp050 is absorbed into DSP inst/main/XCORR/product1_stage3_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_stage70, operation Mode is: PCIN+A:B+C.
DSP Report: operator inst/main/XCORR/product1_stage70 is absorbed into DSP inst/main/XCORR/product1_stage70.
DSP Report: Generating DSP inst/main/XCORR/product1_stage7_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register inst/main/XCORR/product1_stage7_reg is absorbed into DSP inst/main/XCORR/product1_stage7_reg.
DSP Report: operator inst/main/XCORR/product1_stage70 is absorbed into DSP inst/main/XCORR/product1_stage7_reg.
DSP Report: Generating DSP inst/main/XCORR/product1_reg, operation Mode is: (PCIN+P)'.
DSP Report: register inst/main/XCORR/product1_reg is absorbed into DSP inst/main/XCORR/product1_reg.
DSP Report: operator inst/main/XCORR/product10 is absorbed into DSP inst/main/XCORR/product1_reg.
WARNING: [Synth 8-7129] Port clk in module XCorr_waveParser is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.422 ; gain = 842.832
---------------------------------------------------------------------------------
 Sort Area is  inst/main/XCORR/temp02_reg_10 : 0 0 : 1076 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp02_reg_10 : 0 1 : 1221 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp02_reg_10 : 0 2 : 143 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp02_reg_10 : 0 3 : 143 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp2_reg_8 : 0 0 : 1076 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp2_reg_8 : 0 1 : 1221 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp2_reg_8 : 0 2 : 143 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp2_reg_8 : 0 3 : 143 2583 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp010_reg_e : 0 0 : 1076 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp010_reg_e : 0 1 : 1221 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp010_reg_e : 0 2 : 284 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp06_reg_f : 0 0 : 1076 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp06_reg_f : 0 1 : 1221 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp06_reg_f : 0 2 : 284 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp10_reg_5 : 0 0 : 1076 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp10_reg_5 : 0 1 : 1221 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp10_reg_5 : 0 2 : 284 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp6_reg_7 : 0 0 : 1076 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp6_reg_7 : 0 1 : 1221 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp6_reg_7 : 0 2 : 284 2581 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp00_reg_d : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp00_reg_d : 0 1 : 1221 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp04_reg_b : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp04_reg_b : 0 1 : 1221 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp08_reg_c : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp08_reg_c : 0 1 : 1221 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp0_reg_4 : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp0_reg_4 : 0 1 : 1221 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp4_reg_0 : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp4_reg_0 : 0 1 : 1221 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp8_reg_3 : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/main/XCORR/temp8_reg_3 : 0 1 : 1221 2297 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram1_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram2_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram3_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram4_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram01_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram02_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram03_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram04_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram001_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram002_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram003_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram004_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram5_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram6_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram7_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram8_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram05_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram06_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram07_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram08_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram005_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram006_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram007_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram008_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram9_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram10_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram11_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram12_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram09_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram010_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram011_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram012_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram009_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram0010_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram0011_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram0012_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 18     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 18     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (PCIN+A:B)'    | 18     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+P)'      | -      | -      | -      | -      | -1     | -    | -    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 18     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 18     | 18     | 36     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (PCIN+A:B)'    | 18     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+P)'      | -      | -      | -      | -      | -1     | -    | -    | -    | -    | -     | 0    | 1    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1460.387 ; gain = 868.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1466.922 ; gain = 875.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram1_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram2_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram3_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram4_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram01_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram02_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram03_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram04_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram001_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram002_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram003_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram004_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram5_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram6_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram7_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram8_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram05_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram06_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram07_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram08_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram005_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram006_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram007_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram008_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram9_reg    | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram10_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram11_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram12_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram09_reg   | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram010_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram011_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram012_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram009_reg  | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram0010_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram0011_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|MicroBlaze_Wrapper_XCorr_0_0 | inst/main/bram/Ram0012_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram01_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram01_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram02_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram02_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram03_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram03_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram04_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram04_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram001_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram001_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram002_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram002_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram003_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram003_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram004_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram004_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram05_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram05_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram06_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram06_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram07_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram07_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram08_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram08_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram005_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram005_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram006_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram006_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram007_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram007_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram008_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram008_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram11_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram11_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram09_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram09_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram010_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram010_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram011_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram011_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram012_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram012_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram009_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram009_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram0010_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram0010_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram0011_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram0011_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram0012_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/main/bram/Ram0012_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1638.199 ; gain = 1046.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1686.234 ; gain = 1094.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.234 ; gain = 1094.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.234 ; gain = 1094.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.234 ; gain = 1094.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1693.039 ; gain = 1101.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1693.039 ; gain = 1101.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (PCIN+A:B)'    | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+P)'      | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MicroBlaze_Wrapper_XCorr_0_0 | PCIN+A:B+C     | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XCORR_SV                     | (PCIN+A:B)'    | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|XCORR_SV                     | (PCIN+P)'      | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1123|
|2     |DSP48E1  |    32|
|7     |LUT1     |  1838|
|8     |LUT2     |   985|
|9     |LUT3     |   383|
|10    |LUT4     |   592|
|11    |LUT5     |   362|
|12    |LUT6     |  2351|
|13    |RAMB18E1 |    36|
|14    |RAMB36E1 |    36|
|15    |FDRE     |   801|
|16    |FDSE     |   147|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1693.039 ; gain = 1101.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1693.039 ; gain = 1018.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1693.039 ; gain = 1101.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1693.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MicroBlaze_Wrapper_XCorr_0_0' is not ideal for floorplanning, since the cellview 'XCORR_SV' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 172 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b013f2e9
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1695.094 ; gain = 1312.777
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1695.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_Wrapper_XCorr_0_0_synth_1/MicroBlaze_Wrapper_XCorr_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MicroBlaze_Wrapper_XCorr_0_0_utilization_synth.rpt -pb MicroBlaze_Wrapper_XCorr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 02:02:57 2025...
