
---------- Begin Simulation Statistics ----------
final_tick                               109803641717                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   332078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   301.73                       # Real time elapsed on the host
host_tick_rate                              363919114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109804                       # Number of seconds simulated
sim_ticks                                109803641717                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095377                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101823                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727571                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477653                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.646231                       # CPI: cycles per instruction
system.cpu.discardedOps                        190597                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609992                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402191                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001322                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32101142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607448                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164623151                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132522009                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       218900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        454854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       550702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1104124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14253                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              84883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       150344                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68542                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       690821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 690821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            235968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  235968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              235968                       # Request fanout histogram
system.membus.respLayer1.occupancy         1278745616                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1233515125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       618979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          157492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       309040                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1656197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1657547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     65368512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               65411712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225771                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9622016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           779195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018400                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.134507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 764870     98.16%     98.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14313      1.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             779195                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1361609798                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1106051412                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               317436                       # number of demand (read+write) hits
system.l2.demand_hits::total                   317452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              317436                       # number of overall hits
system.l2.overall_hits::total                  317452                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             235313                       # number of demand (read+write) misses
system.l2.demand_misses::total                 235972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            235313                       # number of overall misses
system.l2.overall_misses::total                235972                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57015160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21959502931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22016518091                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57015160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21959502931                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22016518091                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               553424                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              553424                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.425714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.426386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.425714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.426386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86517.693475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93320.398495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93301.400552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86517.693475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93320.398495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93301.400552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              150344                       # number of writebacks
system.l2.writebacks::total                    150344                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        235309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            235968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       235309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           235968                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48026663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18752026581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18800053244                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48026663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18752026581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18800053244                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.425707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.426378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.425707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72878.092564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79691.072509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79672.045549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72878.092564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79691.072509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79672.045549                       # average overall mshr miss latency
system.l2.replacements                         225771                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468635                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             92624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92624                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151085                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14405938036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14405938036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.619940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95349.889374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95349.889374                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12344584631                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12344584631                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.619940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81706.222530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81706.222530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57015160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57015160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86517.693475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86517.693475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48026663                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48026663                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72878.092564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72878.092564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        224812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            224812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        84228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7553564895                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7553564895                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       309040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        309040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.272547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.272547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89679.974533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89679.974533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        84224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6407441950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6407441950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.272534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.272534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76076.200964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76076.200964                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16079.067636                       # Cycle average of tags in use
system.l2.tags.total_refs                     1096681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.528839                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     250.730522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.015989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15778.321125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981388                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3417                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2450263                       # Number of tag accesses
system.l2.tags.data_accesses                  2450263                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15059712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15101888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9622016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9622016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          235308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       150344                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             150344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            384104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         137151298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137535402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       384104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           384104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87629298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87629298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87629298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           384104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        137151298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225164700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    150344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    235074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008056447572                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8917                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8917                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              637425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     150344                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   150344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3757488942                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1178665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8177482692                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15939.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34689.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   142007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86740                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               150344                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  172890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       157295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.071490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.080225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.200854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       115348     73.33%     73.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18711     11.90%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3370      2.14%     87.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2428      1.54%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9413      5.98%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          603      0.38%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          405      0.26%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          479      0.30%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6538      4.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       157295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.434675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.339809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.038159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8681     97.35%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          134      1.50%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           19      0.21%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.08%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           60      0.67%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8917                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.857688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.825320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5263     59.02%     59.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      0.63%     59.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3231     36.23%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              345      3.87%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8917                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15086912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9620480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15101952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9622016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       137.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109803617705                       # Total gap between requests
system.mem_ctrls.avgGap                     284235.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15044736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 384103.836088618904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 137014909.202877074480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87615309.014933526516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       235309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       150344                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18432733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8159049959                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2615151306098                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27970.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34673.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17394450.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            552807360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            293805105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           834330420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          387355320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8667653280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27923939190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18649702560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57309593235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.927983                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48186489534                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3666520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57950632183                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            570350340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            303129420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           848796060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          397315080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8667653280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28488313860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18174439680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57449997720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.206670                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46949245870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3666520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59187875847                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662672                       # number of overall hits
system.cpu.icache.overall_hits::total         9662672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59512408                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59512408                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59512408                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59512408                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663347                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663347                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663347                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663347                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88166.530370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88166.530370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88166.530370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88166.530370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58611958                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58611958                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58611958                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58611958                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86832.530370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86832.530370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86832.530370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86832.530370                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59512408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59512408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88166.530370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88166.530370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58611958                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58611958                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86832.530370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86832.530370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           548.256652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663347                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14316.069630                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   548.256652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164795                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51466298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51466298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51466805                       # number of overall hits
system.cpu.dcache.overall_hits::total        51466805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       602911                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         602911                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       610823                       # number of overall misses
system.cpu.dcache.overall_misses::total        610823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29129937690                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29129937690                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29129937690                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29129937690                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069209                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077628                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48315.485519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48315.485519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47689.654270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47689.654270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       181951                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.650333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       468635                       # number of writebacks
system.cpu.dcache.writebacks::total            468635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58068                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58068                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       544843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       544843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552749                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26743260281                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26743260281                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27515599590                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27515599590                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49084.342244                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49084.342244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49779.555621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49779.555621                       # average overall mshr miss latency
system.cpu.dcache.replacements                 550700                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40817792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40817792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       301316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        301316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10960909049                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10960909049                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36376.790642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36376.790642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10550686040                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10550686040                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35036.515438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35036.515438                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10648506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10648506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       301595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18169028641                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18169028641                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60243.136130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60243.136130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57886                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57886                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16192574241                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16192574241                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66442.249736                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66442.249736                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    772339309                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    772339309                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97690.274349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97690.274349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.958573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.110931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.958573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104708156                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104708156                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109803641717                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
