// Seed: 2108165497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_13 = id_11;
  xnor (id_5, id_9, id_18, id_4, id_17, id_16, id_3, id_7, id_11, id_19, id_14, id_10, id_15);
  supply0 id_14;
  wire id_15, id_16 = id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  assign id_14 = 1;
  module_0(
      id_4, id_11, id_10, id_9
  );
endmodule
