
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017385    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001961    0.000980    0.000980 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022174    0.023263    0.055874    0.056854 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023273    0.000834    0.057689 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018804    0.022749    0.064958    0.122647 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022749    0.000141    0.122788 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.002589    0.018717    0.160153    0.282941 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.018717    0.000096    0.283038 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009211    0.054732    0.387417    0.670454 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054732    0.000388    0.670843 v fanout70/A (sg13g2_buf_8)
     8    0.055648    0.036383    0.096985    0.767827 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036557    0.001682    0.769509 v fanout69/A (sg13g2_buf_8)
     8    0.045124    0.031874    0.085407    0.854916 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032373    0.002701    0.857617 v _140_/B (sg13g2_nor2_2)
     5    0.032573    0.147608    0.130303    0.987920 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.147761    0.003891    0.991811 ^ _144_/A (sg13g2_nand2_1)
     2    0.007542    0.073728    0.098567    1.090377 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073728    0.000227    1.090604 v _212_/B (sg13g2_nor2_1)
     2    0.009439    0.100071    0.104442    1.195046 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100081    0.000813    1.195859 ^ _213_/C (sg13g2_nand3_1)
     2    0.010493    0.109606    0.143270    1.339130 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109607    0.000593    1.339723 v _214_/B (sg13g2_xnor2_1)
     1    0.002352    0.037055    0.113082    1.452805 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037055    0.000176    1.452981 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002002    0.034220    0.372615    1.825596 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.034221    0.000143    1.825738 v _300_/D (sg13g2_dfrbpq_1)
                                              1.825738   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017385    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001961    0.000981    5.000981 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022174    0.023263    0.055874    5.056855 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023267    0.000500    5.057354 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023795    0.024959    0.066703    5.124057 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024980    0.001269    5.125327 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.925326   clock uncertainty
                                  0.000000    4.925326   clock reconvergence pessimism
                                 -0.116476    4.808850   library setup time
                                              4.808850   data required time
---------------------------------------------------------------------------------------------
                                              4.808850   data required time
                                             -1.825738   data arrival time
---------------------------------------------------------------------------------------------
                                              2.983112   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 35 unconstrained endpoints.
  sign
  signB
  sine_out[0]
  sine_out[10]
  sine_out[11]
  sine_out[12]
  sine_out[13]
  sine_out[14]
  sine_out[15]
  sine_out[16]
  sine_out[17]
  sine_out[18]
  sine_out[19]
  sine_out[1]
  sine_out[20]
  sine_out[21]
  sine_out[22]
  sine_out[23]
  sine_out[24]
  sine_out[25]
  sine_out[26]
  sine_out[27]
  sine_out[28]
  sine_out[29]
  sine_out[2]
  sine_out[30]
  sine_out[31]
  sine_out[32]
  sine_out[3]
  sine_out[4]
  sine_out[5]
  sine_out[6]
  sine_out[7]
  sine_out[8]
  sine_out[9]
