INFO: [VRFC 10-2263] Analyzing Verilog file "D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_design
INFO: [VRFC 10-2458] undeclared symbol andXY, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:26]
INFO: [VRFC 10-2458] undeclared symbol andYZ, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:27]
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:28]
INFO: [VRFC 10-2458] undeclared symbol f1, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/test verilog/proj1_door/proj1_door.srcs/sim_1/new/door_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_simulation
