{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646613387484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646613387484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 19:36:27 2022 " "Processing started: Sun Mar 06 19:36:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646613387484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646613387484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Emdad_03_02_22_NBitLPMAddSub -c Emdad_03_02_22_NBitLPMAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off Emdad_03_02_22_NBitLPMAddSub -c Emdad_03_02_22_NBitLPMAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646613387484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646613387723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646613387723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc_342/assignments/lab 3/emdad_mdshahid_nbitlpmaddsub/emdad_03_02_22_nbitlpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc_342/assignments/lab 3/emdad_mdshahid_nbitlpmaddsub/emdad_03_02_22_nbitlpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_03_02_22_NBitLPMAddSub-SYN " "Found design unit 1: Emdad_03_02_22_NBitLPMAddSub-SYN" {  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646613394497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_03_02_22_NBitLPMAddSub " "Found entity 1: Emdad_03_02_22_NBitLPMAddSub" {  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646613394497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646613394497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc_342/assignments/lab 3/emdad_mdshahid_nbitlpmaddsub/emdad_mdshahid_nbitlpmaddsub_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /csc_342/assignments/lab 3/emdad_mdshahid_nbitlpmaddsub/emdad_mdshahid_nbitlpmaddsub_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_03_06_22_NBitLPMAddSubTestBench-arch_test " "Found design unit 1: Emdad_03_06_22_NBitLPMAddSubTestBench-arch_test" {  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_MdShahid_NBitLPMAddSub_TestBench.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_MdShahid_NBitLPMAddSub_TestBench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646613394498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_03_06_22_NBitLPMAddSubTestBench " "Found entity 1: Emdad_03_06_22_NBitLPMAddSubTestBench" {  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_MdShahid_NBitLPMAddSub_TestBench.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_MdShahid_NBitLPMAddSub_TestBench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646613394498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646613394498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Emdad_03_02_22_NBitLPMAddSub " "Elaborating entity \"Emdad_03_02_22_NBitLPMAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646613394516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" "lpm_add_sub_component" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646613394677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646613394685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646613394685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646613394685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646613394685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646613394685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646613394685 ""}  } { { "../Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_NBitLPMAddSub/Emdad_03_02_22_NBitLPMAddSub.vhd" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646613394685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_77i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_77i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_77i " "Found entity 1: add_sub_77i" {  } { { "db/add_sub_77i.tdf" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_03_02_22_NBitLPMAddSub/db/add_sub_77i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646613394745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646613394745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_77i lpm_add_sub:lpm_add_sub_component\|add_sub_77i:auto_generated " "Elaborating entity \"add_sub_77i\" for hierarchy \"lpm_add_sub:lpm_add_sub_component\|add_sub_77i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/csc_342/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646613394746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646613395183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646613395403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646613395403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646613395435 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646613395435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646613395435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646613395435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646613395450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 19:36:35 2022 " "Processing ended: Sun Mar 06 19:36:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646613395450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646613395450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646613395450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646613395450 ""}
