// Seed: 3877680369
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1;
  always id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_2 = (id_2);
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1
);
  assign module_3.type_2 = 0;
endmodule
module module_3 (
    input tri id_0,
    input logic id_1,
    input tri id_2,
    output logic id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    input tri0 id_8
);
  initial id_3 <= id_1;
  module_2 modCall_1 (
      id_0,
      id_8
  );
endmodule
