INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/Downloads/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
