{"sha": "3b82a32c3e673743f6bbb911efb8be77a7bb1255", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2I4MmEzMmMzZTY3Mzc0M2Y2YmJiOTExZWZiOGJlNzdhN2JiMTI1NQ==", "commit": {"author": {"name": "Palmer Dabbelt", "email": "palmer@dabbelt.com", "date": "2017-03-17T18:49:34Z"}, "committer": {"name": "Palmer Dabbelt", "email": "palmer@gcc.gnu.org", "date": "2017-03-17T18:49:34Z"}, "message": "RISC-V documentation cleanups\n\nA recent mailing list post about install.texi cleanup suggested I take a\nlook at ours, and there were a few problems:\n\n * No table of contents entries\n * Not alphabetically ordered\n * Missing a note about requiring binutils-2.28\n\ngcc/ChangeLog:\n\n2017-03-17  Palmer Dabbelt  <palmer@dabbelt.com\n\n        * doc/install.texi (Specific) <riscv32-*-elf>: Add riscv32-*-elf,\n        riscv32-*-linux, riscv64-*-elf, riscv64-*-linux to the table of\n        contents.\n        <riscv64-*-elf>: Re-arrange section\n        <riscv32-*-elf>: Add a note about requiring binutils 2.28.\n        <riscv32-*-linux>: Likewise.\n        <riscv64-*-elf>: Likewise\n        <riscv64-*-linux>: Likewise.\n\nFrom-SVN: r246243", "tree": {"sha": "26b18eef8c7825442f2c7391ab9a8083354788d1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/26b18eef8c7825442f2c7391ab9a8083354788d1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3b82a32c3e673743f6bbb911efb8be77a7bb1255", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3b82a32c3e673743f6bbb911efb8be77a7bb1255", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3b82a32c3e673743f6bbb911efb8be77a7bb1255", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3b82a32c3e673743f6bbb911efb8be77a7bb1255/comments", "author": {"login": "palmer-dabbelt", "id": 1383006, "node_id": "MDQ6VXNlcjEzODMwMDY=", "avatar_url": "https://avatars.githubusercontent.com/u/1383006?v=4", "gravatar_id": "", "url": "https://api.github.com/users/palmer-dabbelt", "html_url": "https://github.com/palmer-dabbelt", "followers_url": "https://api.github.com/users/palmer-dabbelt/followers", "following_url": "https://api.github.com/users/palmer-dabbelt/following{/other_user}", "gists_url": "https://api.github.com/users/palmer-dabbelt/gists{/gist_id}", "starred_url": "https://api.github.com/users/palmer-dabbelt/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/palmer-dabbelt/subscriptions", "organizations_url": "https://api.github.com/users/palmer-dabbelt/orgs", "repos_url": "https://api.github.com/users/palmer-dabbelt/repos", "events_url": "https://api.github.com/users/palmer-dabbelt/events{/privacy}", "received_events_url": "https://api.github.com/users/palmer-dabbelt/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "c7ec585d78b25e45813c02f3371714dd72401c63", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c7ec585d78b25e45813c02f3371714dd72401c63", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c7ec585d78b25e45813c02f3371714dd72401c63"}], "stats": {"total": 41, "additions": 34, "deletions": 7}, "files": [{"sha": "3e108dda31140705d825d97d0d7a30a39ef14db8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3b82a32c3e673743f6bbb911efb8be77a7bb1255/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3b82a32c3e673743f6bbb911efb8be77a7bb1255/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3b82a32c3e673743f6bbb911efb8be77a7bb1255", "patch": "@@ -1,3 +1,14 @@\n+2017-03-17  Palmer Dabbelt  <palmer@dabbelt.com\n+\n+\t* doc/install.texi (Specific) <riscv32-*-elf>: Add riscv32-*-elf,\n+\triscv32-*-linux, riscv64-*-elf, riscv64-*-linux to the table of\n+\tcontents.\n+\t<riscv64-*-elf>: Re-arrange section\n+\t<riscv32-*-elf>: Add a note about requiring binutils 2.28.\n+\t<riscv32-*-linux>: Likewise.\n+\t<riscv64-*-elf>: Likewise\n+\t<riscv64-*-linux>: Likewise.\n+\n 2017-03-17  Richard Earnshaw  <rearnsha@arm.com>\n \n \tPR target/80052"}, {"sha": "2d8885e6c4e383866630b583afb89946844f7332", "filename": "gcc/doc/install.texi", "status": "modified", "additions": 23, "deletions": 7, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3b82a32c3e673743f6bbb911efb8be77a7bb1255/gcc%2Fdoc%2Finstall.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3b82a32c3e673743f6bbb911efb8be77a7bb1255/gcc%2Fdoc%2Finstall.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finstall.texi?ref=3b82a32c3e673743f6bbb911efb8be77a7bb1255", "patch": "@@ -3211,6 +3211,14 @@ information have to.\n @item\n @uref{#powerpcle-x-eabi,,powerpcle-*-eabi}\n @item\n+@uref{#riscv32-x-elf,,riscv32-*-elf}\n+@item\n+@uref{#riscv32-x-linux,,riscv32-*-linux}\n+@item\n+@uref{#riscv64-x-elf,,riscv64-*-elf}\n+@item\n+@uref{#riscv64-x-linux,,riscv64-*-linux}\n+@item\n @uref{#s390-x-linux,,s390-*-linux*}\n @item\n @uref{#s390x-x-linux,,s390x-*-linux*}\n@@ -4286,28 +4294,36 @@ This configuration is intended for embedded systems.\n @heading riscv32-*-elf\n The RISC-V RV32 instruction set.\n This configuration is intended for embedded systems.\n+This (and all other RISC-V) targets are supported upstream as of the\n+binutils 2.28 release.\n \n @html\n <hr />\n @end html\n-@anchor{riscv64-x-elf}\n-@heading riscv64-*-elf\n-The RISC-V RV64 instruction set.\n-This configuration is intended for embedded systems.\n+@anchor{riscv32-x-linux}\n+@heading riscv32-*-linux\n+The RISC-V RV32 instruction set running GNU/Linux.\n+This (and all other RISC-V) targets are supported upstream as of the\n+binutils 2.28 release.\n \n @html\n <hr />\n @end html\n-@anchor{riscv32-x-linux}\n-@heading riscv32-*-linux\n-The RISC-V RV32 instruction set running GNU/Linux.\n+@anchor{riscv64-x-elf}\n+@heading riscv64-*-elf\n+The RISC-V RV64 instruction set.\n+This configuration is intended for embedded systems.\n+This (and all other RISC-V) targets are supported upstream as of the\n+binutils 2.28 release.\n \n @html\n <hr />\n @end html\n @anchor{riscv64-x-linux}\n @heading riscv64-*-linux\n The RISC-V RV64 instruction set running GNU/Linux.\n+This (and all other RISC-V) targets are supported upstream as of the\n+binutils 2.28 release.\n \n @html\n <hr />"}]}