#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025e214d2620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000025e21551d80_0 .net "PC", 31 0, v0000025e21549790_0;  1 drivers
v0000025e215516a0_0 .var "clk", 0 0;
v0000025e215512e0_0 .net "clkout", 0 0, L_0000025e21553a40;  1 drivers
v0000025e21551ec0_0 .net "cycles_consumed", 31 0, v0000025e21550e80_0;  1 drivers
v0000025e215520a0_0 .var "rst", 0 0;
S_0000025e21474520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000025e214d2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000025e214ef6e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e214ef718 .param/l "add" 0 4 5, C4<100000>;
P_0000025e214ef750 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e214ef788 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e214ef7c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e214ef7f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e214ef830 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e214ef868 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e214ef8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e214ef8d8 .param/l "j" 0 4 12, C4<000010>;
P_0000025e214ef910 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e214ef948 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e214ef980 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e214ef9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e214ef9f0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e214efa28 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e214efa60 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e214efa98 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e214efad0 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e214efb08 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e214efb40 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e214efb78 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e214efbb0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e214efbe8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e214efc20 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e214efc58 .param/l "xori" 0 4 8, C4<001110>;
L_0000025e215535e0 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21553490 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e215539d0 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21553500 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21553960 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21552fc0 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21553340 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21553030 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21553a40 .functor OR 1, v0000025e215516a0_0, v0000025e214da5b0_0, C4<0>, C4<0>;
L_0000025e215530a0 .functor OR 1, L_0000025e2159d490, L_0000025e2159c130, C4<0>, C4<0>;
L_0000025e21553730 .functor AND 1, L_0000025e2159d210, L_0000025e2159d990, C4<1>, C4<1>;
L_0000025e21553650 .functor NOT 1, v0000025e215520a0_0, C4<0>, C4<0>, C4<0>;
L_0000025e21552e70 .functor OR 1, L_0000025e2159d670, L_0000025e2159d350, C4<0>, C4<0>;
L_0000025e21553b90 .functor OR 1, L_0000025e21552e70, L_0000025e2159d030, C4<0>, C4<0>;
L_0000025e21553260 .functor OR 1, L_0000025e2159d170, L_0000025e215ae790, C4<0>, C4<0>;
L_0000025e21553180 .functor AND 1, L_0000025e2159d0d0, L_0000025e21553260, C4<1>, C4<1>;
L_0000025e21552d90 .functor OR 1, L_0000025e215ae5b0, L_0000025e215ae8d0, C4<0>, C4<0>;
L_0000025e215531f0 .functor AND 1, L_0000025e215af690, L_0000025e21552d90, C4<1>, C4<1>;
L_0000025e215537a0 .functor NOT 1, L_0000025e21553a40, C4<0>, C4<0>, C4<0>;
v0000025e2154a550_0 .net "ALUOp", 3 0, v0000025e214d9ed0_0;  1 drivers
v0000025e215486b0_0 .net "ALUResult", 31 0, v0000025e21549970_0;  1 drivers
v0000025e21548750_0 .net "ALUSrc", 0 0, v0000025e214da0b0_0;  1 drivers
v0000025e2150d540_0 .net "ALUin2", 31 0, L_0000025e215afb90;  1 drivers
v0000025e2150d220_0 .net "MemReadEn", 0 0, v0000025e214da510_0;  1 drivers
v0000025e2150c460_0 .net "MemWriteEn", 0 0, v0000025e214db5f0_0;  1 drivers
v0000025e2150c500_0 .net "MemtoReg", 0 0, v0000025e214d9a70_0;  1 drivers
v0000025e2150cd20_0 .net "PC", 31 0, v0000025e21549790_0;  alias, 1 drivers
v0000025e2150c140_0 .net "PCPlus1", 31 0, L_0000025e2159c9f0;  1 drivers
v0000025e2150ca00_0 .net "PCsrc", 0 0, v0000025e21548c50_0;  1 drivers
v0000025e2150c000_0 .net "RegDst", 0 0, v0000025e214d9bb0_0;  1 drivers
v0000025e2150da40_0 .net "RegWriteEn", 0 0, v0000025e214dab50_0;  1 drivers
v0000025e2150c280_0 .net "WriteRegister", 4 0, L_0000025e2159c450;  1 drivers
v0000025e2150d9a0_0 .net *"_ivl_0", 0 0, L_0000025e215535e0;  1 drivers
L_0000025e21553cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e2150c820_0 .net/2u *"_ivl_10", 4 0, L_0000025e21553cc0;  1 drivers
L_0000025e215540b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150d2c0_0 .net *"_ivl_101", 15 0, L_0000025e215540b0;  1 drivers
v0000025e2150c320_0 .net *"_ivl_102", 31 0, L_0000025e2159beb0;  1 drivers
L_0000025e215540f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150d360_0 .net *"_ivl_105", 25 0, L_0000025e215540f8;  1 drivers
L_0000025e21554140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150c5a0_0 .net/2u *"_ivl_106", 31 0, L_0000025e21554140;  1 drivers
v0000025e2150be20_0 .net *"_ivl_108", 0 0, L_0000025e2159d210;  1 drivers
L_0000025e21554188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025e2150c3c0_0 .net/2u *"_ivl_110", 5 0, L_0000025e21554188;  1 drivers
v0000025e2150cdc0_0 .net *"_ivl_112", 0 0, L_0000025e2159d990;  1 drivers
v0000025e2150cfa0_0 .net *"_ivl_115", 0 0, L_0000025e21553730;  1 drivers
v0000025e2150c640_0 .net *"_ivl_116", 47 0, L_0000025e2159cbd0;  1 drivers
L_0000025e215541d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150c1e0_0 .net *"_ivl_119", 15 0, L_0000025e215541d0;  1 drivers
L_0000025e21553d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e2150dae0_0 .net/2u *"_ivl_12", 5 0, L_0000025e21553d08;  1 drivers
v0000025e2150d400_0 .net *"_ivl_120", 47 0, L_0000025e2159d7b0;  1 drivers
L_0000025e21554218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150caa0_0 .net *"_ivl_123", 15 0, L_0000025e21554218;  1 drivers
v0000025e2150d680_0 .net *"_ivl_125", 0 0, L_0000025e2159bf50;  1 drivers
v0000025e2150d4a0_0 .net *"_ivl_126", 31 0, L_0000025e2159d5d0;  1 drivers
v0000025e2150c6e0_0 .net *"_ivl_128", 47 0, L_0000025e2159d8f0;  1 drivers
v0000025e2150c8c0_0 .net *"_ivl_130", 47 0, L_0000025e2159d2b0;  1 drivers
v0000025e2150db80_0 .net *"_ivl_132", 47 0, L_0000025e2159c310;  1 drivers
v0000025e2150c780_0 .net *"_ivl_134", 47 0, L_0000025e2159da30;  1 drivers
v0000025e2150cb40_0 .net *"_ivl_14", 0 0, L_0000025e21551380;  1 drivers
v0000025e2150dc20_0 .net *"_ivl_140", 0 0, L_0000025e21553650;  1 drivers
L_0000025e215542a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150d040_0 .net/2u *"_ivl_142", 31 0, L_0000025e215542a8;  1 drivers
L_0000025e21554380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025e2150bd80_0 .net/2u *"_ivl_146", 5 0, L_0000025e21554380;  1 drivers
v0000025e2150bec0_0 .net *"_ivl_148", 0 0, L_0000025e2159d670;  1 drivers
L_0000025e215543c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025e2150ce60_0 .net/2u *"_ivl_150", 5 0, L_0000025e215543c8;  1 drivers
v0000025e2150cf00_0 .net *"_ivl_152", 0 0, L_0000025e2159d350;  1 drivers
v0000025e2150c960_0 .net *"_ivl_155", 0 0, L_0000025e21552e70;  1 drivers
L_0000025e21554410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025e2150d7c0_0 .net/2u *"_ivl_156", 5 0, L_0000025e21554410;  1 drivers
v0000025e2150d0e0_0 .net *"_ivl_158", 0 0, L_0000025e2159d030;  1 drivers
L_0000025e21553d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025e2150bf60_0 .net/2u *"_ivl_16", 4 0, L_0000025e21553d50;  1 drivers
v0000025e2150cbe0_0 .net *"_ivl_161", 0 0, L_0000025e21553b90;  1 drivers
L_0000025e21554458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150d5e0_0 .net/2u *"_ivl_162", 15 0, L_0000025e21554458;  1 drivers
v0000025e2150c0a0_0 .net *"_ivl_164", 31 0, L_0000025e2159c630;  1 drivers
v0000025e2150cc80_0 .net *"_ivl_167", 0 0, L_0000025e2159d3f0;  1 drivers
v0000025e2150d720_0 .net *"_ivl_168", 15 0, L_0000025e2159d710;  1 drivers
v0000025e2150d180_0 .net *"_ivl_170", 31 0, L_0000025e2159cc70;  1 drivers
v0000025e2150d860_0 .net *"_ivl_174", 31 0, L_0000025e2159cef0;  1 drivers
L_0000025e215544a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2150d900_0 .net *"_ivl_177", 25 0, L_0000025e215544a0;  1 drivers
L_0000025e215544e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154f550_0 .net/2u *"_ivl_178", 31 0, L_0000025e215544e8;  1 drivers
v0000025e2154f230_0 .net *"_ivl_180", 0 0, L_0000025e2159d0d0;  1 drivers
L_0000025e21554530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154f870_0 .net/2u *"_ivl_182", 5 0, L_0000025e21554530;  1 drivers
v0000025e21550590_0 .net *"_ivl_184", 0 0, L_0000025e2159d170;  1 drivers
L_0000025e21554578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e2154ec90_0 .net/2u *"_ivl_186", 5 0, L_0000025e21554578;  1 drivers
v0000025e2154f2d0_0 .net *"_ivl_188", 0 0, L_0000025e215ae790;  1 drivers
v0000025e2154ef10_0 .net *"_ivl_19", 4 0, L_0000025e21551b00;  1 drivers
v0000025e2154efb0_0 .net *"_ivl_191", 0 0, L_0000025e21553260;  1 drivers
v0000025e2154f5f0_0 .net *"_ivl_193", 0 0, L_0000025e21553180;  1 drivers
L_0000025e215545c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e21550310_0 .net/2u *"_ivl_194", 5 0, L_0000025e215545c0;  1 drivers
v0000025e2154fa50_0 .net *"_ivl_196", 0 0, L_0000025e215aef10;  1 drivers
L_0000025e21554608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e21550b30_0 .net/2u *"_ivl_198", 31 0, L_0000025e21554608;  1 drivers
L_0000025e21553c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154fcd0_0 .net/2u *"_ivl_2", 5 0, L_0000025e21553c78;  1 drivers
v0000025e2154f050_0 .net *"_ivl_20", 4 0, L_0000025e21551e20;  1 drivers
v0000025e2154fc30_0 .net *"_ivl_200", 31 0, L_0000025e215af550;  1 drivers
v0000025e21550770_0 .net *"_ivl_204", 31 0, L_0000025e215aee70;  1 drivers
L_0000025e21554650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154fd70_0 .net *"_ivl_207", 25 0, L_0000025e21554650;  1 drivers
L_0000025e21554698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154f370_0 .net/2u *"_ivl_208", 31 0, L_0000025e21554698;  1 drivers
v0000025e215509f0_0 .net *"_ivl_210", 0 0, L_0000025e215af690;  1 drivers
L_0000025e215546e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154fe10_0 .net/2u *"_ivl_212", 5 0, L_0000025e215546e0;  1 drivers
v0000025e2154f0f0_0 .net *"_ivl_214", 0 0, L_0000025e215ae5b0;  1 drivers
L_0000025e21554728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e21550630_0 .net/2u *"_ivl_216", 5 0, L_0000025e21554728;  1 drivers
v0000025e215503b0_0 .net *"_ivl_218", 0 0, L_0000025e215ae8d0;  1 drivers
v0000025e21550950_0 .net *"_ivl_221", 0 0, L_0000025e21552d90;  1 drivers
v0000025e2154fb90_0 .net *"_ivl_223", 0 0, L_0000025e215531f0;  1 drivers
L_0000025e21554770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e2154f410_0 .net/2u *"_ivl_224", 5 0, L_0000025e21554770;  1 drivers
v0000025e2154f190_0 .net *"_ivl_226", 0 0, L_0000025e215aec90;  1 drivers
v0000025e2154feb0_0 .net *"_ivl_228", 31 0, L_0000025e215ae330;  1 drivers
v0000025e2154faf0_0 .net *"_ivl_24", 0 0, L_0000025e215539d0;  1 drivers
L_0000025e21553d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e2154ff50_0 .net/2u *"_ivl_26", 4 0, L_0000025e21553d98;  1 drivers
v0000025e2154fff0_0 .net *"_ivl_29", 4 0, L_0000025e21551420;  1 drivers
v0000025e2154f4b0_0 .net *"_ivl_32", 0 0, L_0000025e21553500;  1 drivers
L_0000025e21553de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e21550450_0 .net/2u *"_ivl_34", 4 0, L_0000025e21553de0;  1 drivers
v0000025e2154f690_0 .net *"_ivl_37", 4 0, L_0000025e21551c40;  1 drivers
v0000025e2154f730_0 .net *"_ivl_40", 0 0, L_0000025e21553960;  1 drivers
L_0000025e21553e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e21550090_0 .net/2u *"_ivl_42", 15 0, L_0000025e21553e28;  1 drivers
v0000025e2154f7d0_0 .net *"_ivl_45", 15 0, L_0000025e2159c1d0;  1 drivers
v0000025e215504f0_0 .net *"_ivl_48", 0 0, L_0000025e21552fc0;  1 drivers
v0000025e2154f910_0 .net *"_ivl_5", 5 0, L_0000025e215521e0;  1 drivers
L_0000025e21553e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154f9b0_0 .net/2u *"_ivl_50", 36 0, L_0000025e21553e70;  1 drivers
L_0000025e21553eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e21550130_0 .net/2u *"_ivl_52", 31 0, L_0000025e21553eb8;  1 drivers
v0000025e215501d0_0 .net *"_ivl_55", 4 0, L_0000025e2159c8b0;  1 drivers
v0000025e215506d0_0 .net *"_ivl_56", 36 0, L_0000025e2159d530;  1 drivers
v0000025e21550270_0 .net *"_ivl_58", 36 0, L_0000025e2159c950;  1 drivers
v0000025e21550810_0 .net *"_ivl_62", 0 0, L_0000025e21553340;  1 drivers
L_0000025e21553f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e215508b0_0 .net/2u *"_ivl_64", 5 0, L_0000025e21553f00;  1 drivers
v0000025e21550a90_0 .net *"_ivl_67", 5 0, L_0000025e2159cb30;  1 drivers
v0000025e2154ed30_0 .net *"_ivl_70", 0 0, L_0000025e21553030;  1 drivers
L_0000025e21553f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154edd0_0 .net/2u *"_ivl_72", 57 0, L_0000025e21553f48;  1 drivers
L_0000025e21553f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e2154ee70_0 .net/2u *"_ivl_74", 31 0, L_0000025e21553f90;  1 drivers
v0000025e21552a00_0 .net *"_ivl_77", 25 0, L_0000025e2159cf90;  1 drivers
v0000025e21552640_0 .net *"_ivl_78", 57 0, L_0000025e2159d850;  1 drivers
v0000025e21550ca0_0 .net *"_ivl_8", 0 0, L_0000025e21553490;  1 drivers
v0000025e21551ba0_0 .net *"_ivl_80", 57 0, L_0000025e2159db70;  1 drivers
L_0000025e21553fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e21551ce0_0 .net/2u *"_ivl_84", 31 0, L_0000025e21553fd8;  1 drivers
L_0000025e21554020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e21550d40_0 .net/2u *"_ivl_88", 5 0, L_0000025e21554020;  1 drivers
v0000025e21552820_0 .net *"_ivl_90", 0 0, L_0000025e2159d490;  1 drivers
L_0000025e21554068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e21550de0_0 .net/2u *"_ivl_92", 5 0, L_0000025e21554068;  1 drivers
v0000025e215525a0_0 .net *"_ivl_94", 0 0, L_0000025e2159c130;  1 drivers
v0000025e215528c0_0 .net *"_ivl_97", 0 0, L_0000025e215530a0;  1 drivers
v0000025e21551060_0 .net *"_ivl_98", 47 0, L_0000025e2159be10;  1 drivers
v0000025e215517e0_0 .net "adderResult", 31 0, L_0000025e2159cdb0;  1 drivers
v0000025e215526e0_0 .net "address", 31 0, L_0000025e2159ca90;  1 drivers
v0000025e21551560_0 .net "clk", 0 0, L_0000025e21553a40;  alias, 1 drivers
v0000025e21550e80_0 .var "cycles_consumed", 31 0;
v0000025e215523c0_0 .net "extImm", 31 0, L_0000025e2159cd10;  1 drivers
v0000025e21552960_0 .net "funct", 5 0, L_0000025e2159bd70;  1 drivers
v0000025e21552780_0 .net "hlt", 0 0, v0000025e214da5b0_0;  1 drivers
v0000025e21552460_0 .net "imm", 15 0, L_0000025e2159c810;  1 drivers
v0000025e21552280_0 .net "immediate", 31 0, L_0000025e215ae830;  1 drivers
v0000025e215514c0_0 .net "input_clk", 0 0, v0000025e215516a0_0;  1 drivers
v0000025e21551880_0 .net "instruction", 31 0, L_0000025e2159c090;  1 drivers
v0000025e21552aa0_0 .net "memoryReadData", 31 0, v0000025e215490b0_0;  1 drivers
v0000025e21551100_0 .net "nextPC", 31 0, L_0000025e2159c270;  1 drivers
v0000025e21552b40_0 .net "opcode", 5 0, L_0000025e21551a60;  1 drivers
v0000025e21551740_0 .net "rd", 4 0, L_0000025e21552140;  1 drivers
v0000025e215511a0_0 .net "readData1", 31 0, L_0000025e21552f50;  1 drivers
v0000025e21550f20_0 .net "readData1_w", 31 0, L_0000025e215ae1f0;  1 drivers
v0000025e21550fc0_0 .net "readData2", 31 0, L_0000025e21553110;  1 drivers
v0000025e21552320_0 .net "rs", 4 0, L_0000025e21551600;  1 drivers
v0000025e21551f60_0 .net "rst", 0 0, v0000025e215520a0_0;  1 drivers
v0000025e21552000_0 .net "rt", 4 0, L_0000025e2159c6d0;  1 drivers
v0000025e21552500_0 .net "shamt", 31 0, L_0000025e2159bcd0;  1 drivers
v0000025e21551920_0 .net "wire_instruction", 31 0, L_0000025e215533b0;  1 drivers
v0000025e215519c0_0 .net "writeData", 31 0, L_0000025e215af5f0;  1 drivers
v0000025e21551240_0 .net "zero", 0 0, L_0000025e215ae970;  1 drivers
L_0000025e215521e0 .part L_0000025e2159c090, 26, 6;
L_0000025e21551a60 .functor MUXZ 6, L_0000025e215521e0, L_0000025e21553c78, L_0000025e215535e0, C4<>;
L_0000025e21551380 .cmp/eq 6, L_0000025e21551a60, L_0000025e21553d08;
L_0000025e21551b00 .part L_0000025e2159c090, 11, 5;
L_0000025e21551e20 .functor MUXZ 5, L_0000025e21551b00, L_0000025e21553d50, L_0000025e21551380, C4<>;
L_0000025e21552140 .functor MUXZ 5, L_0000025e21551e20, L_0000025e21553cc0, L_0000025e21553490, C4<>;
L_0000025e21551420 .part L_0000025e2159c090, 21, 5;
L_0000025e21551600 .functor MUXZ 5, L_0000025e21551420, L_0000025e21553d98, L_0000025e215539d0, C4<>;
L_0000025e21551c40 .part L_0000025e2159c090, 16, 5;
L_0000025e2159c6d0 .functor MUXZ 5, L_0000025e21551c40, L_0000025e21553de0, L_0000025e21553500, C4<>;
L_0000025e2159c1d0 .part L_0000025e2159c090, 0, 16;
L_0000025e2159c810 .functor MUXZ 16, L_0000025e2159c1d0, L_0000025e21553e28, L_0000025e21553960, C4<>;
L_0000025e2159c8b0 .part L_0000025e2159c090, 6, 5;
L_0000025e2159d530 .concat [ 5 32 0 0], L_0000025e2159c8b0, L_0000025e21553eb8;
L_0000025e2159c950 .functor MUXZ 37, L_0000025e2159d530, L_0000025e21553e70, L_0000025e21552fc0, C4<>;
L_0000025e2159bcd0 .part L_0000025e2159c950, 0, 32;
L_0000025e2159cb30 .part L_0000025e2159c090, 0, 6;
L_0000025e2159bd70 .functor MUXZ 6, L_0000025e2159cb30, L_0000025e21553f00, L_0000025e21553340, C4<>;
L_0000025e2159cf90 .part L_0000025e2159c090, 0, 26;
L_0000025e2159d850 .concat [ 26 32 0 0], L_0000025e2159cf90, L_0000025e21553f90;
L_0000025e2159db70 .functor MUXZ 58, L_0000025e2159d850, L_0000025e21553f48, L_0000025e21553030, C4<>;
L_0000025e2159ca90 .part L_0000025e2159db70, 0, 32;
L_0000025e2159c9f0 .arith/sum 32, v0000025e21549790_0, L_0000025e21553fd8;
L_0000025e2159d490 .cmp/eq 6, L_0000025e21551a60, L_0000025e21554020;
L_0000025e2159c130 .cmp/eq 6, L_0000025e21551a60, L_0000025e21554068;
L_0000025e2159be10 .concat [ 32 16 0 0], L_0000025e2159ca90, L_0000025e215540b0;
L_0000025e2159beb0 .concat [ 6 26 0 0], L_0000025e21551a60, L_0000025e215540f8;
L_0000025e2159d210 .cmp/eq 32, L_0000025e2159beb0, L_0000025e21554140;
L_0000025e2159d990 .cmp/eq 6, L_0000025e2159bd70, L_0000025e21554188;
L_0000025e2159cbd0 .concat [ 32 16 0 0], L_0000025e21552f50, L_0000025e215541d0;
L_0000025e2159d7b0 .concat [ 32 16 0 0], v0000025e21549790_0, L_0000025e21554218;
L_0000025e2159bf50 .part L_0000025e2159c810, 15, 1;
LS_0000025e2159d5d0_0_0 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_4 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_8 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_12 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_16 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_20 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_24 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_0_28 .concat [ 1 1 1 1], L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50, L_0000025e2159bf50;
LS_0000025e2159d5d0_1_0 .concat [ 4 4 4 4], LS_0000025e2159d5d0_0_0, LS_0000025e2159d5d0_0_4, LS_0000025e2159d5d0_0_8, LS_0000025e2159d5d0_0_12;
LS_0000025e2159d5d0_1_4 .concat [ 4 4 4 4], LS_0000025e2159d5d0_0_16, LS_0000025e2159d5d0_0_20, LS_0000025e2159d5d0_0_24, LS_0000025e2159d5d0_0_28;
L_0000025e2159d5d0 .concat [ 16 16 0 0], LS_0000025e2159d5d0_1_0, LS_0000025e2159d5d0_1_4;
L_0000025e2159d8f0 .concat [ 16 32 0 0], L_0000025e2159c810, L_0000025e2159d5d0;
L_0000025e2159d2b0 .arith/sum 48, L_0000025e2159d7b0, L_0000025e2159d8f0;
L_0000025e2159c310 .functor MUXZ 48, L_0000025e2159d2b0, L_0000025e2159cbd0, L_0000025e21553730, C4<>;
L_0000025e2159da30 .functor MUXZ 48, L_0000025e2159c310, L_0000025e2159be10, L_0000025e215530a0, C4<>;
L_0000025e2159cdb0 .part L_0000025e2159da30, 0, 32;
L_0000025e2159c270 .functor MUXZ 32, L_0000025e2159c9f0, L_0000025e2159cdb0, v0000025e21548c50_0, C4<>;
L_0000025e2159c090 .functor MUXZ 32, L_0000025e215533b0, L_0000025e215542a8, L_0000025e21553650, C4<>;
L_0000025e2159d670 .cmp/eq 6, L_0000025e21551a60, L_0000025e21554380;
L_0000025e2159d350 .cmp/eq 6, L_0000025e21551a60, L_0000025e215543c8;
L_0000025e2159d030 .cmp/eq 6, L_0000025e21551a60, L_0000025e21554410;
L_0000025e2159c630 .concat [ 16 16 0 0], L_0000025e2159c810, L_0000025e21554458;
L_0000025e2159d3f0 .part L_0000025e2159c810, 15, 1;
LS_0000025e2159d710_0_0 .concat [ 1 1 1 1], L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0;
LS_0000025e2159d710_0_4 .concat [ 1 1 1 1], L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0;
LS_0000025e2159d710_0_8 .concat [ 1 1 1 1], L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0;
LS_0000025e2159d710_0_12 .concat [ 1 1 1 1], L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0, L_0000025e2159d3f0;
L_0000025e2159d710 .concat [ 4 4 4 4], LS_0000025e2159d710_0_0, LS_0000025e2159d710_0_4, LS_0000025e2159d710_0_8, LS_0000025e2159d710_0_12;
L_0000025e2159cc70 .concat [ 16 16 0 0], L_0000025e2159c810, L_0000025e2159d710;
L_0000025e2159cd10 .functor MUXZ 32, L_0000025e2159cc70, L_0000025e2159c630, L_0000025e21553b90, C4<>;
L_0000025e2159cef0 .concat [ 6 26 0 0], L_0000025e21551a60, L_0000025e215544a0;
L_0000025e2159d0d0 .cmp/eq 32, L_0000025e2159cef0, L_0000025e215544e8;
L_0000025e2159d170 .cmp/eq 6, L_0000025e2159bd70, L_0000025e21554530;
L_0000025e215ae790 .cmp/eq 6, L_0000025e2159bd70, L_0000025e21554578;
L_0000025e215aef10 .cmp/eq 6, L_0000025e21551a60, L_0000025e215545c0;
L_0000025e215af550 .functor MUXZ 32, L_0000025e2159cd10, L_0000025e21554608, L_0000025e215aef10, C4<>;
L_0000025e215ae830 .functor MUXZ 32, L_0000025e215af550, L_0000025e2159bcd0, L_0000025e21553180, C4<>;
L_0000025e215aee70 .concat [ 6 26 0 0], L_0000025e21551a60, L_0000025e21554650;
L_0000025e215af690 .cmp/eq 32, L_0000025e215aee70, L_0000025e21554698;
L_0000025e215ae5b0 .cmp/eq 6, L_0000025e2159bd70, L_0000025e215546e0;
L_0000025e215ae8d0 .cmp/eq 6, L_0000025e2159bd70, L_0000025e21554728;
L_0000025e215aec90 .cmp/eq 6, L_0000025e21551a60, L_0000025e21554770;
L_0000025e215ae330 .functor MUXZ 32, L_0000025e21552f50, v0000025e21549790_0, L_0000025e215aec90, C4<>;
L_0000025e215ae1f0 .functor MUXZ 32, L_0000025e215ae330, L_0000025e21553110, L_0000025e215531f0, C4<>;
S_0000025e214746b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025e214e4050 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025e21552ee0 .functor NOT 1, v0000025e214da0b0_0, C4<0>, C4<0>, C4<0>;
v0000025e214db050_0 .net *"_ivl_0", 0 0, L_0000025e21552ee0;  1 drivers
v0000025e214da790_0 .net "in1", 31 0, L_0000025e21553110;  alias, 1 drivers
v0000025e214d9b10_0 .net "in2", 31 0, L_0000025e215ae830;  alias, 1 drivers
v0000025e214da010_0 .net "out", 31 0, L_0000025e215afb90;  alias, 1 drivers
v0000025e214da650_0 .net "s", 0 0, v0000025e214da0b0_0;  alias, 1 drivers
L_0000025e215afb90 .functor MUXZ 32, L_0000025e215ae830, L_0000025e21553110, L_0000025e21552ee0, C4<>;
S_0000025e214069c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025e215480a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e215480d8 .param/l "add" 0 4 5, C4<100000>;
P_0000025e21548110 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e21548148 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e21548180 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e215481b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e215481f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e21548228 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e21548260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e21548298 .param/l "j" 0 4 12, C4<000010>;
P_0000025e215482d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e21548308 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e21548340 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e21548378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e215483b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e215483e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e21548420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e21548458 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e21548490 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e215484c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e21548500 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e21548538 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e21548570 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e215485a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e215485e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e21548618 .param/l "xori" 0 4 8, C4<001110>;
v0000025e214d9ed0_0 .var "ALUOp", 3 0;
v0000025e214da0b0_0 .var "ALUSrc", 0 0;
v0000025e214da510_0 .var "MemReadEn", 0 0;
v0000025e214db5f0_0 .var "MemWriteEn", 0 0;
v0000025e214d9a70_0 .var "MemtoReg", 0 0;
v0000025e214d9bb0_0 .var "RegDst", 0 0;
v0000025e214dab50_0 .var "RegWriteEn", 0 0;
v0000025e214d9750_0 .net "funct", 5 0, L_0000025e2159bd70;  alias, 1 drivers
v0000025e214da5b0_0 .var "hlt", 0 0;
v0000025e214da6f0_0 .net "opcode", 5 0, L_0000025e21551a60;  alias, 1 drivers
v0000025e214da830_0 .net "rst", 0 0, v0000025e215520a0_0;  alias, 1 drivers
E_0000025e214e3b90 .event anyedge, v0000025e214da830_0, v0000025e214da6f0_0, v0000025e214d9750_0;
S_0000025e21406b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025e214e37d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025e215533b0 .functor BUFZ 32, L_0000025e2159bff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e214da150_0 .net "Data_Out", 31 0, L_0000025e215533b0;  alias, 1 drivers
v0000025e214da290 .array "InstMem", 0 1023, 31 0;
v0000025e214d97f0_0 .net *"_ivl_0", 31 0, L_0000025e2159bff0;  1 drivers
v0000025e214dac90_0 .net *"_ivl_3", 9 0, L_0000025e2159dad0;  1 drivers
v0000025e214daa10_0 .net *"_ivl_4", 11 0, L_0000025e2159c3b0;  1 drivers
L_0000025e21554260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e214d9930_0 .net *"_ivl_7", 1 0, L_0000025e21554260;  1 drivers
v0000025e214d99d0_0 .net "addr", 31 0, v0000025e21549790_0;  alias, 1 drivers
v0000025e214dad30_0 .var/i "i", 31 0;
L_0000025e2159bff0 .array/port v0000025e214da290, L_0000025e2159c3b0;
L_0000025e2159dad0 .part v0000025e21549790_0, 0, 10;
L_0000025e2159c3b0 .concat [ 10 2 0 0], L_0000025e2159dad0, L_0000025e21554260;
S_0000025e21471bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000025e21552f50 .functor BUFZ 32, L_0000025e2159ce50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025e21553110 .functor BUFZ 32, L_0000025e2159c770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e214da470_0 .net *"_ivl_0", 31 0, L_0000025e2159ce50;  1 drivers
v0000025e214daab0_0 .net *"_ivl_10", 6 0, L_0000025e2159c590;  1 drivers
L_0000025e21554338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e214b6260_0 .net *"_ivl_13", 1 0, L_0000025e21554338;  1 drivers
v0000025e214b6f80_0 .net *"_ivl_2", 6 0, L_0000025e2159c4f0;  1 drivers
L_0000025e215542f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e21548930_0 .net *"_ivl_5", 1 0, L_0000025e215542f0;  1 drivers
v0000025e215487f0_0 .net *"_ivl_8", 31 0, L_0000025e2159c770;  1 drivers
v0000025e21548a70_0 .net "clk", 0 0, L_0000025e21553a40;  alias, 1 drivers
v0000025e2154a190_0 .var/i "i", 31 0;
v0000025e21549ab0_0 .net "readData1", 31 0, L_0000025e21552f50;  alias, 1 drivers
v0000025e21548d90_0 .net "readData2", 31 0, L_0000025e21553110;  alias, 1 drivers
v0000025e21549c90_0 .net "readRegister1", 4 0, L_0000025e21551600;  alias, 1 drivers
v0000025e21549150_0 .net "readRegister2", 4 0, L_0000025e2159c6d0;  alias, 1 drivers
v0000025e21549330 .array "registers", 31 0, 31 0;
v0000025e215489d0_0 .net "rst", 0 0, v0000025e215520a0_0;  alias, 1 drivers
v0000025e2154a370_0 .net "we", 0 0, v0000025e214dab50_0;  alias, 1 drivers
v0000025e21548bb0_0 .net "writeData", 31 0, L_0000025e215af5f0;  alias, 1 drivers
v0000025e2154a2d0_0 .net "writeRegister", 4 0, L_0000025e2159c450;  alias, 1 drivers
E_0000025e214e4450/0 .event negedge, v0000025e214da830_0;
E_0000025e214e4450/1 .event posedge, v0000025e21548a70_0;
E_0000025e214e4450 .event/or E_0000025e214e4450/0, E_0000025e214e4450/1;
L_0000025e2159ce50 .array/port v0000025e21549330, L_0000025e2159c4f0;
L_0000025e2159c4f0 .concat [ 5 2 0 0], L_0000025e21551600, L_0000025e215542f0;
L_0000025e2159c770 .array/port v0000025e21549330, L_0000025e2159c590;
L_0000025e2159c590 .concat [ 5 2 0 0], L_0000025e2159c6d0, L_0000025e21554338;
S_0000025e21471d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000025e21471bc0;
 .timescale 0 0;
v0000025e214da3d0_0 .var/i "i", 31 0;
S_0000025e2145dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025e214e3d10 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025e21553810 .functor NOT 1, v0000025e214d9bb0_0, C4<0>, C4<0>, C4<0>;
v0000025e21549830_0 .net *"_ivl_0", 0 0, L_0000025e21553810;  1 drivers
v0000025e215498d0_0 .net "in1", 4 0, L_0000025e2159c6d0;  alias, 1 drivers
v0000025e21548890_0 .net "in2", 4 0, L_0000025e21552140;  alias, 1 drivers
v0000025e2154a410_0 .net "out", 4 0, L_0000025e2159c450;  alias, 1 drivers
v0000025e21549d30_0 .net "s", 0 0, v0000025e214d9bb0_0;  alias, 1 drivers
L_0000025e2159c450 .functor MUXZ 5, L_0000025e21552140, L_0000025e2159c6d0, L_0000025e21553810, C4<>;
S_0000025e2145def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025e214e4390 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025e21552e00 .functor NOT 1, v0000025e214d9a70_0, C4<0>, C4<0>, C4<0>;
v0000025e215491f0_0 .net *"_ivl_0", 0 0, L_0000025e21552e00;  1 drivers
v0000025e21549010_0 .net "in1", 31 0, v0000025e21549970_0;  alias, 1 drivers
v0000025e21548cf0_0 .net "in2", 31 0, v0000025e215490b0_0;  alias, 1 drivers
v0000025e21548b10_0 .net "out", 31 0, L_0000025e215af5f0;  alias, 1 drivers
v0000025e21549290_0 .net "s", 0 0, v0000025e214d9a70_0;  alias, 1 drivers
L_0000025e215af5f0 .functor MUXZ 32, v0000025e215490b0_0, v0000025e21549970_0, L_0000025e21552e00, C4<>;
S_0000025e214a4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025e214a4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025e214a4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_0000025e214a4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025e214a4c68 .param/l "OR" 0 9 12, C4<0011>;
P_0000025e214a4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025e214a4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025e214a4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025e214a4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025e214a4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025e214a4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025e214a4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025e214a4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025e215547b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e21548e30_0 .net/2u *"_ivl_0", 31 0, L_0000025e215547b8;  1 drivers
v0000025e2154a050_0 .net "opSel", 3 0, v0000025e214d9ed0_0;  alias, 1 drivers
v0000025e215493d0_0 .net "operand1", 31 0, L_0000025e215ae1f0;  alias, 1 drivers
v0000025e21549fb0_0 .net "operand2", 31 0, L_0000025e215afb90;  alias, 1 drivers
v0000025e21549970_0 .var "result", 31 0;
v0000025e21549470_0 .net "zero", 0 0, L_0000025e215ae970;  alias, 1 drivers
E_0000025e214e4310 .event anyedge, v0000025e214d9ed0_0, v0000025e215493d0_0, v0000025e214da010_0;
L_0000025e215ae970 .cmp/eq 32, v0000025e21549970_0, L_0000025e215547b8;
S_0000025e21490210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000025e2154a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e2154a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000025e2154a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e2154a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e2154a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e2154a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e2154a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e2154a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e2154a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e2154a868 .param/l "j" 0 4 12, C4<000010>;
P_0000025e2154a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e2154a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e2154a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e2154a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e2154a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e2154a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e2154a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e2154aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e2154aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e2154aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e2154aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e2154ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e2154ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e2154ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e2154abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e2154abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000025e21548c50_0 .var "PCsrc", 0 0;
v0000025e21549510_0 .net "funct", 5 0, L_0000025e2159bd70;  alias, 1 drivers
v0000025e215495b0_0 .net "opcode", 5 0, L_0000025e21551a60;  alias, 1 drivers
v0000025e21549dd0_0 .net "operand1", 31 0, L_0000025e21552f50;  alias, 1 drivers
v0000025e21548f70_0 .net "operand2", 31 0, L_0000025e215afb90;  alias, 1 drivers
v0000025e21549e70_0 .net "rst", 0 0, v0000025e215520a0_0;  alias, 1 drivers
E_0000025e214e3bd0/0 .event anyedge, v0000025e214da830_0, v0000025e214da6f0_0, v0000025e21549ab0_0, v0000025e214da010_0;
E_0000025e214e3bd0/1 .event anyedge, v0000025e214d9750_0;
E_0000025e214e3bd0 .event/or E_0000025e214e3bd0/0, E_0000025e214e3bd0/1;
S_0000025e214903a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025e21549650 .array "DataMem", 0 1023, 31 0;
v0000025e21548ed0_0 .net "address", 31 0, v0000025e21549970_0;  alias, 1 drivers
v0000025e2154a0f0_0 .net "clock", 0 0, L_0000025e215537a0;  1 drivers
v0000025e21549a10_0 .net "data", 31 0, L_0000025e21553110;  alias, 1 drivers
v0000025e2154a230_0 .var/i "i", 31 0;
v0000025e215490b0_0 .var "q", 31 0;
v0000025e215496f0_0 .net "rden", 0 0, v0000025e214da510_0;  alias, 1 drivers
v0000025e21549f10_0 .net "wren", 0 0, v0000025e214db5f0_0;  alias, 1 drivers
E_0000025e214e3850 .event posedge, v0000025e2154a0f0_0;
S_0000025e21456a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000025e21474520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025e214e3810 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025e21549bf0_0 .net "PCin", 31 0, L_0000025e2159c270;  alias, 1 drivers
v0000025e21549790_0 .var "PCout", 31 0;
v0000025e21549b50_0 .net "clk", 0 0, L_0000025e21553a40;  alias, 1 drivers
v0000025e2154a4b0_0 .net "rst", 0 0, v0000025e215520a0_0;  alias, 1 drivers
    .scope S_0000025e21490210;
T_0 ;
    %wait E_0000025e214e3bd0;
    %load/vec4 v0000025e21549e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025e21548c50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025e215495b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000025e21549dd0_0;
    %load/vec4 v0000025e21548f70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000025e215495b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000025e21549dd0_0;
    %load/vec4 v0000025e21548f70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000025e215495b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000025e215495b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000025e215495b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000025e21549510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000025e21548c50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025e21456a80;
T_1 ;
    %wait E_0000025e214e4450;
    %load/vec4 v0000025e2154a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025e21549790_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025e21549bf0_0;
    %assign/vec4 v0000025e21549790_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025e21406b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e214dad30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025e214dad30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e214dad30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %load/vec4 v0000025e214dad30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e214dad30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e214da290, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025e214069c0;
T_3 ;
    %wait E_0000025e214e3b90;
    %load/vec4 v0000025e214da830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025e214da5b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e214db5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e214d9a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e214da510_0, 0;
    %assign/vec4 v0000025e214d9bb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025e214da5b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025e214d9ed0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025e214da0b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e214dab50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e214db5f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e214d9a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e214da510_0, 0, 1;
    %store/vec4 v0000025e214d9bb0_0, 0, 1;
    %load/vec4 v0000025e214da6f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da5b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214d9bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %load/vec4 v0000025e214d9750_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214d9bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025e214d9bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214dab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214d9a70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214db5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e214da0b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e214d9ed0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025e21471bc0;
T_4 ;
    %wait E_0000025e214e4450;
    %fork t_1, S_0000025e21471d50;
    %jmp t_0;
    .scope S_0000025e21471d50;
t_1 ;
    %load/vec4 v0000025e215489d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e214da3d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025e214da3d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e214da3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549330, 0, 4;
    %load/vec4 v0000025e214da3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e214da3d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025e2154a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025e21548bb0_0;
    %load/vec4 v0000025e2154a2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549330, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025e21471bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025e21471bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e2154a190_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025e2154a190_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025e2154a190_0;
    %ix/getv/s 4, v0000025e2154a190_0;
    %load/vec4a v0000025e21549330, 4;
    %ix/getv/s 4, v0000025e2154a190_0;
    %load/vec4a v0000025e21549330, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025e2154a190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e2154a190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025e214a4a30;
T_6 ;
    %wait E_0000025e214e4310;
    %load/vec4 v0000025e2154a050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %add;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %sub;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %and;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %or;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %xor;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %or;
    %inv;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025e215493d0_0;
    %load/vec4 v0000025e21549fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025e21549fb0_0;
    %load/vec4 v0000025e215493d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025e215493d0_0;
    %ix/getv 4, v0000025e21549fb0_0;
    %shiftl 4;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025e215493d0_0;
    %ix/getv 4, v0000025e21549fb0_0;
    %shiftr 4;
    %assign/vec4 v0000025e21549970_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025e214903a0;
T_7 ;
    %wait E_0000025e214e3850;
    %load/vec4 v0000025e215496f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025e21548ed0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025e21549650, 4;
    %assign/vec4 v0000025e215490b0_0, 0;
T_7.0 ;
    %load/vec4 v0000025e21549f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025e21549a10_0;
    %ix/getv 3, v0000025e21548ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025e214903a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e2154a230_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000025e2154a230_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e2154a230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %load/vec4 v0000025e2154a230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e2154a230_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e21549650, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000025e214903a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e2154a230_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025e2154a230_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025e2154a230_0;
    %load/vec4a v0000025e21549650, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000025e2154a230_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025e2154a230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e2154a230_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025e21474520;
T_10 ;
    %wait E_0000025e214e4450;
    %load/vec4 v0000025e21551f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025e21550e80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025e21550e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025e21550e80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025e214d2620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e215516a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e215520a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025e214d2620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025e215516a0_0;
    %inv;
    %assign/vec4 v0000025e215516a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025e214d2620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025e215520a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e215520a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000025e21551ec0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
