<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_6f82e7ad</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_6f82e7ad'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_6f82e7ad')">rsnoc_z_H_R_G_G2_U_U_6f82e7ad</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.71</td>
<td class="s5 cl rt"><a href="mod666.html#Line" > 58.75</a></td>
<td class="s0 cl rt"><a href="mod666.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod666.html#Toggle" >  0.74</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod666.html#Branch" > 47.35</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod666.html#inst_tag_215936"  onclick="showContent('inst_tag_215936')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport</a></td>
<td class="s2 cl rt"> 26.71</td>
<td class="s5 cl rt"><a href="mod666.html#Line" > 58.75</a></td>
<td class="s0 cl rt"><a href="mod666.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod666.html#Toggle" >  0.74</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod666.html#Branch" > 47.35</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_6f82e7ad'>
<hr>
<a name="inst_tag_215936"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_215936" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.71</td>
<td class="s5 cl rt"><a href="mod666.html#Line" > 58.75</a></td>
<td class="s0 cl rt"><a href="mod666.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod666.html#Toggle" >  0.74</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod666.html#Branch" > 47.35</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.85</td>
<td class="s5 cl rt"> 59.30</td>
<td class="s4 cl rt"> 45.38</td>
<td class="s0 cl rt">  1.58</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod403.html#inst_tag_143722" >acpu_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod777.html#inst_tag_254136" id="tag_urg_inst_254136">Ia</a></td>
<td class="s4 cl rt"> 46.17</td>
<td class="s6 cl rt"> 66.80</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s0 cl rt">  3.97</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.74</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod892.html#inst_tag_292625" id="tag_urg_inst_292625">Id</a></td>
<td class="s0 cl rt">  1.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod486.html#inst_tag_165245" id="tag_urg_inst_165245">Igc</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1017.html#inst_tag_306073" id="tag_urg_inst_306073">Ip1</a></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod560.html#inst_tag_190036" id="tag_urg_inst_190036">Ip2</a></td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod647.html#inst_tag_212322" id="tag_urg_inst_212322">Ip3</a></td>
<td class="s0 cl rt">  1.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1150.html#inst_tag_357055" id="tag_urg_inst_357055">Ir</a></td>
<td class="s3 cl rt"> 38.17</td>
<td class="s6 cl rt"> 60.80</td>
<td class="s4 cl rt"> 41.67</td>
<td class="s0 cl rt">  0.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod680.html#inst_tag_216601" id="tag_urg_inst_216601">Irspfp</a></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_306060" id="tag_urg_inst_306060">Is</a></td>
<td class="s5 cl rt"> 54.98</td>
<td class="s6 cl rt"> 62.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  1.84</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod118.html#inst_tag_22326" id="tag_urg_inst_22326">Ispreq</a></td>
<td class="s4 cl rt"> 46.53</td>
<td class="s7 cl rt"> 75.58</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  2.24</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.22</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod562.html#inst_tag_190042" id="tag_urg_inst_190042">Isprsp</a></td>
<td class="s4 cl rt"> 45.24</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod56.html#inst_tag_1774" id="tag_urg_inst_1774">Ist</a></td>
<td class="s3 cl rt"> 30.33</td>
<td class="s3 cl rt"> 35.45</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.66</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod882.html#inst_tag_292594" id="tag_urg_inst_292594">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254282" id="tag_urg_inst_254282">ud1019</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254281" id="tag_urg_inst_254281">ud1027</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254280" id="tag_urg_inst_254280">ud1047</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254278" id="tag_urg_inst_254278">ud1075</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254275" id="tag_urg_inst_254275">ud1083</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254305" id="tag_urg_inst_254305">ud1104</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254304" id="tag_urg_inst_254304">ud1131</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254303" id="tag_urg_inst_254303">ud1139</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254299" id="tag_urg_inst_254299">ud1246</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254276" id="tag_urg_inst_254276">ud699</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254277" id="tag_urg_inst_254277">ud702</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254279" id="tag_urg_inst_254279">ud705</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254298" id="tag_urg_inst_254298">ud721</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254297" id="tag_urg_inst_254297">ud746</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254296" id="tag_urg_inst_254296">ud753</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254295" id="tag_urg_inst_254295">ud771</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254294" id="tag_urg_inst_254294">ud798</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254293" id="tag_urg_inst_254293">ud806</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254292" id="tag_urg_inst_254292">ud826</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254291" id="tag_urg_inst_254291">ud853</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254290" id="tag_urg_inst_254290">ud861</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254289" id="tag_urg_inst_254289">ud881</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254288" id="tag_urg_inst_254288">ud908</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254287" id="tag_urg_inst_254287">ud916</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254286" id="tag_urg_inst_254286">ud936</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254285" id="tag_urg_inst_254285">ud963</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254284" id="tag_urg_inst_254284">ud971</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254283" id="tag_urg_inst_254283">ud991</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45018" id="tag_urg_inst_45018">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45013" id="tag_urg_inst_45013">ursrrerg1022</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45012" id="tag_urg_inst_45012">ursrrerg1078</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45019" id="tag_urg_inst_45019">ursrrerg1134</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45017" id="tag_urg_inst_45017">ursrrerg801</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45016" id="tag_urg_inst_45016">ursrrerg856</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45015" id="tag_urg_inst_45015">ursrrerg911</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45014" id="tag_urg_inst_45014">ursrrerg966</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271687" id="tag_urg_inst_271687">ursrserdx01g</a></td>
<td class="s6 cl rt"> 65.28</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271682" id="tag_urg_inst_271682">ursrserdx01g1030</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271681" id="tag_urg_inst_271681">ursrserdx01g1086</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271688" id="tag_urg_inst_271688">ursrserdx01g1142</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271686" id="tag_urg_inst_271686">ursrserdx01g809</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271685" id="tag_urg_inst_271685">ursrserdx01g864</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271684" id="tag_urg_inst_271684">ursrserdx01g919</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271683" id="tag_urg_inst_271683">ursrserdx01g974</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod917.html#inst_tag_298433" id="tag_urg_inst_298433">uu30198e1b46</a></td>
<td class="s0 cl rt">  1.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_6f82e7ad'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod666.html" >rsnoc_z_H_R_G_G2_U_U_6f82e7ad</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>337</td><td>198</td><td>58.75</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50610</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50639</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50644</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50651</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50670</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50689</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50694</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50710</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50729</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50748</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50753</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50758</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50763</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50769</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50788</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50807</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50812</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50817</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50828</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50847</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50866</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50871</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50876</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50881</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50887</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50906</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50925</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50930</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50935</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50946</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50984</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50989</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50994</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>50999</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>51010</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51121</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51126</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51131</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51136</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51142</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>51147</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51393</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>51475</td><td>22</td><td>5</td><td>22.73</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>51522</td><td>22</td><td>5</td><td>22.73</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>51569</td><td>22</td><td>5</td><td>22.73</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>51616</td><td>22</td><td>5</td><td>22.73</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51765</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>51770</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51779</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>51784</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51792</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51796</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51800</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51891</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>51898</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>51916</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>51930</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>51944</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>51958</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
50609                   	assign Cin_Be = Rx_Req_Be;
50610      1/1          	assign u_df6b_79_1 = Cin_Be;
50611      1/1          	assign Cin_Opc = Rx_Req_Opc;
50612      1/1          	assign u_df6b_79_10 = Cin_Opc;
50613      <font color = "red">0/1     ==>  	assign Cin_SeqId = Rx_Req_SeqId;</font>
                        MISSING_ELSE
50614                   	assign u_df6b_79_12 = Cin_SeqId;
50615                   	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
50616                   	assign u_df6b_79_13 = Cin_SeqUnOrdered;
50617                   	assign Cin_SeqUnique = Rx_Req_SeqUnique;
50618                   	assign u_df6b_79_14 = Cin_SeqUnique;
50619                   	assign Cin_User = Rx_Req_User;
50620                   	assign u_df6b_79_17 = Cin_User;
50621                   	assign Cin_BurstType = Rx_Req_BurstType;
50622                   	assign u_df6b_79_2 = Cin_BurstType;
50623                   	assign Cin_Data = Rx_Req_Data;
50624                   	assign u_df6b_79_3 = Cin_Data;
50625                   	assign Cin_Last = Rx_Req_Last;
50626                   	assign u_df6b_79_7 = Cin_Last;
50627                   	assign Cin_Len1 = Rx_Req_Len1;
50628                   	assign u_df6b_79_8 = Cin_Len1;
50629      1/1          	assign Cin_Lock = Rx_Req_Lock;
50630      1/1          	assign u_df6b_79_9 = Cin_Lock;
50631      1/1          	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
50632      <font color = "red">0/1     ==>  		.Rx_0( u_df6b_79_0 )</font>
                        MISSING_ELSE
50633                   	,	.Rx_1( u_df6b_79_1 )
50634      1/1          	,	.Rx_10( u_df6b_79_10 )
50635      1/1          	,	.Rx_12( u_df6b_79_12 )
50636      1/1          	,	.Rx_13( u_df6b_79_13 )
50637      <font color = "red">0/1     ==>  	,	.Rx_14( u_df6b_79_14 )</font>
                        MISSING_ELSE
50638                   	,	.Rx_17( u_df6b_79_17 )
50639      1/1          	,	.Rx_2( u_df6b_79_2 )
50640      1/1          	,	.Rx_3( u_df6b_79_3 )
50641      1/1          	,	.Rx_7( u_df6b_79_7 )
50642      <font color = "red">0/1     ==>  	,	.Rx_8( u_df6b_79_8 )</font>
                        MISSING_ELSE
50643                   	,	.Rx_9( u_df6b_79_9 )
50644      1/1          	,	.RxRdy( Rx_Req_Rdy )
50645      1/1          	,	.RxVld( Rx_Req_Vld )
50646      1/1          	,	.Sys_Clk( Sys_Clk )
50647      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
50648                   	,	.Sys_Clk_En( Sys_Clk_En )
50649                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
50650                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
50651      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
50652      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
50653      1/1          	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
50654      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )</font>
                        MISSING_ELSE
50655                   	,	.Tx_0( u_78_0 )
50656                   	,	.Tx_1( u_78_1 )
50657                   	,	.Tx_10( u_78_10 )
50658                   	,	.Tx_12( u_78_12 )
50659                   	,	.Tx_13( u_78_13 )
50660                   	,	.Tx_14( u_78_14 )
50661                   	,	.Tx_17( u_78_17 )
50662                   	,	.Tx_2( u_78_2 )
50663                   	,	.Tx_3( u_78_3 )
50664                   	,	.Tx_7( u_78_7 )
50665                   	,	.Tx_8( u_78_8 )
50666                   	,	.Tx_9( u_78_9 )
50667                   	,	.TxRdy( CoutFwdRdy )
50668                   	,	.TxVld( CoutBwdVld )
50669                   	);
50670      1/1          	assign CoutBwd_Addr = u_78_0;
50671      1/1          	assign u_df6b_117_0 = CoutBwd_Addr;
50672      1/1          	assign CoutBwd_Be = u_78_1;
50673      <font color = "red">0/1     ==>  	assign u_df6b_117_1 = CoutBwd_Be;</font>
                        MISSING_ELSE
50674                   	assign CoutBwd_Opc = u_78_10;
50675                   	assign u_df6b_117_10 = CoutBwd_Opc;
50676                   	assign CoutBwd_SeqId = u_78_12;
50677                   	assign u_df6b_117_12 = CoutBwd_SeqId;
50678                   	assign CoutBwd_SeqUnOrdered = u_78_13;
50679                   	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
50680                   	assign CoutBwd_SeqUnique = u_78_14;
50681                   	assign u_df6b_117_14 = CoutBwd_SeqUnique;
50682                   	assign CoutBwd_User = u_78_17;
50683                   	assign u_df6b_117_17 = CoutBwd_User;
50684                   	assign CoutBwd_BurstType = u_78_2;
50685                   	assign u_df6b_117_2 = CoutBwd_BurstType;
50686                   	assign CoutBwd_Data = u_78_3;
50687                   	assign u_df6b_117_3 = CoutBwd_Data;
50688                   	assign CoutBwd_Last = u_78_7;
50689      1/1          	assign u_df6b_117_7 = CoutBwd_Last;
50690      1/1          	assign CoutBwd_Len1 = u_78_8;
50691      1/1          	assign u_df6b_117_8 = CoutBwd_Len1;
50692      <font color = "red">0/1     ==>  	assign CoutBwd_Lock = u_78_9;</font>
                        MISSING_ELSE
50693                   	assign u_df6b_117_9 = CoutBwd_Lock;
50694      1/1          	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
50695      1/1          		.Rx_0( u_df6b_117_0 )
50696      1/1          	,	.Rx_1( u_df6b_117_1 )
50697      <font color = "red">0/1     ==>  	,	.Rx_10( u_df6b_117_10 )</font>
                        MISSING_ELSE
50698                   	,	.Rx_12( u_df6b_117_12 )
50699      1/1          	,	.Rx_13( u_df6b_117_13 )
50700      1/1          	,	.Rx_14( u_df6b_117_14 )
50701      1/1          	,	.Rx_17( u_df6b_117_17 )
50702      <font color = "red">0/1     ==>  	,	.Rx_2( u_df6b_117_2 )</font>
                        MISSING_ELSE
50703                   	,	.Rx_3( u_df6b_117_3 )
50704      1/1          	,	.Rx_7( u_df6b_117_7 )
50705      1/1          	,	.Rx_8( u_df6b_117_8 )
50706      1/1          	,	.Rx_9( u_df6b_117_9 )
50707      <font color = "red">0/1     ==>  	,	.RxRdy( CoutFwdRdy )</font>
                        MISSING_ELSE
50708                   	,	.RxVld( CoutBwdVld )
50709                   	,	.Sys_Clk( Sys_Clk )
50710      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
50711      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
50712      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
50713      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
50714                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
50715                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
50716                   	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
50717                   	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
50718                   	,	.Tx_0( u_116_0 )
50719                   	,	.Tx_1( u_116_1 )
50720                   	,	.Tx_10( u_116_10 )
50721                   	,	.Tx_12( u_116_12 )
50722                   	,	.Tx_13( u_116_13 )
50723                   	,	.Tx_14( u_116_14 )
50724                   	,	.Tx_17( u_116_17 )
50725                   	,	.Tx_2( u_116_2 )
50726                   	,	.Tx_3( u_116_3 )
50727                   	,	.Tx_7( u_116_7 )
50728                   	,	.Tx_8( u_116_8 )
50729      1/1          	,	.Tx_9( u_116_9 )
50730      1/1          	,	.TxRdy( Tx_Req_Rdy )
50731      1/1          	,	.TxVld( Tx_Req_Vld )
50732      <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
50733                   	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001111 unf98cc18f(
50734                   		.Rx_0( u_df6b_0 )
50735                   	,	.Rx_1( u_df6b_1 )
50736                   	,	.Rx_2( u_df6b_2 )
50737                   	,	.Rx_3( u_df6b_3 )
50738                   	,	.Rx_6( u_df6b_6 )
50739                   	,	.Rx_7( u_df6b_7 )
50740                   	,	.Rx_8( u_df6b_8 )
50741                   	,	.Rx_9( u_df6b_9 )
50742                   	,	.RxRdy( )
50743                   	,	.RxVld( Rx_Req_Vld )
50744                   	,	.Sys_Clk( Sys_Clk )
50745                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
50746                   	,	.Sys_Clk_En( Sys_Clk_En )
50747                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
50748      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
50749      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
50750      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
50751      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
                        MISSING_ELSE
50752                   	,	.Sys_Pwr_WakeUp( )
50753      1/1          	,	.Tx_0( u_6389_0 )
50754      1/1          	,	.Tx_1( u_6389_1 )
50755      1/1          	,	.Tx_2( u_6389_2 )
50756      <font color = "red">0/1     ==>  	,	.Tx_3( u_6389_3 )</font>
                        MISSING_ELSE
50757                   	,	.Tx_6( u_6389_6 )
50758      1/1          	,	.Tx_7( u_6389_7 )
50759      1/1          	,	.Tx_8( u_6389_8 )
50760      1/1          	,	.Tx_9( u_6389_9 )
50761      <font color = "red">0/1     ==>  	,	.TxRdy( CoutFwdRdy )</font>
                        MISSING_ELSE
50762                   	,	.TxVld( )
50763      1/1          	);
50764      1/1          	assign CmdBwd_ApertureId = u_6389_0;
50765      1/1          	assign CmdBwd_CxtId = u_6389_1;
50766      <font color = "red">0/1     ==>  	assign CmdBwd_Err = u_6389_2;</font>
                        MISSING_ELSE
50767                   	assign CmdBwd_MatchId = u_6389_3;
50768                   	assign CmdBwd_Split = u_6389_6;
50769      1/1          	assign CmdBwd_StrmLen1MSB = u_6389_7;
50770      1/1          	assign CmdBwd_StrmValid = u_6389_8;
50771      1/1          	assign CmdBwd_Vld = u_6389_9;
50772      <font color = "red">0/1     ==>  	assign u_df6b_56_0 = CmdBwd_ApertureId;</font>
                        MISSING_ELSE
50773                   	assign u_df6b_56_1 = CmdBwd_CxtId;
50774                   	assign u_df6b_56_2 = CmdBwd_Err;
50775                   	assign u_df6b_56_3 = CmdBwd_MatchId;
50776                   	assign u_df6b_56_6 = CmdBwd_Split;
50777                   	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
50778                   	assign u_df6b_56_8 = CmdBwd_StrmValid;
50779                   	assign u_df6b_56_9 = CmdBwd_Vld;
50780                   	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001111 unf98cc18f_67(
50781                   		.Rx_0( u_df6b_56_0 )
50782                   	,	.Rx_1( u_df6b_56_1 )
50783                   	,	.Rx_2( u_df6b_56_2 )
50784                   	,	.Rx_3( u_df6b_56_3 )
50785                   	,	.Rx_6( u_df6b_56_6 )
50786                   	,	.Rx_7( u_df6b_56_7 )
50787                   	,	.Rx_8( u_df6b_56_8 )
50788      1/1          	,	.Rx_9( u_df6b_56_9 )
50789      1/1          	,	.RxRdy( )
50790      1/1          	,	.RxVld( CoutBwdVld )
50791      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
                        MISSING_ELSE
50792                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
50793                   	,	.Sys_Clk_En( Sys_Clk_En )
50794                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
50795                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
50796                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
50797                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
50798                   	,	.Sys_Pwr_Idle( )
50799                   	,	.Sys_Pwr_WakeUp( )
50800                   	,	.Tx_0( u_55_0 )
50801                   	,	.Tx_1( u_55_1 )
50802                   	,	.Tx_2( u_55_2 )
50803                   	,	.Tx_3( u_55_3 )
50804                   	,	.Tx_6( u_55_6 )
50805                   	,	.Tx_7( u_55_7 )
50806                   	,	.Tx_8( u_55_8 )
50807      1/1          	,	.Tx_9( u_55_9 )
50808      1/1          	,	.TxRdy( Tx_Req_Rdy )
50809      1/1          	,	.TxVld( )
50810      <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
50811                   	assign CmdTx_ApertureId = u_55_0;
50812      1/1          	assign CmdTx_CxtId = u_55_1;
50813      1/1          	assign CmdTx_Err = u_55_2;
50814      1/1          	assign CmdTx_MatchId = u_55_3;
50815      <font color = "red">0/1     ==>  	assign CmdTx_Split = u_55_6;</font>
                        MISSING_ELSE
50816                   	assign CmdTx_StrmLen1MSB = u_55_7;
50817      1/1          	assign CmdTx_StrmValid = u_55_8;
50818      1/1          	assign CmdTx_Vld = u_55_9;
50819      1/1          	assign Sys_Pwr_Idle = Pwr_Bwd_Idle &amp; Pwr_Fwd_Idle;
50820      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = Rx_Req_Vld;</font>
                        MISSING_ELSE
50821                   	assign CoutFwd_Addr = u_116_0;
50822      1/1          	assign Tx_Req_Addr = CoutFwd_Addr;
50823      1/1          	assign CoutFwd_Be = u_116_1;
50824      1/1          	assign Tx_Req_Be = CoutFwd_Be;
50825      <font color = "red">0/1     ==>  	assign CoutFwd_BurstType = u_116_2;</font>
                        MISSING_ELSE
50826                   	assign Tx_Req_BurstType = CoutFwd_BurstType;
50827                   	assign CoutFwd_Data = u_116_3;
50828      1/1          	assign Tx_Req_Data = CoutFwd_Data;
50829      1/1          	assign CoutFwd_Last = u_116_7;
50830      1/1          	assign Tx_Req_Last = CoutFwd_Last;
50831      <font color = "red">0/1     ==>  	assign CoutFwd_Len1 = u_116_8;</font>
                        MISSING_ELSE
50832                   	assign Tx_Req_Len1 = CoutFwd_Len1;
50833                   	assign CoutFwd_Lock = u_116_9;
50834                   	assign Tx_Req_Lock = CoutFwd_Lock;
50835                   	assign CoutFwd_Opc = u_116_10;
50836                   	assign Tx_Req_Opc = CoutFwd_Opc;
50837                   	assign CoutFwd_SeqId = u_116_12;
50838                   	assign Tx_Req_SeqId = CoutFwd_SeqId;
50839                   	assign CoutFwd_SeqUnOrdered = u_116_13;
50840                   	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
50841                   	assign CoutFwd_SeqUnique = u_116_14;
50842                   	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
50843                   	assign CoutFwd_User = u_116_17;
50844                   	assign Tx_Req_User = CoutFwd_User;
50845                   endmodule
50846                   
50847      1/1          `timescale 1ps/1ps
50848      1/1          module rsnoc_z_H_R_U_P_N_92cfaf8f_A8111164001342018081301111 (
50849      1/1          	Rx_0
50850      <font color = "red">0/1     ==>  ,	Rx_1</font>
                        MISSING_ELSE
50851                   ,	Rx_11
50852                   ,	Rx_12
50853                   ,	Rx_14
50854                   ,	Rx_15
50855                   ,	Rx_17
50856                   ,	Rx_18
50857                   ,	Rx_19
50858                   ,	Rx_2
50859                   ,	Rx_21
50860                   ,	Rx_22
50861                   ,	Rx_23
50862                   ,	Rx_24
50863                   ,	Rx_3
50864                   ,	Rx_4
50865                   ,	Rx_5
50866      1/1          ,	Rx_8
50867      1/1          ,	Rx_9
50868      1/1          ,	RxRdy
50869      <font color = "red">0/1     ==>  ,	RxVld</font>
                        MISSING_ELSE
50870                   ,	Sys_Clk
50871      1/1          ,	Sys_Clk_ClkS
50872      1/1          ,	Sys_Clk_En
50873      1/1          ,	Sys_Clk_EnS
50874      <font color = "red">0/1     ==>  ,	Sys_Clk_RetRstN</font>
                        MISSING_ELSE
50875                   ,	Sys_Clk_RstN
50876      1/1          ,	Sys_Clk_Tm
50877      1/1          ,	Sys_Pwr_Idle
50878      1/1          ,	Sys_Pwr_WakeUp
50879      <font color = "red">0/1     ==>  ,	Tx_0</font>
                        MISSING_ELSE
50880                   ,	Tx_1
50881      1/1          ,	Tx_11
50882      1/1          ,	Tx_12
50883      1/1          ,	Tx_14
50884      <font color = "red">0/1     ==>  ,	Tx_15</font>
                        MISSING_ELSE
50885                   ,	Tx_17
50886                   ,	Tx_18
50887      1/1          ,	Tx_19
50888      1/1          ,	Tx_2
50889      1/1          ,	Tx_21
50890      <font color = "red">0/1     ==>  ,	Tx_22</font>
                        MISSING_ELSE
50891                   ,	Tx_23
50892                   ,	Tx_24
50893                   ,	Tx_3
50894                   ,	Tx_4
50895                   ,	Tx_5
50896                   ,	Tx_8
50897                   ,	Tx_9
50898                   ,	TxRdy
50899                   ,	TxVld
50900                   );
50901                   	input  [7:0]  Rx_0            ;
50902                   	input         Rx_1            ;
50903                   	input  [3:0]  Rx_11           ;
50904                   	input  [1:0]  Rx_12           ;
50905                   	input         Rx_14           ;
50906      1/1          	input  [7:0]  Rx_15           ;
50907      1/1          	input  [7:0]  Rx_17           ;
50908      1/1          	input         Rx_18           ;
50909      <font color = "red">0/1     ==>  	input  [2:0]  Rx_19           ;</font>
                        MISSING_ELSE
50910                   	input         Rx_2            ;
50911                   	input         Rx_21           ;
50912                   	input         Rx_22           ;
50913                   	input         Rx_23           ;
50914                   	input         Rx_24           ;
50915                   	input         Rx_3            ;
50916                   	input         Rx_4            ;
50917                   	input  [63:0] Rx_5            ;
50918                   	input         Rx_8            ;
50919                   	input  [2:0]  Rx_9            ;
50920                   	output        RxRdy           ;
50921                   	input         RxVld           ;
50922                   	input         Sys_Clk         ;
50923                   	input         Sys_Clk_ClkS    ;
50924                   	input         Sys_Clk_En      ;
50925      1/1          	input         Sys_Clk_EnS     ;
50926      1/1          	input         Sys_Clk_RetRstN ;
50927      1/1          	input         Sys_Clk_RstN    ;
50928      <font color = "red">0/1     ==>  	input         Sys_Clk_Tm      ;</font>
                        MISSING_ELSE
50929                   	output        Sys_Pwr_Idle    ;
50930      1/1          	output        Sys_Pwr_WakeUp  ;
50931      1/1          	output [7:0]  Tx_0            ;
50932      1/1          	output        Tx_1            ;
50933      <font color = "red">0/1     ==>  	output [3:0]  Tx_11           ;</font>
                        MISSING_ELSE
50934                   	output [1:0]  Tx_12           ;
50935      1/1          	output        Tx_14           ;
50936      1/1          	output [7:0]  Tx_15           ;
50937      1/1          	output [7:0]  Tx_17           ;
50938      <font color = "red">0/1     ==>  	output        Tx_18           ;</font>
                        MISSING_ELSE
50939                   	output [2:0]  Tx_19           ;
50940      1/1          	output        Tx_2            ;
50941      1/1          	output        Tx_21           ;
50942      1/1          	output        Tx_22           ;
50943      <font color = "red">0/1     ==>  	output        Tx_23           ;</font>
                        MISSING_ELSE
50944                   	output        Tx_24           ;
50945                   	output        Tx_3            ;
50946      1/1          	output        Tx_4            ;
50947      1/1          	output [63:0] Tx_5            ;
50948      1/1          	output        Tx_8            ;
50949      <font color = "red">0/1     ==>  	output [2:0]  Tx_9            ;</font>
                        MISSING_ELSE
50950                   	input         TxRdy           ;
50951                   	output        TxVld           ;
50952                   	reg  dontStop ;
50953                   	assign RxRdy = TxRdy;
50954                   	assign Sys_Pwr_Idle = 1'b1;
50955                   	assign Sys_Pwr_WakeUp = 1'b0;
50956                   	assign Tx_0 = Rx_0;
50957                   	assign Tx_1 = Rx_1;
50958                   	assign Tx_11 = Rx_11;
50959                   	assign Tx_12 = Rx_12;
50960                   	assign Tx_14 = Rx_14;
50961                   	assign Tx_15 = Rx_15;
50962                   	assign Tx_17 = Rx_17;
50963                   	assign Tx_18 = Rx_18;
50964                   	assign Tx_19 = Rx_19;
50965      1/1          	assign Tx_2 = Rx_2;
50966      1/1          	assign Tx_21 = Rx_21;
50967      1/1          	assign Tx_22 = Rx_22;
50968      <font color = "red">0/1     ==>  	assign Tx_23 = Rx_23;</font>
                        MISSING_ELSE
50969                   	assign Tx_24 = Rx_24;
50970                   	assign Tx_3 = Rx_3;
50971                   	assign Tx_4 = Rx_4;
50972                   	assign Tx_5 = Rx_5;
50973                   	assign Tx_8 = Rx_8;
50974                   	assign Tx_9 = Rx_9;
50975                   	assign TxVld = RxVld;
50976                   	// synopsys translate_off
50977                   	// synthesis translate_off
50978                   	always @( posedge Sys_Clk )
50979                   		if ( Sys_Clk == 1'b1 )
50980                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
50981                   				dontStop = 0;
50982                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
50983                   				if (!dontStop) begin
50984      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
50985      1/1          					$stop;
50986      1/1          				end
50987      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
50988                   	// synthesis translate_on
50989      1/1          	// synopsys translate_on
50990      1/1          	endmodule
50991      1/1          
50992      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
50993                   module rsnoc_z_T_C_S_C_L_R_T_N88 ( I , O );
50994      1/1          	input  [63:0] I ;
50995      1/1          	output [63:0] O ;
50996      1/1          	assign O =
50997      <font color = "red">0/1     ==>  		{	I [63]</font>
                        MISSING_ELSE
50998                   		,	I [55]
50999      1/1          		,	I [47]
51000      1/1          		,	I [39]
51001      1/1          		,	I [31]
51002      <font color = "red">0/1     ==>  		,	I [23]</font>
                        MISSING_ELSE
51003                   		,	I [15]
51004                   		,	I [7]
51005      1/1          		,	I [62]
51006      1/1          		,	I [54]
51007      1/1          		,	I [46]
51008      <font color = "red">0/1     ==>  		,	I [38]</font>
                        MISSING_ELSE
51009                   		,	I [30]
51010      1/1          		,	I [22]
51011      <font color = "red">0/1     ==>  		,	I [14]</font>
51012      <font color = "red">0/1     ==>  		,	I [6]</font>
51013      <font color = "red">0/1     ==>  		,	I [61]</font>
51014      <font color = "red">0/1     ==>  		,	I [53]</font>
51015      <font color = "red">0/1     ==>  		,	I [45]</font>
51016      <font color = "red">0/1     ==>  		,	I [37]</font>
51017      <font color = "red">0/1     ==>  		,	I [29]</font>
51018      1/1          		,	I [21]
                   <font color = "red">==>  MISSING_DEFAULT</font>
51019                   		,	I [13]
51020                   		,	I [5]
51021                   		,	I [60]
51022                   		,	I [52]
51023                   		,	I [44]
51024                   		,	I [36]
51025                   		,	I [28]
51026                   		,	I [20]
51027                   		,	I [12]
51028                   		,	I [4]
51029                   		,	I [59]
51030                   		,	I [51]
51031                   		,	I [43]
51032                   		,	I [35]
51033                   		,	I [27]
51034                   		,	I [19]
51035                   		,	I [11]
51036                   		,	I [3]
51037                   		,	I [58]
51038                   		,	I [50]
51039                   		,	I [42]
51040                   		,	I [34]
51041                   		,	I [26]
51042                   		,	I [18]
51043                   		,	I [10]
51044                   		,	I [2]
51045                   		,	I [57]
51046                   		,	I [49]
51047                   		,	I [41]
51048                   		,	I [33]
51049                   		,	I [25]
51050                   		,	I [17]
51051                   		,	I [9]
51052                   		,	I [1]
51053                   		,	I [56]
51054                   		,	I [48]
51055                   		,	I [40]
51056                   		,	I [32]
51057                   		,	I [24]
51058                   		,	I [16]
51059                   		,	I [8]
51060                   		,	I [0]
51061                   		};
51062                   endmodule
51063                   
51064                   `timescale 1ps/1ps
51065                   module rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ( Be , Data , LastWord , Payload , WordErr );
51066                   	output [7:0]  Be       ;
51067                   	output [63:0] Data     ;
51068                   	output        LastWord ;
51069                   	input  [73:0] Payload  ;
51070                   	output        WordErr  ;
51071                   	wire [71:0] u_5925 ;
51072                   	assign Be = u_5925 [71:64];
51073                   	rsnoc_z_T_C_S_C_L_R_T_N89 ut89( .I( Payload [71:0] ) , .O( u_5925 ) );
51074                   	rsnoc_z_T_C_S_C_L_R_T_N88 ut88( .I( u_5925 [63:0] ) , .O( Data ) );
51075                   	assign LastWord = Payload [73];
51076                   	assign WordErr = Payload [72];
51077                   endmodule
51078                   
51079                   `timescale 1ps/1ps
51080                   module rsnoc_z_H_R_G_G2_R_U_71372c9b (
51081                   	Cxt_BufId
51082                   ,	Cxt_First
51083                   ,	Cxt_OrdPtr
51084                   ,	Cxt_PktCnt1
51085                   ,	Cxt_StrmLen1wOrAddrw
51086                   ,	Cxt_StrmRatio
51087                   ,	Cxt_StrmType
51088                   ,	Cxt_WrInErr
51089                   ,	CxtOpen
51090                   ,	ErrPld
51091                   ,	GenTx_Rsp_Data
51092                   ,	GenTx_Rsp_Last
51093                   ,	GenTx_Rsp_Opc
51094                   ,	GenTx_Rsp_Rdy
51095                   ,	GenTx_Rsp_SeqId
51096                   ,	GenTx_Rsp_SeqUnOrdered
51097                   ,	GenTx_Rsp_Status
51098                   ,	GenTx_Rsp_Vld
51099                   ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
51100                   ,	ResponsePipe_Cxt_StrmRatio
51101                   ,	ResponsePipe_Cxt_StrmType
51102      1/1          ,	ResponsePipe_Rsp_CxtId
51103      1/1          ,	ResponsePipe_Rsp_LastFrag
51104      1/1          ,	Rsp_BufId
51105      <font color = "red">0/1     ==>  ,	Rsp_CxtId</font>
                        MISSING_ELSE
51106                   ,	Rsp_ErrCode
51107                   ,	Rsp_GenLast
51108                   ,	Rsp_GenNext
51109                   ,	Rsp_HeadVld
51110                   ,	Rsp_IsErr
51111                   ,	Rsp_IsWr
51112                   ,	Rsp_LastFrag
51113                   ,	Rsp_Opc
51114                   ,	Rsp_OrdPtr
51115                   ,	Rsp_PktLast
51116                   ,	Rsp_PktNext
51117                   ,	Rx_Data
51118                   ,	Rx_Head
51119                   ,	Rx_Rdy
51120                   ,	Rx_Tail
51121      1/1          ,	Rx_Vld
51122      1/1          ,	Sys_Clk
51123      1/1          ,	Sys_Clk_ClkS
51124      <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
51125                   ,	Sys_Clk_EnS
51126      1/1          ,	Sys_Clk_RetRstN
51127      1/1          ,	Sys_Clk_RstN
51128      1/1          ,	Sys_Clk_Tm
51129      <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
51130                   ,	Sys_Pwr_WakeUp
51131      1/1          );
51132      1/1          	input  [3:0]   Cxt_BufId                         ;
51133      1/1          	input          Cxt_First                         ;
51134      <font color = "red">0/1     ==>  	input  [3:0]   Cxt_OrdPtr                        ;</font>
                        MISSING_ELSE
51135                   	input  [2:0]   Cxt_PktCnt1                       ;
51136      1/1          	input          Cxt_StrmLen1wOrAddrw              ;
51137      1/1          	input          Cxt_StrmRatio                     ;
51138      1/1          	input          Cxt_StrmType                      ;
51139      <font color = "red">0/1     ==>  	input          Cxt_WrInErr                       ;</font>
                        MISSING_ELSE
51140                   	input  [7:0]   CxtOpen                           ;
51141                   	input  [7:0]   ErrPld                            ;
51142      1/1          	output [63:0]  GenTx_Rsp_Data                    ;
51143      1/1          	output         GenTx_Rsp_Last                    ;
51144      1/1          	output [2:0]   GenTx_Rsp_Opc                     ;
51145      <font color = "red">0/1     ==>  	input          GenTx_Rsp_Rdy                     ;</font>
                        MISSING_ELSE
51146                   	output [3:0]   GenTx_Rsp_SeqId                   ;
51147      1/1          	output         GenTx_Rsp_SeqUnOrdered            ;
51148      <font color = "red">0/1     ==>  	output [1:0]   GenTx_Rsp_Status                  ;</font>
51149      <font color = "red">0/1     ==>  	output         GenTx_Rsp_Vld                     ;</font>
51150      <font color = "red">0/1     ==>  	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;</font>
51151      <font color = "red">0/1     ==>  	output         ResponsePipe_Cxt_StrmRatio        ;</font>
51152      <font color = "red">0/1     ==>  	output         ResponsePipe_Cxt_StrmType         ;</font>
51153      <font color = "red">0/1     ==>  	output [2:0]   ResponsePipe_Rsp_CxtId            ;</font>
51154      <font color = "red">0/1     ==>  	output         ResponsePipe_Rsp_LastFrag         ;</font>
51155      1/1          	output [3:0]   Rsp_BufId                         ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
51156                   	output [2:0]   Rsp_CxtId                         ;
51157                   	output [2:0]   Rsp_ErrCode                       ;
51158                   	output         Rsp_GenLast                       ;
51159                   	output         Rsp_GenNext                       ;
51160                   	output         Rsp_HeadVld                       ;
51161                   	output         Rsp_IsErr                         ;
51162                   	output         Rsp_IsWr                          ;
51163                   	output         Rsp_LastFrag                      ;
51164                   	output [3:0]   Rsp_Opc                           ;
51165                   	output [3:0]   Rsp_OrdPtr                        ;
51166                   	output         Rsp_PktLast                       ;
51167                   	output         Rsp_PktNext                       ;
51168                   	input  [143:0] Rx_Data                           ;
51169                   	input          Rx_Head                           ;
51170                   	output         Rx_Rdy                            ;
51171                   	input          Rx_Tail                           ;
51172                   	input          Rx_Vld                            ;
51173                   	input          Sys_Clk                           ;
51174                   	input          Sys_Clk_ClkS                      ;
51175                   	input          Sys_Clk_En                        ;
51176                   	input          Sys_Clk_EnS                       ;
51177                   	input          Sys_Clk_RetRstN                   ;
51178                   	input          Sys_Clk_RstN                      ;
51179                   	input          Sys_Clk_Tm                        ;
51180                   	output         Sys_Pwr_Idle                      ;
51181                   	output         Sys_Pwr_WakeUp                    ;
51182                   	wire [1:0]  u_18b5                             ;
51183                   	wire [63:0] u_198c                             ;
51184                   	wire        u_1ad2                             ;
51185                   	reg  [3:0]  u_21aa                             ;
51186                   	wire        u_25e7                             ;
51187                   	wire        u_2698                             ;
51188                   	wire [1:0]  u_2e4d                             ;
51189                   	wire        u_2f5e                             ;
51190                   	wire [3:0]  u_370c                             ;
51191                   	wire        u_390d                             ;
51192                   	wire [3:0]  u_4046                             ;
51193                   	reg  [3:0]  u_44bc                             ;
51194                   	wire [1:0]  u_46d7                             ;
51195                   	wire        u_4aba                             ;
51196                   	wire [7:0]  u_4c36                             ;
51197                   	wire [3:0]  u_4d3d                             ;
51198                   	wire [3:0]  u_4f86                             ;
51199                   	wire        u_5a53                             ;
51200                   	wire [7:0]  u_5ba9                             ;
51201                   	wire [7:0]  u_5d9e                             ;
51202                   	wire [7:0]  u_6389_0                           ;
51203                   	wire        u_6389_1                           ;
51204                   	wire [3:0]  u_6389_11                          ;
51205                   	wire [1:0]  u_6389_12                          ;
51206                   	wire        u_6389_14                          ;
51207                   	wire [7:0]  u_6389_15                          ;
51208                   	wire [7:0]  u_6389_17                          ;
51209                   	wire        u_6389_18                          ;
51210                   	wire [2:0]  u_6389_19                          ;
51211                   	wire        u_6389_2                           ;
51212                   	wire        u_6389_21                          ;
51213                   	wire        u_6389_22                          ;
51214                   	wire        u_6389_23                          ;
51215                   	wire        u_6389_24                          ;
51216                   	wire        u_6389_3                           ;
51217                   	wire        u_6389_4                           ;
51218                   	wire [63:0] u_6389_5                           ;
51219                   	wire        u_6389_8                           ;
51220                   	wire [2:0]  u_6389_9                           ;
51221                   	reg  [2:0]  u_7c15                             ;
51222                   	wire [2:0]  u_7d1d                             ;
51223                   	wire [63:0] u_7e8b                             ;
51224                   	wire [3:0]  u_7f25                             ;
51225                   	wire        u_83c0                             ;
51226                   	wire        u_8793                             ;
51227                   	wire [63:0] u_8e33                             ;
51228                   	wire [4:0]  u_8ebf                             ;
51229                   	wire [63:0] u_9ab6                             ;
51230                   	wire [7:0]  u_a1a5                             ;
51231                   	wire [2:0]  u_b5de                             ;
51232                   	wire        u_ba23                             ;
51233                   	wire        u_bc3c                             ;
51234                   	wire        u_c30                              ;
51235                   	reg  [4:0]  u_c41b                             ;
51236                   	wire        u_d4a1                             ;
51237                   	wire        u_d54f                             ;
51238                   	wire [63:0] u_dbb4                             ;
51239                   	wire [7:0]  u_df6b_0                           ;
51240                   	wire        u_df6b_1                           ;
51241                   	wire [3:0]  u_df6b_11                          ;
51242                   	wire [1:0]  u_df6b_12                          ;
51243                   	wire        u_df6b_14                          ;
51244                   	wire [7:0]  u_df6b_15                          ;
51245                   	wire [7:0]  u_df6b_17                          ;
51246                   	wire        u_df6b_18                          ;
51247                   	wire [2:0]  u_df6b_19                          ;
51248                   	wire        u_df6b_2                           ;
51249                   	wire        u_df6b_21                          ;
51250                   	wire        u_df6b_22                          ;
51251                   	wire        u_df6b_23                          ;
51252                   	wire        u_df6b_24                          ;
51253                   	wire        u_df6b_3                           ;
51254                   	wire        u_df6b_4                           ;
51255                   	wire [63:0] u_df6b_5                           ;
51256                   	wire        u_df6b_8                           ;
51257                   	wire [2:0]  u_df6b_9                           ;
51258                   	wire [1:0]  u_f7b                              ;
51259                   	wire [63:0] u_f9a5                             ;
51260                   	wire [30:0] u_fc0a                             ;
51261                   	wire [13:0] u_fcde                             ;
51262                   	wire [63:0] u_fd20                             ;
51263                   	wire [63:0] u_fdc0                             ;
51264                   	wire [7:0]  Be                                 ;
51265                   	wire [7:0]  BufBe                              ;
51266                   	wire        BufEn_0                            ;
51267                   	wire        BufEn_1                            ;
51268                   	wire        BufEn_2                            ;
51269                   	wire        BufEn_3                            ;
51270                   	wire        BufEn_4                            ;
51271                   	wire        BufEn_5                            ;
51272                   	wire        BufEn_6                            ;
51273                   	wire        BufEn_7                            ;
51274                   	wire [63:0] Data                               ;
51275                   	reg  [63:0] DataBuf_0                          ;
51276                   	reg  [63:0] DataBuf_1                          ;
51277                   	reg  [63:0] DataBuf_2                          ;
51278                   	reg  [63:0] DataBuf_3                          ;
51279                   	reg  [63:0] DataBuf_4                          ;
51280                   	reg  [63:0] DataBuf_5                          ;
51281                   	reg  [63:0] DataBuf_6                          ;
51282                   	reg  [63:0] DataBuf_7                          ;
51283                   	wire [63:0] DataMaskErr                        ;
51284                   	wire        Expand                             ;
51285                   	reg  [63:0] GenData                            ;
51286                   	wire        LastWord                           ;
51287                   	wire [4:0]  RdCnt                              ;
51288                   	wire [7:0]  Response_BufEn                     ;
51289                   	wire        Response_CondL                     ;
51290                   	wire        Response_Cxt_StrmLen1wOrAddrw      ;
51291                   	wire        Response_Cxt_StrmRatio             ;
51292                   	wire        Response_Cxt_StrmType              ;
51293                   	wire [63:0] Response_DataMaskErr               ;
51294                   	wire        Response_GenTx_Rsp_Last            ;
51295                   	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
51296                   	wire        Response_GenTx_Rsp_Rdy             ;
51297                   	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
51298                   	reg  [1:0]  Response_GenTx_Rsp_Status          ;
51299                   	wire        Response_GenTx_Rsp_Vld             ;
51300                   	wire [7:0]  Response_HitBufId                  ;
51301                   	wire [7:0]  Response_MyBe                      ;
51302                   	wire        Response_RdRspData                 ;
51303                   	wire [2:0]  Response_Rsp_CxtId                 ;
51304                   	wire        Response_Rsp_LastFrag              ;
51305                   	wire        Response_RxErr                     ;
51306                   	wire        Response_RxRdCont                  ;
51307                   	wire        Response_WordErrDflt               ;
51308                   	wire [7:0]  ResponseP_BufEn                    ;
51309                   	wire        ResponseP_CondL                    ;
51310                   	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
51311                   	wire        ResponseP_Cxt_StrmRatio            ;
51312                   	wire        ResponseP_Cxt_StrmType             ;
51313                   	wire [63:0] ResponseP_DataMaskErr              ;
51314                   	wire        ResponseP_GenTx_Rsp_Last           ;
51315                   	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
51316                   	wire        ResponseP_GenTx_Rsp_Rdy            ;
51317                   	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
51318                   	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
51319                   	wire        ResponseP_GenTx_Rsp_Vld            ;
51320                   	wire [7:0]  ResponseP_HitBufId                 ;
51321                   	wire [7:0]  ResponseP_MyBe                     ;
51322                   	wire        ResponseP_RdRspData                ;
51323                   	wire [2:0]  ResponseP_Rsp_CxtId                ;
51324                   	wire        ResponseP_Rsp_LastFrag             ;
51325                   	wire        ResponseP_RxErr                    ;
51326                   	wire        ResponseP_RxRdCont                 ;
51327                   	wire        ResponseP_WordErrDflt              ;
51328                   	wire        ResponsePwr_Fwd_Idle               ;
51329                   	wire        ResponsePwr_Fwd_WakeUp             ;
51330                   	wire        RxCont                             ;
51331                   	wire [73:0] RxData                             ;
51332                   	wire        RxErr                              ;
51333                   	wire        RxFail                             ;
51334                   	reg         RxHead                             ;
51335                   	wire        RxRd                               ;
51336                   	wire        RxRsp                              ;
51337                   	wire        RxTail                             ;
51338                   	wire        RxUrg                              ;
51339                   	wire        RxWr                               ;
51340                   	wire        StErr                              ;
51341                   	wire        TxVldResponseP                     ;
51342                   	reg         WdErr                              ;
51343                   	reg         WdErrBuf_0                         ;
51344                   	reg         WdErrBuf_1                         ;
51345                   	reg         WdErrBuf_2                         ;
51346                   	reg         WdErrBuf_3                         ;
51347                   	reg         WdErrBuf_4                         ;
51348                   	reg         WdErrBuf_5                         ;
51349                   	reg         WdErrBuf_6                         ;
51350                   	reg         WdErrBuf_7                         ;
51351                   	wire        WordErr                            ;
51352                   	wire        WrErrRet                           ;
51353                   	reg  [1:0]  GenTx_Rsp_Status                   ;
51354                   	wire [7:0]  uGenData_caseSel                   ;
51355                   	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
51356                   	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
51357                   	wire [3:0]  uResponse_GenTx_Rsp_Status_caseSel ;
51358                   	wire [7:0]  uWdErr_caseSel                     ;
51359                   	assign u_f7b = Rx_Data [124:123];
51360                   	assign RxErr = Rx_Head &amp; u_f7b == 2'b01;
51361                   	assign u_370c = Rx_Data [128:125];
51362                   	assign RxRd = Rx_Head &amp; ( u_370c == 4'b0000 | u_370c == 4'b0001 | u_370c == 4'b0010 | u_370c == 4'b0011 );
51363                   	assign u_fc0a = Rx_Data [115:85];
51364                   	assign u_a1a5 = { 1'b0 , Rx_Data [122:116] } + { 5'b0 , u_fc0a [2:0] };
51365                   	assign u_8ebf = u_a1a5 [7:3];
51366                   	assign RxData = Rx_Data [73:0];
51367                   	rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ups(
51368                   		.Be( Be ) , .Data( Data ) , .LastWord( LastWord ) , .Payload( RxData ) , .WordErr( WordErr )
51369                   	);
51370                   	assign BufBe = RxErr ? 8'b11111111 : Be;
51371                   	assign Response_MyBe = BufBe;
51372                   	assign u_4046 = Rx_Data [128:125];
51373                   	assign RxWr = Rx_Head &amp; ( u_4046 == 4'b0100 | u_4046 == 4'b0101 | u_4046 == 4'b0110 | u_4046 == 4'b0111 );
51374                   	assign Rsp_PktLast = RxTail &amp; ( LastWord | RxErr | RxWr );
51375                   	assign u_b5de = Rx_Data [76:74];
51376                   	assign u_7d1d = u_b5de;
51377                   	assign u_ba23 = Rx_Head &amp; Rx_Vld;
51378                   	assign Rsp_CxtId = u_ba23 ? u_7d1d : u_7c15;
51379                   	assign Rsp_GenLast = Rsp_PktLast &amp; Cxt_PktCnt1 == 3'b0 &amp; ~ ( | ( CxtOpen &amp; u_4c36 ) );
51380                   	assign WrErrRet = RxWr &amp; RxErr &amp; Rsp_PktLast &amp; Cxt_PktCnt1 == 3'b0 &amp; ( | ( ErrPld &amp; u_5d9e ) );
51381                   	assign u_7f25 = Rx_Data [128:125];
51382                   	assign RxUrg = Rx_Head &amp; u_7f25 == 4'b1001;
51383                   	assign Response_GenTx_Rsp_Vld =
51384                   				( ( RxRd | ~ RxHead ) &amp; ( Response_MyBe [0] | Rsp_GenLast ) | RxWr &amp; Rsp_GenLast &amp; ~ WrErrRet )
51385                   			&amp;
51386                   			Rx_Vld
51387                   		&amp;	~ RxUrg;
51388                   	assign Rsp_GenNext = Response_GenTx_Rsp_Vld &amp; Response_GenTx_Rsp_Rdy;
51389                   	assign RdCnt = RxHead ? u_8ebf : u_c41b;
51390                   	assign RxTail = ~ ( RxRd &amp; RxErr &amp; ~ ( RdCnt == 5'b0 ) ) &amp; Rx_Tail;
51391                   	assign Expand = RxErr &amp; ~ RxTail;
51392                   	assign Rx_Rdy = Response_GenTx_Rsp_Rdy &amp; ~ Expand &amp; ~ WrErrRet;
51393      1/1          	assign Rsp_PktNext = Rx_Vld &amp; Rx_Rdy &amp; ~ RxUrg;
51394      1/1          	assign Rsp_BufId = Cxt_BufId;
51395      1/1          	assign BufEn_7 = Rsp_PktNext &amp; Response_HitBufId [7] &amp; ( RxRd | ~ Rx_Head );
51396      <font color = "red">0/1     ==>  	assign BufEn_6 = Rsp_PktNext &amp; Response_HitBufId [6] &amp; ( RxRd | ~ Rx_Head );</font>
                        MISSING_ELSE
51397                   	assign BufEn_5 = Rsp_PktNext &amp; Response_HitBufId [5] &amp; ( RxRd | ~ Rx_Head );
51398                   	assign BufEn_4 = Rsp_PktNext &amp; Response_HitBufId [4] &amp; ( RxRd | ~ Rx_Head );
51399                   	assign BufEn_3 = Rsp_PktNext &amp; Response_HitBufId [3] &amp; ( RxRd | ~ Rx_Head );
51400                   	assign BufEn_2 = Rsp_PktNext &amp; Response_HitBufId [2] &amp; ( RxRd | ~ Rx_Head );
51401                   	assign BufEn_1 = Rsp_PktNext &amp; Response_HitBufId [1] &amp; ( RxRd | ~ Rx_Head );
51402                   	assign BufEn_0 = Rsp_PktNext &amp; Response_HitBufId [0] &amp; ( RxRd | ~ Rx_Head );
51403                   	assign Response_BufEn = { BufEn_7 , BufEn_6 , BufEn_5 , BufEn_4 , BufEn_3 , BufEn_2 , BufEn_1 , BufEn_0 };
51404                   	assign u_df6b_0 = Response_BufEn;
51405                   	assign u_2e4d = Rx_Data [124:123];
51406                   	assign RxRsp = Rx_Head &amp; u_2e4d == 2'b10;
51407                   	assign StErr = Cxt_WrInErr;
51408                   	assign u_390d = RxRsp &amp; RxWr &amp; ~ StErr;
51409                   	assign u_c30 = RxRsp &amp; RxWr &amp; StErr;
51410                   	assign u_18b5 = Rx_Data [124:123];
51411                   	assign RxFail = Rx_Head &amp; u_18b5 == 2'b11;
51412                   	assign u_8793 = RxFail &amp; RxWr;
51413                   	assign Response_CondL = u_390d | RxErr | u_c30 | u_8793;
51414                   	assign u_df6b_1 = Response_CondL;
51415                   	assign u_fcde = Rx_Data [142:129];
51416                   	assign u_4f86 = u_fcde [4:1];
51417                   	assign u_5a53 = Rx_Head &amp; Rx_Vld;
51418                   	assign Response_GenTx_Rsp_SeqId = u_5a53 ? u_4f86 : u_21aa;
51419                   	assign u_df6b_11 = Response_GenTx_Rsp_SeqId;
51420                   	assign u_df6b_12 = Response_GenTx_Rsp_Status;
51421                   	assign u_df6b_14 = Response_GenTx_Rsp_Vld;
51422                   	assign u_df6b_15 = Response_HitBufId;
51423                   	assign u_df6b_17 = Response_MyBe;
51424                   	assign Response_RdRspData = RxRsp &amp; RxRd | ~ Rx_Head;
51425                   	assign u_df6b_18 = Response_RdRspData;
51426                   	assign Response_Rsp_CxtId = Rsp_CxtId;
51427                   	assign u_df6b_19 = Response_Rsp_CxtId;
51428                   	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
51429                   	assign u_df6b_2 = Response_Cxt_StrmLen1wOrAddrw;
51430                   	assign Rsp_LastFrag = Cxt_PktCnt1 == 3'b0 &amp; ~ ( | ( CxtOpen &amp; u_5ba9 ) );
51431                   	assign Response_Rsp_LastFrag = Rsp_LastFrag;
51432                   	assign u_df6b_21 = Response_Rsp_LastFrag;
51433                   	assign Response_RxErr = RxErr;
51434                   	assign u_df6b_22 = Response_RxErr;
51435                   	assign u_46d7 = Rx_Data [124:123];
51436                   	assign RxCont = Rx_Head &amp; u_46d7 == 2'b11;
51437                   	assign Response_RxRdCont = RxCont &amp; RxRd;
51438                   	assign u_df6b_23 = Response_RxRdCont;
51439                   	assign Response_WordErrDflt = WordErr;
51440                   	assign u_df6b_24 = Response_WordErrDflt;
51441                   	assign Response_Cxt_StrmRatio = Cxt_StrmRatio;
51442                   	assign u_df6b_3 = Response_Cxt_StrmRatio;
51443                   	assign Response_Cxt_StrmType = Cxt_StrmType;
51444                   	assign u_df6b_4 = Response_Cxt_StrmType;
51445                   	assign DataMaskErr = Data;
51446                   	assign Response_DataMaskErr = DataMaskErr;
51447                   	assign u_df6b_5 = Response_DataMaskErr;
51448                   	assign Response_GenTx_Rsp_Last = Rsp_GenLast;
51449                   	assign u_df6b_8 = Response_GenTx_Rsp_Last;
51450                   	assign u_4d3d = Rx_Data [128:125];
51451                   	assign u_d54f = Rx_Head &amp; Rx_Vld;
51452                   	assign Rsp_Opc = u_d54f ? u_4d3d : u_44bc;
51453                   	assign u_df6b_9 = Response_GenTx_Rsp_Opc;
51454                   	assign ResponseP_GenTx_Rsp_Vld = u_6389_14;
51455                   	assign GenTx_Rsp_Vld = ResponseP_GenTx_Rsp_Vld &amp; TxVldResponseP;
51456                   	assign ResponseP_GenTx_Rsp_Rdy = GenTx_Rsp_Rdy | ~ GenTx_Rsp_Vld;
51457                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51458                   		if ( ! Sys_Clk_RstN )
51459                   			u_c41b &lt;= #1.0 ( 5'b0 );
51460                   		else if ( Rsp_GenNext &amp; RxRd &amp; RxErr )
51461                   			u_c41b &lt;= #1.0 ( RxHead ? u_8ebf - 5'b00001 : RdCnt - 5'b00001 );
51462                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51463                   		if ( ! Sys_Clk_RstN )
51464                   			u_7c15 &lt;= #1.0 ( 3'b0 );
51465                   		else if ( u_ba23 )
51466                   			u_7c15 &lt;= #1.0 ( u_7d1d );
51467                   	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud( .I( Rsp_CxtId ) , .O( u_4c36 ) );
51468                   	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud60( .I( Rsp_CxtId ) , .O( u_5d9e ) );
51469                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51470                   		if ( ! Sys_Clk_RstN )
51471                   			RxHead &lt;= #1.0 ( 1'b1 );
51472                   		else if ( Rsp_GenNext | Rsp_PktNext )
51473                   			RxHead &lt;= #1.0 ( RxTail );
51474                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud87( .I( Rsp_BufId ) , .O( Response_HitBufId ) );
51475      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51476      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
51477      <font color = "red">0/1     ==>  			u_21aa &lt;= #1.0 ( 4'b0 );</font>
51478      <font color = "red">0/1     ==>  		else if ( u_5a53 )</font>
51479      <font color = "red">0/1     ==>  			u_21aa &lt;= #1.0 ( u_4f86 );</font>
51480      <font color = "red">0/1     ==>  	assign uResponse_GenTx_Rsp_Status_caseSel = { u_8793 , u_c30 , RxErr , u_390d } ;</font>
51481      <font color = "red">0/1     ==>  	always @( uResponse_GenTx_Rsp_Status_caseSel ) begin</font>
51482      <font color = "red">0/1     ==>  		case ( uResponse_GenTx_Rsp_Status_caseSel )</font>
51483      <font color = "red">0/1     ==>  			4'b0001 : Response_GenTx_Rsp_Status = 2'b00 ;</font>
51484      <font color = "red">0/1     ==>  			4'b0010 : Response_GenTx_Rsp_Status = 2'b01 ;</font>
51485      <font color = "red">0/1     ==>  			4'b0100 : Response_GenTx_Rsp_Status = 2'b01 ;</font>
51486      <font color = "red">0/1     ==>  			4'b1000 : Response_GenTx_Rsp_Status = 2'b11 ;</font>
51487      <font color = "red">0/1     ==>  			default : Response_GenTx_Rsp_Status = 2'b00 ;</font>
51488      <font color = "red">0/1     ==>  		endcase</font>
51489      <font color = "red">0/1     ==>  	end</font>
51490      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud25( .I( Rsp_CxtId ) , .O( u_5ba9 ) );</font>
51491      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
51492      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
51493      1/1          			u_44bc &lt;= #1.0 ( 4'b0 );
51494      1/1          		else if ( u_d54f )
51495      1/1          			u_44bc &lt;= #1.0 ( u_4d3d );
51496      1/1          	assign uResponse_GenTx_Rsp_Opc_caseSel =
51497                   		{		Rsp_Opc == 4'b0110
51498                   			,	Rsp_Opc == 4'b0010
51499                   			,	( Rsp_Opc == 4'b0100 | Rsp_Opc == 4'b0101 )
51500                   			,	( Rsp_Opc == 4'b0000 | Rsp_Opc == 4'b0001 )
51501                   		}
51502                   		;
51503                   	always @( uResponse_GenTx_Rsp_Opc_caseSel ) begin
51504                   		case ( uResponse_GenTx_Rsp_Opc_caseSel )
51505                   			4'b0001 : Response_GenTx_Rsp_Opc = 3'b000 ;
51506                   			4'b0010 : Response_GenTx_Rsp_Opc = 3'b100 ;
51507                   			4'b0100 : Response_GenTx_Rsp_Opc = 3'b010 ;
51508                   			4'b1000 : Response_GenTx_Rsp_Opc = 3'b101 ;
51509                   			default : Response_GenTx_Rsp_Opc = 3'b000 ;
51510                   		endcase
51511                   	end
51512                   	rsnoc_z_H_R_U_P_N_92cfaf8f_A8111164001342018081301111 un92cfaf8f(
51513                   		.Rx_0( u_df6b_0 )
51514                   	,	.Rx_1( u_df6b_1 )
51515                   	,	.Rx_11( u_df6b_11 )
51516                   	,	.Rx_12( u_df6b_12 )
51517                   	,	.Rx_14( u_df6b_14 )
51518                   	,	.Rx_15( u_df6b_15 )
51519                   	,	.Rx_17( u_df6b_17 )
51520                   	,	.Rx_18( u_df6b_18 )
51521                   	,	.Rx_19( u_df6b_19 )
51522      1/1          	,	.Rx_2( u_df6b_2 )
51523      <font color = "red">0/1     ==>  	,	.Rx_21( u_df6b_21 )</font>
51524      <font color = "red">0/1     ==>  	,	.Rx_22( u_df6b_22 )</font>
51525      <font color = "red">0/1     ==>  	,	.Rx_23( u_df6b_23 )</font>
51526      <font color = "red">0/1     ==>  	,	.Rx_24( u_df6b_24 )</font>
51527      <font color = "red">0/1     ==>  	,	.Rx_3( u_df6b_3 )</font>
51528      <font color = "red">0/1     ==>  	,	.Rx_4( u_df6b_4 )</font>
51529      <font color = "red">0/1     ==>  	,	.Rx_5( u_df6b_5 )</font>
51530      <font color = "red">0/1     ==>  	,	.Rx_8( u_df6b_8 )</font>
51531      <font color = "red">0/1     ==>  	,	.Rx_9( u_df6b_9 )</font>
51532      <font color = "red">0/1     ==>  	,	.RxRdy( Response_GenTx_Rsp_Rdy )</font>
51533      <font color = "red">0/1     ==>  	,	.RxVld( Rx_Vld )</font>
51534      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
51535      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
51536      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
51537      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
51538      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
51539      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
51540      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51541      1/1          	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
51542      1/1          	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
51543      1/1          	,	.Tx_0( u_6389_0 )
51544                   	,	.Tx_1( u_6389_1 )
51545                   	,	.Tx_11( u_6389_11 )
51546                   	,	.Tx_12( u_6389_12 )
51547                   	,	.Tx_14( u_6389_14 )
51548                   	,	.Tx_15( u_6389_15 )
51549                   	,	.Tx_17( u_6389_17 )
51550                   	,	.Tx_18( u_6389_18 )
51551                   	,	.Tx_19( u_6389_19 )
51552                   	,	.Tx_2( u_6389_2 )
51553                   	,	.Tx_21( u_6389_21 )
51554                   	,	.Tx_22( u_6389_22 )
51555                   	,	.Tx_23( u_6389_23 )
51556                   	,	.Tx_24( u_6389_24 )
51557                   	,	.Tx_3( u_6389_3 )
51558                   	,	.Tx_4( u_6389_4 )
51559                   	,	.Tx_5( u_6389_5 )
51560                   	,	.Tx_8( u_6389_8 )
51561                   	,	.Tx_9( u_6389_9 )
51562                   	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
51563                   	,	.TxVld( TxVldResponseP )
51564                   	);
51565                   	assign ResponseP_HitBufId = u_6389_15;
51566                   	assign ResponseP_DataMaskErr = u_6389_5;
51567                   	assign ResponseP_MyBe = u_6389_17;
51568                   	assign ResponseP_BufEn = u_6389_0;
51569      1/1          	assign u_7e8b =
51570      <font color = "red">0/1     ==>  			ResponseP_DataMaskErr</font>
51571      <font color = "red">0/1     ==>  			&amp;				{	{ 8 { ResponseP_MyBe [7] } }</font>
51572      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [6] } }</font>
51573      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [5] } }</font>
51574      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [4] } }</font>
51575      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [3] } }</font>
51576      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [2] } }</font>
51577      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [1] } }</font>
51578      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [0] } }</font>
51579      <font color = "red">0/1     ==>  				}</font>
51580      <font color = "red">0/1     ==>  		|	DataBuf_0;</font>
51581      <font color = "red">0/1     ==>  	assign u_198c =</font>
51582      <font color = "red">0/1     ==>  			ResponseP_DataMaskErr</font>
51583      <font color = "red">0/1     ==>  			&amp;				{	{ 8 { ResponseP_MyBe [7] } }</font>
51584      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [6] } }</font>
51585      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [5] } }</font>
51586      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [4] } }</font>
51587      1/1          				,	{ 8 { ResponseP_MyBe [3] } }
51588      1/1          				,	{ 8 { ResponseP_MyBe [2] } }
51589      1/1          				,	{ 8 { ResponseP_MyBe [1] } }
51590      1/1          				,	{ 8 { ResponseP_MyBe [0] } }
51591                   				}
51592                   		|	DataBuf_1;
51593                   	assign u_8e33 =
51594                   			ResponseP_DataMaskErr
51595                   			&amp;				{	{ 8 { ResponseP_MyBe [7] } }
51596                   				,	{ 8 { ResponseP_MyBe [6] } }
51597                   				,	{ 8 { ResponseP_MyBe [5] } }
51598                   				,	{ 8 { ResponseP_MyBe [4] } }
51599                   				,	{ 8 { ResponseP_MyBe [3] } }
51600                   				,	{ 8 { ResponseP_MyBe [2] } }
51601                   				,	{ 8 { ResponseP_MyBe [1] } }
51602                   				,	{ 8 { ResponseP_MyBe [0] } }
51603                   				}
51604                   		|	DataBuf_2;
51605                   	assign u_dbb4 =
51606                   			ResponseP_DataMaskErr
51607                   			&amp;				{	{ 8 { ResponseP_MyBe [7] } }
51608                   				,	{ 8 { ResponseP_MyBe [6] } }
51609                   				,	{ 8 { ResponseP_MyBe [5] } }
51610                   				,	{ 8 { ResponseP_MyBe [4] } }
51611                   				,	{ 8 { ResponseP_MyBe [3] } }
51612                   				,	{ 8 { ResponseP_MyBe [2] } }
51613                   				,	{ 8 { ResponseP_MyBe [1] } }
51614                   				,	{ 8 { ResponseP_MyBe [0] } }
51615                   				}
51616      1/1          		|	DataBuf_3;
51617      <font color = "red">0/1     ==>  	assign u_f9a5 =</font>
51618      <font color = "red">0/1     ==>  			ResponseP_DataMaskErr</font>
51619      <font color = "red">0/1     ==>  			&amp;				{	{ 8 { ResponseP_MyBe [7] } }</font>
51620      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [6] } }</font>
51621      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [5] } }</font>
51622      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [4] } }</font>
51623      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [3] } }</font>
51624      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [2] } }</font>
51625      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [1] } }</font>
51626      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [0] } }</font>
51627      <font color = "red">0/1     ==>  				}</font>
51628      <font color = "red">0/1     ==>  		|	DataBuf_4;</font>
51629      <font color = "red">0/1     ==>  	assign u_fdc0 =</font>
51630      <font color = "red">0/1     ==>  			ResponseP_DataMaskErr</font>
51631      <font color = "red">0/1     ==>  			&amp;				{	{ 8 { ResponseP_MyBe [7] } }</font>
51632      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [6] } }</font>
51633      <font color = "red">0/1     ==>  				,	{ 8 { ResponseP_MyBe [5] } }</font>
51634      1/1          				,	{ 8 { ResponseP_MyBe [4] } }
51635      1/1          				,	{ 8 { ResponseP_MyBe [3] } }
51636      1/1          				,	{ 8 { ResponseP_MyBe [2] } }
51637      1/1          				,	{ 8 { ResponseP_MyBe [1] } }
51638                   				,	{ 8 { ResponseP_MyBe [0] } }
51639                   				}
51640                   		|	DataBuf_5;
51641                   	assign u_9ab6 =
51642                   			ResponseP_DataMaskErr
51643                   			&amp;				{	{ 8 { ResponseP_MyBe [7] } }
51644                   				,	{ 8 { ResponseP_MyBe [6] } }
51645                   				,	{ 8 { ResponseP_MyBe [5] } }
51646                   				,	{ 8 { ResponseP_MyBe [4] } }
51647                   				,	{ 8 { ResponseP_MyBe [3] } }
51648                   				,	{ 8 { ResponseP_MyBe [2] } }
51649                   				,	{ 8 { ResponseP_MyBe [1] } }
51650                   				,	{ 8 { ResponseP_MyBe [0] } }
51651                   				}
51652                   		|	DataBuf_6;
51653                   	assign u_fd20 =
51654                   			ResponseP_DataMaskErr
51655                   			&amp;				{	{ 8 { ResponseP_MyBe [7] } }
51656                   				,	{ 8 { ResponseP_MyBe [6] } }
51657                   				,	{ 8 { ResponseP_MyBe [5] } }
51658                   				,	{ 8 { ResponseP_MyBe [4] } }
51659                   				,	{ 8 { ResponseP_MyBe [3] } }
51660                   				,	{ 8 { ResponseP_MyBe [2] } }
51661                   				,	{ 8 { ResponseP_MyBe [1] } }
51662                   				,	{ 8 { ResponseP_MyBe [0] } }
51663                   				}
51664                   		|	DataBuf_7;
51665                   	assign ResponseP_RxErr = u_6389_22;
51666                   	assign ResponseP_WordErrDflt = u_6389_24;
51667                   	assign u_83c0 = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_0;
51668                   	assign u_25e7 = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_1;
51669                   	assign u_4aba = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_2;
51670                   	assign u_d4a1 = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_3;
51671                   	assign u_2698 = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_4;
51672                   	assign u_2f5e = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_5;
51673                   	assign u_bc3c = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_6;
51674                   	assign u_1ad2 = ResponseP_RxErr | ResponseP_WordErrDflt | WdErrBuf_7;
51675                   	assign GenTx_Rsp_Data = GenData &amp; ~ { 64 { ( WdErr | ResponseP_RxErr ) }  };
51676                   	assign uGenData_caseSel =
51677                   		{		ResponseP_HitBufId [7]
51678                   			,	ResponseP_HitBufId [6]
51679                   			,	ResponseP_HitBufId [5]
51680                   			,	ResponseP_HitBufId [4]
51681                   			,	ResponseP_HitBufId [3]
51682                   			,	ResponseP_HitBufId [2]
51683                   			,	ResponseP_HitBufId [1]
51684                   			,	ResponseP_HitBufId [0]
51685                   		}
51686                   		;
51687                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51688                   		if ( ! Sys_Clk_RstN )
51689                   			DataBuf_0 &lt;= #1.0 ( 64'b0 );
51690                   		else if ( ResponseP_BufEn [0] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51691                   			DataBuf_0 &lt;= #1.0 ( u_7e8b &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51693                   		if ( ! Sys_Clk_RstN )
51694                   			DataBuf_1 &lt;= #1.0 ( 64'b0 );
51695                   		else if ( ResponseP_BufEn [1] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51696                   			DataBuf_1 &lt;= #1.0 ( u_198c &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51697                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51698                   		if ( ! Sys_Clk_RstN )
51699                   			DataBuf_2 &lt;= #1.0 ( 64'b0 );
51700                   		else if ( ResponseP_BufEn [2] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51701                   			DataBuf_2 &lt;= #1.0 ( u_8e33 &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51702                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51703                   		if ( ! Sys_Clk_RstN )
51704                   			DataBuf_3 &lt;= #1.0 ( 64'b0 );
51705                   		else if ( ResponseP_BufEn [3] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51706                   			DataBuf_3 &lt;= #1.0 ( u_dbb4 &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51707                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51708                   		if ( ! Sys_Clk_RstN )
51709                   			DataBuf_4 &lt;= #1.0 ( 64'b0 );
51710                   		else if ( ResponseP_BufEn [4] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51711                   			DataBuf_4 &lt;= #1.0 ( u_f9a5 &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51712                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51713                   		if ( ! Sys_Clk_RstN )
51714                   			DataBuf_5 &lt;= #1.0 ( 64'b0 );
51715                   		else if ( ResponseP_BufEn [5] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51716                   			DataBuf_5 &lt;= #1.0 ( u_fdc0 &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51717                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51718                   		if ( ! Sys_Clk_RstN )
51719                   			DataBuf_6 &lt;= #1.0 ( 64'b0 );
51720                   		else if ( ResponseP_BufEn [6] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51721                   			DataBuf_6 &lt;= #1.0 ( u_9ab6 &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51722                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51723                   		if ( ! Sys_Clk_RstN )
51724                   			DataBuf_7 &lt;= #1.0 ( 64'b0 );
51725                   		else if ( ResponseP_BufEn [7] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51726                   			DataBuf_7 &lt;= #1.0 ( u_fd20 &amp; ~ { 64 { GenTx_Rsp_Vld }  } );
51727                   	always @( ResponseP_DataMaskErr or uGenData_caseSel or u_198c or u_7e8b or u_8e33 or u_9ab6 or u_dbb4 or u_f9a5 or u_fd20 or u_fdc0 ) begin
51728                   		case ( uGenData_caseSel )
51729                   			8'b00000001 : GenData = u_7e8b ;
51730                   			8'b00000010 : GenData = u_198c ;
51731                   			8'b00000100 : GenData = u_8e33 ;
51732                   			8'b00001000 : GenData = u_dbb4 ;
51733                   			8'b00010000 : GenData = u_f9a5 ;
51734                   			8'b00100000 : GenData = u_fdc0 ;
51735                   			8'b01000000 : GenData = u_9ab6 ;
51736                   			8'b10000000 : GenData = u_fd20 ;
51737                   			8'b0        : GenData = ResponseP_DataMaskErr ;
51738                   			default     : GenData = 64'b0 ;
51739                   		endcase
51740                   	end
51741                   	assign uWdErr_caseSel =
51742                   		{		ResponseP_HitBufId [7]
51743                   			,	ResponseP_HitBufId [6]
51744                   			,	ResponseP_HitBufId [5]
51745                   			,	ResponseP_HitBufId [4]
51746                   			,	ResponseP_HitBufId [3]
51747                   			,	ResponseP_HitBufId [2]
51748                   			,	ResponseP_HitBufId [1]
51749                   			,	ResponseP_HitBufId [0]
51750                   		}
51751                   		;
51752                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51753                   		if ( ! Sys_Clk_RstN )
51754                   			WdErrBuf_0 &lt;= #1.0 ( 1'b0 );
51755                   		else if ( ResponseP_BufEn [0] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51756                   			WdErrBuf_0 &lt;= #1.0 ( u_83c0 &amp; ~ GenTx_Rsp_Vld );
51757                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51758                   		if ( ! Sys_Clk_RstN )
51759      1/1          			WdErrBuf_1 &lt;= #1.0 ( 1'b0 );
51760      1/1          		else if ( ResponseP_BufEn [1] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51761      1/1          			WdErrBuf_1 &lt;= #1.0 ( u_25e7 &amp; ~ GenTx_Rsp_Vld );
51762      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
51763                   		if ( ! Sys_Clk_RstN )
51764                   			WdErrBuf_2 &lt;= #1.0 ( 1'b0 );
51765      1/1          		else if ( ResponseP_BufEn [2] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51766      1/1          			WdErrBuf_2 &lt;= #1.0 ( u_4aba &amp; ~ GenTx_Rsp_Vld );
51767      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51768      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
51769                   			WdErrBuf_3 &lt;= #1.0 ( 1'b0 );
51770      1/1          		else if ( ResponseP_BufEn [3] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51771      <font color = "red">0/1     ==>  			WdErrBuf_3 &lt;= #1.0 ( u_d4a1 &amp; ~ GenTx_Rsp_Vld );</font>
51772      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
51773      1/1          		if ( ! Sys_Clk_RstN )
51774      1/1          			WdErrBuf_4 &lt;= #1.0 ( 1'b0 );
51775                   		else if ( ResponseP_BufEn [4] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51776                   			WdErrBuf_4 &lt;= #1.0 ( u_2698 &amp; ~ GenTx_Rsp_Vld );
51777                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51778                   		if ( ! Sys_Clk_RstN )
51779      1/1          			WdErrBuf_5 &lt;= #1.0 ( 1'b0 );
51780      1/1          		else if ( ResponseP_BufEn [5] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51781      1/1          			WdErrBuf_5 &lt;= #1.0 ( u_2f5e &amp; ~ GenTx_Rsp_Vld );
51782      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
51783                   		if ( ! Sys_Clk_RstN )
51784      1/1          			WdErrBuf_6 &lt;= #1.0 ( 1'b0 );
51785      <font color = "red">0/1     ==>  		else if ( ResponseP_BufEn [6] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )</font>
51786      <font color = "red">0/1     ==>  			WdErrBuf_6 &lt;= #1.0 ( u_bc3c &amp; ~ GenTx_Rsp_Vld );</font>
51787      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51788      1/1          		if ( ! Sys_Clk_RstN )
51789                   			WdErrBuf_7 &lt;= #1.0 ( 1'b0 );
51790                   		else if ( ResponseP_BufEn [7] &amp; TxVldResponseP &amp; ResponseP_GenTx_Rsp_Rdy )
51791                   			WdErrBuf_7 &lt;= #1.0 ( u_1ad2 &amp; ~ GenTx_Rsp_Vld );
51792      1/1          	always @( ResponseP_WordErrDflt or uWdErr_caseSel or u_1ad2 or u_25e7 or u_2698 or u_2f5e or u_4aba or u_83c0 or u_bc3c or u_d4a1 ) begin
51793      1/1          		case ( uWdErr_caseSel )
51794      1/1          			8'b00000001 : WdErr = u_83c0 ;
51795                   			8'b00000010 : WdErr = u_25e7 ;
51796      1/1          			8'b00000100 : WdErr = u_4aba ;
51797      1/1          			8'b00001000 : WdErr = u_d4a1 ;
51798      1/1          			8'b00010000 : WdErr = u_2698 ;
51799                   			8'b00100000 : WdErr = u_2f5e ;
51800      1/1          			8'b01000000 : WdErr = u_bc3c ;
51801      1/1          			8'b10000000 : WdErr = u_1ad2 ;
51802      1/1          			8'b0        : WdErr = ResponseP_WordErrDflt ;
51803                   			default     : WdErr = 1'b0 ;
51804                   		endcase
51805                   	end
51806                   	assign ResponseP_GenTx_Rsp_Last = u_6389_8;
51807                   	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
51808                   	assign ResponseP_GenTx_Rsp_Opc = u_6389_9;
51809                   	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
51810                   	assign ResponseP_GenTx_Rsp_SeqId = u_6389_11;
51811                   	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
51812                   	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
51813                   	assign ResponseP_CondL = u_6389_1;
51814                   	assign ResponseP_RxRdCont = u_6389_23;
51815                   	assign ResponseP_RdRspData = u_6389_18;
51816                   	assign ResponseP_GenTx_Rsp_Status = u_6389_12;
51817                   	assign uGenTx_Rsp_Status_caseSel =
51818                   		{	ResponseP_CondL
51819                   			,	ResponseP_RxRdCont &amp; WdErr
51820                   			,	ResponseP_RxRdCont &amp; ~ WdErr
51821                   			,	ResponseP_RdRspData &amp; WdErr
51822                   			,	ResponseP_RdRspData &amp; ~ WdErr
51823                   		}
51824                   		;
51825                   	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
51826                   		case ( uGenTx_Rsp_Status_caseSel )
51827                   			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
51828                   			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
51829                   			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
51830                   			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
51831                   			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
51832                   			default  : GenTx_Rsp_Status = 2'b00 ;
51833                   		endcase
51834                   	end
51835                   	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_2;
51836                   	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
51837                   	assign ResponseP_Cxt_StrmRatio = u_6389_3;
51838                   	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
51839                   	assign ResponseP_Cxt_StrmType = u_6389_4;
51840                   	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
51841                   	assign ResponseP_Rsp_CxtId = u_6389_19;
51842                   	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
51843                   	assign ResponseP_Rsp_LastFrag = u_6389_21;
51844                   	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
51845                   	assign Rsp_ErrCode = 3'b000;
51846                   	assign Rsp_HeadVld = Rx_Head &amp; Rx_Vld;
51847                   	assign Rsp_IsErr = RxErr;
51848                   	assign Rsp_IsWr = RxWr;
51849                   	assign Rsp_OrdPtr = Cxt_OrdPtr;
51850                   	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
51851                   	assign Sys_Pwr_WakeUp = Rx_Vld;
51852                   endmodule
51853                   
51854                   `timescale 1ps/1ps
51855                   module rsnoc_z_T_C_S_C_L_R_T_N98 ( I , O );
51856                   	input  [71:0] I ;
51857                   	output [71:0] O ;
51858                   	assign O =
51859                   		{	I [71]
51860                   		,	I [63]
51861                   		,	I [55]
51862                   		,	I [47]
51863                   		,	I [39]
51864                   		,	I [31]
51865                   		,	I [23]
51866                   		,	I [15]
51867                   		,	I [7]
51868                   		,	I [70]
51869                   		,	I [62]
51870                   		,	I [54]
51871                   		,	I [46]
51872                   		,	I [38]
51873                   		,	I [30]
51874                   		,	I [22]
51875                   		,	I [14]
51876                   		,	I [6]
51877                   		,	I [69]
51878                   		,	I [61]
51879                   		,	I [53]
51880                   		,	I [45]
51881                   		,	I [37]
51882                   		,	I [29]
51883                   		,	I [21]
51884                   		,	I [13]
51885                   		,	I [5]
51886                   		,	I [68]
51887                   		,	I [60]
51888                   		,	I [52]
51889                   		,	I [44]
51890                   		,	I [36]
51891      1/1          		,	I [28]
51892      1/1          		,	I [20]
51893      1/1          		,	I [12]
51894      <font color = "red">0/1     ==>  		,	I [4]</font>
                        MISSING_ELSE
51895                   		,	I [67]
51896                   		,	I [59]
51897                   		,	I [51]
51898      <font color = "grey">unreachable  </font>		,	I [43]
51899      <font color = "grey">unreachable  </font>		,	I [35]
51900                   		,	I [27]
51901                   		,	I [19]
51902                   		,	I [11]
51903                   		,	I [3]
51904      <font color = "grey">unreachable  </font>		,	I [66]
51905      <font color = "grey">unreachable  </font>		,	I [58]
                   <font color = "red">==>  MISSING_ELSE</font>
51906      <font color = "grey">unreachable  </font>		,	I [50]
51907      <font color = "grey">unreachable  </font>		,	I [42]
51908      <font color = "grey">unreachable  </font>		,	I [34]
51909                   		,	I [26]
                   <font color = "red">==>  MISSING_ELSE</font>
51910                   		,	I [18]
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
51911                   		,	I [10]
51912                   		,	I [2]
51913                   		,	I [65]
51914                   		,	I [57]
51915                   		,	I [49]
51916      <font color = "grey">unreachable  </font>		,	I [41]
51917      <font color = "grey">unreachable  </font>		,	I [33]
51918      <font color = "grey">unreachable  </font>		,	I [25]
51919      <font color = "grey">unreachable  </font>		,	I [17]
                   <font color = "red">==>  MISSING_ELSE</font>
51920      <font color = "grey">unreachable  </font>		,	I [9]
51921      <font color = "grey">unreachable  </font>		,	I [1]
51922      <font color = "grey">unreachable  </font>		,	I [64]
51923                   		,	I [56]
                   <font color = "red">==>  MISSING_ELSE</font>
51924                   		,	I [48]
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
51925                   		,	I [40]
51926                   		,	I [32]
51927                   		,	I [24]
51928                   		,	I [16]
51929                   		,	I [8]
51930      <font color = "grey">unreachable  </font>		,	I [0]
51931      <font color = "grey">unreachable  </font>		};
51932      <font color = "grey">unreachable  </font>endmodule
51933      <font color = "grey">unreachable  </font>
                   <font color = "red">==>  MISSING_ELSE</font>
51934      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
51935      <font color = "grey">unreachable  </font>module rsnoc_z_H_R_N_T_U_P_Pc_be4418b2 ( Be , Data , LastWord , Payload , WordErr );
51936      <font color = "grey">unreachable  </font>	input  [7:0]  Be       ;
51937                   	input  [63:0] Data     ;
                   <font color = "red">==>  MISSING_ELSE</font>
51938                   	input         LastWord ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
51939                   	output [73:0] Payload  ;
51940                   	input         WordErr  ;
51941                   	wire [71:0] u_439d ;
51942                   	wire [63:0] u_ddc2 ;
51943                   	wire        Lw     ;
51944      <font color = "grey">unreachable  </font>	assign Lw = LastWord;
51945      <font color = "grey">unreachable  </font>	assign Payload = { Lw , WordErr , u_439d };
51946      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_T_N88 ut88(
51947      <font color = "grey">unreachable  </font>		.I(				{	{ 8 { Be [7] } }
                   <font color = "red">==>  MISSING_ELSE</font>
51948      <font color = "grey">unreachable  </font>				,	{ 8 { Be [6] } }
51949      <font color = "grey">unreachable  </font>				,	{ 8 { Be [5] } }
51950      <font color = "grey">unreachable  </font>				,	{ 8 { Be [4] } }
51951                   				,	{ 8 { Be [3] } }
                   <font color = "red">==>  MISSING_ELSE</font>
51952                   				,	{ 8 { Be [2] } }
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
51953                   				,	{ 8 { Be [1] } }
51954                   				,	{ 8 { Be [0] } }
51955                   				}
51956                   			&amp;
51957                   			Data
51958      <font color = "grey">unreachable  </font>		)
51959      <font color = "grey">unreachable  </font>	,	.O( u_ddc2 )
51960      <font color = "grey">unreachable  </font>	);
51961      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_T_N98 ut98( .I( { Be , u_ddc2 } ) , .O( u_439d ) );
                   <font color = "red">==>  MISSING_ELSE</font>
51962      <font color = "grey">unreachable  </font>endmodule
51963      <font color = "grey">unreachable  </font>
51964      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
51965                   module rsnoc_z_H_R_G_G2_S_U_71372c9b_0 (
                   <font color = "red">==>  MISSING_ELSE</font>
51966                   	CmdRx_ApertureId
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod666.html" >rsnoc_z_H_R_G_G2_U_U_6f82e7ad</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50654
 EXPRESSION (u_61e2 ? ((Cxt_6[2:0] + 3'b1)) : ((Cxt_6[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50713
 EXPRESSION (u_7383 ? ((Cxt_5[2:0] + 3'b1)) : ((Cxt_5[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50772
 EXPRESSION (u_b493 ? ((Cxt_4[2:0] + 3'b1)) : ((Cxt_4[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50831
 EXPRESSION (u_cdd3 ? ((Cxt_3[2:0] + 3'b1)) : ((Cxt_3[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50890
 EXPRESSION (u_b7fd ? ((Cxt_2[2:0] + 3'b1)) : ((Cxt_2[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       50949
 EXPRESSION (u_6b63 ? ((Cxt_1[2:0] + 3'b1)) : ((Cxt_1[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51008
 EXPRESSION (u_75b0 ? ((Cxt_0[2:0] + 3'b1)) : ((Cxt_0[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51145
 EXPRESSION (u_17b8 ? ((Cxt_7[2:0] + 3'b1)) : ((Cxt_7[2:0] - 3'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod666.html" >rsnoc_z_H_R_G_G2_U_U_6f82e7ad</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">580</td>
<td class="rt">15</td>
<td class="rt">2.59  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8734</td>
<td class="rt">65</td>
<td class="rt">0.74  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4367</td>
<td class="rt">49</td>
<td class="rt">1.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4367</td>
<td class="rt">16</td>
<td class="rt">0.37  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1246</td>
<td class="rt">19</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">623</td>
<td class="rt">14</td>
<td class="rt">2.25  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">623</td>
<td class="rt">5</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">527</td>
<td class="rt">11</td>
<td class="rt">2.09  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">7488</td>
<td class="rt">46</td>
<td class="rt">0.61  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3744</td>
<td class="rt">35</td>
<td class="rt">0.93  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3744</td>
<td class="rt">11</td>
<td class="rt">0.29  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[129:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[134:130]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[135]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1457</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14f0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_166[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_17b8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_18f7[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bc1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1e2a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1fa0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1fce[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_227a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2402[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_256c[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28b8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_29cc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ac8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ba2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ee2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_32f1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_34e8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3efa[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3f96</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4252</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43a0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4750</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4855</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48db[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4b8c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4cda[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4eaf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_520a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_525a[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_53f1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54ca</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_57c9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_57ef</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e65</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6031[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61d3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61e2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_630a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_63ac[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6402[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b63</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f53[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72eb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7347[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7383</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_757e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_75b0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76e9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_788d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_78d0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7a92</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_80af[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8348[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8502[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_85c4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8894[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_88e7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b01[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bdb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8c8c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_930e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9515</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9a1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9bca[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9fbe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a038[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a0c9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a137</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a2ed[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a315</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a3e9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a5e9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a789</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2ac[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b493</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b500</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b58d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b7fd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbdd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc3e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bcc8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bcfa[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4e8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb0b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc31[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc3a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc8b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cced[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cdd3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce66[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf5d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d177</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d47b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d509</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d669[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d705</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e44a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e507[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6b9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e70e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e77d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8ab</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e926[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f299</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f2ea</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f4b2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f854[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f9e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd2a[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_MaxLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmRatio[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_Width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwdVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Load[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Update_BufId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Update_PktCnt1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_PktCnt1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_INTERLEAVING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_MONITOREDID</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_ORDERING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_PENDINGTRANS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_REASSEMBLYBUFFER</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SECURELOCK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SHAPING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen0_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen2_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen2P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen3_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen3P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen4_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen4P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenStrmPack_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenStrmPack_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmPackReq_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmPackReq_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmPackRsp_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmPackRsp_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqWrPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Shortage_Allocate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm4Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[129:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[134:130]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[135]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx2Data[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[129:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[134:130]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[135]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_MaxLen1W_caseSel[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmEn_caseSel[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmRatio_caseSel[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_Width_caseSel[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uWrPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod666.html" >rsnoc_z_H_R_G_G2_U_U_6f82e7ad</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">283</td>
<td class="rt">134</td>
<td class="rt">47.35 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50610</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50639</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50644</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">50651</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50670</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50689</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50694</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">50710</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50729</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50748</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50753</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50758</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50763</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">50769</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50788</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50807</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50812</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50817</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">50828</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50847</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50866</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50871</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50876</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50881</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">50887</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50906</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50925</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50930</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50935</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50940</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">50946</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50984</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50989</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50994</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">50999</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">51005</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">51010</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51102</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51121</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51126</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51131</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51136</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">51142</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">51147</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">51475</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">51522</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">51569</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">51616</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51765</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">51770</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51779</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">51784</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51792</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51796</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51800</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51891</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50610      	assign u_df6b_79_1 = Cin_Be;
           	<font color = "green">-1-</font>                            
50611      	assign Cin_Opc = Rx_Req_Opc;
           <font color = "green">	==></font>
50612      	assign u_df6b_79_10 = Cin_Opc;
           	<font color = "red">-2-</font>                              
50613      	assign Cin_SeqId = Rx_Req_SeqId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50629      	assign Cin_Lock = Rx_Req_Lock;
           	<font color = "green">-1-</font>                              
50630      	assign u_df6b_79_9 = Cin_Lock;
           <font color = "green">	==></font>
50631      	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	<font color = "red">-2-</font>                                                            
50632      		.Rx_0( u_df6b_79_0 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50634      	,	.Rx_10( u_df6b_79_10 )
           	<font color = "green">-1-</font> 	                      
50635      	,	.Rx_12( u_df6b_79_12 )
           <font color = "green">	==></font>
50636      	,	.Rx_13( u_df6b_79_13 )
           	<font color = "red">-2-</font> 	                      
50637      	,	.Rx_14( u_df6b_79_14 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50639      	,	.Rx_2( u_df6b_79_2 )
           	<font color = "green">-1-</font> 	                    
50640      	,	.Rx_3( u_df6b_79_3 )
           <font color = "green">	==></font>
50641      	,	.Rx_7( u_df6b_79_7 )
           	<font color = "red">-2-</font> 	                    
50642      	,	.Rx_8( u_df6b_79_8 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50644      	,	.RxRdy( Rx_Req_Rdy )
           	<font color = "green">-1-</font> 	                    
50645      	,	.RxVld( Rx_Req_Vld )
           <font color = "green">	==></font>
50646      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
50647      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50651      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                             
50652      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
50653      	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	<font color = "red">-2-</font> 	                             
50654      	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
50655      	,	.Tx_0( u_78_0 )
           	 	               
50656      	,	.Tx_1( u_78_1 )
           	 	               
50657      	,	.Tx_10( u_78_10 )
           	 	                 
50658      	,	.Tx_12( u_78_12 )
           	 	                 
50659      	,	.Tx_13( u_78_13 )
           	 	                 
50660      	,	.Tx_14( u_78_14 )
           	 	                 
50661      	,	.Tx_17( u_78_17 )
           	 	                 
50662      	,	.Tx_2( u_78_2 )
           	 	               
50663      	,	.Tx_3( u_78_3 )
           	 	               
50664      	,	.Tx_7( u_78_7 )
           	 	               
50665      	,	.Tx_8( u_78_8 )
           	 	               
50666      	,	.Tx_9( u_78_9 )
           	 	               
50667      	,	.TxRdy( CoutFwdRdy )
           	 	                    
50668      	,	.TxVld( CoutBwdVld )
           	 	                    
50669      	);
           	  
50670      	assign CoutBwd_Addr = u_78_0;
           	                             
50671      	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
50672      	assign CoutBwd_Be = u_78_1;
           	                           
50673      	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
50674      	assign CoutBwd_Opc = u_78_10;
           	                             
50675      	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
50676      	assign CoutBwd_SeqId = u_78_12;
           	                               
50677      	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
50678      	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
50679      	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
50680      	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
50681      	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
50682      	assign CoutBwd_User = u_78_17;
           	                              
50683      	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
50684      	assign CoutBwd_BurstType = u_78_2;
           	                                  
50685      	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
50686      	assign CoutBwd_Data = u_78_3;
           	                             
50687      	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
50688      	assign CoutBwd_Last = u_78_7;
           	                             
50689      	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
50690      	assign CoutBwd_Len1 = u_78_8;
           	                             
50691      	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
50692      	assign CoutBwd_Lock = u_78_9;
           	                             
50693      	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
50694      	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
           	                                                                
50695      		.Rx_0( u_df6b_117_0 )
           		                     
50696      	,	.Rx_1( u_df6b_117_1 )
           	 	                     
50697      	,	.Rx_10( u_df6b_117_10 )
           	 	                       
50698      	,	.Rx_12( u_df6b_117_12 )
           	 	                       
50699      	,	.Rx_13( u_df6b_117_13 )
           	 	                       
50700      	,	.Rx_14( u_df6b_117_14 )
           	 	                       
50701      	,	.Rx_17( u_df6b_117_17 )
           	 	                       
50702      	,	.Rx_2( u_df6b_117_2 )
           	 	                     
50703      	,	.Rx_3( u_df6b_117_3 )
           	 	                     
50704      	,	.Rx_7( u_df6b_117_7 )
           	 	                     
50705      	,	.Rx_8( u_df6b_117_8 )
           	 	                     
50706      	,	.Rx_9( u_df6b_117_9 )
           	 	                     
50707      	,	.RxRdy( CoutFwdRdy )
           	 	                    
50708      	,	.RxVld( CoutBwdVld )
           	 	                    
50709      	,	.Sys_Clk( Sys_Clk )
           	 	                   
50710      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
50711      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
50712      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
50713      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
50714      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
50715      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
50716      	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
50717      	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
50718      	,	.Tx_0( u_116_0 )
           	 	                
50719      	,	.Tx_1( u_116_1 )
           	 	                
50720      	,	.Tx_10( u_116_10 )
           	 	                  
50721      	,	.Tx_12( u_116_12 )
           	 	                  
50722      	,	.Tx_13( u_116_13 )
           	 	                  
50723      	,	.Tx_14( u_116_14 )
           	 	                  
50724      	,	.Tx_17( u_116_17 )
           	 	                  
50725      	,	.Tx_2( u_116_2 )
           	 	                
50726      	,	.Tx_3( u_116_3 )
           	 	                
50727      	,	.Tx_7( u_116_7 )
           	 	                
50728      	,	.Tx_8( u_116_8 )
           	 	                
50729      	,	.Tx_9( u_116_9 )
           	 	                
50730      	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
50731      	,	.TxVld( Tx_Req_Vld )
           	 	                    
50732      	);
           	  
50733      	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001111 unf98cc18f(
           	                                                  
50734      		.Rx_0( u_df6b_0 )
           		                 
50735      	,	.Rx_1( u_df6b_1 )
           	 	                 
50736      	,	.Rx_2( u_df6b_2 )
           	 	                 
50737      	,	.Rx_3( u_df6b_3 )
           	 	                 
50738      	,	.Rx_6( u_df6b_6 )
           	 	                 
50739      	,	.Rx_7( u_df6b_7 )
           	 	                 
50740      	,	.Rx_8( u_df6b_8 )
           	 	                 
50741      	,	.Rx_9( u_df6b_9 )
           	 	                 
50742      	,	.RxRdy( )
           	 	         
50743      	,	.RxVld( Rx_Req_Vld )
           	 	                    
50744      	,	.Sys_Clk( Sys_Clk )
           	 	                   
50745      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
50746      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
50747      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
50748      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
50749      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
50750      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
50751      	,	.Sys_Pwr_Idle( )
           	 	                
50752      	,	.Sys_Pwr_WakeUp( )
           	 	                  
50753      	,	.Tx_0( u_6389_0 )
           	 	                 
50754      	,	.Tx_1( u_6389_1 )
           	 	                 
50755      	,	.Tx_2( u_6389_2 )
           	 	                 
50756      	,	.Tx_3( u_6389_3 )
           	 	                 
50757      	,	.Tx_6( u_6389_6 )
           	 	                 
50758      	,	.Tx_7( u_6389_7 )
           	 	                 
50759      	,	.Tx_8( u_6389_8 )
           	 	                 
50760      	,	.Tx_9( u_6389_9 )
           	 	                 
50761      	,	.TxRdy( CoutFwdRdy )
           	 	                    
50762      	,	.TxVld( )
           	 	         
50763      	);
           	  
50764      	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
50765      	assign CmdBwd_CxtId = u_6389_1;
           	                               
50766      	assign CmdBwd_Err = u_6389_2;
           	                             
50767      	assign CmdBwd_MatchId = u_6389_3;
           	                                 
50768      	assign CmdBwd_Split = u_6389_6;
           	                               
50769      	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
50770      	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
50771      	assign CmdBwd_Vld = u_6389_9;
           	                             
50772      	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
50773      	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
50774      	assign u_df6b_56_2 = CmdBwd_Err;
           	                                
50775      	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
50776      	assign u_df6b_56_6 = CmdBwd_Split;
           	                                  
50777      	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
50778      	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
50779      	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
50780      	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001111 unf98cc18f_67(
           	                                                     
50781      		.Rx_0( u_df6b_56_0 )
           		                    
50782      	,	.Rx_1( u_df6b_56_1 )
           	 	                    
50783      	,	.Rx_2( u_df6b_56_2 )
           	 	                    
50784      	,	.Rx_3( u_df6b_56_3 )
           	 	                    
50785      	,	.Rx_6( u_df6b_56_6 )
           	 	                    
50786      	,	.Rx_7( u_df6b_56_7 )
           	 	                    
50787      	,	.Rx_8( u_df6b_56_8 )
           	 	                    
50788      	,	.Rx_9( u_df6b_56_9 )
           	 	                    
50789      	,	.RxRdy( )
           	 	         
50790      	,	.RxVld( CoutBwdVld )
           	 	                    
50791      	,	.Sys_Clk( Sys_Clk )
           	 	                   
50792      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
50793      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
50794      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
50795      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
50796      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
50797      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
50798      	,	.Sys_Pwr_Idle( )
           	 	                
50799      	,	.Sys_Pwr_WakeUp( )
           	 	                  
50800      	,	.Tx_0( u_55_0 )
           	 	               
50801      	,	.Tx_1( u_55_1 )
           	 	               
50802      	,	.Tx_2( u_55_2 )
           	 	               
50803      	,	.Tx_3( u_55_3 )
           	 	               
50804      	,	.Tx_6( u_55_6 )
           	 	               
50805      	,	.Tx_7( u_55_7 )
           	 	               
50806      	,	.Tx_8( u_55_8 )
           	 	               
50807      	,	.Tx_9( u_55_9 )
           	 	               
50808      	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
50809      	,	.TxVld( )
           	 	         
50810      	);
           	  
50811      	assign CmdTx_ApertureId = u_55_0;
           	                                 
50812      	assign CmdTx_CxtId = u_55_1;
           	                            
50813      	assign CmdTx_Err = u_55_2;
           	                          
50814      	assign CmdTx_MatchId = u_55_3;
           	                              
50815      	assign CmdTx_Split = u_55_6;
           	                            
50816      	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
50817      	assign CmdTx_StrmValid = u_55_8;
           	                                
50818      	assign CmdTx_Vld = u_55_9;
           	                          
50819      	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
50820      	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
50821      	assign CoutFwd_Addr = u_116_0;
           	                              
50822      	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
50823      	assign CoutFwd_Be = u_116_1;
           	                            
50824      	assign Tx_Req_Be = CoutFwd_Be;
           	                              
50825      	assign CoutFwd_BurstType = u_116_2;
           	                                   
50826      	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
50827      	assign CoutFwd_Data = u_116_3;
           	                              
50828      	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
50829      	assign CoutFwd_Last = u_116_7;
           	                              
50830      	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
50831      	assign CoutFwd_Len1 = u_116_8;
           	                              
50832      	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
50833      	assign CoutFwd_Lock = u_116_9;
           	                              
50834      	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
50835      	assign CoutFwd_Opc = u_116_10;
           	                              
50836      	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
50837      	assign CoutFwd_SeqId = u_116_12;
           	                                
50838      	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
50839      	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
50840      	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
50841      	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
50842      	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
50843      	assign CoutFwd_User = u_116_17;
           	                               
50844      	assign Tx_Req_User = CoutFwd_User;
           	                                  
50845      endmodule
                    
50846      
           
50847      `timescale 1ps/1ps
                             
50848      module rsnoc_z_H_R_U_P_N_92cfaf8f_A8111164001342018081301111 (
                                                                         
50849      	Rx_0
           	    
50850      ,	Rx_1
            	    
50851      ,	Rx_11
            	     
50852      ,	Rx_12
            	     
50853      ,	Rx_14
            	     
50854      ,	Rx_15
            	     
50855      ,	Rx_17
            	     
50856      ,	Rx_18
            	     
50857      ,	Rx_19
            	     
50858      ,	Rx_2
            	    
50859      ,	Rx_21
            	     
50860      ,	Rx_22
            	     
50861      ,	Rx_23
            	     
50862      ,	Rx_24
            	     
50863      ,	Rx_3
            	    
50864      ,	Rx_4
            	    
50865      ,	Rx_5
            	    
50866      ,	Rx_8
            	    
50867      ,	Rx_9
            	    
50868      ,	RxRdy
            	     
50869      ,	RxVld
            	     
50870      ,	Sys_Clk
            	       
50871      ,	Sys_Clk_ClkS
            	            
50872      ,	Sys_Clk_En
            	          
50873      ,	Sys_Clk_EnS
            	           
50874      ,	Sys_Clk_RetRstN
            	               
50875      ,	Sys_Clk_RstN
            	            
50876      ,	Sys_Clk_Tm
            	          
50877      ,	Sys_Pwr_Idle
            	            
50878      ,	Sys_Pwr_WakeUp
            	              
50879      ,	Tx_0
            	    
50880      ,	Tx_1
            	    
50881      ,	Tx_11
            	     
50882      ,	Tx_12
            	     
50883      ,	Tx_14
            	     
50884      ,	Tx_15
            	     
50885      ,	Tx_17
            	     
50886      ,	Tx_18
            	     
50887      ,	Tx_19
            	     
50888      ,	Tx_2
            	    
50889      ,	Tx_21
            	     
50890      ,	Tx_22
            	     
50891      ,	Tx_23
            	     
50892      ,	Tx_24
            	     
50893      ,	Tx_3
            	    
50894      ,	Tx_4
            	    
50895      ,	Tx_5
            	    
50896      ,	Tx_8
            	    
50897      ,	Tx_9
            	    
50898      ,	TxRdy
            	     
50899      ,	TxVld
            	     
50900      );
             
50901      	input  [7:0]  Rx_0            ;
           	                               
50902      	input         Rx_1            ;
           	                               
50903      	input  [3:0]  Rx_11           ;
           	                               
50904      	input  [1:0]  Rx_12           ;
           	                               
50905      	input         Rx_14           ;
           	                               
50906      	input  [7:0]  Rx_15           ;
           	                               
50907      	input  [7:0]  Rx_17           ;
           	                               
50908      	input         Rx_18           ;
           	                               
50909      	input  [2:0]  Rx_19           ;
           	                               
50910      	input         Rx_2            ;
           	                               
50911      	input         Rx_21           ;
           	                               
50912      	input         Rx_22           ;
           	                               
50913      	input         Rx_23           ;
           	                               
50914      	input         Rx_24           ;
           	                               
50915      	input         Rx_3            ;
           	                               
50916      	input         Rx_4            ;
           	                               
50917      	input  [63:0] Rx_5            ;
           	                               
50918      	input         Rx_8            ;
           	                               
50919      	input  [2:0]  Rx_9            ;
           	                               
50920      	output        RxRdy           ;
           	                               
50921      	input         RxVld           ;
           	                               
50922      	input         Sys_Clk         ;
           	                               
50923      	input         Sys_Clk_ClkS    ;
           	                               
50924      	input         Sys_Clk_En      ;
           	                               
50925      	input         Sys_Clk_EnS     ;
           	                               
50926      	input         Sys_Clk_RetRstN ;
           	                               
50927      	input         Sys_Clk_RstN    ;
           	                               
50928      	input         Sys_Clk_Tm      ;
           	                               
50929      	output        Sys_Pwr_Idle    ;
           	                               
50930      	output        Sys_Pwr_WakeUp  ;
           	                               
50931      	output [7:0]  Tx_0            ;
           	                               
50932      	output        Tx_1            ;
           	                               
50933      	output [3:0]  Tx_11           ;
           	                               
50934      	output [1:0]  Tx_12           ;
           	                               
50935      	output        Tx_14           ;
           	                               
50936      	output [7:0]  Tx_15           ;
           	                               
50937      	output [7:0]  Tx_17           ;
           	                               
50938      	output        Tx_18           ;
           	                               
50939      	output [2:0]  Tx_19           ;
           	                               
50940      	output        Tx_2            ;
           	                               
50941      	output        Tx_21           ;
           	                               
50942      	output        Tx_22           ;
           	                               
50943      	output        Tx_23           ;
           	                               
50944      	output        Tx_24           ;
           	                               
50945      	output        Tx_3            ;
           	                               
50946      	output        Tx_4            ;
           	                               
50947      	output [63:0] Tx_5            ;
           	                               
50948      	output        Tx_8            ;
           	                               
50949      	output [2:0]  Tx_9            ;
           	                               
50950      	input         TxRdy           ;
           	                               
50951      	output        TxVld           ;
           	                               
50952      	reg  dontStop ;
           	               
50953      	assign RxRdy = TxRdy;
           	                     
50954      	assign Sys_Pwr_Idle = 1'b1;
           	                           
50955      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
50956      	assign Tx_0 = Rx_0;
           	                   
50957      	assign Tx_1 = Rx_1;
           	                   
50958      	assign Tx_11 = Rx_11;
           	                     
50959      	assign Tx_12 = Rx_12;
           	                     
50960      	assign Tx_14 = Rx_14;
           	                     
50961      	assign Tx_15 = Rx_15;
           	                     
50962      	assign Tx_17 = Rx_17;
           	                     
50963      	assign Tx_18 = Rx_18;
           	                     
50964      	assign Tx_19 = Rx_19;
           	                     
50965      	assign Tx_2 = Rx_2;
           	                   
50966      	assign Tx_21 = Rx_21;
           	                     
50967      	assign Tx_22 = Rx_22;
           	                     
50968      	assign Tx_23 = Rx_23;
           	                     
50969      	assign Tx_24 = Rx_24;
           	                     
50970      	assign Tx_3 = Rx_3;
           	                   
50971      	assign Tx_4 = Rx_4;
           	                   
50972      	assign Tx_5 = Rx_5;
           	                   
50973      	assign Tx_8 = Rx_8;
           	                   
50974      	assign Tx_9 = Rx_9;
           	                   
50975      	assign TxVld = RxVld;
           	                     
50976      	// synopsys translate_off
           	                         
50977      	// synthesis translate_off
           	                          
50978      	always @( posedge Sys_Clk )
           	                           
50979      		if ( Sys_Clk == 1'b1 )
           		                      
50980      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
50981      				dontStop = 0;
           				             
50982      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
50983      				if (!dontStop) begin
           				                    
50984      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
50985      					$stop;
           					      
50986      				end
           				   
50987      			end
           			   
50988      	// synthesis translate_on
           	                         
50989      	// synopsys translate_on
           	                        
50990      	endmodule
           	         
50991      
           
50992      `timescale 1ps/1ps
                             
50993      module rsnoc_z_T_C_S_C_L_R_T_N88 ( I , O );
                                                      
50994      	input  [63:0] I ;
           	                 
50995      	output [63:0] O ;
           	                 
50996      	assign O =
           	          
50997      		{	I [63]
           		 	      
50998      		,	I [55]
           		 	      
50999      		,	I [47]
           		 	      
51000      		,	I [39]
           		 	      
51001      		,	I [31]
           		 	      
51002      		,	I [23]
           		 	      
51003      		,	I [15]
           		 	      
51004      		,	I [7]
           		 	     
51005      		,	I [62]
           		 	      
51006      		,	I [54]
           		 	      
51007      		,	I [46]
           		 	      
51008      		,	I [38]
           		 	      
51009      		,	I [30]
           		 	      
51010      		,	I [22]
           		 	      
51011      		,	I [14]
           		 	      
51012      		,	I [6]
           		 	     
51013      		,	I [61]
           		 	      
51014      		,	I [53]
           		 	      
51015      		,	I [45]
           		 	      
51016      		,	I [37]
           		 	      
51017      		,	I [29]
           		 	      
51018      		,	I [21]
           		 	      
51019      		,	I [13]
           		 	      
51020      		,	I [5]
           		 	     
51021      		,	I [60]
           		 	      
51022      		,	I [52]
           		 	      
51023      		,	I [44]
           		 	      
51024      		,	I [36]
           		 	      
51025      		,	I [28]
           		 	      
51026      		,	I [20]
           		 	      
51027      		,	I [12]
           		 	      
51028      		,	I [4]
           		 	     
51029      		,	I [59]
           		 	      
51030      		,	I [51]
           		 	      
51031      		,	I [43]
           		 	      
51032      		,	I [35]
           		 	      
51033      		,	I [27]
           		 	      
51034      		,	I [19]
           		 	      
51035      		,	I [11]
           		 	      
51036      		,	I [3]
           		 	     
51037      		,	I [58]
           		 	      
51038      		,	I [50]
           		 	      
51039      		,	I [42]
           		 	      
51040      		,	I [34]
           		 	      
51041      		,	I [26]
           		 	      
51042      		,	I [18]
           		 	      
51043      		,	I [10]
           		 	      
51044      		,	I [2]
           		 	     
51045      		,	I [57]
           		 	      
51046      		,	I [49]
           		 	      
51047      		,	I [41]
           		 	      
51048      		,	I [33]
           		 	      
51049      		,	I [25]
           		 	      
51050      		,	I [17]
           		 	      
51051      		,	I [9]
           		 	     
51052      		,	I [1]
           		 	     
51053      		,	I [56]
           		 	      
51054      		,	I [48]
           		 	      
51055      		,	I [40]
           		 	      
51056      		,	I [32]
           		 	      
51057      		,	I [24]
           		 	      
51058      		,	I [16]
           		 	      
51059      		,	I [8]
           		 	     
51060      		,	I [0]
           		 	     
51061      		};
           		  
51062      endmodule
                    
51063      
           
51064      `timescale 1ps/1ps
                             
51065      module rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ( Be , Data , LastWord , Payload , WordErr );
                                                                                               
51066      	output [7:0]  Be       ;
           	                        
51067      	output [63:0] Data     ;
           	                        
51068      	output        LastWord ;
           	                        
51069      	input  [73:0] Payload  ;
           	                        
51070      	output        WordErr  ;
           	                        
51071      	wire [71:0] u_5925 ;
           	                    
51072      	assign Be = u_5925 [71:64];
           	                           
51073      	rsnoc_z_T_C_S_C_L_R_T_N89 ut89( .I( Payload [71:0] ) , .O( u_5925 ) );
           	                                                                      
51074      	rsnoc_z_T_C_S_C_L_R_T_N88 ut88( .I( u_5925 [63:0] ) , .O( Data ) );
           	                                                                   
51075      	assign LastWord = Payload [73];
           	                               
51076      	assign WordErr = Payload [72];
           	                              
51077      endmodule
                    
51078      
           
51079      `timescale 1ps/1ps
                             
51080      module rsnoc_z_H_R_G_G2_R_U_71372c9b (
                                                 
51081      	Cxt_BufId
           	         
51082      ,	Cxt_First
            	         
51083      ,	Cxt_OrdPtr
            	          
51084      ,	Cxt_PktCnt1
            	           
51085      ,	Cxt_StrmLen1wOrAddrw
            	                    
51086      ,	Cxt_StrmRatio
            	             
51087      ,	Cxt_StrmType
            	            
51088      ,	Cxt_WrInErr
            	           
51089      ,	CxtOpen
            	       
51090      ,	ErrPld
            	      
51091      ,	GenTx_Rsp_Data
            	              
51092      ,	GenTx_Rsp_Last
            	              
51093      ,	GenTx_Rsp_Opc
            	             
51094      ,	GenTx_Rsp_Rdy
            	             
51095      ,	GenTx_Rsp_SeqId
            	               
51096      ,	GenTx_Rsp_SeqUnOrdered
            	                      
51097      ,	GenTx_Rsp_Status
            	                
51098      ,	GenTx_Rsp_Vld
            	             
51099      ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
51100      ,	ResponsePipe_Cxt_StrmRatio
            	                          
51101      ,	ResponsePipe_Cxt_StrmType
            	                         
51102      ,	ResponsePipe_Rsp_CxtId
            	                      
51103      ,	ResponsePipe_Rsp_LastFrag
            	                         
51104      ,	Rsp_BufId
            	         
51105      ,	Rsp_CxtId
            	         
51106      ,	Rsp_ErrCode
            	           
51107      ,	Rsp_GenLast
            	           
51108      ,	Rsp_GenNext
            	           
51109      ,	Rsp_HeadVld
            	           
51110      ,	Rsp_IsErr
            	         
51111      ,	Rsp_IsWr
            	        
51112      ,	Rsp_LastFrag
            	            
51113      ,	Rsp_Opc
            	       
51114      ,	Rsp_OrdPtr
            	          
51115      ,	Rsp_PktLast
            	           
51116      ,	Rsp_PktNext
            	           
51117      ,	Rx_Data
            	       
51118      ,	Rx_Head
            	       
51119      ,	Rx_Rdy
            	      
51120      ,	Rx_Tail
            	       
51121      ,	Rx_Vld
            	      
51122      ,	Sys_Clk
            	       
51123      ,	Sys_Clk_ClkS
            	            
51124      ,	Sys_Clk_En
            	          
51125      ,	Sys_Clk_EnS
            	           
51126      ,	Sys_Clk_RetRstN
            	               
51127      ,	Sys_Clk_RstN
            	            
51128      ,	Sys_Clk_Tm
            	          
51129      ,	Sys_Pwr_Idle
            	            
51130      ,	Sys_Pwr_WakeUp
            	              
51131      );
             
51132      	input  [3:0]   Cxt_BufId                         ;
           	                                                  
51133      	input          Cxt_First                         ;
           	                                                  
51134      	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
51135      	input  [2:0]   Cxt_PktCnt1                       ;
           	                                                  
51136      	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
51137      	input          Cxt_StrmRatio                     ;
           	                                                  
51138      	input          Cxt_StrmType                      ;
           	                                                  
51139      	input          Cxt_WrInErr                       ;
           	                                                  
51140      	input  [7:0]   CxtOpen                           ;
           	                                                  
51141      	input  [7:0]   ErrPld                            ;
           	                                                  
51142      	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
51143      	output         GenTx_Rsp_Last                    ;
           	                                                  
51144      	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
51145      	input          GenTx_Rsp_Rdy                     ;
           	                                                  
51146      	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
51147      	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
51148      	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
51149      	output         GenTx_Rsp_Vld                     ;
           	                                                  
51150      	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
51151      	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
51152      	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
51153      	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
51154      	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
51155      	output [3:0]   Rsp_BufId                         ;
           	                                                  
51156      	output [2:0]   Rsp_CxtId                         ;
           	                                                  
51157      	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
51158      	output         Rsp_GenLast                       ;
           	                                                  
51159      	output         Rsp_GenNext                       ;
           	                                                  
51160      	output         Rsp_HeadVld                       ;
           	                                                  
51161      	output         Rsp_IsErr                         ;
           	                                                  
51162      	output         Rsp_IsWr                          ;
           	                                                  
51163      	output         Rsp_LastFrag                      ;
           	                                                  
51164      	output [3:0]   Rsp_Opc                           ;
           	                                                  
51165      	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
51166      	output         Rsp_PktLast                       ;
           	                                                  
51167      	output         Rsp_PktNext                       ;
           	                                                  
51168      	input  [143:0] Rx_Data                           ;
           	                                                  
51169      	input          Rx_Head                           ;
           	                                                  
51170      	output         Rx_Rdy                            ;
           	                                                  
51171      	input          Rx_Tail                           ;
           	                                                  
51172      	input          Rx_Vld                            ;
           	                                                  
51173      	input          Sys_Clk                           ;
           	                                                  
51174      	input          Sys_Clk_ClkS                      ;
           	                                                  
51175      	input          Sys_Clk_En                        ;
           	                                                  
51176      	input          Sys_Clk_EnS                       ;
           	                                                  
51177      	input          Sys_Clk_RetRstN                   ;
           	                                                  
51178      	input          Sys_Clk_RstN                      ;
           	                                                  
51179      	input          Sys_Clk_Tm                        ;
           	                                                  
51180      	output         Sys_Pwr_Idle                      ;
           	                                                  
51181      	output         Sys_Pwr_WakeUp                    ;
           	                                                  
51182      	wire [1:0]  u_18b5                             ;
           	                                                
51183      	wire [63:0] u_198c                             ;
           	                                                
51184      	wire        u_1ad2                             ;
           	                                                
51185      	reg  [3:0]  u_21aa                             ;
           	                                                
51186      	wire        u_25e7                             ;
           	                                                
51187      	wire        u_2698                             ;
           	                                                
51188      	wire [1:0]  u_2e4d                             ;
           	                                                
51189      	wire        u_2f5e                             ;
           	                                                
51190      	wire [3:0]  u_370c                             ;
           	                                                
51191      	wire        u_390d                             ;
           	                                                
51192      	wire [3:0]  u_4046                             ;
           	                                                
51193      	reg  [3:0]  u_44bc                             ;
           	                                                
51194      	wire [1:0]  u_46d7                             ;
           	                                                
51195      	wire        u_4aba                             ;
           	                                                
51196      	wire [7:0]  u_4c36                             ;
           	                                                
51197      	wire [3:0]  u_4d3d                             ;
           	                                                
51198      	wire [3:0]  u_4f86                             ;
           	                                                
51199      	wire        u_5a53                             ;
           	                                                
51200      	wire [7:0]  u_5ba9                             ;
           	                                                
51201      	wire [7:0]  u_5d9e                             ;
           	                                                
51202      	wire [7:0]  u_6389_0                           ;
           	                                                
51203      	wire        u_6389_1                           ;
           	                                                
51204      	wire [3:0]  u_6389_11                          ;
           	                                                
51205      	wire [1:0]  u_6389_12                          ;
           	                                                
51206      	wire        u_6389_14                          ;
           	                                                
51207      	wire [7:0]  u_6389_15                          ;
           	                                                
51208      	wire [7:0]  u_6389_17                          ;
           	                                                
51209      	wire        u_6389_18                          ;
           	                                                
51210      	wire [2:0]  u_6389_19                          ;
           	                                                
51211      	wire        u_6389_2                           ;
           	                                                
51212      	wire        u_6389_21                          ;
           	                                                
51213      	wire        u_6389_22                          ;
           	                                                
51214      	wire        u_6389_23                          ;
           	                                                
51215      	wire        u_6389_24                          ;
           	                                                
51216      	wire        u_6389_3                           ;
           	                                                
51217      	wire        u_6389_4                           ;
           	                                                
51218      	wire [63:0] u_6389_5                           ;
           	                                                
51219      	wire        u_6389_8                           ;
           	                                                
51220      	wire [2:0]  u_6389_9                           ;
           	                                                
51221      	reg  [2:0]  u_7c15                             ;
           	                                                
51222      	wire [2:0]  u_7d1d                             ;
           	                                                
51223      	wire [63:0] u_7e8b                             ;
           	                                                
51224      	wire [3:0]  u_7f25                             ;
           	                                                
51225      	wire        u_83c0                             ;
           	                                                
51226      	wire        u_8793                             ;
           	                                                
51227      	wire [63:0] u_8e33                             ;
           	                                                
51228      	wire [4:0]  u_8ebf                             ;
           	                                                
51229      	wire [63:0] u_9ab6                             ;
           	                                                
51230      	wire [7:0]  u_a1a5                             ;
           	                                                
51231      	wire [2:0]  u_b5de                             ;
           	                                                
51232      	wire        u_ba23                             ;
           	                                                
51233      	wire        u_bc3c                             ;
           	                                                
51234      	wire        u_c30                              ;
           	                                                
51235      	reg  [4:0]  u_c41b                             ;
           	                                                
51236      	wire        u_d4a1                             ;
           	                                                
51237      	wire        u_d54f                             ;
           	                                                
51238      	wire [63:0] u_dbb4                             ;
           	                                                
51239      	wire [7:0]  u_df6b_0                           ;
           	                                                
51240      	wire        u_df6b_1                           ;
           	                                                
51241      	wire [3:0]  u_df6b_11                          ;
           	                                                
51242      	wire [1:0]  u_df6b_12                          ;
           	                                                
51243      	wire        u_df6b_14                          ;
           	                                                
51244      	wire [7:0]  u_df6b_15                          ;
           	                                                
51245      	wire [7:0]  u_df6b_17                          ;
           	                                                
51246      	wire        u_df6b_18                          ;
           	                                                
51247      	wire [2:0]  u_df6b_19                          ;
           	                                                
51248      	wire        u_df6b_2                           ;
           	                                                
51249      	wire        u_df6b_21                          ;
           	                                                
51250      	wire        u_df6b_22                          ;
           	                                                
51251      	wire        u_df6b_23                          ;
           	                                                
51252      	wire        u_df6b_24                          ;
           	                                                
51253      	wire        u_df6b_3                           ;
           	                                                
51254      	wire        u_df6b_4                           ;
           	                                                
51255      	wire [63:0] u_df6b_5                           ;
           	                                                
51256      	wire        u_df6b_8                           ;
           	                                                
51257      	wire [2:0]  u_df6b_9                           ;
           	                                                
51258      	wire [1:0]  u_f7b                              ;
           	                                                
51259      	wire [63:0] u_f9a5                             ;
           	                                                
51260      	wire [30:0] u_fc0a                             ;
           	                                                
51261      	wire [13:0] u_fcde                             ;
           	                                                
51262      	wire [63:0] u_fd20                             ;
           	                                                
51263      	wire [63:0] u_fdc0                             ;
           	                                                
51264      	wire [7:0]  Be                                 ;
           	                                                
51265      	wire [7:0]  BufBe                              ;
           	                                                
51266      	wire        BufEn_0                            ;
           	                                                
51267      	wire        BufEn_1                            ;
           	                                                
51268      	wire        BufEn_2                            ;
           	                                                
51269      	wire        BufEn_3                            ;
           	                                                
51270      	wire        BufEn_4                            ;
           	                                                
51271      	wire        BufEn_5                            ;
           	                                                
51272      	wire        BufEn_6                            ;
           	                                                
51273      	wire        BufEn_7                            ;
           	                                                
51274      	wire [63:0] Data                               ;
           	                                                
51275      	reg  [63:0] DataBuf_0                          ;
           	                                                
51276      	reg  [63:0] DataBuf_1                          ;
           	                                                
51277      	reg  [63:0] DataBuf_2                          ;
           	                                                
51278      	reg  [63:0] DataBuf_3                          ;
           	                                                
51279      	reg  [63:0] DataBuf_4                          ;
           	                                                
51280      	reg  [63:0] DataBuf_5                          ;
           	                                                
51281      	reg  [63:0] DataBuf_6                          ;
           	                                                
51282      	reg  [63:0] DataBuf_7                          ;
           	                                                
51283      	wire [63:0] DataMaskErr                        ;
           	                                                
51284      	wire        Expand                             ;
           	                                                
51285      	reg  [63:0] GenData                            ;
           	                                                
51286      	wire        LastWord                           ;
           	                                                
51287      	wire [4:0]  RdCnt                              ;
           	                                                
51288      	wire [7:0]  Response_BufEn                     ;
           	                                                
51289      	wire        Response_CondL                     ;
           	                                                
51290      	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
51291      	wire        Response_Cxt_StrmRatio             ;
           	                                                
51292      	wire        Response_Cxt_StrmType              ;
           	                                                
51293      	wire [63:0] Response_DataMaskErr               ;
           	                                                
51294      	wire        Response_GenTx_Rsp_Last            ;
           	                                                
51295      	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
51296      	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
51297      	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
51298      	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
51299      	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
51300      	wire [7:0]  Response_HitBufId                  ;
           	                                                
51301      	wire [7:0]  Response_MyBe                      ;
           	                                                
51302      	wire        Response_RdRspData                 ;
           	                                                
51303      	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
51304      	wire        Response_Rsp_LastFrag              ;
           	                                                
51305      	wire        Response_RxErr                     ;
           	                                                
51306      	wire        Response_RxRdCont                  ;
           	                                                
51307      	wire        Response_WordErrDflt               ;
           	                                                
51308      	wire [7:0]  ResponseP_BufEn                    ;
           	                                                
51309      	wire        ResponseP_CondL                    ;
           	                                                
51310      	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
51311      	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
51312      	wire        ResponseP_Cxt_StrmType             ;
           	                                                
51313      	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
51314      	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
51315      	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
51316      	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
51317      	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
51318      	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
51319      	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
51320      	wire [7:0]  ResponseP_HitBufId                 ;
           	                                                
51321      	wire [7:0]  ResponseP_MyBe                     ;
           	                                                
51322      	wire        ResponseP_RdRspData                ;
           	                                                
51323      	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
51324      	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
51325      	wire        ResponseP_RxErr                    ;
           	                                                
51326      	wire        ResponseP_RxRdCont                 ;
           	                                                
51327      	wire        ResponseP_WordErrDflt              ;
           	                                                
51328      	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
51329      	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
51330      	wire        RxCont                             ;
           	                                                
51331      	wire [73:0] RxData                             ;
           	                                                
51332      	wire        RxErr                              ;
           	                                                
51333      	wire        RxFail                             ;
           	                                                
51334      	reg         RxHead                             ;
           	                                                
51335      	wire        RxRd                               ;
           	                                                
51336      	wire        RxRsp                              ;
           	                                                
51337      	wire        RxTail                             ;
           	                                                
51338      	wire        RxUrg                              ;
           	                                                
51339      	wire        RxWr                               ;
           	                                                
51340      	wire        StErr                              ;
           	                                                
51341      	wire        TxVldResponseP                     ;
           	                                                
51342      	reg         WdErr                              ;
           	                                                
51343      	reg         WdErrBuf_0                         ;
           	                                                
51344      	reg         WdErrBuf_1                         ;
           	                                                
51345      	reg         WdErrBuf_2                         ;
           	                                                
51346      	reg         WdErrBuf_3                         ;
           	                                                
51347      	reg         WdErrBuf_4                         ;
           	                                                
51348      	reg         WdErrBuf_5                         ;
           	                                                
51349      	reg         WdErrBuf_6                         ;
           	                                                
51350      	reg         WdErrBuf_7                         ;
           	                                                
51351      	wire        WordErr                            ;
           	                                                
51352      	wire        WrErrRet                           ;
           	                                                
51353      	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
51354      	wire [7:0]  uGenData_caseSel                   ;
           	                                                
51355      	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
51356      	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
51357      	wire [3:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
51358      	wire [7:0]  uWdErr_caseSel                     ;
           	                                                
51359      	assign u_f7b = Rx_Data [124:123];
           	                                 
51360      	assign RxErr = Rx_Head & u_f7b == 2'b01;
           	                                        
51361      	assign u_370c = Rx_Data [128:125];
           	                                  
51362      	assign RxRd = Rx_Head & ( u_370c == 4'b0000 | u_370c == 4'b0001 | u_370c == 4'b0010 | u_370c == 4'b0011 );
           	                                                                                                          
51363      	assign u_fc0a = Rx_Data [115:85];
           	                                 
51364      	assign u_a1a5 = { 1'b0 , Rx_Data [122:116] } + { 5'b0 , u_fc0a [2:0] };
           	                                                                       
51365      	assign u_8ebf = u_a1a5 [7:3];
           	                             
51366      	assign RxData = Rx_Data [73:0];
           	                               
51367      	rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ups(
           	                                    
51368      		.Be( Be ) , .Data( Data ) , .LastWord( LastWord ) , .Payload( RxData ) , .WordErr( WordErr )
           		                                                                                            
51369      	);
           	  
51370      	assign BufBe = RxErr ? 8'b11111111 : Be;
           	                     <font color = "red">-3-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50670      	assign CoutBwd_Addr = u_78_0;
           	<font color = "green">-1-</font>                             
50671      	assign u_df6b_117_0 = CoutBwd_Addr;
           <font color = "green">	==></font>
50672      	assign CoutBwd_Be = u_78_1;
           	<font color = "red">-2-</font>                           
50673      	assign u_df6b_117_1 = CoutBwd_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50689      	assign u_df6b_117_7 = CoutBwd_Last;
           	<font color = "green">-1-</font>                                   
50690      	assign CoutBwd_Len1 = u_78_8;
           <font color = "green">	==></font>
50691      	assign u_df6b_117_8 = CoutBwd_Len1;
           	<font color = "red">-2-</font>                                   
50692      	assign CoutBwd_Lock = u_78_9;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50694      	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
           	<font color = "green">-1-</font>                                                                
50695      		.Rx_0( u_df6b_117_0 )
           <font color = "green">		==></font>
50696      	,	.Rx_1( u_df6b_117_1 )
           	<font color = "red">-2-</font> 	                     
50697      	,	.Rx_10( u_df6b_117_10 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50699      	,	.Rx_13( u_df6b_117_13 )
           	<font color = "green">-1-</font> 	                       
50700      	,	.Rx_14( u_df6b_117_14 )
           <font color = "green">	==></font>
50701      	,	.Rx_17( u_df6b_117_17 )
           	<font color = "red">-2-</font> 	                       
50702      	,	.Rx_2( u_df6b_117_2 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50704      	,	.Rx_7( u_df6b_117_7 )
           	<font color = "green">-1-</font> 	                     
50705      	,	.Rx_8( u_df6b_117_8 )
           <font color = "green">	==></font>
50706      	,	.Rx_9( u_df6b_117_9 )
           	<font color = "red">-2-</font> 	                     
50707      	,	.RxRdy( CoutFwdRdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50710      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                             
50711      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
50712      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                           
50713      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
50714      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
50715      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
50716      	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
50717      	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
50718      	,	.Tx_0( u_116_0 )
           	 	                
50719      	,	.Tx_1( u_116_1 )
           	 	                
50720      	,	.Tx_10( u_116_10 )
           	 	                  
50721      	,	.Tx_12( u_116_12 )
           	 	                  
50722      	,	.Tx_13( u_116_13 )
           	 	                  
50723      	,	.Tx_14( u_116_14 )
           	 	                  
50724      	,	.Tx_17( u_116_17 )
           	 	                  
50725      	,	.Tx_2( u_116_2 )
           	 	                
50726      	,	.Tx_3( u_116_3 )
           	 	                
50727      	,	.Tx_7( u_116_7 )
           	 	                
50728      	,	.Tx_8( u_116_8 )
           	 	                
50729      	,	.Tx_9( u_116_9 )
           	 	                
50730      	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
50731      	,	.TxVld( Tx_Req_Vld )
           	 	                    
50732      	);
           	  
50733      	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001111 unf98cc18f(
           	                                                  
50734      		.Rx_0( u_df6b_0 )
           		                 
50735      	,	.Rx_1( u_df6b_1 )
           	 	                 
50736      	,	.Rx_2( u_df6b_2 )
           	 	                 
50737      	,	.Rx_3( u_df6b_3 )
           	 	                 
50738      	,	.Rx_6( u_df6b_6 )
           	 	                 
50739      	,	.Rx_7( u_df6b_7 )
           	 	                 
50740      	,	.Rx_8( u_df6b_8 )
           	 	                 
50741      	,	.Rx_9( u_df6b_9 )
           	 	                 
50742      	,	.RxRdy( )
           	 	         
50743      	,	.RxVld( Rx_Req_Vld )
           	 	                    
50744      	,	.Sys_Clk( Sys_Clk )
           	 	                   
50745      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
50746      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
50747      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
50748      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
50749      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
50750      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
50751      	,	.Sys_Pwr_Idle( )
           	 	                
50752      	,	.Sys_Pwr_WakeUp( )
           	 	                  
50753      	,	.Tx_0( u_6389_0 )
           	 	                 
50754      	,	.Tx_1( u_6389_1 )
           	 	                 
50755      	,	.Tx_2( u_6389_2 )
           	 	                 
50756      	,	.Tx_3( u_6389_3 )
           	 	                 
50757      	,	.Tx_6( u_6389_6 )
           	 	                 
50758      	,	.Tx_7( u_6389_7 )
           	 	                 
50759      	,	.Tx_8( u_6389_8 )
           	 	                 
50760      	,	.Tx_9( u_6389_9 )
           	 	                 
50761      	,	.TxRdy( CoutFwdRdy )
           	 	                    
50762      	,	.TxVld( )
           	 	         
50763      	);
           	  
50764      	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
50765      	assign CmdBwd_CxtId = u_6389_1;
           	                               
50766      	assign CmdBwd_Err = u_6389_2;
           	                             
50767      	assign CmdBwd_MatchId = u_6389_3;
           	                                 
50768      	assign CmdBwd_Split = u_6389_6;
           	                               
50769      	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
50770      	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
50771      	assign CmdBwd_Vld = u_6389_9;
           	                             
50772      	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
50773      	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
50774      	assign u_df6b_56_2 = CmdBwd_Err;
           	                                
50775      	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
50776      	assign u_df6b_56_6 = CmdBwd_Split;
           	                                  
50777      	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
50778      	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
50779      	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
50780      	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001111 unf98cc18f_67(
           	                                                     
50781      		.Rx_0( u_df6b_56_0 )
           		                    
50782      	,	.Rx_1( u_df6b_56_1 )
           	 	                    
50783      	,	.Rx_2( u_df6b_56_2 )
           	 	                    
50784      	,	.Rx_3( u_df6b_56_3 )
           	 	                    
50785      	,	.Rx_6( u_df6b_56_6 )
           	 	                    
50786      	,	.Rx_7( u_df6b_56_7 )
           	 	                    
50787      	,	.Rx_8( u_df6b_56_8 )
           	 	                    
50788      	,	.Rx_9( u_df6b_56_9 )
           	 	                    
50789      	,	.RxRdy( )
           	 	         
50790      	,	.RxVld( CoutBwdVld )
           	 	                    
50791      	,	.Sys_Clk( Sys_Clk )
           	 	                   
50792      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
50793      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
50794      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
50795      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
50796      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
50797      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
50798      	,	.Sys_Pwr_Idle( )
           	 	                
50799      	,	.Sys_Pwr_WakeUp( )
           	 	                  
50800      	,	.Tx_0( u_55_0 )
           	 	               
50801      	,	.Tx_1( u_55_1 )
           	 	               
50802      	,	.Tx_2( u_55_2 )
           	 	               
50803      	,	.Tx_3( u_55_3 )
           	 	               
50804      	,	.Tx_6( u_55_6 )
           	 	               
50805      	,	.Tx_7( u_55_7 )
           	 	               
50806      	,	.Tx_8( u_55_8 )
           	 	               
50807      	,	.Tx_9( u_55_9 )
           	 	               
50808      	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
50809      	,	.TxVld( )
           	 	         
50810      	);
           	  
50811      	assign CmdTx_ApertureId = u_55_0;
           	                                 
50812      	assign CmdTx_CxtId = u_55_1;
           	                            
50813      	assign CmdTx_Err = u_55_2;
           	                          
50814      	assign CmdTx_MatchId = u_55_3;
           	                              
50815      	assign CmdTx_Split = u_55_6;
           	                            
50816      	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
50817      	assign CmdTx_StrmValid = u_55_8;
           	                                
50818      	assign CmdTx_Vld = u_55_9;
           	                          
50819      	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
50820      	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
50821      	assign CoutFwd_Addr = u_116_0;
           	                              
50822      	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
50823      	assign CoutFwd_Be = u_116_1;
           	                            
50824      	assign Tx_Req_Be = CoutFwd_Be;
           	                              
50825      	assign CoutFwd_BurstType = u_116_2;
           	                                   
50826      	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
50827      	assign CoutFwd_Data = u_116_3;
           	                              
50828      	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
50829      	assign CoutFwd_Last = u_116_7;
           	                              
50830      	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
50831      	assign CoutFwd_Len1 = u_116_8;
           	                              
50832      	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
50833      	assign CoutFwd_Lock = u_116_9;
           	                              
50834      	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
50835      	assign CoutFwd_Opc = u_116_10;
           	                              
50836      	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
50837      	assign CoutFwd_SeqId = u_116_12;
           	                                
50838      	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
50839      	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
50840      	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
50841      	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
50842      	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
50843      	assign CoutFwd_User = u_116_17;
           	                               
50844      	assign Tx_Req_User = CoutFwd_User;
           	                                  
50845      endmodule
                    
50846      
           
50847      `timescale 1ps/1ps
                             
50848      module rsnoc_z_H_R_U_P_N_92cfaf8f_A8111164001342018081301111 (
                                                                         
50849      	Rx_0
           	    
50850      ,	Rx_1
            	    
50851      ,	Rx_11
            	     
50852      ,	Rx_12
            	     
50853      ,	Rx_14
            	     
50854      ,	Rx_15
            	     
50855      ,	Rx_17
            	     
50856      ,	Rx_18
            	     
50857      ,	Rx_19
            	     
50858      ,	Rx_2
            	    
50859      ,	Rx_21
            	     
50860      ,	Rx_22
            	     
50861      ,	Rx_23
            	     
50862      ,	Rx_24
            	     
50863      ,	Rx_3
            	    
50864      ,	Rx_4
            	    
50865      ,	Rx_5
            	    
50866      ,	Rx_8
            	    
50867      ,	Rx_9
            	    
50868      ,	RxRdy
            	     
50869      ,	RxVld
            	     
50870      ,	Sys_Clk
            	       
50871      ,	Sys_Clk_ClkS
            	            
50872      ,	Sys_Clk_En
            	          
50873      ,	Sys_Clk_EnS
            	           
50874      ,	Sys_Clk_RetRstN
            	               
50875      ,	Sys_Clk_RstN
            	            
50876      ,	Sys_Clk_Tm
            	          
50877      ,	Sys_Pwr_Idle
            	            
50878      ,	Sys_Pwr_WakeUp
            	              
50879      ,	Tx_0
            	    
50880      ,	Tx_1
            	    
50881      ,	Tx_11
            	     
50882      ,	Tx_12
            	     
50883      ,	Tx_14
            	     
50884      ,	Tx_15
            	     
50885      ,	Tx_17
            	     
50886      ,	Tx_18
            	     
50887      ,	Tx_19
            	     
50888      ,	Tx_2
            	    
50889      ,	Tx_21
            	     
50890      ,	Tx_22
            	     
50891      ,	Tx_23
            	     
50892      ,	Tx_24
            	     
50893      ,	Tx_3
            	    
50894      ,	Tx_4
            	    
50895      ,	Tx_5
            	    
50896      ,	Tx_8
            	    
50897      ,	Tx_9
            	    
50898      ,	TxRdy
            	     
50899      ,	TxVld
            	     
50900      );
             
50901      	input  [7:0]  Rx_0            ;
           	                               
50902      	input         Rx_1            ;
           	                               
50903      	input  [3:0]  Rx_11           ;
           	                               
50904      	input  [1:0]  Rx_12           ;
           	                               
50905      	input         Rx_14           ;
           	                               
50906      	input  [7:0]  Rx_15           ;
           	                               
50907      	input  [7:0]  Rx_17           ;
           	                               
50908      	input         Rx_18           ;
           	                               
50909      	input  [2:0]  Rx_19           ;
           	                               
50910      	input         Rx_2            ;
           	                               
50911      	input         Rx_21           ;
           	                               
50912      	input         Rx_22           ;
           	                               
50913      	input         Rx_23           ;
           	                               
50914      	input         Rx_24           ;
           	                               
50915      	input         Rx_3            ;
           	                               
50916      	input         Rx_4            ;
           	                               
50917      	input  [63:0] Rx_5            ;
           	                               
50918      	input         Rx_8            ;
           	                               
50919      	input  [2:0]  Rx_9            ;
           	                               
50920      	output        RxRdy           ;
           	                               
50921      	input         RxVld           ;
           	                               
50922      	input         Sys_Clk         ;
           	                               
50923      	input         Sys_Clk_ClkS    ;
           	                               
50924      	input         Sys_Clk_En      ;
           	                               
50925      	input         Sys_Clk_EnS     ;
           	                               
50926      	input         Sys_Clk_RetRstN ;
           	                               
50927      	input         Sys_Clk_RstN    ;
           	                               
50928      	input         Sys_Clk_Tm      ;
           	                               
50929      	output        Sys_Pwr_Idle    ;
           	                               
50930      	output        Sys_Pwr_WakeUp  ;
           	                               
50931      	output [7:0]  Tx_0            ;
           	                               
50932      	output        Tx_1            ;
           	                               
50933      	output [3:0]  Tx_11           ;
           	                               
50934      	output [1:0]  Tx_12           ;
           	                               
50935      	output        Tx_14           ;
           	                               
50936      	output [7:0]  Tx_15           ;
           	                               
50937      	output [7:0]  Tx_17           ;
           	                               
50938      	output        Tx_18           ;
           	                               
50939      	output [2:0]  Tx_19           ;
           	                               
50940      	output        Tx_2            ;
           	                               
50941      	output        Tx_21           ;
           	                               
50942      	output        Tx_22           ;
           	                               
50943      	output        Tx_23           ;
           	                               
50944      	output        Tx_24           ;
           	                               
50945      	output        Tx_3            ;
           	                               
50946      	output        Tx_4            ;
           	                               
50947      	output [63:0] Tx_5            ;
           	                               
50948      	output        Tx_8            ;
           	                               
50949      	output [2:0]  Tx_9            ;
           	                               
50950      	input         TxRdy           ;
           	                               
50951      	output        TxVld           ;
           	                               
50952      	reg  dontStop ;
           	               
50953      	assign RxRdy = TxRdy;
           	                     
50954      	assign Sys_Pwr_Idle = 1'b1;
           	                           
50955      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
50956      	assign Tx_0 = Rx_0;
           	                   
50957      	assign Tx_1 = Rx_1;
           	                   
50958      	assign Tx_11 = Rx_11;
           	                     
50959      	assign Tx_12 = Rx_12;
           	                     
50960      	assign Tx_14 = Rx_14;
           	                     
50961      	assign Tx_15 = Rx_15;
           	                     
50962      	assign Tx_17 = Rx_17;
           	                     
50963      	assign Tx_18 = Rx_18;
           	                     
50964      	assign Tx_19 = Rx_19;
           	                     
50965      	assign Tx_2 = Rx_2;
           	                   
50966      	assign Tx_21 = Rx_21;
           	                     
50967      	assign Tx_22 = Rx_22;
           	                     
50968      	assign Tx_23 = Rx_23;
           	                     
50969      	assign Tx_24 = Rx_24;
           	                     
50970      	assign Tx_3 = Rx_3;
           	                   
50971      	assign Tx_4 = Rx_4;
           	                   
50972      	assign Tx_5 = Rx_5;
           	                   
50973      	assign Tx_8 = Rx_8;
           	                   
50974      	assign Tx_9 = Rx_9;
           	                   
50975      	assign TxVld = RxVld;
           	                     
50976      	// synopsys translate_off
           	                         
50977      	// synthesis translate_off
           	                          
50978      	always @( posedge Sys_Clk )
           	                           
50979      		if ( Sys_Clk == 1'b1 )
           		                      
50980      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
50981      				dontStop = 0;
           				             
50982      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
50983      				if (!dontStop) begin
           				                    
50984      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
50985      					$stop;
           					      
50986      				end
           				   
50987      			end
           			   
50988      	// synthesis translate_on
           	                         
50989      	// synopsys translate_on
           	                        
50990      	endmodule
           	         
50991      
           
50992      `timescale 1ps/1ps
                             
50993      module rsnoc_z_T_C_S_C_L_R_T_N88 ( I , O );
                                                      
50994      	input  [63:0] I ;
           	                 
50995      	output [63:0] O ;
           	                 
50996      	assign O =
           	          
50997      		{	I [63]
           		 	      
50998      		,	I [55]
           		 	      
50999      		,	I [47]
           		 	      
51000      		,	I [39]
           		 	      
51001      		,	I [31]
           		 	      
51002      		,	I [23]
           		 	      
51003      		,	I [15]
           		 	      
51004      		,	I [7]
           		 	     
51005      		,	I [62]
           		 	      
51006      		,	I [54]
           		 	      
51007      		,	I [46]
           		 	      
51008      		,	I [38]
           		 	      
51009      		,	I [30]
           		 	      
51010      		,	I [22]
           		 	      
51011      		,	I [14]
           		 	      
51012      		,	I [6]
           		 	     
51013      		,	I [61]
           		 	      
51014      		,	I [53]
           		 	      
51015      		,	I [45]
           		 	      
51016      		,	I [37]
           		 	      
51017      		,	I [29]
           		 	      
51018      		,	I [21]
           		 	      
51019      		,	I [13]
           		 	      
51020      		,	I [5]
           		 	     
51021      		,	I [60]
           		 	      
51022      		,	I [52]
           		 	      
51023      		,	I [44]
           		 	      
51024      		,	I [36]
           		 	      
51025      		,	I [28]
           		 	      
51026      		,	I [20]
           		 	      
51027      		,	I [12]
           		 	      
51028      		,	I [4]
           		 	     
51029      		,	I [59]
           		 	      
51030      		,	I [51]
           		 	      
51031      		,	I [43]
           		 	      
51032      		,	I [35]
           		 	      
51033      		,	I [27]
           		 	      
51034      		,	I [19]
           		 	      
51035      		,	I [11]
           		 	      
51036      		,	I [3]
           		 	     
51037      		,	I [58]
           		 	      
51038      		,	I [50]
           		 	      
51039      		,	I [42]
           		 	      
51040      		,	I [34]
           		 	      
51041      		,	I [26]
           		 	      
51042      		,	I [18]
           		 	      
51043      		,	I [10]
           		 	      
51044      		,	I [2]
           		 	     
51045      		,	I [57]
           		 	      
51046      		,	I [49]
           		 	      
51047      		,	I [41]
           		 	      
51048      		,	I [33]
           		 	      
51049      		,	I [25]
           		 	      
51050      		,	I [17]
           		 	      
51051      		,	I [9]
           		 	     
51052      		,	I [1]
           		 	     
51053      		,	I [56]
           		 	      
51054      		,	I [48]
           		 	      
51055      		,	I [40]
           		 	      
51056      		,	I [32]
           		 	      
51057      		,	I [24]
           		 	      
51058      		,	I [16]
           		 	      
51059      		,	I [8]
           		 	     
51060      		,	I [0]
           		 	     
51061      		};
           		  
51062      endmodule
                    
51063      
           
51064      `timescale 1ps/1ps
                             
51065      module rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ( Be , Data , LastWord , Payload , WordErr );
                                                                                               
51066      	output [7:0]  Be       ;
           	                        
51067      	output [63:0] Data     ;
           	                        
51068      	output        LastWord ;
           	                        
51069      	input  [73:0] Payload  ;
           	                        
51070      	output        WordErr  ;
           	                        
51071      	wire [71:0] u_5925 ;
           	                    
51072      	assign Be = u_5925 [71:64];
           	                           
51073      	rsnoc_z_T_C_S_C_L_R_T_N89 ut89( .I( Payload [71:0] ) , .O( u_5925 ) );
           	                                                                      
51074      	rsnoc_z_T_C_S_C_L_R_T_N88 ut88( .I( u_5925 [63:0] ) , .O( Data ) );
           	                                                                   
51075      	assign LastWord = Payload [73];
           	                               
51076      	assign WordErr = Payload [72];
           	                              
51077      endmodule
                    
51078      
           
51079      `timescale 1ps/1ps
                             
51080      module rsnoc_z_H_R_G_G2_R_U_71372c9b (
                                                 
51081      	Cxt_BufId
           	         
51082      ,	Cxt_First
            	         
51083      ,	Cxt_OrdPtr
            	          
51084      ,	Cxt_PktCnt1
            	           
51085      ,	Cxt_StrmLen1wOrAddrw
            	                    
51086      ,	Cxt_StrmRatio
            	             
51087      ,	Cxt_StrmType
            	            
51088      ,	Cxt_WrInErr
            	           
51089      ,	CxtOpen
            	       
51090      ,	ErrPld
            	      
51091      ,	GenTx_Rsp_Data
            	              
51092      ,	GenTx_Rsp_Last
            	              
51093      ,	GenTx_Rsp_Opc
            	             
51094      ,	GenTx_Rsp_Rdy
            	             
51095      ,	GenTx_Rsp_SeqId
            	               
51096      ,	GenTx_Rsp_SeqUnOrdered
            	                      
51097      ,	GenTx_Rsp_Status
            	                
51098      ,	GenTx_Rsp_Vld
            	             
51099      ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
51100      ,	ResponsePipe_Cxt_StrmRatio
            	                          
51101      ,	ResponsePipe_Cxt_StrmType
            	                         
51102      ,	ResponsePipe_Rsp_CxtId
            	                      
51103      ,	ResponsePipe_Rsp_LastFrag
            	                         
51104      ,	Rsp_BufId
            	         
51105      ,	Rsp_CxtId
            	         
51106      ,	Rsp_ErrCode
            	           
51107      ,	Rsp_GenLast
            	           
51108      ,	Rsp_GenNext
            	           
51109      ,	Rsp_HeadVld
            	           
51110      ,	Rsp_IsErr
            	         
51111      ,	Rsp_IsWr
            	        
51112      ,	Rsp_LastFrag
            	            
51113      ,	Rsp_Opc
            	       
51114      ,	Rsp_OrdPtr
            	          
51115      ,	Rsp_PktLast
            	           
51116      ,	Rsp_PktNext
            	           
51117      ,	Rx_Data
            	       
51118      ,	Rx_Head
            	       
51119      ,	Rx_Rdy
            	      
51120      ,	Rx_Tail
            	       
51121      ,	Rx_Vld
            	      
51122      ,	Sys_Clk
            	       
51123      ,	Sys_Clk_ClkS
            	            
51124      ,	Sys_Clk_En
            	          
51125      ,	Sys_Clk_EnS
            	           
51126      ,	Sys_Clk_RetRstN
            	               
51127      ,	Sys_Clk_RstN
            	            
51128      ,	Sys_Clk_Tm
            	          
51129      ,	Sys_Pwr_Idle
            	            
51130      ,	Sys_Pwr_WakeUp
            	              
51131      );
             
51132      	input  [3:0]   Cxt_BufId                         ;
           	                                                  
51133      	input          Cxt_First                         ;
           	                                                  
51134      	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
51135      	input  [2:0]   Cxt_PktCnt1                       ;
           	                                                  
51136      	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
51137      	input          Cxt_StrmRatio                     ;
           	                                                  
51138      	input          Cxt_StrmType                      ;
           	                                                  
51139      	input          Cxt_WrInErr                       ;
           	                                                  
51140      	input  [7:0]   CxtOpen                           ;
           	                                                  
51141      	input  [7:0]   ErrPld                            ;
           	                                                  
51142      	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
51143      	output         GenTx_Rsp_Last                    ;
           	                                                  
51144      	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
51145      	input          GenTx_Rsp_Rdy                     ;
           	                                                  
51146      	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
51147      	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
51148      	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
51149      	output         GenTx_Rsp_Vld                     ;
           	                                                  
51150      	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
51151      	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
51152      	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
51153      	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
51154      	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
51155      	output [3:0]   Rsp_BufId                         ;
           	                                                  
51156      	output [2:0]   Rsp_CxtId                         ;
           	                                                  
51157      	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
51158      	output         Rsp_GenLast                       ;
           	                                                  
51159      	output         Rsp_GenNext                       ;
           	                                                  
51160      	output         Rsp_HeadVld                       ;
           	                                                  
51161      	output         Rsp_IsErr                         ;
           	                                                  
51162      	output         Rsp_IsWr                          ;
           	                                                  
51163      	output         Rsp_LastFrag                      ;
           	                                                  
51164      	output [3:0]   Rsp_Opc                           ;
           	                                                  
51165      	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
51166      	output         Rsp_PktLast                       ;
           	                                                  
51167      	output         Rsp_PktNext                       ;
           	                                                  
51168      	input  [143:0] Rx_Data                           ;
           	                                                  
51169      	input          Rx_Head                           ;
           	                                                  
51170      	output         Rx_Rdy                            ;
           	                                                  
51171      	input          Rx_Tail                           ;
           	                                                  
51172      	input          Rx_Vld                            ;
           	                                                  
51173      	input          Sys_Clk                           ;
           	                                                  
51174      	input          Sys_Clk_ClkS                      ;
           	                                                  
51175      	input          Sys_Clk_En                        ;
           	                                                  
51176      	input          Sys_Clk_EnS                       ;
           	                                                  
51177      	input          Sys_Clk_RetRstN                   ;
           	                                                  
51178      	input          Sys_Clk_RstN                      ;
           	                                                  
51179      	input          Sys_Clk_Tm                        ;
           	                                                  
51180      	output         Sys_Pwr_Idle                      ;
           	                                                  
51181      	output         Sys_Pwr_WakeUp                    ;
           	                                                  
51182      	wire [1:0]  u_18b5                             ;
           	                                                
51183      	wire [63:0] u_198c                             ;
           	                                                
51184      	wire        u_1ad2                             ;
           	                                                
51185      	reg  [3:0]  u_21aa                             ;
           	                                                
51186      	wire        u_25e7                             ;
           	                                                
51187      	wire        u_2698                             ;
           	                                                
51188      	wire [1:0]  u_2e4d                             ;
           	                                                
51189      	wire        u_2f5e                             ;
           	                                                
51190      	wire [3:0]  u_370c                             ;
           	                                                
51191      	wire        u_390d                             ;
           	                                                
51192      	wire [3:0]  u_4046                             ;
           	                                                
51193      	reg  [3:0]  u_44bc                             ;
           	                                                
51194      	wire [1:0]  u_46d7                             ;
           	                                                
51195      	wire        u_4aba                             ;
           	                                                
51196      	wire [7:0]  u_4c36                             ;
           	                                                
51197      	wire [3:0]  u_4d3d                             ;
           	                                                
51198      	wire [3:0]  u_4f86                             ;
           	                                                
51199      	wire        u_5a53                             ;
           	                                                
51200      	wire [7:0]  u_5ba9                             ;
           	                                                
51201      	wire [7:0]  u_5d9e                             ;
           	                                                
51202      	wire [7:0]  u_6389_0                           ;
           	                                                
51203      	wire        u_6389_1                           ;
           	                                                
51204      	wire [3:0]  u_6389_11                          ;
           	                                                
51205      	wire [1:0]  u_6389_12                          ;
           	                                                
51206      	wire        u_6389_14                          ;
           	                                                
51207      	wire [7:0]  u_6389_15                          ;
           	                                                
51208      	wire [7:0]  u_6389_17                          ;
           	                                                
51209      	wire        u_6389_18                          ;
           	                                                
51210      	wire [2:0]  u_6389_19                          ;
           	                                                
51211      	wire        u_6389_2                           ;
           	                                                
51212      	wire        u_6389_21                          ;
           	                                                
51213      	wire        u_6389_22                          ;
           	                                                
51214      	wire        u_6389_23                          ;
           	                                                
51215      	wire        u_6389_24                          ;
           	                                                
51216      	wire        u_6389_3                           ;
           	                                                
51217      	wire        u_6389_4                           ;
           	                                                
51218      	wire [63:0] u_6389_5                           ;
           	                                                
51219      	wire        u_6389_8                           ;
           	                                                
51220      	wire [2:0]  u_6389_9                           ;
           	                                                
51221      	reg  [2:0]  u_7c15                             ;
           	                                                
51222      	wire [2:0]  u_7d1d                             ;
           	                                                
51223      	wire [63:0] u_7e8b                             ;
           	                                                
51224      	wire [3:0]  u_7f25                             ;
           	                                                
51225      	wire        u_83c0                             ;
           	                                                
51226      	wire        u_8793                             ;
           	                                                
51227      	wire [63:0] u_8e33                             ;
           	                                                
51228      	wire [4:0]  u_8ebf                             ;
           	                                                
51229      	wire [63:0] u_9ab6                             ;
           	                                                
51230      	wire [7:0]  u_a1a5                             ;
           	                                                
51231      	wire [2:0]  u_b5de                             ;
           	                                                
51232      	wire        u_ba23                             ;
           	                                                
51233      	wire        u_bc3c                             ;
           	                                                
51234      	wire        u_c30                              ;
           	                                                
51235      	reg  [4:0]  u_c41b                             ;
           	                                                
51236      	wire        u_d4a1                             ;
           	                                                
51237      	wire        u_d54f                             ;
           	                                                
51238      	wire [63:0] u_dbb4                             ;
           	                                                
51239      	wire [7:0]  u_df6b_0                           ;
           	                                                
51240      	wire        u_df6b_1                           ;
           	                                                
51241      	wire [3:0]  u_df6b_11                          ;
           	                                                
51242      	wire [1:0]  u_df6b_12                          ;
           	                                                
51243      	wire        u_df6b_14                          ;
           	                                                
51244      	wire [7:0]  u_df6b_15                          ;
           	                                                
51245      	wire [7:0]  u_df6b_17                          ;
           	                                                
51246      	wire        u_df6b_18                          ;
           	                                                
51247      	wire [2:0]  u_df6b_19                          ;
           	                                                
51248      	wire        u_df6b_2                           ;
           	                                                
51249      	wire        u_df6b_21                          ;
           	                                                
51250      	wire        u_df6b_22                          ;
           	                                                
51251      	wire        u_df6b_23                          ;
           	                                                
51252      	wire        u_df6b_24                          ;
           	                                                
51253      	wire        u_df6b_3                           ;
           	                                                
51254      	wire        u_df6b_4                           ;
           	                                                
51255      	wire [63:0] u_df6b_5                           ;
           	                                                
51256      	wire        u_df6b_8                           ;
           	                                                
51257      	wire [2:0]  u_df6b_9                           ;
           	                                                
51258      	wire [1:0]  u_f7b                              ;
           	                                                
51259      	wire [63:0] u_f9a5                             ;
           	                                                
51260      	wire [30:0] u_fc0a                             ;
           	                                                
51261      	wire [13:0] u_fcde                             ;
           	                                                
51262      	wire [63:0] u_fd20                             ;
           	                                                
51263      	wire [63:0] u_fdc0                             ;
           	                                                
51264      	wire [7:0]  Be                                 ;
           	                                                
51265      	wire [7:0]  BufBe                              ;
           	                                                
51266      	wire        BufEn_0                            ;
           	                                                
51267      	wire        BufEn_1                            ;
           	                                                
51268      	wire        BufEn_2                            ;
           	                                                
51269      	wire        BufEn_3                            ;
           	                                                
51270      	wire        BufEn_4                            ;
           	                                                
51271      	wire        BufEn_5                            ;
           	                                                
51272      	wire        BufEn_6                            ;
           	                                                
51273      	wire        BufEn_7                            ;
           	                                                
51274      	wire [63:0] Data                               ;
           	                                                
51275      	reg  [63:0] DataBuf_0                          ;
           	                                                
51276      	reg  [63:0] DataBuf_1                          ;
           	                                                
51277      	reg  [63:0] DataBuf_2                          ;
           	                                                
51278      	reg  [63:0] DataBuf_3                          ;
           	                                                
51279      	reg  [63:0] DataBuf_4                          ;
           	                                                
51280      	reg  [63:0] DataBuf_5                          ;
           	                                                
51281      	reg  [63:0] DataBuf_6                          ;
           	                                                
51282      	reg  [63:0] DataBuf_7                          ;
           	                                                
51283      	wire [63:0] DataMaskErr                        ;
           	                                                
51284      	wire        Expand                             ;
           	                                                
51285      	reg  [63:0] GenData                            ;
           	                                                
51286      	wire        LastWord                           ;
           	                                                
51287      	wire [4:0]  RdCnt                              ;
           	                                                
51288      	wire [7:0]  Response_BufEn                     ;
           	                                                
51289      	wire        Response_CondL                     ;
           	                                                
51290      	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
51291      	wire        Response_Cxt_StrmRatio             ;
           	                                                
51292      	wire        Response_Cxt_StrmType              ;
           	                                                
51293      	wire [63:0] Response_DataMaskErr               ;
           	                                                
51294      	wire        Response_GenTx_Rsp_Last            ;
           	                                                
51295      	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
51296      	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
51297      	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
51298      	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
51299      	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
51300      	wire [7:0]  Response_HitBufId                  ;
           	                                                
51301      	wire [7:0]  Response_MyBe                      ;
           	                                                
51302      	wire        Response_RdRspData                 ;
           	                                                
51303      	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
51304      	wire        Response_Rsp_LastFrag              ;
           	                                                
51305      	wire        Response_RxErr                     ;
           	                                                
51306      	wire        Response_RxRdCont                  ;
           	                                                
51307      	wire        Response_WordErrDflt               ;
           	                                                
51308      	wire [7:0]  ResponseP_BufEn                    ;
           	                                                
51309      	wire        ResponseP_CondL                    ;
           	                                                
51310      	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
51311      	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
51312      	wire        ResponseP_Cxt_StrmType             ;
           	                                                
51313      	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
51314      	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
51315      	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
51316      	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
51317      	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
51318      	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
51319      	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
51320      	wire [7:0]  ResponseP_HitBufId                 ;
           	                                                
51321      	wire [7:0]  ResponseP_MyBe                     ;
           	                                                
51322      	wire        ResponseP_RdRspData                ;
           	                                                
51323      	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
51324      	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
51325      	wire        ResponseP_RxErr                    ;
           	                                                
51326      	wire        ResponseP_RxRdCont                 ;
           	                                                
51327      	wire        ResponseP_WordErrDflt              ;
           	                                                
51328      	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
51329      	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
51330      	wire        RxCont                             ;
           	                                                
51331      	wire [73:0] RxData                             ;
           	                                                
51332      	wire        RxErr                              ;
           	                                                
51333      	wire        RxFail                             ;
           	                                                
51334      	reg         RxHead                             ;
           	                                                
51335      	wire        RxRd                               ;
           	                                                
51336      	wire        RxRsp                              ;
           	                                                
51337      	wire        RxTail                             ;
           	                                                
51338      	wire        RxUrg                              ;
           	                                                
51339      	wire        RxWr                               ;
           	                                                
51340      	wire        StErr                              ;
           	                                                
51341      	wire        TxVldResponseP                     ;
           	                                                
51342      	reg         WdErr                              ;
           	                                                
51343      	reg         WdErrBuf_0                         ;
           	                                                
51344      	reg         WdErrBuf_1                         ;
           	                                                
51345      	reg         WdErrBuf_2                         ;
           	                                                
51346      	reg         WdErrBuf_3                         ;
           	                                                
51347      	reg         WdErrBuf_4                         ;
           	                                                
51348      	reg         WdErrBuf_5                         ;
           	                                                
51349      	reg         WdErrBuf_6                         ;
           	                                                
51350      	reg         WdErrBuf_7                         ;
           	                                                
51351      	wire        WordErr                            ;
           	                                                
51352      	wire        WrErrRet                           ;
           	                                                
51353      	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
51354      	wire [7:0]  uGenData_caseSel                   ;
           	                                                
51355      	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
51356      	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
51357      	wire [3:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
51358      	wire [7:0]  uWdErr_caseSel                     ;
           	                                                
51359      	assign u_f7b = Rx_Data [124:123];
           	                                 
51360      	assign RxErr = Rx_Head & u_f7b == 2'b01;
           	                                        
51361      	assign u_370c = Rx_Data [128:125];
           	                                  
51362      	assign RxRd = Rx_Head & ( u_370c == 4'b0000 | u_370c == 4'b0001 | u_370c == 4'b0010 | u_370c == 4'b0011 );
           	                                                                                                          
51363      	assign u_fc0a = Rx_Data [115:85];
           	                                 
51364      	assign u_a1a5 = { 1'b0 , Rx_Data [122:116] } + { 5'b0 , u_fc0a [2:0] };
           	                                                                       
51365      	assign u_8ebf = u_a1a5 [7:3];
           	                             
51366      	assign RxData = Rx_Data [73:0];
           	                               
51367      	rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ups(
           	                                    
51368      		.Be( Be ) , .Data( Data ) , .LastWord( LastWord ) , .Payload( RxData ) , .WordErr( WordErr )
           		                                                                                            
51369      	);
           	  
51370      	assign BufBe = RxErr ? 8'b11111111 : Be;
           	                     <font color = "red">-3-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50729      	,	.Tx_9( u_116_9 )
           	<font color = "green">-1-</font> 	                
50730      	,	.TxRdy( Tx_Req_Rdy )
           <font color = "green">	==></font>
50731      	,	.TxVld( Tx_Req_Vld )
           	<font color = "red">-2-</font> 	                    
50732      	);
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50748      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
50749      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
50750      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
50751      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50753      	,	.Tx_0( u_6389_0 )
           	<font color = "green">-1-</font> 	                 
50754      	,	.Tx_1( u_6389_1 )
           <font color = "green">	==></font>
50755      	,	.Tx_2( u_6389_2 )
           	<font color = "red">-2-</font> 	                 
50756      	,	.Tx_3( u_6389_3 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50758      	,	.Tx_7( u_6389_7 )
           	<font color = "green">-1-</font> 	                 
50759      	,	.Tx_8( u_6389_8 )
           <font color = "green">	==></font>
50760      	,	.Tx_9( u_6389_9 )
           	<font color = "red">-2-</font> 	                 
50761      	,	.TxRdy( CoutFwdRdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50763      	);
           	<font color = "green">-1-</font>  
50764      	assign CmdBwd_ApertureId = u_6389_0;
           <font color = "green">	==></font>
50765      	assign CmdBwd_CxtId = u_6389_1;
           	<font color = "red">-2-</font>                               
50766      	assign CmdBwd_Err = u_6389_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50769      	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	<font color = "green">-1-</font>                                     
50770      	assign CmdBwd_StrmValid = u_6389_8;
           <font color = "green">	==></font>
50771      	assign CmdBwd_Vld = u_6389_9;
           	<font color = "red">-2-</font>                             
50772      	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_b493) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50788      	,	.Rx_9( u_df6b_56_9 )
           	<font color = "green">-1-</font> 	                    
50789      	,	.RxRdy( )
           <font color = "green">	==></font>
50790      	,	.RxVld( CoutBwdVld )
           	<font color = "red">-2-</font> 	                    
50791      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50807      	,	.Tx_9( u_55_9 )
           	<font color = "green">-1-</font> 	               
50808      	,	.TxRdy( Tx_Req_Rdy )
           <font color = "green">	==></font>
50809      	,	.TxVld( )
           	<font color = "red">-2-</font> 	         
50810      	);
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50812      	assign CmdTx_CxtId = u_55_1;
           	<font color = "green">-1-</font>                            
50813      	assign CmdTx_Err = u_55_2;
           <font color = "green">	==></font>
50814      	assign CmdTx_MatchId = u_55_3;
           	<font color = "red">-2-</font>                              
50815      	assign CmdTx_Split = u_55_6;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50817      	assign CmdTx_StrmValid = u_55_8;
           	<font color = "green">-1-</font>                                
50818      	assign CmdTx_Vld = u_55_9;
           <font color = "green">	==></font>
50819      	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	<font color = "red">-2-</font>                                                  
50820      	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50822      	assign Tx_Req_Addr = CoutFwd_Addr;
           	<font color = "green">-1-</font>                                  
50823      	assign CoutFwd_Be = u_116_1;
           <font color = "green">	==></font>
50824      	assign Tx_Req_Be = CoutFwd_Be;
           	<font color = "red">-2-</font>                              
50825      	assign CoutFwd_BurstType = u_116_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50828      	assign Tx_Req_Data = CoutFwd_Data;
           	<font color = "green">-1-</font>                                  
50829      	assign CoutFwd_Last = u_116_7;
           <font color = "green">	==></font>
50830      	assign Tx_Req_Last = CoutFwd_Last;
           	<font color = "red">-2-</font>                                  
50831      	assign CoutFwd_Len1 = u_116_8;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_cdd3) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50847      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
50848      module rsnoc_z_H_R_U_P_N_92cfaf8f_A8111164001342018081301111 (
           <font color = "green">==></font>
50849      	Rx_0
           	<font color = "red">-2-</font>    
50850      ,	Rx_1
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50866      ,	Rx_8
           <font color = "green">-1-</font> 	    
50867      ,	Rx_9
           <font color = "green">==></font>
50868      ,	RxRdy
           <font color = "red">-2-</font> 	     
50869      ,	RxVld
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50871      ,	Sys_Clk_ClkS
           <font color = "green">-1-</font> 	            
50872      ,	Sys_Clk_En
           <font color = "green">==></font>
50873      ,	Sys_Clk_EnS
           <font color = "red">-2-</font> 	           
50874      ,	Sys_Clk_RetRstN
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50876      ,	Sys_Clk_Tm
           <font color = "green">-1-</font> 	          
50877      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
50878      ,	Sys_Pwr_WakeUp
           <font color = "red">-2-</font> 	              
50879      ,	Tx_0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50881      ,	Tx_11
           <font color = "green">-1-</font> 	     
50882      ,	Tx_12
           <font color = "green">==></font>
50883      ,	Tx_14
           <font color = "red">-2-</font> 	     
50884      ,	Tx_15
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50887      ,	Tx_19
           <font color = "green">-1-</font> 	     
50888      ,	Tx_2
           <font color = "green">==></font>
50889      ,	Tx_21
           <font color = "red">-2-</font> 	     
50890      ,	Tx_22
            	     
50891      ,	Tx_23
            	     
50892      ,	Tx_24
            	     
50893      ,	Tx_3
            	    
50894      ,	Tx_4
            	    
50895      ,	Tx_5
            	    
50896      ,	Tx_8
            	    
50897      ,	Tx_9
            	    
50898      ,	TxRdy
            	     
50899      ,	TxVld
            	     
50900      );
             
50901      	input  [7:0]  Rx_0            ;
           	                               
50902      	input         Rx_1            ;
           	                               
50903      	input  [3:0]  Rx_11           ;
           	                               
50904      	input  [1:0]  Rx_12           ;
           	                               
50905      	input         Rx_14           ;
           	                               
50906      	input  [7:0]  Rx_15           ;
           	                               
50907      	input  [7:0]  Rx_17           ;
           	                               
50908      	input         Rx_18           ;
           	                               
50909      	input  [2:0]  Rx_19           ;
           	                               
50910      	input         Rx_2            ;
           	                               
50911      	input         Rx_21           ;
           	                               
50912      	input         Rx_22           ;
           	                               
50913      	input         Rx_23           ;
           	                               
50914      	input         Rx_24           ;
           	                               
50915      	input         Rx_3            ;
           	                               
50916      	input         Rx_4            ;
           	                               
50917      	input  [63:0] Rx_5            ;
           	                               
50918      	input         Rx_8            ;
           	                               
50919      	input  [2:0]  Rx_9            ;
           	                               
50920      	output        RxRdy           ;
           	                               
50921      	input         RxVld           ;
           	                               
50922      	input         Sys_Clk         ;
           	                               
50923      	input         Sys_Clk_ClkS    ;
           	                               
50924      	input         Sys_Clk_En      ;
           	                               
50925      	input         Sys_Clk_EnS     ;
           	                               
50926      	input         Sys_Clk_RetRstN ;
           	                               
50927      	input         Sys_Clk_RstN    ;
           	                               
50928      	input         Sys_Clk_Tm      ;
           	                               
50929      	output        Sys_Pwr_Idle    ;
           	                               
50930      	output        Sys_Pwr_WakeUp  ;
           	                               
50931      	output [7:0]  Tx_0            ;
           	                               
50932      	output        Tx_1            ;
           	                               
50933      	output [3:0]  Tx_11           ;
           	                               
50934      	output [1:0]  Tx_12           ;
           	                               
50935      	output        Tx_14           ;
           	                               
50936      	output [7:0]  Tx_15           ;
           	                               
50937      	output [7:0]  Tx_17           ;
           	                               
50938      	output        Tx_18           ;
           	                               
50939      	output [2:0]  Tx_19           ;
           	                               
50940      	output        Tx_2            ;
           	                               
50941      	output        Tx_21           ;
           	                               
50942      	output        Tx_22           ;
           	                               
50943      	output        Tx_23           ;
           	                               
50944      	output        Tx_24           ;
           	                               
50945      	output        Tx_3            ;
           	                               
50946      	output        Tx_4            ;
           	                               
50947      	output [63:0] Tx_5            ;
           	                               
50948      	output        Tx_8            ;
           	                               
50949      	output [2:0]  Tx_9            ;
           	                               
50950      	input         TxRdy           ;
           	                               
50951      	output        TxVld           ;
           	                               
50952      	reg  dontStop ;
           	               
50953      	assign RxRdy = TxRdy;
           	                     
50954      	assign Sys_Pwr_Idle = 1'b1;
           	                           
50955      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
50956      	assign Tx_0 = Rx_0;
           	                   
50957      	assign Tx_1 = Rx_1;
           	                   
50958      	assign Tx_11 = Rx_11;
           	                     
50959      	assign Tx_12 = Rx_12;
           	                     
50960      	assign Tx_14 = Rx_14;
           	                     
50961      	assign Tx_15 = Rx_15;
           	                     
50962      	assign Tx_17 = Rx_17;
           	                     
50963      	assign Tx_18 = Rx_18;
           	                     
50964      	assign Tx_19 = Rx_19;
           	                     
50965      	assign Tx_2 = Rx_2;
           	                   
50966      	assign Tx_21 = Rx_21;
           	                     
50967      	assign Tx_22 = Rx_22;
           	                     
50968      	assign Tx_23 = Rx_23;
           	                     
50969      	assign Tx_24 = Rx_24;
           	                     
50970      	assign Tx_3 = Rx_3;
           	                   
50971      	assign Tx_4 = Rx_4;
           	                   
50972      	assign Tx_5 = Rx_5;
           	                   
50973      	assign Tx_8 = Rx_8;
           	                   
50974      	assign Tx_9 = Rx_9;
           	                   
50975      	assign TxVld = RxVld;
           	                     
50976      	// synopsys translate_off
           	                         
50977      	// synthesis translate_off
           	                          
50978      	always @( posedge Sys_Clk )
           	                           
50979      		if ( Sys_Clk == 1'b1 )
           		                      
50980      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
50981      				dontStop = 0;
           				             
50982      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
50983      				if (!dontStop) begin
           				                    
50984      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
50985      					$stop;
           					      
50986      				end
           				   
50987      			end
           			   
50988      	// synthesis translate_on
           	                         
50989      	// synopsys translate_on
           	                        
50990      	endmodule
           	         
50991      
           
50992      `timescale 1ps/1ps
                             
50993      module rsnoc_z_T_C_S_C_L_R_T_N88 ( I , O );
                                                      
50994      	input  [63:0] I ;
           	                 
50995      	output [63:0] O ;
           	                 
50996      	assign O =
           	          
50997      		{	I [63]
           		 	      
50998      		,	I [55]
           		 	      
50999      		,	I [47]
           		 	      
51000      		,	I [39]
           		 	      
51001      		,	I [31]
           		 	      
51002      		,	I [23]
           		 	      
51003      		,	I [15]
           		 	      
51004      		,	I [7]
           		 	     
51005      		,	I [62]
           		 	      
51006      		,	I [54]
           		 	      
51007      		,	I [46]
           		 	      
51008      		,	I [38]
           		 	      
51009      		,	I [30]
           		 	      
51010      		,	I [22]
           		 	      
51011      		,	I [14]
           		 	      
51012      		,	I [6]
           		 	     
51013      		,	I [61]
           		 	      
51014      		,	I [53]
           		 	      
51015      		,	I [45]
           		 	      
51016      		,	I [37]
           		 	      
51017      		,	I [29]
           		 	      
51018      		,	I [21]
           		 	      
51019      		,	I [13]
           		 	      
51020      		,	I [5]
           		 	     
51021      		,	I [60]
           		 	      
51022      		,	I [52]
           		 	      
51023      		,	I [44]
           		 	      
51024      		,	I [36]
           		 	      
51025      		,	I [28]
           		 	      
51026      		,	I [20]
           		 	      
51027      		,	I [12]
           		 	      
51028      		,	I [4]
           		 	     
51029      		,	I [59]
           		 	      
51030      		,	I [51]
           		 	      
51031      		,	I [43]
           		 	      
51032      		,	I [35]
           		 	      
51033      		,	I [27]
           		 	      
51034      		,	I [19]
           		 	      
51035      		,	I [11]
           		 	      
51036      		,	I [3]
           		 	     
51037      		,	I [58]
           		 	      
51038      		,	I [50]
           		 	      
51039      		,	I [42]
           		 	      
51040      		,	I [34]
           		 	      
51041      		,	I [26]
           		 	      
51042      		,	I [18]
           		 	      
51043      		,	I [10]
           		 	      
51044      		,	I [2]
           		 	     
51045      		,	I [57]
           		 	      
51046      		,	I [49]
           		 	      
51047      		,	I [41]
           		 	      
51048      		,	I [33]
           		 	      
51049      		,	I [25]
           		 	      
51050      		,	I [17]
           		 	      
51051      		,	I [9]
           		 	     
51052      		,	I [1]
           		 	     
51053      		,	I [56]
           		 	      
51054      		,	I [48]
           		 	      
51055      		,	I [40]
           		 	      
51056      		,	I [32]
           		 	      
51057      		,	I [24]
           		 	      
51058      		,	I [16]
           		 	      
51059      		,	I [8]
           		 	     
51060      		,	I [0]
           		 	     
51061      		};
           		  
51062      endmodule
                    
51063      
           
51064      `timescale 1ps/1ps
                             
51065      module rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ( Be , Data , LastWord , Payload , WordErr );
                                                                                               
51066      	output [7:0]  Be       ;
           	                        
51067      	output [63:0] Data     ;
           	                        
51068      	output        LastWord ;
           	                        
51069      	input  [73:0] Payload  ;
           	                        
51070      	output        WordErr  ;
           	                        
51071      	wire [71:0] u_5925 ;
           	                    
51072      	assign Be = u_5925 [71:64];
           	                           
51073      	rsnoc_z_T_C_S_C_L_R_T_N89 ut89( .I( Payload [71:0] ) , .O( u_5925 ) );
           	                                                                      
51074      	rsnoc_z_T_C_S_C_L_R_T_N88 ut88( .I( u_5925 [63:0] ) , .O( Data ) );
           	                                                                   
51075      	assign LastWord = Payload [73];
           	                               
51076      	assign WordErr = Payload [72];
           	                              
51077      endmodule
                    
51078      
           
51079      `timescale 1ps/1ps
                             
51080      module rsnoc_z_H_R_G_G2_R_U_71372c9b (
                                                 
51081      	Cxt_BufId
           	         
51082      ,	Cxt_First
            	         
51083      ,	Cxt_OrdPtr
            	          
51084      ,	Cxt_PktCnt1
            	           
51085      ,	Cxt_StrmLen1wOrAddrw
            	                    
51086      ,	Cxt_StrmRatio
            	             
51087      ,	Cxt_StrmType
            	            
51088      ,	Cxt_WrInErr
            	           
51089      ,	CxtOpen
            	       
51090      ,	ErrPld
            	      
51091      ,	GenTx_Rsp_Data
            	              
51092      ,	GenTx_Rsp_Last
            	              
51093      ,	GenTx_Rsp_Opc
            	             
51094      ,	GenTx_Rsp_Rdy
            	             
51095      ,	GenTx_Rsp_SeqId
            	               
51096      ,	GenTx_Rsp_SeqUnOrdered
            	                      
51097      ,	GenTx_Rsp_Status
            	                
51098      ,	GenTx_Rsp_Vld
            	             
51099      ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
51100      ,	ResponsePipe_Cxt_StrmRatio
            	                          
51101      ,	ResponsePipe_Cxt_StrmType
            	                         
51102      ,	ResponsePipe_Rsp_CxtId
            	                      
51103      ,	ResponsePipe_Rsp_LastFrag
            	                         
51104      ,	Rsp_BufId
            	         
51105      ,	Rsp_CxtId
            	         
51106      ,	Rsp_ErrCode
            	           
51107      ,	Rsp_GenLast
            	           
51108      ,	Rsp_GenNext
            	           
51109      ,	Rsp_HeadVld
            	           
51110      ,	Rsp_IsErr
            	         
51111      ,	Rsp_IsWr
            	        
51112      ,	Rsp_LastFrag
            	            
51113      ,	Rsp_Opc
            	       
51114      ,	Rsp_OrdPtr
            	          
51115      ,	Rsp_PktLast
            	           
51116      ,	Rsp_PktNext
            	           
51117      ,	Rx_Data
            	       
51118      ,	Rx_Head
            	       
51119      ,	Rx_Rdy
            	      
51120      ,	Rx_Tail
            	       
51121      ,	Rx_Vld
            	      
51122      ,	Sys_Clk
            	       
51123      ,	Sys_Clk_ClkS
            	            
51124      ,	Sys_Clk_En
            	          
51125      ,	Sys_Clk_EnS
            	           
51126      ,	Sys_Clk_RetRstN
            	               
51127      ,	Sys_Clk_RstN
            	            
51128      ,	Sys_Clk_Tm
            	          
51129      ,	Sys_Pwr_Idle
            	            
51130      ,	Sys_Pwr_WakeUp
            	              
51131      );
             
51132      	input  [3:0]   Cxt_BufId                         ;
           	                                                  
51133      	input          Cxt_First                         ;
           	                                                  
51134      	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
51135      	input  [2:0]   Cxt_PktCnt1                       ;
           	                                                  
51136      	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
51137      	input          Cxt_StrmRatio                     ;
           	                                                  
51138      	input          Cxt_StrmType                      ;
           	                                                  
51139      	input          Cxt_WrInErr                       ;
           	                                                  
51140      	input  [7:0]   CxtOpen                           ;
           	                                                  
51141      	input  [7:0]   ErrPld                            ;
           	                                                  
51142      	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
51143      	output         GenTx_Rsp_Last                    ;
           	                                                  
51144      	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
51145      	input          GenTx_Rsp_Rdy                     ;
           	                                                  
51146      	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
51147      	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
51148      	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
51149      	output         GenTx_Rsp_Vld                     ;
           	                                                  
51150      	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
51151      	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
51152      	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
51153      	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
51154      	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
51155      	output [3:0]   Rsp_BufId                         ;
           	                                                  
51156      	output [2:0]   Rsp_CxtId                         ;
           	                                                  
51157      	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
51158      	output         Rsp_GenLast                       ;
           	                                                  
51159      	output         Rsp_GenNext                       ;
           	                                                  
51160      	output         Rsp_HeadVld                       ;
           	                                                  
51161      	output         Rsp_IsErr                         ;
           	                                                  
51162      	output         Rsp_IsWr                          ;
           	                                                  
51163      	output         Rsp_LastFrag                      ;
           	                                                  
51164      	output [3:0]   Rsp_Opc                           ;
           	                                                  
51165      	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
51166      	output         Rsp_PktLast                       ;
           	                                                  
51167      	output         Rsp_PktNext                       ;
           	                                                  
51168      	input  [143:0] Rx_Data                           ;
           	                                                  
51169      	input          Rx_Head                           ;
           	                                                  
51170      	output         Rx_Rdy                            ;
           	                                                  
51171      	input          Rx_Tail                           ;
           	                                                  
51172      	input          Rx_Vld                            ;
           	                                                  
51173      	input          Sys_Clk                           ;
           	                                                  
51174      	input          Sys_Clk_ClkS                      ;
           	                                                  
51175      	input          Sys_Clk_En                        ;
           	                                                  
51176      	input          Sys_Clk_EnS                       ;
           	                                                  
51177      	input          Sys_Clk_RetRstN                   ;
           	                                                  
51178      	input          Sys_Clk_RstN                      ;
           	                                                  
51179      	input          Sys_Clk_Tm                        ;
           	                                                  
51180      	output         Sys_Pwr_Idle                      ;
           	                                                  
51181      	output         Sys_Pwr_WakeUp                    ;
           	                                                  
51182      	wire [1:0]  u_18b5                             ;
           	                                                
51183      	wire [63:0] u_198c                             ;
           	                                                
51184      	wire        u_1ad2                             ;
           	                                                
51185      	reg  [3:0]  u_21aa                             ;
           	                                                
51186      	wire        u_25e7                             ;
           	                                                
51187      	wire        u_2698                             ;
           	                                                
51188      	wire [1:0]  u_2e4d                             ;
           	                                                
51189      	wire        u_2f5e                             ;
           	                                                
51190      	wire [3:0]  u_370c                             ;
           	                                                
51191      	wire        u_390d                             ;
           	                                                
51192      	wire [3:0]  u_4046                             ;
           	                                                
51193      	reg  [3:0]  u_44bc                             ;
           	                                                
51194      	wire [1:0]  u_46d7                             ;
           	                                                
51195      	wire        u_4aba                             ;
           	                                                
51196      	wire [7:0]  u_4c36                             ;
           	                                                
51197      	wire [3:0]  u_4d3d                             ;
           	                                                
51198      	wire [3:0]  u_4f86                             ;
           	                                                
51199      	wire        u_5a53                             ;
           	                                                
51200      	wire [7:0]  u_5ba9                             ;
           	                                                
51201      	wire [7:0]  u_5d9e                             ;
           	                                                
51202      	wire [7:0]  u_6389_0                           ;
           	                                                
51203      	wire        u_6389_1                           ;
           	                                                
51204      	wire [3:0]  u_6389_11                          ;
           	                                                
51205      	wire [1:0]  u_6389_12                          ;
           	                                                
51206      	wire        u_6389_14                          ;
           	                                                
51207      	wire [7:0]  u_6389_15                          ;
           	                                                
51208      	wire [7:0]  u_6389_17                          ;
           	                                                
51209      	wire        u_6389_18                          ;
           	                                                
51210      	wire [2:0]  u_6389_19                          ;
           	                                                
51211      	wire        u_6389_2                           ;
           	                                                
51212      	wire        u_6389_21                          ;
           	                                                
51213      	wire        u_6389_22                          ;
           	                                                
51214      	wire        u_6389_23                          ;
           	                                                
51215      	wire        u_6389_24                          ;
           	                                                
51216      	wire        u_6389_3                           ;
           	                                                
51217      	wire        u_6389_4                           ;
           	                                                
51218      	wire [63:0] u_6389_5                           ;
           	                                                
51219      	wire        u_6389_8                           ;
           	                                                
51220      	wire [2:0]  u_6389_9                           ;
           	                                                
51221      	reg  [2:0]  u_7c15                             ;
           	                                                
51222      	wire [2:0]  u_7d1d                             ;
           	                                                
51223      	wire [63:0] u_7e8b                             ;
           	                                                
51224      	wire [3:0]  u_7f25                             ;
           	                                                
51225      	wire        u_83c0                             ;
           	                                                
51226      	wire        u_8793                             ;
           	                                                
51227      	wire [63:0] u_8e33                             ;
           	                                                
51228      	wire [4:0]  u_8ebf                             ;
           	                                                
51229      	wire [63:0] u_9ab6                             ;
           	                                                
51230      	wire [7:0]  u_a1a5                             ;
           	                                                
51231      	wire [2:0]  u_b5de                             ;
           	                                                
51232      	wire        u_ba23                             ;
           	                                                
51233      	wire        u_bc3c                             ;
           	                                                
51234      	wire        u_c30                              ;
           	                                                
51235      	reg  [4:0]  u_c41b                             ;
           	                                                
51236      	wire        u_d4a1                             ;
           	                                                
51237      	wire        u_d54f                             ;
           	                                                
51238      	wire [63:0] u_dbb4                             ;
           	                                                
51239      	wire [7:0]  u_df6b_0                           ;
           	                                                
51240      	wire        u_df6b_1                           ;
           	                                                
51241      	wire [3:0]  u_df6b_11                          ;
           	                                                
51242      	wire [1:0]  u_df6b_12                          ;
           	                                                
51243      	wire        u_df6b_14                          ;
           	                                                
51244      	wire [7:0]  u_df6b_15                          ;
           	                                                
51245      	wire [7:0]  u_df6b_17                          ;
           	                                                
51246      	wire        u_df6b_18                          ;
           	                                                
51247      	wire [2:0]  u_df6b_19                          ;
           	                                                
51248      	wire        u_df6b_2                           ;
           	                                                
51249      	wire        u_df6b_21                          ;
           	                                                
51250      	wire        u_df6b_22                          ;
           	                                                
51251      	wire        u_df6b_23                          ;
           	                                                
51252      	wire        u_df6b_24                          ;
           	                                                
51253      	wire        u_df6b_3                           ;
           	                                                
51254      	wire        u_df6b_4                           ;
           	                                                
51255      	wire [63:0] u_df6b_5                           ;
           	                                                
51256      	wire        u_df6b_8                           ;
           	                                                
51257      	wire [2:0]  u_df6b_9                           ;
           	                                                
51258      	wire [1:0]  u_f7b                              ;
           	                                                
51259      	wire [63:0] u_f9a5                             ;
           	                                                
51260      	wire [30:0] u_fc0a                             ;
           	                                                
51261      	wire [13:0] u_fcde                             ;
           	                                                
51262      	wire [63:0] u_fd20                             ;
           	                                                
51263      	wire [63:0] u_fdc0                             ;
           	                                                
51264      	wire [7:0]  Be                                 ;
           	                                                
51265      	wire [7:0]  BufBe                              ;
           	                                                
51266      	wire        BufEn_0                            ;
           	                                                
51267      	wire        BufEn_1                            ;
           	                                                
51268      	wire        BufEn_2                            ;
           	                                                
51269      	wire        BufEn_3                            ;
           	                                                
51270      	wire        BufEn_4                            ;
           	                                                
51271      	wire        BufEn_5                            ;
           	                                                
51272      	wire        BufEn_6                            ;
           	                                                
51273      	wire        BufEn_7                            ;
           	                                                
51274      	wire [63:0] Data                               ;
           	                                                
51275      	reg  [63:0] DataBuf_0                          ;
           	                                                
51276      	reg  [63:0] DataBuf_1                          ;
           	                                                
51277      	reg  [63:0] DataBuf_2                          ;
           	                                                
51278      	reg  [63:0] DataBuf_3                          ;
           	                                                
51279      	reg  [63:0] DataBuf_4                          ;
           	                                                
51280      	reg  [63:0] DataBuf_5                          ;
           	                                                
51281      	reg  [63:0] DataBuf_6                          ;
           	                                                
51282      	reg  [63:0] DataBuf_7                          ;
           	                                                
51283      	wire [63:0] DataMaskErr                        ;
           	                                                
51284      	wire        Expand                             ;
           	                                                
51285      	reg  [63:0] GenData                            ;
           	                                                
51286      	wire        LastWord                           ;
           	                                                
51287      	wire [4:0]  RdCnt                              ;
           	                                                
51288      	wire [7:0]  Response_BufEn                     ;
           	                                                
51289      	wire        Response_CondL                     ;
           	                                                
51290      	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
51291      	wire        Response_Cxt_StrmRatio             ;
           	                                                
51292      	wire        Response_Cxt_StrmType              ;
           	                                                
51293      	wire [63:0] Response_DataMaskErr               ;
           	                                                
51294      	wire        Response_GenTx_Rsp_Last            ;
           	                                                
51295      	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
51296      	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
51297      	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
51298      	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
51299      	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
51300      	wire [7:0]  Response_HitBufId                  ;
           	                                                
51301      	wire [7:0]  Response_MyBe                      ;
           	                                                
51302      	wire        Response_RdRspData                 ;
           	                                                
51303      	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
51304      	wire        Response_Rsp_LastFrag              ;
           	                                                
51305      	wire        Response_RxErr                     ;
           	                                                
51306      	wire        Response_RxRdCont                  ;
           	                                                
51307      	wire        Response_WordErrDflt               ;
           	                                                
51308      	wire [7:0]  ResponseP_BufEn                    ;
           	                                                
51309      	wire        ResponseP_CondL                    ;
           	                                                
51310      	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
51311      	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
51312      	wire        ResponseP_Cxt_StrmType             ;
           	                                                
51313      	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
51314      	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
51315      	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
51316      	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
51317      	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
51318      	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
51319      	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
51320      	wire [7:0]  ResponseP_HitBufId                 ;
           	                                                
51321      	wire [7:0]  ResponseP_MyBe                     ;
           	                                                
51322      	wire        ResponseP_RdRspData                ;
           	                                                
51323      	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
51324      	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
51325      	wire        ResponseP_RxErr                    ;
           	                                                
51326      	wire        ResponseP_RxRdCont                 ;
           	                                                
51327      	wire        ResponseP_WordErrDflt              ;
           	                                                
51328      	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
51329      	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
51330      	wire        RxCont                             ;
           	                                                
51331      	wire [73:0] RxData                             ;
           	                                                
51332      	wire        RxErr                              ;
           	                                                
51333      	wire        RxFail                             ;
           	                                                
51334      	reg         RxHead                             ;
           	                                                
51335      	wire        RxRd                               ;
           	                                                
51336      	wire        RxRsp                              ;
           	                                                
51337      	wire        RxTail                             ;
           	                                                
51338      	wire        RxUrg                              ;
           	                                                
51339      	wire        RxWr                               ;
           	                                                
51340      	wire        StErr                              ;
           	                                                
51341      	wire        TxVldResponseP                     ;
           	                                                
51342      	reg         WdErr                              ;
           	                                                
51343      	reg         WdErrBuf_0                         ;
           	                                                
51344      	reg         WdErrBuf_1                         ;
           	                                                
51345      	reg         WdErrBuf_2                         ;
           	                                                
51346      	reg         WdErrBuf_3                         ;
           	                                                
51347      	reg         WdErrBuf_4                         ;
           	                                                
51348      	reg         WdErrBuf_5                         ;
           	                                                
51349      	reg         WdErrBuf_6                         ;
           	                                                
51350      	reg         WdErrBuf_7                         ;
           	                                                
51351      	wire        WordErr                            ;
           	                                                
51352      	wire        WrErrRet                           ;
           	                                                
51353      	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
51354      	wire [7:0]  uGenData_caseSel                   ;
           	                                                
51355      	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
51356      	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
51357      	wire [3:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
51358      	wire [7:0]  uWdErr_caseSel                     ;
           	                                                
51359      	assign u_f7b = Rx_Data [124:123];
           	                                 
51360      	assign RxErr = Rx_Head & u_f7b == 2'b01;
           	                                        
51361      	assign u_370c = Rx_Data [128:125];
           	                                  
51362      	assign RxRd = Rx_Head & ( u_370c == 4'b0000 | u_370c == 4'b0001 | u_370c == 4'b0010 | u_370c == 4'b0011 );
           	                                                                                                          
51363      	assign u_fc0a = Rx_Data [115:85];
           	                                 
51364      	assign u_a1a5 = { 1'b0 , Rx_Data [122:116] } + { 5'b0 , u_fc0a [2:0] };
           	                                                                       
51365      	assign u_8ebf = u_a1a5 [7:3];
           	                             
51366      	assign RxData = Rx_Data [73:0];
           	                               
51367      	rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ups(
           	                                    
51368      		.Be( Be ) , .Data( Data ) , .LastWord( LastWord ) , .Payload( RxData ) , .WordErr( WordErr )
           		                                                                                            
51369      	);
           	  
51370      	assign BufBe = RxErr ? 8'b11111111 : Be;
           	                     <font color = "red">-3-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50906      	input  [7:0]  Rx_15           ;
           	<font color = "green">-1-</font>                               
50907      	input  [7:0]  Rx_17           ;
           <font color = "green">	==></font>
50908      	input         Rx_18           ;
           	<font color = "red">-2-</font>                               
50909      	input  [2:0]  Rx_19           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50925      	input         Sys_Clk_EnS     ;
           	<font color = "green">-1-</font>                               
50926      	input         Sys_Clk_RetRstN ;
           <font color = "green">	==></font>
50927      	input         Sys_Clk_RstN    ;
           	<font color = "red">-2-</font>                               
50928      	input         Sys_Clk_Tm      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50930      	output        Sys_Pwr_WakeUp  ;
           	<font color = "green">-1-</font>                               
50931      	output [7:0]  Tx_0            ;
           <font color = "green">	==></font>
50932      	output        Tx_1            ;
           	<font color = "red">-2-</font>                               
50933      	output [3:0]  Tx_11           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50935      	output        Tx_14           ;
           	<font color = "green">-1-</font>                               
50936      	output [7:0]  Tx_15           ;
           <font color = "green">	==></font>
50937      	output [7:0]  Tx_17           ;
           	<font color = "red">-2-</font>                               
50938      	output        Tx_18           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50940      	output        Tx_2            ;
           	<font color = "green">-1-</font>                               
50941      	output        Tx_21           ;
           <font color = "green">	==></font>
50942      	output        Tx_22           ;
           	<font color = "red">-2-</font>                               
50943      	output        Tx_23           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50946      	output        Tx_4            ;
           	<font color = "green">-1-</font>                               
50947      	output [63:0] Tx_5            ;
           <font color = "green">	==></font>
50948      	output        Tx_8            ;
           	<font color = "red">-2-</font>                               
50949      	output [2:0]  Tx_9            ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_6b63) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50965      	assign Tx_2 = Rx_2;
           	<font color = "green">-1-</font>                   
50966      	assign Tx_21 = Rx_21;
           <font color = "green">	==></font>
50967      	assign Tx_22 = Rx_22;
           	<font color = "red">-2-</font>                     
50968      	assign Tx_23 = Rx_23;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50984      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					<font color = "green">-1-</font>                                                                                                                                    
50985      					$stop;
           <font color = "green">					==></font>
50986      				end
           				<font color = "red">-2-</font>   
50987      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50989      	// synopsys translate_on
           	                        <font color = "green">-1-</font>
50990      	endmodule
           <font color = "green">	==></font>
50991      
           <font color = "red">-2-</font>
50992      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50994      	input  [63:0] I ;
           	<font color = "green">-1-</font>                 
50995      	output [63:0] O ;
           <font color = "green">	==></font>
50996      	assign O =
           	<font color = "red">-2-</font>          
50997      		{	I [63]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
50999      		,	I [47]
           		<font color = "green">-1-</font> 	      
51000      		,	I [39]
           <font color = "green">		==></font>
51001      		,	I [31]
           		<font color = "red">-2-</font> 	      
51002      		,	I [23]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51005      		,	I [62]
           		<font color = "green">-1-</font> 	      
51006      		,	I [54]
           <font color = "green">		==></font>
51007      		,	I [46]
           		<font color = "red">-2-</font> 	      
51008      		,	I [38]
           		 	      
51009      		,	I [30]
           		 	      
51010      		,	I [22]
           		 	      
51011      		,	I [14]
           		 	      
51012      		,	I [6]
           		 	     
51013      		,	I [61]
           		 	      
51014      		,	I [53]
           		 	      
51015      		,	I [45]
           		 	      
51016      		,	I [37]
           		 	      
51017      		,	I [29]
           		 	      
51018      		,	I [21]
           		 	      
51019      		,	I [13]
           		 	      
51020      		,	I [5]
           		 	     
51021      		,	I [60]
           		 	      
51022      		,	I [52]
           		 	      
51023      		,	I [44]
           		 	      
51024      		,	I [36]
           		 	      
51025      		,	I [28]
           		 	      
51026      		,	I [20]
           		 	      
51027      		,	I [12]
           		 	      
51028      		,	I [4]
           		 	     
51029      		,	I [59]
           		 	      
51030      		,	I [51]
           		 	      
51031      		,	I [43]
           		 	      
51032      		,	I [35]
           		 	      
51033      		,	I [27]
           		 	      
51034      		,	I [19]
           		 	      
51035      		,	I [11]
           		 	      
51036      		,	I [3]
           		 	     
51037      		,	I [58]
           		 	      
51038      		,	I [50]
           		 	      
51039      		,	I [42]
           		 	      
51040      		,	I [34]
           		 	      
51041      		,	I [26]
           		 	      
51042      		,	I [18]
           		 	      
51043      		,	I [10]
           		 	      
51044      		,	I [2]
           		 	     
51045      		,	I [57]
           		 	      
51046      		,	I [49]
           		 	      
51047      		,	I [41]
           		 	      
51048      		,	I [33]
           		 	      
51049      		,	I [25]
           		 	      
51050      		,	I [17]
           		 	      
51051      		,	I [9]
           		 	     
51052      		,	I [1]
           		 	     
51053      		,	I [56]
           		 	      
51054      		,	I [48]
           		 	      
51055      		,	I [40]
           		 	      
51056      		,	I [32]
           		 	      
51057      		,	I [24]
           		 	      
51058      		,	I [16]
           		 	      
51059      		,	I [8]
           		 	     
51060      		,	I [0]
           		 	     
51061      		};
           		  
51062      endmodule
                    
51063      
           
51064      `timescale 1ps/1ps
                             
51065      module rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ( Be , Data , LastWord , Payload , WordErr );
                                                                                               
51066      	output [7:0]  Be       ;
           	                        
51067      	output [63:0] Data     ;
           	                        
51068      	output        LastWord ;
           	                        
51069      	input  [73:0] Payload  ;
           	                        
51070      	output        WordErr  ;
           	                        
51071      	wire [71:0] u_5925 ;
           	                    
51072      	assign Be = u_5925 [71:64];
           	                           
51073      	rsnoc_z_T_C_S_C_L_R_T_N89 ut89( .I( Payload [71:0] ) , .O( u_5925 ) );
           	                                                                      
51074      	rsnoc_z_T_C_S_C_L_R_T_N88 ut88( .I( u_5925 [63:0] ) , .O( Data ) );
           	                                                                   
51075      	assign LastWord = Payload [73];
           	                               
51076      	assign WordErr = Payload [72];
           	                              
51077      endmodule
                    
51078      
           
51079      `timescale 1ps/1ps
                             
51080      module rsnoc_z_H_R_G_G2_R_U_71372c9b (
                                                 
51081      	Cxt_BufId
           	         
51082      ,	Cxt_First
            	         
51083      ,	Cxt_OrdPtr
            	          
51084      ,	Cxt_PktCnt1
            	           
51085      ,	Cxt_StrmLen1wOrAddrw
            	                    
51086      ,	Cxt_StrmRatio
            	             
51087      ,	Cxt_StrmType
            	            
51088      ,	Cxt_WrInErr
            	           
51089      ,	CxtOpen
            	       
51090      ,	ErrPld
            	      
51091      ,	GenTx_Rsp_Data
            	              
51092      ,	GenTx_Rsp_Last
            	              
51093      ,	GenTx_Rsp_Opc
            	             
51094      ,	GenTx_Rsp_Rdy
            	             
51095      ,	GenTx_Rsp_SeqId
            	               
51096      ,	GenTx_Rsp_SeqUnOrdered
            	                      
51097      ,	GenTx_Rsp_Status
            	                
51098      ,	GenTx_Rsp_Vld
            	             
51099      ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
51100      ,	ResponsePipe_Cxt_StrmRatio
            	                          
51101      ,	ResponsePipe_Cxt_StrmType
            	                         
51102      ,	ResponsePipe_Rsp_CxtId
            	                      
51103      ,	ResponsePipe_Rsp_LastFrag
            	                         
51104      ,	Rsp_BufId
            	         
51105      ,	Rsp_CxtId
            	         
51106      ,	Rsp_ErrCode
            	           
51107      ,	Rsp_GenLast
            	           
51108      ,	Rsp_GenNext
            	           
51109      ,	Rsp_HeadVld
            	           
51110      ,	Rsp_IsErr
            	         
51111      ,	Rsp_IsWr
            	        
51112      ,	Rsp_LastFrag
            	            
51113      ,	Rsp_Opc
            	       
51114      ,	Rsp_OrdPtr
            	          
51115      ,	Rsp_PktLast
            	           
51116      ,	Rsp_PktNext
            	           
51117      ,	Rx_Data
            	       
51118      ,	Rx_Head
            	       
51119      ,	Rx_Rdy
            	      
51120      ,	Rx_Tail
            	       
51121      ,	Rx_Vld
            	      
51122      ,	Sys_Clk
            	       
51123      ,	Sys_Clk_ClkS
            	            
51124      ,	Sys_Clk_En
            	          
51125      ,	Sys_Clk_EnS
            	           
51126      ,	Sys_Clk_RetRstN
            	               
51127      ,	Sys_Clk_RstN
            	            
51128      ,	Sys_Clk_Tm
            	          
51129      ,	Sys_Pwr_Idle
            	            
51130      ,	Sys_Pwr_WakeUp
            	              
51131      );
             
51132      	input  [3:0]   Cxt_BufId                         ;
           	                                                  
51133      	input          Cxt_First                         ;
           	                                                  
51134      	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
51135      	input  [2:0]   Cxt_PktCnt1                       ;
           	                                                  
51136      	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
51137      	input          Cxt_StrmRatio                     ;
           	                                                  
51138      	input          Cxt_StrmType                      ;
           	                                                  
51139      	input          Cxt_WrInErr                       ;
           	                                                  
51140      	input  [7:0]   CxtOpen                           ;
           	                                                  
51141      	input  [7:0]   ErrPld                            ;
           	                                                  
51142      	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
51143      	output         GenTx_Rsp_Last                    ;
           	                                                  
51144      	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
51145      	input          GenTx_Rsp_Rdy                     ;
           	                                                  
51146      	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
51147      	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
51148      	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
51149      	output         GenTx_Rsp_Vld                     ;
           	                                                  
51150      	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
51151      	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
51152      	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
51153      	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
51154      	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
51155      	output [3:0]   Rsp_BufId                         ;
           	                                                  
51156      	output [2:0]   Rsp_CxtId                         ;
           	                                                  
51157      	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
51158      	output         Rsp_GenLast                       ;
           	                                                  
51159      	output         Rsp_GenNext                       ;
           	                                                  
51160      	output         Rsp_HeadVld                       ;
           	                                                  
51161      	output         Rsp_IsErr                         ;
           	                                                  
51162      	output         Rsp_IsWr                          ;
           	                                                  
51163      	output         Rsp_LastFrag                      ;
           	                                                  
51164      	output [3:0]   Rsp_Opc                           ;
           	                                                  
51165      	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
51166      	output         Rsp_PktLast                       ;
           	                                                  
51167      	output         Rsp_PktNext                       ;
           	                                                  
51168      	input  [143:0] Rx_Data                           ;
           	                                                  
51169      	input          Rx_Head                           ;
           	                                                  
51170      	output         Rx_Rdy                            ;
           	                                                  
51171      	input          Rx_Tail                           ;
           	                                                  
51172      	input          Rx_Vld                            ;
           	                                                  
51173      	input          Sys_Clk                           ;
           	                                                  
51174      	input          Sys_Clk_ClkS                      ;
           	                                                  
51175      	input          Sys_Clk_En                        ;
           	                                                  
51176      	input          Sys_Clk_EnS                       ;
           	                                                  
51177      	input          Sys_Clk_RetRstN                   ;
           	                                                  
51178      	input          Sys_Clk_RstN                      ;
           	                                                  
51179      	input          Sys_Clk_Tm                        ;
           	                                                  
51180      	output         Sys_Pwr_Idle                      ;
           	                                                  
51181      	output         Sys_Pwr_WakeUp                    ;
           	                                                  
51182      	wire [1:0]  u_18b5                             ;
           	                                                
51183      	wire [63:0] u_198c                             ;
           	                                                
51184      	wire        u_1ad2                             ;
           	                                                
51185      	reg  [3:0]  u_21aa                             ;
           	                                                
51186      	wire        u_25e7                             ;
           	                                                
51187      	wire        u_2698                             ;
           	                                                
51188      	wire [1:0]  u_2e4d                             ;
           	                                                
51189      	wire        u_2f5e                             ;
           	                                                
51190      	wire [3:0]  u_370c                             ;
           	                                                
51191      	wire        u_390d                             ;
           	                                                
51192      	wire [3:0]  u_4046                             ;
           	                                                
51193      	reg  [3:0]  u_44bc                             ;
           	                                                
51194      	wire [1:0]  u_46d7                             ;
           	                                                
51195      	wire        u_4aba                             ;
           	                                                
51196      	wire [7:0]  u_4c36                             ;
           	                                                
51197      	wire [3:0]  u_4d3d                             ;
           	                                                
51198      	wire [3:0]  u_4f86                             ;
           	                                                
51199      	wire        u_5a53                             ;
           	                                                
51200      	wire [7:0]  u_5ba9                             ;
           	                                                
51201      	wire [7:0]  u_5d9e                             ;
           	                                                
51202      	wire [7:0]  u_6389_0                           ;
           	                                                
51203      	wire        u_6389_1                           ;
           	                                                
51204      	wire [3:0]  u_6389_11                          ;
           	                                                
51205      	wire [1:0]  u_6389_12                          ;
           	                                                
51206      	wire        u_6389_14                          ;
           	                                                
51207      	wire [7:0]  u_6389_15                          ;
           	                                                
51208      	wire [7:0]  u_6389_17                          ;
           	                                                
51209      	wire        u_6389_18                          ;
           	                                                
51210      	wire [2:0]  u_6389_19                          ;
           	                                                
51211      	wire        u_6389_2                           ;
           	                                                
51212      	wire        u_6389_21                          ;
           	                                                
51213      	wire        u_6389_22                          ;
           	                                                
51214      	wire        u_6389_23                          ;
           	                                                
51215      	wire        u_6389_24                          ;
           	                                                
51216      	wire        u_6389_3                           ;
           	                                                
51217      	wire        u_6389_4                           ;
           	                                                
51218      	wire [63:0] u_6389_5                           ;
           	                                                
51219      	wire        u_6389_8                           ;
           	                                                
51220      	wire [2:0]  u_6389_9                           ;
           	                                                
51221      	reg  [2:0]  u_7c15                             ;
           	                                                
51222      	wire [2:0]  u_7d1d                             ;
           	                                                
51223      	wire [63:0] u_7e8b                             ;
           	                                                
51224      	wire [3:0]  u_7f25                             ;
           	                                                
51225      	wire        u_83c0                             ;
           	                                                
51226      	wire        u_8793                             ;
           	                                                
51227      	wire [63:0] u_8e33                             ;
           	                                                
51228      	wire [4:0]  u_8ebf                             ;
           	                                                
51229      	wire [63:0] u_9ab6                             ;
           	                                                
51230      	wire [7:0]  u_a1a5                             ;
           	                                                
51231      	wire [2:0]  u_b5de                             ;
           	                                                
51232      	wire        u_ba23                             ;
           	                                                
51233      	wire        u_bc3c                             ;
           	                                                
51234      	wire        u_c30                              ;
           	                                                
51235      	reg  [4:0]  u_c41b                             ;
           	                                                
51236      	wire        u_d4a1                             ;
           	                                                
51237      	wire        u_d54f                             ;
           	                                                
51238      	wire [63:0] u_dbb4                             ;
           	                                                
51239      	wire [7:0]  u_df6b_0                           ;
           	                                                
51240      	wire        u_df6b_1                           ;
           	                                                
51241      	wire [3:0]  u_df6b_11                          ;
           	                                                
51242      	wire [1:0]  u_df6b_12                          ;
           	                                                
51243      	wire        u_df6b_14                          ;
           	                                                
51244      	wire [7:0]  u_df6b_15                          ;
           	                                                
51245      	wire [7:0]  u_df6b_17                          ;
           	                                                
51246      	wire        u_df6b_18                          ;
           	                                                
51247      	wire [2:0]  u_df6b_19                          ;
           	                                                
51248      	wire        u_df6b_2                           ;
           	                                                
51249      	wire        u_df6b_21                          ;
           	                                                
51250      	wire        u_df6b_22                          ;
           	                                                
51251      	wire        u_df6b_23                          ;
           	                                                
51252      	wire        u_df6b_24                          ;
           	                                                
51253      	wire        u_df6b_3                           ;
           	                                                
51254      	wire        u_df6b_4                           ;
           	                                                
51255      	wire [63:0] u_df6b_5                           ;
           	                                                
51256      	wire        u_df6b_8                           ;
           	                                                
51257      	wire [2:0]  u_df6b_9                           ;
           	                                                
51258      	wire [1:0]  u_f7b                              ;
           	                                                
51259      	wire [63:0] u_f9a5                             ;
           	                                                
51260      	wire [30:0] u_fc0a                             ;
           	                                                
51261      	wire [13:0] u_fcde                             ;
           	                                                
51262      	wire [63:0] u_fd20                             ;
           	                                                
51263      	wire [63:0] u_fdc0                             ;
           	                                                
51264      	wire [7:0]  Be                                 ;
           	                                                
51265      	wire [7:0]  BufBe                              ;
           	                                                
51266      	wire        BufEn_0                            ;
           	                                                
51267      	wire        BufEn_1                            ;
           	                                                
51268      	wire        BufEn_2                            ;
           	                                                
51269      	wire        BufEn_3                            ;
           	                                                
51270      	wire        BufEn_4                            ;
           	                                                
51271      	wire        BufEn_5                            ;
           	                                                
51272      	wire        BufEn_6                            ;
           	                                                
51273      	wire        BufEn_7                            ;
           	                                                
51274      	wire [63:0] Data                               ;
           	                                                
51275      	reg  [63:0] DataBuf_0                          ;
           	                                                
51276      	reg  [63:0] DataBuf_1                          ;
           	                                                
51277      	reg  [63:0] DataBuf_2                          ;
           	                                                
51278      	reg  [63:0] DataBuf_3                          ;
           	                                                
51279      	reg  [63:0] DataBuf_4                          ;
           	                                                
51280      	reg  [63:0] DataBuf_5                          ;
           	                                                
51281      	reg  [63:0] DataBuf_6                          ;
           	                                                
51282      	reg  [63:0] DataBuf_7                          ;
           	                                                
51283      	wire [63:0] DataMaskErr                        ;
           	                                                
51284      	wire        Expand                             ;
           	                                                
51285      	reg  [63:0] GenData                            ;
           	                                                
51286      	wire        LastWord                           ;
           	                                                
51287      	wire [4:0]  RdCnt                              ;
           	                                                
51288      	wire [7:0]  Response_BufEn                     ;
           	                                                
51289      	wire        Response_CondL                     ;
           	                                                
51290      	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
51291      	wire        Response_Cxt_StrmRatio             ;
           	                                                
51292      	wire        Response_Cxt_StrmType              ;
           	                                                
51293      	wire [63:0] Response_DataMaskErr               ;
           	                                                
51294      	wire        Response_GenTx_Rsp_Last            ;
           	                                                
51295      	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
51296      	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
51297      	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
51298      	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
51299      	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
51300      	wire [7:0]  Response_HitBufId                  ;
           	                                                
51301      	wire [7:0]  Response_MyBe                      ;
           	                                                
51302      	wire        Response_RdRspData                 ;
           	                                                
51303      	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
51304      	wire        Response_Rsp_LastFrag              ;
           	                                                
51305      	wire        Response_RxErr                     ;
           	                                                
51306      	wire        Response_RxRdCont                  ;
           	                                                
51307      	wire        Response_WordErrDflt               ;
           	                                                
51308      	wire [7:0]  ResponseP_BufEn                    ;
           	                                                
51309      	wire        ResponseP_CondL                    ;
           	                                                
51310      	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
51311      	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
51312      	wire        ResponseP_Cxt_StrmType             ;
           	                                                
51313      	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
51314      	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
51315      	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
51316      	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
51317      	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
51318      	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
51319      	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
51320      	wire [7:0]  ResponseP_HitBufId                 ;
           	                                                
51321      	wire [7:0]  ResponseP_MyBe                     ;
           	                                                
51322      	wire        ResponseP_RdRspData                ;
           	                                                
51323      	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
51324      	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
51325      	wire        ResponseP_RxErr                    ;
           	                                                
51326      	wire        ResponseP_RxRdCont                 ;
           	                                                
51327      	wire        ResponseP_WordErrDflt              ;
           	                                                
51328      	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
51329      	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
51330      	wire        RxCont                             ;
           	                                                
51331      	wire [73:0] RxData                             ;
           	                                                
51332      	wire        RxErr                              ;
           	                                                
51333      	wire        RxFail                             ;
           	                                                
51334      	reg         RxHead                             ;
           	                                                
51335      	wire        RxRd                               ;
           	                                                
51336      	wire        RxRsp                              ;
           	                                                
51337      	wire        RxTail                             ;
           	                                                
51338      	wire        RxUrg                              ;
           	                                                
51339      	wire        RxWr                               ;
           	                                                
51340      	wire        StErr                              ;
           	                                                
51341      	wire        TxVldResponseP                     ;
           	                                                
51342      	reg         WdErr                              ;
           	                                                
51343      	reg         WdErrBuf_0                         ;
           	                                                
51344      	reg         WdErrBuf_1                         ;
           	                                                
51345      	reg         WdErrBuf_2                         ;
           	                                                
51346      	reg         WdErrBuf_3                         ;
           	                                                
51347      	reg         WdErrBuf_4                         ;
           	                                                
51348      	reg         WdErrBuf_5                         ;
           	                                                
51349      	reg         WdErrBuf_6                         ;
           	                                                
51350      	reg         WdErrBuf_7                         ;
           	                                                
51351      	wire        WordErr                            ;
           	                                                
51352      	wire        WrErrRet                           ;
           	                                                
51353      	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
51354      	wire [7:0]  uGenData_caseSel                   ;
           	                                                
51355      	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
51356      	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
51357      	wire [3:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
51358      	wire [7:0]  uWdErr_caseSel                     ;
           	                                                
51359      	assign u_f7b = Rx_Data [124:123];
           	                                 
51360      	assign RxErr = Rx_Head & u_f7b == 2'b01;
           	                                        
51361      	assign u_370c = Rx_Data [128:125];
           	                                  
51362      	assign RxRd = Rx_Head & ( u_370c == 4'b0000 | u_370c == 4'b0001 | u_370c == 4'b0010 | u_370c == 4'b0011 );
           	                                                                                                          
51363      	assign u_fc0a = Rx_Data [115:85];
           	                                 
51364      	assign u_a1a5 = { 1'b0 , Rx_Data [122:116] } + { 5'b0 , u_fc0a [2:0] };
           	                                                                       
51365      	assign u_8ebf = u_a1a5 [7:3];
           	                             
51366      	assign RxData = Rx_Data [73:0];
           	                               
51367      	rsnoc_z_H_R_N_T_U_P_Ps_be4418b2 ups(
           	                                    
51368      		.Be( Be ) , .Data( Data ) , .LastWord( LastWord ) , .Payload( RxData ) , .WordErr( WordErr )
           		                                                                                            
51369      	);
           	  
51370      	assign BufBe = RxErr ? 8'b11111111 : Be;
           	                     <font color = "red">-3-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51010      		,	I [22]
           		<font color = "red">-1-</font> 	      
51011      		,	I [14]
           <font color = "red">		==></font>
51012      		,	I [6]
           <font color = "red">		==></font>
51013      		,	I [61]
           <font color = "red">		==></font>
51014      		,	I [53]
           <font color = "red">		==></font>
51015      		,	I [45]
           <font color = "red">		==></font>
51016      		,	I [37]
           <font color = "red">		==></font>
51017      		,	I [29]
           <font color = "red">		==></font>
51018      		,	I [21]
           <font color = "green">		==></font>
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51102      ,	ResponsePipe_Rsp_CxtId
           <font color = "green">-1-</font> 	                      
51103      ,	ResponsePipe_Rsp_LastFrag
           <font color = "green">==></font>
51104      ,	Rsp_BufId
           <font color = "red">-2-</font> 	         
51105      ,	Rsp_CxtId
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51121      ,	Rx_Vld
           <font color = "green">-1-</font> 	      
51122      ,	Sys_Clk
           <font color = "green">==></font>
51123      ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
51124      ,	Sys_Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51126      ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
51127      ,	Sys_Clk_RstN
           <font color = "green">==></font>
51128      ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
51129      ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51131      );
           <font color = "green">-1-</font>  
51132      	input  [3:0]   Cxt_BufId                         ;
           <font color = "green">	==></font>
51133      	input          Cxt_First                         ;
           	<font color = "red">-2-</font>                                                  
51134      	input  [3:0]   Cxt_OrdPtr                        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51136      	input          Cxt_StrmLen1wOrAddrw              ;
           	<font color = "green">-1-</font>                                                  
51137      	input          Cxt_StrmRatio                     ;
           <font color = "green">	==></font>
51138      	input          Cxt_StrmType                      ;
           	<font color = "red">-2-</font>                                                  
51139      	input          Cxt_WrInErr                       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51142      	output [63:0]  GenTx_Rsp_Data                    ;
           	<font color = "green">-1-</font>                                                  
51143      	output         GenTx_Rsp_Last                    ;
           <font color = "green">	==></font>
51144      	output [2:0]   GenTx_Rsp_Opc                     ;
           	<font color = "red">-2-</font>                                                  
51145      	input          GenTx_Rsp_Rdy                     ;
           	                                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_17b8) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51147      	output         GenTx_Rsp_SeqUnOrdered            ;
           	<font color = "red">-1-</font>                                                  
51148      	output [1:0]   GenTx_Rsp_Status                  ;
           <font color = "red">	==></font>
51149      	output         GenTx_Rsp_Vld                     ;
           <font color = "red">	==></font>
51150      	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           <font color = "red">	==></font>
51151      	output         ResponsePipe_Cxt_StrmRatio        ;
           <font color = "red">	==></font>
51152      	output         ResponsePipe_Cxt_StrmType         ;
           <font color = "red">	==></font>
51153      	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           <font color = "red">	==></font>
51154      	output         ResponsePipe_Rsp_LastFrag         ;
           <font color = "red">	==></font>
51155      	output [3:0]   Rsp_BufId                         ;
           <font color = "green">	==></font>
           	MISSING_DEFAULT
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51393      	assign Rsp_PktNext = Rx_Vld & Rx_Rdy & ~ RxUrg;
           	<font color = "green">-1-</font>                                               
51394      	assign Rsp_BufId = Cxt_BufId;
           <font color = "green">	==></font>
51395      	assign BufEn_7 = Rsp_PktNext & Response_HitBufId [7] & ( RxRd | ~ Rx_Head );
           	<font color = "red">-2-</font>                                                                            
51396      	assign BufEn_6 = Rsp_PktNext & Response_HitBufId [6] & ( RxRd | ~ Rx_Head );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51475      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
51476      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
51477      			u_21aa <= #1.0 ( 4'b0 );
           <font color = "red">			==></font>
51478      		else if ( u_5a53 )
           <font color = "red">		==></font>
51479      			u_21aa <= #1.0 ( u_4f86 );
           <font color = "red">			==></font>
51480      	assign uResponse_GenTx_Rsp_Status_caseSel = { u_8793 , u_c30 , RxErr , u_390d } ;
           <font color = "red">	==></font>
51481      	always @( uResponse_GenTx_Rsp_Status_caseSel ) begin
           <font color = "red">	==></font>
51482      		case ( uResponse_GenTx_Rsp_Status_caseSel )
           <font color = "red">		==></font>
51483      			4'b0001 : Response_GenTx_Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
51484      			4'b0010 : Response_GenTx_Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
51485      			4'b0100 : Response_GenTx_Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
51486      			4'b1000 : Response_GenTx_Rsp_Status = 2'b11 ;
           <font color = "red">			==></font>
51487      			default : Response_GenTx_Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
51488      		endcase
           <font color = "red">		==></font>
51489      	end
           <font color = "red">	==></font>
51490      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud25( .I( Rsp_CxtId ) , .O( u_5ba9 ) );
           <font color = "red">	==></font>
51491      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
51492      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
51493      			u_44bc <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
51494      		else if ( u_d54f )
           <font color = "green">		==></font>
51495      			u_44bc <= #1.0 ( u_4d3d );
           <font color = "green">			==></font>
51496      	assign uResponse_GenTx_Rsp_Opc_caseSel =
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>19'b0000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0001000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51522      	,	.Rx_2( u_df6b_2 )
           	<font color = "red">-1-</font> 	                 
51523      	,	.Rx_21( u_df6b_21 )
           <font color = "red">	==></font>
51524      	,	.Rx_22( u_df6b_22 )
           <font color = "red">	==></font>
51525      	,	.Rx_23( u_df6b_23 )
           <font color = "red">	==></font>
51526      	,	.Rx_24( u_df6b_24 )
           <font color = "red">	==></font>
51527      	,	.Rx_3( u_df6b_3 )
           <font color = "red">	==></font>
51528      	,	.Rx_4( u_df6b_4 )
           <font color = "red">	==></font>
51529      	,	.Rx_5( u_df6b_5 )
           <font color = "red">	==></font>
51530      	,	.Rx_8( u_df6b_8 )
           <font color = "red">	==></font>
51531      	,	.Rx_9( u_df6b_9 )
           <font color = "red">	==></font>
51532      	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           <font color = "red">	==></font>
51533      	,	.RxVld( Rx_Vld )
           <font color = "red">	==></font>
51534      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
51535      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
51536      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
51537      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
51538      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
51539      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
51540      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
51541      	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           <font color = "green">	==></font>
51542      	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           <font color = "green">	==></font>
51543      	,	.Tx_0( u_6389_0 )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>19'b0000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0001000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51569      	assign u_7e8b =
           	<font color = "red">-1-</font>               
51570      			ResponseP_DataMaskErr
           <font color = "red">			==></font>
51571      			&				{	{ 8 { ResponseP_MyBe [7] } }
           <font color = "red">			==></font>
51572      				,	{ 8 { ResponseP_MyBe [6] } }
           <font color = "red">				==></font>
51573      				,	{ 8 { ResponseP_MyBe [5] } }
           <font color = "red">				==></font>
51574      				,	{ 8 { ResponseP_MyBe [4] } }
           <font color = "red">				==></font>
51575      				,	{ 8 { ResponseP_MyBe [3] } }
           <font color = "red">				==></font>
51576      				,	{ 8 { ResponseP_MyBe [2] } }
           <font color = "red">				==></font>
51577      				,	{ 8 { ResponseP_MyBe [1] } }
           <font color = "red">				==></font>
51578      				,	{ 8 { ResponseP_MyBe [0] } }
           <font color = "red">				==></font>
51579      				}
           <font color = "red">				==></font>
51580      		|	DataBuf_0;
           <font color = "red">		==></font>
51581      	assign u_198c =
           <font color = "red">	==></font>
51582      			ResponseP_DataMaskErr
           <font color = "red">			==></font>
51583      			&				{	{ 8 { ResponseP_MyBe [7] } }
           <font color = "red">			==></font>
51584      				,	{ 8 { ResponseP_MyBe [6] } }
           <font color = "red">				==></font>
51585      				,	{ 8 { ResponseP_MyBe [5] } }
           <font color = "red">				==></font>
51586      				,	{ 8 { ResponseP_MyBe [4] } }
           <font color = "red">				==></font>
51587      				,	{ 8 { ResponseP_MyBe [3] } }
           <font color = "green">				==></font>
51588      				,	{ 8 { ResponseP_MyBe [2] } }
           <font color = "green">				==></font>
51589      				,	{ 8 { ResponseP_MyBe [1] } }
           <font color = "green">				==></font>
51590      				,	{ 8 { ResponseP_MyBe [0] } }
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>19'b0000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0001000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51616      		|	DataBuf_3;
           		<font color = "red">-1-</font> 	          
51617      	assign u_f9a5 =
           <font color = "red">	==></font>
51618      			ResponseP_DataMaskErr
           <font color = "red">			==></font>
51619      			&				{	{ 8 { ResponseP_MyBe [7] } }
           <font color = "red">			==></font>
51620      				,	{ 8 { ResponseP_MyBe [6] } }
           <font color = "red">				==></font>
51621      				,	{ 8 { ResponseP_MyBe [5] } }
           <font color = "red">				==></font>
51622      				,	{ 8 { ResponseP_MyBe [4] } }
           <font color = "red">				==></font>
51623      				,	{ 8 { ResponseP_MyBe [3] } }
           <font color = "red">				==></font>
51624      				,	{ 8 { ResponseP_MyBe [2] } }
           <font color = "red">				==></font>
51625      				,	{ 8 { ResponseP_MyBe [1] } }
           <font color = "red">				==></font>
51626      				,	{ 8 { ResponseP_MyBe [0] } }
           <font color = "red">				==></font>
51627      				}
           <font color = "red">				==></font>
51628      		|	DataBuf_4;
           <font color = "red">		==></font>
51629      	assign u_fdc0 =
           <font color = "red">	==></font>
51630      			ResponseP_DataMaskErr
           <font color = "red">			==></font>
51631      			&				{	{ 8 { ResponseP_MyBe [7] } }
           <font color = "red">			==></font>
51632      				,	{ 8 { ResponseP_MyBe [6] } }
           <font color = "red">				==></font>
51633      				,	{ 8 { ResponseP_MyBe [5] } }
           <font color = "red">				==></font>
51634      				,	{ 8 { ResponseP_MyBe [4] } }
           <font color = "green">				==></font>
51635      				,	{ 8 { ResponseP_MyBe [3] } }
           <font color = "green">				==></font>
51636      				,	{ 8 { ResponseP_MyBe [2] } }
           <font color = "green">				==></font>
51637      				,	{ 8 { ResponseP_MyBe [1] } }
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>19'b0000000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0000100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0001000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>19'b0010000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0100000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b1000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>19'b0000000000000000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51759      			WdErrBuf_1 <= #1.0 ( 1'b0 );
           			<font color = "green">-1-</font>                            
51760      		else if ( ResponseP_BufEn [1] & TxVldResponseP & ResponseP_GenTx_Rsp_Rdy )
           <font color = "green">		==></font>
51761      			WdErrBuf_1 <= #1.0 ( u_25e7 & ~ GenTx_Rsp_Vld );
           			<font color = "red">-2-</font>                                                
51762      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51765      		else if ( ResponseP_BufEn [2] & TxVldResponseP & ResponseP_GenTx_Rsp_Rdy )
           		     <font color = "green">-1-</font>  
51766      			WdErrBuf_2 <= #1.0 ( u_4aba & ~ GenTx_Rsp_Vld );
           <font color = "green">			==></font>
51767      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
51768      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51770      		else if ( ResponseP_BufEn [3] & TxVldResponseP & ResponseP_GenTx_Rsp_Rdy )
           		<font color = "red">-1-</font>                                                                          
51771      			WdErrBuf_3 <= #1.0 ( u_d4a1 & ~ GenTx_Rsp_Vld );
           <font color = "red">			==></font>
51772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
51773      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
51774      			WdErrBuf_4 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51779      			WdErrBuf_5 <= #1.0 ( 1'b0 );
           			<font color = "green">-1-</font>                            
51780      		else if ( ResponseP_BufEn [5] & TxVldResponseP & ResponseP_GenTx_Rsp_Rdy )
           <font color = "green">		==></font>
51781      			WdErrBuf_5 <= #1.0 ( u_2f5e & ~ GenTx_Rsp_Vld );
           			<font color = "red">-2-</font>                                                
51782      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51784      			WdErrBuf_6 <= #1.0 ( 1'b0 );
           			<font color = "red">-1-</font>                            
51785      		else if ( ResponseP_BufEn [6] & TxVldResponseP & ResponseP_GenTx_Rsp_Rdy )
           <font color = "red">		==></font>
51786      			WdErrBuf_6 <= #1.0 ( u_bc3c & ~ GenTx_Rsp_Vld );
           <font color = "red">			==></font>
51787      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
51788      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51792      	always @( ResponseP_WordErrDflt or uWdErr_caseSel or u_1ad2 or u_25e7 or u_2698 or u_2f5e or u_4aba or u_83c0 or u_bc3c or u_d4a1 ) begin
           	<font color = "green">-1-</font>                                                                                                                                         
51793      		case ( uWdErr_caseSel )
           <font color = "green">		==></font>
51794      			8'b00000001 : WdErr = u_83c0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51796      			8'b00000100 : WdErr = u_4aba ;
           			<font color = "green">-1-</font>                              
51797      			8'b00001000 : WdErr = u_d4a1 ;
           <font color = "green">			==></font>
51798      			8'b00010000 : WdErr = u_2698 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51800      			8'b01000000 : WdErr = u_bc3c ;
           			<font color = "green">-1-</font>                              
51801      			8'b10000000 : WdErr = u_1ad2 ;
           <font color = "green">			==></font>
51802      			8'b0        : WdErr = ResponseP_WordErrDflt ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51891      		,	I [28]
           		<font color = "green">-1-</font> 	      
51892      		,	I [20]
           <font color = "green">		==></font>
51893      		,	I [12]
           		<font color = "red">-2-</font> 	      
51894      		,	I [4]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_215936">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_6f82e7ad">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
