============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2019  03:59:40 am
  Module:                 rv32i_core
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Instance                                             Module              Cell Count   Cell Area  Net Area   Total Area  Wireload     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
rv32i_core                                                                                                   288918 1060522.233     0.000  1060522.233    <none> (D) 
  u_mem_u_datamem                                                       data_mem_top                         173692  518303.320     0.000   518303.320    <none> (D) 
    u_mem                                                               data_memory                          173409  517547.908     0.000   517547.908    <none> (D) 
  u_decode_u_regfile                                                    register_file                          5354   20869.922     0.000    20869.922    <none> (D) 
  u_exe_u_alu_top_u_shift_srl_86_36                                     shift_right_vlog_unsigned_30674         393    1049.035     0.000     1049.035    <none> (D) 
  u_exe_u_alu_top_u_shift_sll_91_51_Y_u_exe_u_alu_top_u_shift_sll_83_36 shift_left_vlog_unsigned_30998          392    1046.366     0.000     1046.366    <none> (D) 
  u_branch_add_83_52_Y_u_branch_add_82_43                               add_unsigned_31015                      382    1019.673     0.000     1019.673    <none> (D) 
  u_branch_add_95_35                                                    add_unsigned_31011                      141     376.371     0.000      376.371    <none> (D) 
  u_if_u_btb_add_66_33_Y_u_if_add_84_34                                 add_unsigned_287                        131     349.678     0.000      349.678    <none> (D) 

 (D) = wireload is default in technology library
