#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2507230 .scope module, "cpu_test" "cpu_test" 2 7;
 .timescale 0 0;
v0x27ae770_0 .var "clk", 0 0;
v0x27ae810_0 .var "init_data", 0 0;
v0x27ae8d0_0 .var "reset", 0 0;
S_0x26d5bc0 .scope module, "cpu" "execution" 2 17, 3 12 0, S_0x2507230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x27aba30_0 .net "ALUctrl", 2 0, v0x278aa30_0;  1 drivers
v0x27abad0_0 .net "ALUsrc", 0 0, v0x278ab40_0;  1 drivers
v0x27abbc0_0 .net "FUNCT", 5 0, L_0x27bf1f0;  1 drivers
v0x27abcb0_0 .net "IMM16", 15 0, L_0x27bef00;  1 drivers
v0x27abd50_0 .net "INSTRUCT", 31 0, L_0x27beca0;  1 drivers
v0x27abe40_0 .net "IsBranch", 0 0, v0x278ace0_0;  1 drivers
v0x27abee0_0 .net "IsJAL", 0 0, v0x278ad80_0;  1 drivers
v0x27abf80_0 .net "IsJR", 0 0, v0x278ae90_0;  1 drivers
v0x27ac070_0 .net "IsJump", 0 0, v0x278af50_0;  1 drivers
v0x27ac1a0_0 .net "MemToReg", 0 0, v0x278b010_0;  1 drivers
v0x27ac290_0 .net "MemWr", 0 0, v0x278b0d0_0;  1 drivers
v0x27ac380_0 .net "OP", 5 0, L_0x27beb60;  1 drivers
v0x27ac470_0 .net "PCcount", 31 0, v0x278fc80_0;  1 drivers
v0x27ac510_0 .net "PCplus4", 31 0, L_0x27bf350;  1 drivers
v0x27ac5b0_0 .net "RD", 4 0, L_0x27bee60;  1 drivers
v0x27ac6a0_0 .net "RS", 4 0, L_0x27bed30;  1 drivers
v0x27ac740_0 .net "RT", 4 0, L_0x27bec00;  1 drivers
v0x27ac8f0_0 .net "RegDst", 0 0, v0x278b2d0_0;  1 drivers
v0x27ac990_0 .net "RegWr", 0 0, v0x278b370_0;  1 drivers
v0x27acac0_0 .net "Rint", 4 0, L_0x2821400;  1 drivers
v0x27acb60_0 .net "SE", 31 0, L_0x2887cf0;  1 drivers
v0x27acc00_0 .net "SHAMT", 4 0, L_0x27bf150;  1 drivers
v0x27acca0_0 .net "TA", 25 0, L_0x27befa0;  1 drivers
v0x27acd40_0 .net *"_s13", 0 0, L_0x27bf770;  1 drivers
v0x27acde0_0 .net *"_s14", 13 0, L_0x27bf810;  1 drivers
L_0x7fdd9ba6d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27ace80_0 .net/2u *"_s16", 1 0, L_0x7fdd9ba6d180;  1 drivers
L_0x7fdd9ba6d0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27acf20_0 .net/2u *"_s2", 31 0, L_0x7fdd9ba6d0f0;  1 drivers
v0x27acfc0_0 .net *"_s25", 0 0, L_0x2887870;  1 drivers
v0x27ad060_0 .net *"_s26", 15 0, L_0x2887b70;  1 drivers
v0x27ad120_0 .net *"_s7", 3 0, L_0x27bf4f0;  1 drivers
L_0x7fdd9ba6d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27ad200_0 .net/2u *"_s8", 1 0, L_0x7fdd9ba6d138;  1 drivers
v0x27ad2e0_0 .net "aluaddcarryout", 0 0, L_0x281bb70;  1 drivers
v0x27ad380_0 .net "aluaddoverflow", 0 0, L_0x281d6c0;  1 drivers
RS_0x7fdd9bac7778 .resolv tri, L_0x28181f0, L_0x281d9d0;
v0x27ac830_0 .net8 "aluaddsum", 31 0, RS_0x7fdd9bac7778;  2 drivers
v0x27ad630_0 .net "aluaddzero", 0 0, L_0x281dd30;  1 drivers
v0x27ad720_0 .net "alusrcout", 31 0, L_0x2888050;  1 drivers
v0x27ad810_0 .net "branchaddr", 31 0, L_0x27bfb20;  1 drivers
v0x27ad8d0_0 .net "carryout", 0 0, L_0x2882590;  1 drivers
v0x27ad970_0 .net "clk", 0 0, v0x27ae770_0;  1 drivers
v0x27ada10_0 .net "isbranchout", 31 0, L_0x281f8b0;  1 drivers
v0x27adb00_0 .net "isjrout", 31 0, L_0x28212d0;  1 drivers
v0x27adbf0_0 .net "isjumpout", 31 0, L_0x28211a0;  1 drivers
v0x27add00_0 .net "jumpaddr", 31 0, L_0x27bf5e0;  1 drivers
v0x27addc0_0 .net "mem2regout", 31 0, L_0x28880f0;  1 drivers
v0x27adeb0_0 .net "memout", 31 0, v0x27889a0_0;  1 drivers
v0x27adfc0_0 .net "overflow", 0 0, L_0x2884090;  1 drivers
v0x27ae060_0 .net "regAw", 4 0, L_0x2821530;  1 drivers
v0x27ae120_0 .net "regDa", 31 0, L_0x28258f0;  1 drivers
v0x27ae270_0 .net "regDb", 31 0, L_0x2826c40;  1 drivers
v0x27ae3c0_0 .net "regDin", 31 0, L_0x2821780;  1 drivers
RS_0x7fdd9bad9b08 .resolv tri, L_0x287ec10, L_0x28843e0;
v0x27ae480_0 .net8 "result", 31 0, RS_0x7fdd9bad9b08;  2 drivers
v0x27ae5d0_0 .net "shift2", 31 0, L_0x27bfc50;  1 drivers
v0x27ae690_0 .net "zero", 0 0, L_0x2884740;  1 drivers
L_0x27bf350 .arith/sum 32, v0x278fc80_0, L_0x7fdd9ba6d0f0;
L_0x27bf4f0 .part L_0x27bf350, 28, 4;
L_0x27bf5e0 .concat [ 2 26 4 0], L_0x7fdd9ba6d138, L_0x27befa0, L_0x27bf4f0;
L_0x27bf770 .part L_0x27bef00, 15, 1;
LS_0x27bf810_0_0 .concat [ 1 1 1 1], L_0x27bf770, L_0x27bf770, L_0x27bf770, L_0x27bf770;
LS_0x27bf810_0_4 .concat [ 1 1 1 1], L_0x27bf770, L_0x27bf770, L_0x27bf770, L_0x27bf770;
LS_0x27bf810_0_8 .concat [ 1 1 1 1], L_0x27bf770, L_0x27bf770, L_0x27bf770, L_0x27bf770;
LS_0x27bf810_0_12 .concat [ 1 1 0 0], L_0x27bf770, L_0x27bf770;
L_0x27bf810 .concat [ 4 4 4 2], LS_0x27bf810_0_0, LS_0x27bf810_0_4, LS_0x27bf810_0_8, LS_0x27bf810_0_12;
L_0x27bfb20 .concat [ 2 16 14 0], L_0x7fdd9ba6d180, L_0x27bef00, L_0x27bf810;
L_0x2887870 .part L_0x27bef00, 15, 1;
LS_0x2887b70_0_0 .concat [ 1 1 1 1], L_0x2887870, L_0x2887870, L_0x2887870, L_0x2887870;
LS_0x2887b70_0_4 .concat [ 1 1 1 1], L_0x2887870, L_0x2887870, L_0x2887870, L_0x2887870;
LS_0x2887b70_0_8 .concat [ 1 1 1 1], L_0x2887870, L_0x2887870, L_0x2887870, L_0x2887870;
LS_0x2887b70_0_12 .concat [ 1 1 1 1], L_0x2887870, L_0x2887870, L_0x2887870, L_0x2887870;
L_0x2887b70 .concat [ 4 4 4 4], LS_0x2887b70_0_0, LS_0x2887b70_0_4, LS_0x2887b70_0_8, LS_0x2887b70_0_12;
L_0x2887cf0 .concat [ 16 16 0 0], L_0x27bef00, L_0x2887b70;
S_0x26d57e0 .scope module, "aluadd" "alu" 3 90, 4 145 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2818e50/d .functor OR 1, L_0x281b650, L_0x281b7b0, C4<0>, C4<0>;
L_0x2818e50 .delay 1 (40,40,40) L_0x2818e50/d;
L_0x281ba60/d .functor OR 1, L_0x2818e50, L_0x2818e50, C4<0>, C4<0>;
L_0x281ba60 .delay 1 (40,40,40) L_0x281ba60/d;
L_0x281bb70/d .functor OR 1, L_0x281c960, L_0x281c230, C4<0>, C4<0>;
L_0x281bb70 .delay 1 (40,40,40) L_0x281bb70/d;
L_0x281d910/d .functor NOT 1, L_0x281cca0, C4<0>, C4<0>, C4<0>;
L_0x281d910 .delay 1 (10,10,10) L_0x281d910/d;
L_0x281ce00/d .functor NOT 1, L_0x281d6c0, C4<0>, C4<0>, C4<0>;
L_0x281ce00 .delay 1 (10,10,10) L_0x281ce00/d;
L_0x281cf00/d .functor AND 1, L_0x281d910, L_0x281d060, L_0x281e140, C4<1>;
L_0x281cf00 .delay 1 (60,60,60) L_0x281cf00/d;
L_0x281e230/d .functor NOT 1, L_0x281cf00, C4<0>, C4<0>, C4<0>;
L_0x281e230 .delay 1 (10,10,10) L_0x281e230/d;
L_0x281e340/d .functor AND 1, L_0x281e4f0, L_0x281ce00, L_0x281cf00, C4<1>;
L_0x281e340 .delay 1 (60,60,60) L_0x281e340/d;
L_0x281da70/d .functor OR 1, L_0x281dbd0, L_0x281e340, C4<0>, C4<0>;
L_0x281da70 .delay 1 (40,40,40) L_0x281da70/d;
v0x27290c0_0 .net "SLTval", 0 0, L_0x281e340;  1 drivers
v0x2729180_0 .net *"_s321", 0 0, L_0x2814dc0;  1 drivers
v0x2729260_0 .net *"_s324", 0 0, L_0x28131d0;  1 drivers
v0x2729320_0 .net *"_s327", 0 0, L_0x2816250;  1 drivers
v0x2729400_0 .net *"_s330", 0 0, L_0x2816500;  1 drivers
v0x27294e0_0 .net *"_s333", 0 0, L_0x28166f0;  1 drivers
v0x27295c0_0 .net *"_s336", 0 0, L_0x2816c00;  1 drivers
v0x27296a0_0 .net *"_s339", 0 0, L_0x2816e20;  1 drivers
v0x2729780_0 .net *"_s342", 0 0, L_0x2816470;  1 drivers
v0x27298f0_0 .net *"_s345", 0 0, L_0x2817b90;  1 drivers
v0x27299d0_0 .net *"_s348", 0 0, L_0x2817390;  1 drivers
v0x2729ab0_0 .net *"_s351", 0 0, L_0x28175b0;  1 drivers
v0x2729b90_0 .net *"_s354", 0 0, L_0x28177d0;  1 drivers
v0x2729c70_0 .net *"_s357", 0 0, L_0x2818470;  1 drivers
v0x2729d50_0 .net *"_s360", 0 0, L_0x2817db0;  1 drivers
v0x2729e30_0 .net *"_s363", 0 0, L_0x2817fd0;  1 drivers
v0x2729f10_0 .net *"_s366", 0 0, L_0x2817040;  1 drivers
v0x272a0c0_0 .net *"_s369", 0 0, L_0x2818ee0;  1 drivers
v0x272a160_0 .net *"_s372", 0 0, L_0x2818640;  1 drivers
v0x272a240_0 .net *"_s375", 0 0, L_0x2818860;  1 drivers
v0x272a320_0 .net *"_s378", 0 0, L_0x2818a80;  1 drivers
v0x272a400_0 .net *"_s381", 0 0, L_0x28197b0;  1 drivers
v0x272a4e0_0 .net *"_s384", 0 0, L_0x2819100;  1 drivers
v0x272a5c0_0 .net *"_s387", 0 0, L_0x2819320;  1 drivers
v0x272a6a0_0 .net *"_s390", 0 0, L_0x2819540;  1 drivers
v0x272a780_0 .net *"_s393", 0 0, L_0x28196a0;  1 drivers
v0x272a860_0 .net *"_s396", 0 0, L_0x28199d0;  1 drivers
v0x272a940_0 .net *"_s399", 0 0, L_0x2819bf0;  1 drivers
v0x272aa20_0 .net *"_s402", 0 0, L_0x2819e10;  1 drivers
v0x272ab00_0 .net *"_s405", 0 0, L_0x2819f70;  1 drivers
v0x272abe0_0 .net *"_s408", 0 0, L_0x281a250;  1 drivers
v0x272acc0_0 .net *"_s411", 0 0, L_0x281a470;  1 drivers
v0x272ada0_0 .net *"_s414", 0 0, L_0x281bd60;  1 drivers
v0x2729ff0_0 .net *"_s420", 0 0, L_0x281b650;  1 drivers
v0x272b070_0 .net *"_s422", 0 0, L_0x281b7b0;  1 drivers
v0x272b150_0 .net *"_s424", 0 0, L_0x281ba60;  1 drivers
v0x272b230_0 .net *"_s429", 0 0, L_0x281c960;  1 drivers
v0x272b310_0 .net *"_s431", 0 0, L_0x281c230;  1 drivers
v0x272b3f0_0 .net *"_s440", 0 0, L_0x281cca0;  1 drivers
v0x272b4d0_0 .net *"_s444", 0 0, L_0x281d060;  1 drivers
v0x272b5b0_0 .net *"_s446", 0 0, L_0x281e140;  1 drivers
v0x272b690_0 .net *"_s450", 0 0, L_0x281e4f0;  1 drivers
v0x272b770_0 .net *"_s452", 0 0, L_0x281da70;  1 drivers
v0x272b850_0 .net *"_s455", 0 0, L_0x281dbd0;  1 drivers
v0x272b930_0 .net "carryOut", 32 0, L_0x281b8a0;  1 drivers
v0x272ba10_0 .net "carryout", 0 0, L_0x281bb70;  alias, 1 drivers
L_0x7fdd9ba6d1c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x272bad0_0 .net "command", 2 0, L_0x7fdd9ba6d1c8;  1 drivers
v0x272bbb0_0 .net "initialResult", 31 0, L_0x2815540;  1 drivers
v0x272bc90_0 .net "isSLT", 0 0, L_0x281cf00;  1 drivers
v0x272bd50_0 .net "isSLTinv", 0 0, L_0x281e230;  1 drivers
v0x272be10_0 .net "isSubtract", 0 0, L_0x2818e50;  1 drivers
v0x272beb0_0 .net "operandA", 31 0, L_0x27bf350;  alias, 1 drivers
v0x272bf90_0 .net "operandB", 31 0, L_0x27bfc50;  alias, 1 drivers
v0x272c070_0 .net "overflow", 0 0, L_0x281d6c0;  alias, 1 drivers
v0x272c110_0 .net "overflowInv", 0 0, L_0x281ce00;  1 drivers
v0x272c1b0_0 .net8 "result", 31 0, RS_0x7fdd9bac7778;  alias, 2 drivers
v0x272c270_0 .net "s2inv", 0 0, L_0x281d910;  1 drivers
v0x272c310_0 .net "zero", 0 0, L_0x281dd30;  alias, 1 drivers
L_0x27c22a0 .part L_0x27bf350, 0, 1;
L_0x27c2400 .part L_0x27bfc50, 0, 1;
L_0x27c25b0 .part L_0x281b8a0, 0, 1;
L_0x27c2650 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27c26f0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27c2790 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27c4ce0 .part L_0x27bf350, 1, 1;
L_0x27c4e40 .part L_0x27bfc50, 1, 1;
L_0x27c4ff0 .part L_0x281b8a0, 1, 1;
L_0x27c5090 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27c51c0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27c5260 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27c7780 .part L_0x27bf350, 2, 1;
L_0x27c79f0 .part L_0x27bfc50, 2, 1;
L_0x27c7ba0 .part L_0x281b8a0, 2, 1;
L_0x27c7c40 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27c7ce0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27c7e90 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27ca3a0 .part L_0x27bf350, 3, 1;
L_0x27ca500 .part L_0x27bfc50, 3, 1;
L_0x27c7f30 .part L_0x281b8a0, 3, 1;
L_0x27ca870 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27ca7c0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27ca9d0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27ccf10 .part L_0x27bf350, 4, 1;
L_0x27cd070 .part L_0x27bfc50, 4, 1;
L_0x27caa70 .part L_0x281b8a0, 4, 1;
L_0x27cd300 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27cd220 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27cd490 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27cfa00 .part L_0x27bf350, 5, 1;
L_0x27cfb60 .part L_0x27bfc50, 5, 1;
L_0x27cd530 .part L_0x281b8a0, 5, 1;
L_0x27cfe20 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27c7d80 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27cfd10 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27d25a0 .part L_0x27bf350, 6, 1;
L_0x27d2700 .part L_0x27bfc50, 6, 1;
L_0x27d00d0 .part L_0x281b8a0, 6, 1;
L_0x27d29f0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27d28b0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27d2950 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27d4ff0 .part L_0x27bf350, 7, 1;
L_0x27d5150 .part L_0x27bfc50, 7, 1;
L_0x27d2e60 .part L_0x281b8a0, 7, 1;
L_0x27d2b20 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27d5300 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27d53a0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27d7b10 .part L_0x27bf350, 8, 1;
L_0x27d7c70 .part L_0x27bfc50, 8, 1;
L_0x27d5980 .part L_0x281b8a0, 8, 1;
L_0x27d5610 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27d7fd0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27d8070 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27da570 .part L_0x27bf350, 9, 1;
L_0x27da6d0 .part L_0x27bfc50, 9, 1;
L_0x27d8390 .part L_0x281b8a0, 9, 1;
L_0x27d81a0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27daa60 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27dab00 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27dcfe0 .part L_0x27bf350, 10, 1;
L_0x27c78e0 .part L_0x27bfc50, 10, 1;
L_0x27dae50 .part L_0x281b8a0, 10, 1;
L_0x27dac30 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27dacd0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27cfec0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27dfc10 .part L_0x27bf350, 11, 1;
L_0x27dfd70 .part L_0x27bfc50, 11, 1;
L_0x27ca6b0 .part L_0x281b8a0, 11, 1;
L_0x27dda80 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27ddb20 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27ddbc0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27e2760 .part L_0x27bf350, 12, 1;
L_0x27e28c0 .part L_0x27bfc50, 12, 1;
L_0x27e0580 .part L_0x281b8a0, 12, 1;
L_0x27e01c0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27e0260 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27e2ce0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27e5160 .part L_0x27bf350, 13, 1;
L_0x27e52c0 .part L_0x27bfc50, 13, 1;
L_0x27e2d80 .part L_0x281b8a0, 13, 1;
L_0x27e2e20 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27e2ec0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27e2f60 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27e7ba0 .part L_0x27bf350, 14, 1;
L_0x27e7d00 .part L_0x27bfc50, 14, 1;
L_0x27e5970 .part L_0x281b8a0, 14, 1;
L_0x27e5500 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27e55a0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27e5640 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27ea660 .part L_0x27bf350, 15, 1;
L_0x27ea7c0 .part L_0x27bfc50, 15, 1;
L_0x27e83e0 .part L_0x281b8a0, 15, 1;
L_0x27d5470 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27eac70 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27ead10 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27ed240 .part L_0x27bf350, 16, 1;
L_0x27ed3a0 .part L_0x27bfc50, 16, 1;
L_0x27ed550 .part L_0x281b8a0, 16, 1;
L_0x27ed680 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27eadb0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27eae50 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27efd70 .part L_0x27bf350, 17, 1;
L_0x27efed0 .part L_0x27bfc50, 17, 1;
L_0x27ed720 .part L_0x281b8a0, 17, 1;
L_0x27ed7c0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27ed860 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27ed900 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27f28a0 .part L_0x27bf350, 18, 1;
L_0x27f2a00 .part L_0x27bfc50, 18, 1;
L_0x27f0080 .part L_0x281b8a0, 18, 1;
L_0x27f0120 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27f01c0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27f0260 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27f5360 .part L_0x27bf350, 19, 1;
L_0x27f54c0 .part L_0x27bfc50, 19, 1;
L_0x27f2bb0 .part L_0x281b8a0, 19, 1;
L_0x27f2c50 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27f2cf0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27f2d90 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27f7dc0 .part L_0x27bf350, 20, 1;
L_0x27f7f20 .part L_0x27bfc50, 20, 1;
L_0x27f5670 .part L_0x281b8a0, 20, 1;
L_0x27f5710 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27f57b0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27f5850 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27fa800 .part L_0x27bf350, 21, 1;
L_0x27fa960 .part L_0x27bfc50, 21, 1;
L_0x27f80d0 .part L_0x281b8a0, 21, 1;
L_0x27f8170 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27f8210 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27f82b0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x27fd650 .part L_0x27bf350, 22, 1;
L_0x27fd7b0 .part L_0x27bfc50, 22, 1;
L_0x27dd650 .part L_0x281b8a0, 22, 1;
L_0x27dd6f0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27dd790 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27dd830 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x2800040 .part L_0x27bf350, 23, 1;
L_0x28001a0 .part L_0x27bfc50, 23, 1;
L_0x27fde10 .part L_0x281b8a0, 23, 1;
L_0x27fd9f0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27fda90 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27fdb30 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x2802a80 .part L_0x27bf350, 24, 1;
L_0x2802be0 .part L_0x27bfc50, 24, 1;
L_0x28008a0 .part L_0x281b8a0, 24, 1;
L_0x28003e0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x2800480 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x2800520 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x2805370 .part L_0x27bf350, 25, 1;
L_0x28054d0 .part L_0x27bfc50, 25, 1;
L_0x28032a0 .part L_0x281b8a0, 25, 1;
L_0x2802e20 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x2802ec0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x2802f60 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x2807cf0 .part L_0x27bf350, 26, 1;
L_0x27dd140 .part L_0x27bfc50, 26, 1;
L_0x2808260 .part L_0x281b8a0, 26, 1;
L_0x2808390 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x2805680 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x2805720 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x280a8c0 .part L_0x27bf350, 27, 1;
L_0x280aa20 .part L_0x27bfc50, 27, 1;
L_0x27dff20 .part L_0x281b8a0, 27, 1;
L_0x27dffc0 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27e0060 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x2808430 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x280d510 .part L_0x27bf350, 28, 1;
L_0x280d670 .part L_0x27bfc50, 28, 1;
L_0x280afe0 .part L_0x281b8a0, 28, 1;
L_0x280b080 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x280b120 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x280b1c0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x280ffc0 .part L_0x27bf350, 29, 1;
L_0x2810120 .part L_0x27bfc50, 29, 1;
L_0x28102d0 .part L_0x281b8a0, 29, 1;
L_0x2810400 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x280d820 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x280d8c0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x2812a80 .part L_0x27bf350, 30, 1;
L_0x2812be0 .part L_0x27bfc50, 30, 1;
L_0x28104a0 .part L_0x281b8a0, 30, 1;
L_0x2810540 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x28105e0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x2810680 .part L_0x7fdd9ba6d1c8, 2, 1;
LS_0x2815540_0_0 .concat8 [ 1 1 1 1], L_0x27c1eb0, L_0x27c48f0, L_0x27c7390, L_0x27c9fb0;
LS_0x2815540_0_4 .concat8 [ 1 1 1 1], L_0x27ccb20, L_0x27cf610, L_0x27d21b0, L_0x27d4c00;
LS_0x2815540_0_8 .concat8 [ 1 1 1 1], L_0x27d7720, L_0x27da180, L_0x27dcbf0, L_0x27df820;
LS_0x2815540_0_12 .concat8 [ 1 1 1 1], L_0x27e2370, L_0x27e4d70, L_0x27e77b0, L_0x27ea270;
LS_0x2815540_0_16 .concat8 [ 1 1 1 1], L_0x27ece50, L_0x27ef980, L_0x27f24b0, L_0x27f4f70;
LS_0x2815540_0_20 .concat8 [ 1 1 1 1], L_0x27f79d0, L_0x27fa410, L_0x27fd260, L_0x27ffc50;
LS_0x2815540_0_24 .concat8 [ 1 1 1 1], L_0x2802690, L_0x2804f80, L_0x2807900, L_0x280a4d0;
LS_0x2815540_0_28 .concat8 [ 1 1 1 1], L_0x280d120, L_0x280fbd0, L_0x2812690, L_0x2815150;
LS_0x2815540_1_0 .concat8 [ 4 4 4 4], LS_0x2815540_0_0, LS_0x2815540_0_4, LS_0x2815540_0_8, LS_0x2815540_0_12;
LS_0x2815540_1_4 .concat8 [ 4 4 4 4], LS_0x2815540_0_16, LS_0x2815540_0_20, LS_0x2815540_0_24, LS_0x2815540_0_28;
L_0x2815540 .concat8 [ 16 16 0 0], LS_0x2815540_1_0, LS_0x2815540_1_4;
L_0x2816160 .part L_0x27bf350, 31, 1;
L_0x2812d90 .part L_0x27bfc50, 31, 1;
L_0x2812f40 .part L_0x281b8a0, 31, 1;
L_0x27e7f40 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x27e7fe0 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x27e8080 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x2813070 .part L_0x2815540, 0, 1;
L_0x28132e0 .part L_0x2815540, 1, 1;
L_0x2816310 .part L_0x2815540, 2, 1;
L_0x2816600 .part L_0x2815540, 3, 1;
L_0x2817230 .part L_0x2815540, 4, 1;
L_0x2816cc0 .part L_0x2815540, 5, 1;
L_0x2816ee0 .part L_0x2815540, 6, 1;
L_0x2817af0 .part L_0x2815540, 7, 1;
L_0x2817c50 .part L_0x2815540, 8, 1;
L_0x2817450 .part L_0x2815540, 9, 1;
L_0x2817670 .part L_0x2815540, 10, 1;
L_0x2817890 .part L_0x2815540, 11, 1;
L_0x28184e0 .part L_0x2815540, 12, 1;
L_0x2817e70 .part L_0x2815540, 13, 1;
L_0x2818090 .part L_0x2815540, 14, 1;
L_0x28179e0 .part L_0x2815540, 15, 1;
L_0x2818fa0 .part L_0x2815540, 16, 1;
L_0x2818700 .part L_0x2815540, 17, 1;
L_0x2818920 .part L_0x2815540, 18, 1;
L_0x2818b40 .part L_0x2815540, 19, 1;
L_0x2819870 .part L_0x2815540, 20, 1;
L_0x28191c0 .part L_0x2815540, 21, 1;
L_0x28193e0 .part L_0x2815540, 22, 1;
L_0x2819600 .part L_0x2815540, 23, 1;
L_0x281a0f0 .part L_0x2815540, 24, 1;
L_0x2819a90 .part L_0x2815540, 25, 1;
L_0x2819cb0 .part L_0x2815540, 26, 1;
L_0x2819ed0 .part L_0x2815540, 27, 1;
L_0x281a990 .part L_0x2815540, 28, 1;
L_0x281a310 .part L_0x2815540, 29, 1;
L_0x281a530 .part L_0x2815540, 30, 1;
LS_0x28181f0_0_0 .concat8 [ 1 1 1 1], L_0x2814dc0, L_0x28131d0, L_0x2816250, L_0x2816500;
LS_0x28181f0_0_4 .concat8 [ 1 1 1 1], L_0x28166f0, L_0x2816c00, L_0x2816e20, L_0x2816470;
LS_0x28181f0_0_8 .concat8 [ 1 1 1 1], L_0x2817b90, L_0x2817390, L_0x28175b0, L_0x28177d0;
LS_0x28181f0_0_12 .concat8 [ 1 1 1 1], L_0x2818470, L_0x2817db0, L_0x2817fd0, L_0x2817040;
LS_0x28181f0_0_16 .concat8 [ 1 1 1 1], L_0x2818ee0, L_0x2818640, L_0x2818860, L_0x2818a80;
LS_0x28181f0_0_20 .concat8 [ 1 1 1 1], L_0x28197b0, L_0x2819100, L_0x2819320, L_0x2819540;
LS_0x28181f0_0_24 .concat8 [ 1 1 1 1], L_0x28196a0, L_0x28199d0, L_0x2819bf0, L_0x2819e10;
LS_0x28181f0_0_28 .concat8 [ 1 1 1 1], L_0x2819f70, L_0x281a250, L_0x281a470, L_0x281bd60;
LS_0x28181f0_1_0 .concat8 [ 4 4 4 4], LS_0x28181f0_0_0, LS_0x28181f0_0_4, LS_0x28181f0_0_8, LS_0x28181f0_0_12;
LS_0x28181f0_1_4 .concat8 [ 4 4 4 4], LS_0x28181f0_0_16, LS_0x28181f0_0_20, LS_0x28181f0_0_24, LS_0x28181f0_0_28;
L_0x28181f0 .concat8 [ 16 16 0 0], LS_0x28181f0_1_0, LS_0x28181f0_1_4;
L_0x2818cf0 .part L_0x2815540, 31, 1;
L_0x281b650 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x281b7b0 .part L_0x7fdd9ba6d1c8, 0, 1;
LS_0x281b8a0_0_0 .concat8 [ 1 1 1 1], L_0x281ba60, L_0x27c0a20, L_0x27c34c0, L_0x27c5fb0;
LS_0x281b8a0_0_4 .concat8 [ 1 1 1 1], L_0x27c8b60, L_0x27cb6d0, L_0x27ce170, L_0x27d0e00;
LS_0x281b8a0_0_8 .concat8 [ 1 1 1 1], L_0x27d3850, L_0x27d6370, L_0x27d8dd0, L_0x27db840;
LS_0x281b8a0_0_12 .concat8 [ 1 1 1 1], L_0x27de490, L_0x27e0f70, L_0x27e3970, L_0x27e6360;
LS_0x281b8a0_0_16 .concat8 [ 1 1 1 1], L_0x27e8e20, L_0x27eba00, L_0x27ee490, L_0x27f1050;
LS_0x281b8a0_0_20 .concat8 [ 1 1 1 1], L_0x27f3b00, L_0x27f65f0, L_0x27f9030, L_0x27fbdc0;
LS_0x281b8a0_0_24 .concat8 [ 1 1 1 1], L_0x27fe800, L_0x2801290, L_0x2803c90, L_0x2806550;
LS_0x281b8a0_0_28 .concat8 [ 1 1 1 1], L_0x28090d0, L_0x280bd40, L_0x280e780, L_0x28111f0;
LS_0x281b8a0_0_32 .concat8 [ 1 0 0 0], L_0x2813cb0;
LS_0x281b8a0_1_0 .concat8 [ 4 4 4 4], LS_0x281b8a0_0_0, LS_0x281b8a0_0_4, LS_0x281b8a0_0_8, LS_0x281b8a0_0_12;
LS_0x281b8a0_1_4 .concat8 [ 4 4 4 4], LS_0x281b8a0_0_16, LS_0x281b8a0_0_20, LS_0x281b8a0_0_24, LS_0x281b8a0_0_28;
LS_0x281b8a0_1_8 .concat8 [ 1 0 0 0], LS_0x281b8a0_0_32;
L_0x281b8a0 .concat8 [ 16 16 1 0], LS_0x281b8a0_1_0, LS_0x281b8a0_1_4, LS_0x281b8a0_1_8;
L_0x281c960 .part L_0x281b8a0, 32, 1;
L_0x281c230 .part L_0x281b8a0, 32, 1;
L_0x281d870 .part L_0x27bf350, 31, 1;
L_0x281cac0 .part L_0x27bfc50, 31, 1;
L_0x281cbb0 .part L_0x2815540, 31, 1;
L_0x281cca0 .part L_0x7fdd9ba6d1c8, 2, 1;
L_0x281d060 .part L_0x7fdd9ba6d1c8, 0, 1;
L_0x281e140 .part L_0x7fdd9ba6d1c8, 1, 1;
L_0x281e4f0 .part L_0x2815540, 31, 1;
L_0x281d9d0 .part/pv L_0x281da70, 0, 1, 32;
L_0x281dbd0 .part L_0x2815540, 0, 1;
S_0x26cfea0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26a6410 .param/l "i" 0 4 165, +C4<00>;
S_0x26cfac0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26cfea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27bf3f0/d .functor AND 1, L_0x27c22a0, L_0x27c2400, C4<1>, C4<1>;
L_0x27bf3f0 .delay 1 (40,40,40) L_0x27bf3f0/d;
L_0x27bfe60/d .functor NAND 1, L_0x27c22a0, L_0x27c2400, C4<1>, C4<1>;
L_0x27bfe60 .delay 1 (20,20,20) L_0x27bfe60/d;
L_0x27bffc0/d .functor OR 1, L_0x27c22a0, L_0x27c2400, C4<0>, C4<0>;
L_0x27bffc0 .delay 1 (40,40,40) L_0x27bffc0/d;
L_0x27c0150/d .functor NOR 1, L_0x27c22a0, L_0x27c2400, C4<0>, C4<0>;
L_0x27c0150 .delay 1 (20,20,20) L_0x27c0150/d;
L_0x27c01c0/d .functor XOR 1, L_0x27c22a0, L_0x27c2400, C4<0>, C4<0>;
L_0x27c01c0 .delay 1 (40,40,40) L_0x27c01c0/d;
L_0x27c0c20/d .functor NOT 1, L_0x27c2650, C4<0>, C4<0>, C4<0>;
L_0x27c0c20 .delay 1 (10,10,10) L_0x27c0c20/d;
L_0x27c0dc0/d .functor NOT 1, L_0x27c26f0, C4<0>, C4<0>, C4<0>;
L_0x27c0dc0 .delay 1 (10,10,10) L_0x27c0dc0/d;
L_0x27c0e80/d .functor NOT 1, L_0x27c2790, C4<0>, C4<0>, C4<0>;
L_0x27c0e80 .delay 1 (10,10,10) L_0x27c0e80/d;
L_0x27c1030/d .functor AND 1, L_0x27c0540, L_0x27c0c20, L_0x27c0dc0, L_0x27c0e80;
L_0x27c1030 .delay 1 (80,80,80) L_0x27c1030/d;
L_0x27c11e0/d .functor AND 1, L_0x27c0540, L_0x27c2650, L_0x27c0dc0, L_0x27c0e80;
L_0x27c11e0 .delay 1 (80,80,80) L_0x27c11e0/d;
L_0x27c13f0/d .functor AND 1, L_0x27c01c0, L_0x27c0c20, L_0x27c26f0, L_0x27c0e80;
L_0x27c13f0 .delay 1 (80,80,80) L_0x27c13f0/d;
L_0x27c15d0/d .functor AND 1, L_0x27c0540, L_0x27c2650, L_0x27c26f0, L_0x27c0e80;
L_0x27c15d0 .delay 1 (80,80,80) L_0x27c15d0/d;
L_0x27c17a0/d .functor AND 1, L_0x27bf3f0, L_0x27c0c20, L_0x27c0dc0, L_0x27c2790;
L_0x27c17a0 .delay 1 (80,80,80) L_0x27c17a0/d;
L_0x27c1980/d .functor AND 1, L_0x27bfe60, L_0x27c2650, L_0x27c0dc0, L_0x27c2790;
L_0x27c1980 .delay 1 (80,80,80) L_0x27c1980/d;
L_0x27c1730/d .functor AND 1, L_0x27c0150, L_0x27c0c20, L_0x27c26f0, L_0x27c2790;
L_0x27c1730 .delay 1 (80,80,80) L_0x27c1730/d;
L_0x27c1d10/d .functor AND 1, L_0x27bffc0, L_0x27c2650, L_0x27c26f0, L_0x27c2790;
L_0x27c1d10 .delay 1 (80,80,80) L_0x27c1d10/d;
L_0x27c1eb0/0/0 .functor OR 1, L_0x27c1030, L_0x27c11e0, L_0x27c13f0, L_0x27c17a0;
L_0x27c1eb0/0/4 .functor OR 1, L_0x27c1980, L_0x27c1730, L_0x27c1d10, L_0x27c15d0;
L_0x27c1eb0/d .functor OR 1, L_0x27c1eb0/0/0, L_0x27c1eb0/0/4, C4<0>, C4<0>;
L_0x27c1eb0 .delay 1 (160,160,160) L_0x27c1eb0/d;
v0x2508b80_0 .net "a", 0 0, L_0x27c22a0;  1 drivers
v0x2508c40_0 .net "addSub", 0 0, L_0x27c0540;  1 drivers
v0x2508740_0 .net "andRes", 0 0, L_0x27bf3f0;  1 drivers
v0x26d5450_0 .net "b", 0 0, L_0x27c2400;  1 drivers
v0x26cf730_0 .net "carryIn", 0 0, L_0x27c25b0;  1 drivers
v0x26c9a10_0 .net "carryOut", 0 0, L_0x27c0a20;  1 drivers
v0x26b80f0_0 .net "initialResult", 0 0, L_0x27c1eb0;  1 drivers
v0x26b8190_0 .net "isAdd", 0 0, L_0x27c1030;  1 drivers
v0x26b23d0_0 .net "isAnd", 0 0, L_0x27c17a0;  1 drivers
v0x26b2470_0 .net "isNand", 0 0, L_0x27c1980;  1 drivers
v0x26ac6b0_0 .net "isNor", 0 0, L_0x27c1730;  1 drivers
v0x26ac750_0 .net "isOr", 0 0, L_0x27c1d10;  1 drivers
v0x2695030_0 .net "isSLT", 0 0, L_0x27c15d0;  1 drivers
v0x26950d0_0 .net "isSub", 0 0, L_0x27c11e0;  1 drivers
v0x268f310_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26895f0_0 .net "isXor", 0 0, L_0x27c13f0;  1 drivers
v0x2689690_0 .net "nandRes", 0 0, L_0x27bfe60;  1 drivers
v0x2671f20_0 .net "norRes", 0 0, L_0x27c0150;  1 drivers
v0x2671fc0_0 .net "orRes", 0 0, L_0x27bffc0;  1 drivers
v0x266c200_0 .net "s0", 0 0, L_0x27c2650;  1 drivers
v0x266c2c0_0 .net "s0inv", 0 0, L_0x27c0c20;  1 drivers
v0x2654b30_0 .net "s1", 0 0, L_0x27c26f0;  1 drivers
v0x2654bf0_0 .net "s1inv", 0 0, L_0x27c0dc0;  1 drivers
v0x264ee10_0 .net "s2", 0 0, L_0x27c2790;  1 drivers
v0x264eed0_0 .net "s2inv", 0 0, L_0x27c0e80;  1 drivers
v0x2637840_0 .net "xorRes", 0 0, L_0x27c01c0;  1 drivers
S_0x26ca180 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26cfac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c0320/d .functor XOR 1, L_0x27c2400, L_0x2818e50, C4<0>, C4<0>;
L_0x27c0320 .delay 1 (40,40,40) L_0x27c0320/d;
L_0x27c03e0/d .functor XOR 1, L_0x27c22a0, L_0x27c0320, C4<0>, C4<0>;
L_0x27c03e0 .delay 1 (40,40,40) L_0x27c03e0/d;
L_0x27c0540/d .functor XOR 1, L_0x27c03e0, L_0x27c25b0, C4<0>, C4<0>;
L_0x27c0540 .delay 1 (40,40,40) L_0x27c0540/d;
L_0x27c0740/d .functor AND 1, L_0x27c22a0, L_0x27c0320, C4<1>, C4<1>;
L_0x27c0740 .delay 1 (40,40,40) L_0x27c0740/d;
L_0x27c09b0/d .functor AND 1, L_0x27c03e0, L_0x27c25b0, C4<1>, C4<1>;
L_0x27c09b0 .delay 1 (40,40,40) L_0x27c09b0/d;
L_0x27c0a20/d .functor OR 1, L_0x27c0740, L_0x27c09b0, C4<0>, C4<0>;
L_0x27c0a20 .delay 1 (40,40,40) L_0x27c0a20/d;
v0x25f2ff0_0 .net "AandB", 0 0, L_0x27c0740;  1 drivers
v0x25f54d0_0 .net "BxorSub", 0 0, L_0x27c0320;  1 drivers
v0x270b800_0 .net "a", 0 0, L_0x27c22a0;  alias, 1 drivers
v0x2508300_0 .net "b", 0 0, L_0x27c2400;  alias, 1 drivers
v0x25083c0_0 .net "carryin", 0 0, L_0x27c25b0;  alias, 1 drivers
v0x2507ec0_0 .net "carryout", 0 0, L_0x27c0a20;  alias, 1 drivers
v0x2507f80_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2507a80_0 .net "res", 0 0, L_0x27c0540;  alias, 1 drivers
v0x2507b40_0 .net "xAorB", 0 0, L_0x27c03e0;  1 drivers
v0x25094b0_0 .net "xAorBandCin", 0 0, L_0x27c09b0;  1 drivers
S_0x26c9da0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26d5560 .param/l "i" 0 4 165, +C4<01>;
S_0x26b8860 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26c9da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c2340/d .functor AND 1, L_0x27c4ce0, L_0x27c4e40, C4<1>, C4<1>;
L_0x27c2340 .delay 1 (40,40,40) L_0x27c2340/d;
L_0x27c2920/d .functor NAND 1, L_0x27c4ce0, L_0x27c4e40, C4<1>, C4<1>;
L_0x27c2920 .delay 1 (20,20,20) L_0x27c2920/d;
L_0x27c1b70/d .functor OR 1, L_0x27c4ce0, L_0x27c4e40, C4<0>, C4<0>;
L_0x27c1b70 .delay 1 (40,40,40) L_0x27c1b70/d;
L_0x27c2ba0/d .functor NOR 1, L_0x27c4ce0, L_0x27c4e40, C4<0>, C4<0>;
L_0x27c2ba0 .delay 1 (20,20,20) L_0x27c2ba0/d;
L_0x27c2c60/d .functor XOR 1, L_0x27c4ce0, L_0x27c4e40, C4<0>, C4<0>;
L_0x27c2c60 .delay 1 (40,40,40) L_0x27c2c60/d;
L_0x27c36c0/d .functor NOT 1, L_0x27c5090, C4<0>, C4<0>, C4<0>;
L_0x27c36c0 .delay 1 (10,10,10) L_0x27c36c0/d;
L_0x27c3820/d .functor NOT 1, L_0x27c51c0, C4<0>, C4<0>, C4<0>;
L_0x27c3820 .delay 1 (10,10,10) L_0x27c3820/d;
L_0x27c3890/d .functor NOT 1, L_0x27c5260, C4<0>, C4<0>, C4<0>;
L_0x27c3890 .delay 1 (10,10,10) L_0x27c3890/d;
L_0x27c3a40/d .functor AND 1, L_0x27c2fe0, L_0x27c36c0, L_0x27c3820, L_0x27c3890;
L_0x27c3a40 .delay 1 (80,80,80) L_0x27c3a40/d;
L_0x27c3bf0/d .functor AND 1, L_0x27c2fe0, L_0x27c5090, L_0x27c3820, L_0x27c3890;
L_0x27c3bf0 .delay 1 (80,80,80) L_0x27c3bf0/d;
L_0x27c3e00/d .functor AND 1, L_0x27c2c60, L_0x27c36c0, L_0x27c51c0, L_0x27c3890;
L_0x27c3e00 .delay 1 (80,80,80) L_0x27c3e00/d;
L_0x27c3fe0/d .functor AND 1, L_0x27c2fe0, L_0x27c5090, L_0x27c51c0, L_0x27c3890;
L_0x27c3fe0 .delay 1 (80,80,80) L_0x27c3fe0/d;
L_0x27c41b0/d .functor AND 1, L_0x27c2340, L_0x27c36c0, L_0x27c3820, L_0x27c5260;
L_0x27c41b0 .delay 1 (80,80,80) L_0x27c41b0/d;
L_0x27c4390/d .functor AND 1, L_0x27c2920, L_0x27c5090, L_0x27c3820, L_0x27c5260;
L_0x27c4390 .delay 1 (80,80,80) L_0x27c4390/d;
L_0x27c4140/d .functor AND 1, L_0x27c2ba0, L_0x27c36c0, L_0x27c51c0, L_0x27c5260;
L_0x27c4140 .delay 1 (80,80,80) L_0x27c4140/d;
L_0x27c4720/d .functor AND 1, L_0x27c1b70, L_0x27c5090, L_0x27c51c0, L_0x27c5260;
L_0x27c4720 .delay 1 (80,80,80) L_0x27c4720/d;
L_0x27c48f0/0/0 .functor OR 1, L_0x27c3a40, L_0x27c3bf0, L_0x27c3e00, L_0x27c41b0;
L_0x27c48f0/0/4 .functor OR 1, L_0x27c4390, L_0x27c4140, L_0x27c4720, L_0x27c3fe0;
L_0x27c48f0/d .functor OR 1, L_0x27c48f0/0/0, L_0x27c48f0/0/4, C4<0>, C4<0>;
L_0x27c48f0 .delay 1 (160,160,160) L_0x27c48f0/d;
v0x2574e90_0 .net "a", 0 0, L_0x27c4ce0;  1 drivers
v0x256f150_0 .net "addSub", 0 0, L_0x27c2fe0;  1 drivers
v0x256f1f0_0 .net "andRes", 0 0, L_0x27c2340;  1 drivers
v0x2551da0_0 .net "b", 0 0, L_0x27c4e40;  1 drivers
v0x254c080_0 .net "carryIn", 0 0, L_0x27c4ff0;  1 drivers
v0x254c120_0 .net "carryOut", 0 0, L_0x27c34c0;  1 drivers
v0x2534970_0 .net "initialResult", 0 0, L_0x27c48f0;  1 drivers
v0x2534a10_0 .net "isAdd", 0 0, L_0x27c3a40;  1 drivers
v0x252ec50_0 .net "isAnd", 0 0, L_0x27c41b0;  1 drivers
v0x252ecf0_0 .net "isNand", 0 0, L_0x27c4390;  1 drivers
v0x2528f30_0 .net "isNor", 0 0, L_0x27c4140;  1 drivers
v0x2528fd0_0 .net "isOr", 0 0, L_0x27c4720;  1 drivers
v0x23c80d0_0 .net "isSLT", 0 0, L_0x27c3fe0;  1 drivers
v0x23c8170_0 .net "isSub", 0 0, L_0x27c3bf0;  1 drivers
v0x23cb760_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x23cb800_0 .net "isXor", 0 0, L_0x27c3e00;  1 drivers
v0x25158b0_0 .net "nandRes", 0 0, L_0x27c2920;  1 drivers
v0x2515950_0 .net "norRes", 0 0, L_0x27c2ba0;  1 drivers
v0x2632350_0 .net "orRes", 0 0, L_0x27c1b70;  1 drivers
v0x26323f0_0 .net "s0", 0 0, L_0x27c5090;  1 drivers
v0x2631f10_0 .net "s0inv", 0 0, L_0x27c36c0;  1 drivers
v0x2631fb0_0 .net "s1", 0 0, L_0x27c51c0;  1 drivers
v0x2631be0_0 .net "s1inv", 0 0, L_0x27c3820;  1 drivers
v0x2631c80_0 .net "s2", 0 0, L_0x27c5260;  1 drivers
v0x26318b0_0 .net "s2inv", 0 0, L_0x27c3890;  1 drivers
v0x2631970_0 .net "xorRes", 0 0, L_0x27c2c60;  1 drivers
S_0x26b8480 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26b8860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c2dc0/d .functor XOR 1, L_0x27c4e40, L_0x2818e50, C4<0>, C4<0>;
L_0x27c2dc0 .delay 1 (40,40,40) L_0x27c2dc0/d;
L_0x27c2e80/d .functor XOR 1, L_0x27c4ce0, L_0x27c2dc0, C4<0>, C4<0>;
L_0x27c2e80 .delay 1 (40,40,40) L_0x27c2e80/d;
L_0x27c2fe0/d .functor XOR 1, L_0x27c2e80, L_0x27c4ff0, C4<0>, C4<0>;
L_0x27c2fe0 .delay 1 (40,40,40) L_0x27c2fe0/d;
L_0x27c31e0/d .functor AND 1, L_0x27c4ce0, L_0x27c2dc0, C4<1>, C4<1>;
L_0x27c31e0 .delay 1 (40,40,40) L_0x27c31e0/d;
L_0x27c3450/d .functor AND 1, L_0x27c2e80, L_0x27c4ff0, C4<1>, C4<1>;
L_0x27c3450 .delay 1 (40,40,40) L_0x27c3450/d;
L_0x27c34c0/d .functor OR 1, L_0x27c31e0, L_0x27c3450, C4<0>, C4<0>;
L_0x27c34c0 .delay 1 (40,40,40) L_0x27c34c0/d;
v0x25cc990_0 .net "AandB", 0 0, L_0x27c31e0;  1 drivers
v0x25b52b0_0 .net "BxorSub", 0 0, L_0x27c2dc0;  1 drivers
v0x25b5370_0 .net "a", 0 0, L_0x27c4ce0;  alias, 1 drivers
v0x25af590_0 .net "b", 0 0, L_0x27c4e40;  alias, 1 drivers
v0x25af650_0 .net "carryin", 0 0, L_0x27c4ff0;  alias, 1 drivers
v0x25a98e0_0 .net "carryout", 0 0, L_0x27c34c0;  alias, 1 drivers
v0x2597bc0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25921f0_0 .net "res", 0 0, L_0x27c2fe0;  alias, 1 drivers
v0x25922b0_0 .net "xAorB", 0 0, L_0x27c2e80;  1 drivers
v0x258c580_0 .net "xAorBandCin", 0 0, L_0x27c3450;  1 drivers
S_0x26b2b40 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2631670 .param/l "i" 0 4 165, +C4<010>;
S_0x26b2760 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26b2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c5300/d .functor AND 1, L_0x27c7780, L_0x27c79f0, C4<1>, C4<1>;
L_0x27c5300 .delay 1 (40,40,40) L_0x27c5300/d;
L_0x27c5410/d .functor NAND 1, L_0x27c7780, L_0x27c79f0, C4<1>, C4<1>;
L_0x27c5410 .delay 1 (20,20,20) L_0x27c5410/d;
L_0x27c4580/d .functor OR 1, L_0x27c7780, L_0x27c79f0, C4<0>, C4<0>;
L_0x27c4580 .delay 1 (40,40,40) L_0x27c4580/d;
L_0x27c5690/d .functor NOR 1, L_0x27c7780, L_0x27c79f0, C4<0>, C4<0>;
L_0x27c5690 .delay 1 (20,20,20) L_0x27c5690/d;
L_0x27c5750/d .functor XOR 1, L_0x27c7780, L_0x27c79f0, C4<0>, C4<0>;
L_0x27c5750 .delay 1 (40,40,40) L_0x27c5750/d;
L_0x27c61b0/d .functor NOT 1, L_0x27c7c40, C4<0>, C4<0>, C4<0>;
L_0x27c61b0 .delay 1 (10,10,10) L_0x27c61b0/d;
L_0x262f310/d .functor NOT 1, L_0x27c7ce0, C4<0>, C4<0>, C4<0>;
L_0x262f310 .delay 1 (10,10,10) L_0x262f310/d;
L_0x27c6360/d .functor NOT 1, L_0x27c7e90, C4<0>, C4<0>, C4<0>;
L_0x27c6360 .delay 1 (10,10,10) L_0x27c6360/d;
L_0x27c6510/d .functor AND 1, L_0x27c5ad0, L_0x27c61b0, L_0x262f310, L_0x27c6360;
L_0x27c6510 .delay 1 (80,80,80) L_0x27c6510/d;
L_0x27c66c0/d .functor AND 1, L_0x27c5ad0, L_0x27c7c40, L_0x262f310, L_0x27c6360;
L_0x27c66c0 .delay 1 (80,80,80) L_0x27c66c0/d;
L_0x27c68d0/d .functor AND 1, L_0x27c5750, L_0x27c61b0, L_0x27c7ce0, L_0x27c6360;
L_0x27c68d0 .delay 1 (80,80,80) L_0x27c68d0/d;
L_0x27c6ab0/d .functor AND 1, L_0x27c5ad0, L_0x27c7c40, L_0x27c7ce0, L_0x27c6360;
L_0x27c6ab0 .delay 1 (80,80,80) L_0x27c6ab0/d;
L_0x27c6c80/d .functor AND 1, L_0x27c5300, L_0x27c61b0, L_0x262f310, L_0x27c7e90;
L_0x27c6c80 .delay 1 (80,80,80) L_0x27c6c80/d;
L_0x27c6e60/d .functor AND 1, L_0x27c5410, L_0x27c7c40, L_0x262f310, L_0x27c7e90;
L_0x27c6e60 .delay 1 (80,80,80) L_0x27c6e60/d;
L_0x27c6c10/d .functor AND 1, L_0x27c5690, L_0x27c61b0, L_0x27c7ce0, L_0x27c7e90;
L_0x27c6c10 .delay 1 (80,80,80) L_0x27c6c10/d;
L_0x27c71f0/d .functor AND 1, L_0x27c4580, L_0x27c7c40, L_0x27c7ce0, L_0x27c7e90;
L_0x27c71f0 .delay 1 (80,80,80) L_0x27c71f0/d;
L_0x27c7390/0/0 .functor OR 1, L_0x27c6510, L_0x27c66c0, L_0x27c68d0, L_0x27c6c80;
L_0x27c7390/0/4 .functor OR 1, L_0x27c6e60, L_0x27c6c10, L_0x27c71f0, L_0x27c6ab0;
L_0x27c7390/d .functor OR 1, L_0x27c7390/0/0, L_0x27c7390/0/4, C4<0>, C4<0>;
L_0x27c7390 .delay 1 (160,160,160) L_0x27c7390/d;
v0x262f640_0 .net "a", 0 0, L_0x27c7780;  1 drivers
v0x262f270_0 .net "addSub", 0 0, L_0x27c5ad0;  1 drivers
v0x262ef70_0 .net "andRes", 0 0, L_0x27c5300;  1 drivers
v0x262eba0_0 .net "b", 0 0, L_0x27c79f0;  1 drivers
v0x262e870_0 .net "carryIn", 0 0, L_0x27c7ba0;  1 drivers
v0x262e910_0 .net "carryOut", 0 0, L_0x27c5fb0;  1 drivers
v0x262e540_0 .net "initialResult", 0 0, L_0x27c7390;  1 drivers
v0x262e5e0_0 .net "isAdd", 0 0, L_0x27c6510;  1 drivers
v0x262e210_0 .net "isAnd", 0 0, L_0x27c6c80;  1 drivers
v0x262e2b0_0 .net "isNand", 0 0, L_0x27c6e60;  1 drivers
v0x262dee0_0 .net "isNor", 0 0, L_0x27c6c10;  1 drivers
v0x262df80_0 .net "isOr", 0 0, L_0x27c71f0;  1 drivers
v0x262dbb0_0 .net "isSLT", 0 0, L_0x27c6ab0;  1 drivers
v0x262dc50_0 .net "isSub", 0 0, L_0x27c66c0;  1 drivers
v0x262d880_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x262d920_0 .net "isXor", 0 0, L_0x27c68d0;  1 drivers
v0x262d550_0 .net "nandRes", 0 0, L_0x27c5410;  1 drivers
v0x262d5f0_0 .net "norRes", 0 0, L_0x27c5690;  1 drivers
v0x262ce60_0 .net "orRes", 0 0, L_0x27c4580;  1 drivers
v0x262cf00_0 .net "s0", 0 0, L_0x27c7c40;  1 drivers
v0x262cb30_0 .net "s0inv", 0 0, L_0x27c61b0;  1 drivers
v0x262cbf0_0 .net "s1", 0 0, L_0x27c7ce0;  1 drivers
v0x262c800_0 .net "s1inv", 0 0, L_0x262f310;  1 drivers
v0x262c8c0_0 .net "s2", 0 0, L_0x27c7e90;  1 drivers
v0x262c4b0_0 .net "s2inv", 0 0, L_0x27c6360;  1 drivers
v0x262c570_0 .net "xorRes", 0 0, L_0x27c5750;  1 drivers
S_0x26ace20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26b2760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c58b0/d .functor XOR 1, L_0x27c79f0, L_0x2818e50, C4<0>, C4<0>;
L_0x27c58b0 .delay 1 (40,40,40) L_0x27c58b0/d;
L_0x27c5970/d .functor XOR 1, L_0x27c7780, L_0x27c58b0, C4<0>, C4<0>;
L_0x27c5970 .delay 1 (40,40,40) L_0x27c5970/d;
L_0x27c5ad0/d .functor XOR 1, L_0x27c5970, L_0x27c7ba0, C4<0>, C4<0>;
L_0x27c5ad0 .delay 1 (40,40,40) L_0x27c5ad0/d;
L_0x27c5cd0/d .functor AND 1, L_0x27c7780, L_0x27c58b0, C4<1>, C4<1>;
L_0x27c5cd0 .delay 1 (40,40,40) L_0x27c5cd0/d;
L_0x27c5f40/d .functor AND 1, L_0x27c5970, L_0x27c7ba0, C4<1>, C4<1>;
L_0x27c5f40 .delay 1 (40,40,40) L_0x27c5f40/d;
L_0x27c5fb0/d .functor OR 1, L_0x27c5cd0, L_0x27c5f40, C4<0>, C4<0>;
L_0x27c5fb0 .delay 1 (40,40,40) L_0x27c5fb0/d;
v0x2630c90_0 .net "AandB", 0 0, L_0x27c5cd0;  1 drivers
v0x26308c0_0 .net "BxorSub", 0 0, L_0x27c58b0;  1 drivers
v0x2630980_0 .net "a", 0 0, L_0x27c7780;  alias, 1 drivers
v0x2630590_0 .net "b", 0 0, L_0x27c79f0;  alias, 1 drivers
v0x2630650_0 .net "carryin", 0 0, L_0x27c7ba0;  alias, 1 drivers
v0x26302d0_0 .net "carryout", 0 0, L_0x27c5fb0;  alias, 1 drivers
v0x262ff30_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x262fc00_0 .net "res", 0 0, L_0x27c5ad0;  alias, 1 drivers
v0x262fcc0_0 .net "xAorB", 0 0, L_0x27c5970;  1 drivers
v0x262f980_0 .net "xAorBandCin", 0 0, L_0x27c5f40;  1 drivers
S_0x26aca40 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2597c60 .param/l "i" 0 4 165, +C4<011>;
S_0x26957a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26aca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27c4d80/d .functor AND 1, L_0x27ca3a0, L_0x27ca500, C4<1>, C4<1>;
L_0x27c4d80 .delay 1 (40,40,40) L_0x27c4d80/d;
L_0x27c7050/d .functor NAND 1, L_0x27ca3a0, L_0x27ca500, C4<1>, C4<1>;
L_0x27c7050 .delay 1 (20,20,20) L_0x27c7050/d;
L_0x27c8020/d .functor OR 1, L_0x27ca3a0, L_0x27ca500, C4<0>, C4<0>;
L_0x27c8020 .delay 1 (40,40,40) L_0x27c8020/d;
L_0x27c8210/d .functor NOR 1, L_0x27ca3a0, L_0x27ca500, C4<0>, C4<0>;
L_0x27c8210 .delay 1 (20,20,20) L_0x27c8210/d;
L_0x27c82d0/d .functor XOR 1, L_0x27ca3a0, L_0x27ca500, C4<0>, C4<0>;
L_0x27c82d0 .delay 1 (40,40,40) L_0x27c82d0/d;
L_0x27c8d60/d .functor NOT 1, L_0x27ca870, C4<0>, C4<0>, C4<0>;
L_0x27c8d60 .delay 1 (10,10,10) L_0x27c8d60/d;
L_0x27c8ec0/d .functor NOT 1, L_0x27ca7c0, C4<0>, C4<0>, C4<0>;
L_0x27c8ec0 .delay 1 (10,10,10) L_0x27c8ec0/d;
L_0x27c8f30/d .functor NOT 1, L_0x27ca9d0, C4<0>, C4<0>, C4<0>;
L_0x27c8f30 .delay 1 (10,10,10) L_0x27c8f30/d;
L_0x27c90e0/d .functor AND 1, L_0x27c86a0, L_0x27c8d60, L_0x27c8ec0, L_0x27c8f30;
L_0x27c90e0 .delay 1 (80,80,80) L_0x27c90e0/d;
L_0x27c92e0/d .functor AND 1, L_0x27c86a0, L_0x27ca870, L_0x27c8ec0, L_0x27c8f30;
L_0x27c92e0 .delay 1 (80,80,80) L_0x27c92e0/d;
L_0x27c94f0/d .functor AND 1, L_0x27c82d0, L_0x27c8d60, L_0x27ca7c0, L_0x27c8f30;
L_0x27c94f0 .delay 1 (80,80,80) L_0x27c94f0/d;
L_0x27c96d0/d .functor AND 1, L_0x27c86a0, L_0x27ca870, L_0x27ca7c0, L_0x27c8f30;
L_0x27c96d0 .delay 1 (80,80,80) L_0x27c96d0/d;
L_0x27c98a0/d .functor AND 1, L_0x27c4d80, L_0x27c8d60, L_0x27c8ec0, L_0x27ca9d0;
L_0x27c98a0 .delay 1 (80,80,80) L_0x27c98a0/d;
L_0x27c9a80/d .functor AND 1, L_0x27c7050, L_0x27ca870, L_0x27c8ec0, L_0x27ca9d0;
L_0x27c9a80 .delay 1 (80,80,80) L_0x27c9a80/d;
L_0x27c9830/d .functor AND 1, L_0x27c8210, L_0x27c8d60, L_0x27ca7c0, L_0x27ca9d0;
L_0x27c9830 .delay 1 (80,80,80) L_0x27c9830/d;
L_0x27c9e10/d .functor AND 1, L_0x27c8020, L_0x27ca870, L_0x27ca7c0, L_0x27ca9d0;
L_0x27c9e10 .delay 1 (80,80,80) L_0x27c9e10/d;
L_0x27c9fb0/0/0 .functor OR 1, L_0x27c90e0, L_0x27c92e0, L_0x27c94f0, L_0x27c98a0;
L_0x27c9fb0/0/4 .functor OR 1, L_0x27c9a80, L_0x27c9830, L_0x27c9e10, L_0x27c96d0;
L_0x27c9fb0/d .functor OR 1, L_0x27c9fb0/0/0, L_0x27c9fb0/0/4, C4<0>, C4<0>;
L_0x27c9fb0 .delay 1 (160,160,160) L_0x27c9fb0/d;
v0x26b3010_0 .net "a", 0 0, L_0x27ca3a0;  1 drivers
v0x26ad290_0 .net "addSub", 0 0, L_0x27c86a0;  1 drivers
v0x26a6550_0 .net "andRes", 0 0, L_0x27c4d80;  1 drivers
v0x26a0780_0 .net "b", 0 0, L_0x27ca500;  1 drivers
v0x2695c10_0 .net "carryIn", 0 0, L_0x27c7f30;  1 drivers
v0x2695cb0_0 .net "carryOut", 0 0, L_0x27c8b60;  1 drivers
v0x268fef0_0 .net "initialResult", 0 0, L_0x27c9fb0;  1 drivers
v0x268ff90_0 .net "isAdd", 0 0, L_0x27c90e0;  1 drivers
v0x268a1d0_0 .net "isAnd", 0 0, L_0x27c98a0;  1 drivers
v0x268a270_0 .net "isNand", 0 0, L_0x27c9a80;  1 drivers
v0x2677fd0_0 .net "isNor", 0 0, L_0x27c9830;  1 drivers
v0x2678070_0 .net "isOr", 0 0, L_0x27c9e10;  1 drivers
v0x2672b00_0 .net "isSLT", 0 0, L_0x27c96d0;  1 drivers
v0x2672ba0_0 .net "isSub", 0 0, L_0x27c92e0;  1 drivers
v0x266cde0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x266ce80_0 .net "isXor", 0 0, L_0x27c94f0;  1 drivers
v0x265a4c0_0 .net "nandRes", 0 0, L_0x27c7050;  1 drivers
v0x265a560_0 .net "norRes", 0 0, L_0x27c8210;  1 drivers
v0x264f9f0_0 .net "orRes", 0 0, L_0x27c8020;  1 drivers
v0x264fa90_0 .net "s0", 0 0, L_0x27ca870;  1 drivers
v0x2649cd0_0 .net "s0inv", 0 0, L_0x27c8d60;  1 drivers
v0x2649d90_0 .net "s1", 0 0, L_0x27ca7c0;  1 drivers
v0x2649880_0 .net "s1inv", 0 0, L_0x27c8ec0;  1 drivers
v0x2649940_0 .net "s2", 0 0, L_0x27ca9d0;  1 drivers
v0x26494c0_0 .net "s2inv", 0 0, L_0x27c8f30;  1 drivers
v0x2649580_0 .net "xorRes", 0 0, L_0x27c82d0;  1 drivers
S_0x26953c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26957a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27c8430/d .functor XOR 1, L_0x27ca500, L_0x2818e50, C4<0>, C4<0>;
L_0x27c8430 .delay 1 (40,40,40) L_0x27c8430/d;
L_0x27c84f0/d .functor XOR 1, L_0x27ca3a0, L_0x27c8430, C4<0>, C4<0>;
L_0x27c84f0 .delay 1 (40,40,40) L_0x27c84f0/d;
L_0x27c86a0/d .functor XOR 1, L_0x27c84f0, L_0x27c7f30, C4<0>, C4<0>;
L_0x27c86a0 .delay 1 (40,40,40) L_0x27c86a0/d;
L_0x27c88a0/d .functor AND 1, L_0x27ca3a0, L_0x27c8430, C4<1>, C4<1>;
L_0x27c88a0 .delay 1 (40,40,40) L_0x27c88a0/d;
L_0x27c8090/d .functor AND 1, L_0x27c84f0, L_0x27c7f30, C4<1>, C4<1>;
L_0x27c8090 .delay 1 (40,40,40) L_0x27c8090/d;
L_0x27c8b60/d .functor OR 1, L_0x27c88a0, L_0x27c8090, C4<0>, C4<0>;
L_0x27c8b60 .delay 1 (40,40,40) L_0x27c8b60/d;
v0x26d4c70_0 .net "AandB", 0 0, L_0x27c88a0;  1 drivers
v0x2648730_0 .net "BxorSub", 0 0, L_0x27c8430;  1 drivers
v0x26d6030_0 .net "a", 0 0, L_0x27ca3a0;  alias, 1 drivers
v0x26d60d0_0 .net "b", 0 0, L_0x27ca500;  alias, 1 drivers
v0x26d0310_0 .net "carryin", 0 0, L_0x27c7f30;  alias, 1 drivers
v0x26ca5f0_0 .net "carryout", 0 0, L_0x27c8b60;  alias, 1 drivers
v0x26ca6b0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26c3880_0 .net "res", 0 0, L_0x27c86a0;  alias, 1 drivers
v0x26c3940_0 .net "xAorB", 0 0, L_0x27c84f0;  1 drivers
v0x26b8d80_0 .net "xAorBandCin", 0 0, L_0x27c8090;  1 drivers
S_0x268fa80 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2637cc0 .param/l "i" 0 4 165, +C4<0100>;
S_0x268f6a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x268fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ca440/d .functor AND 1, L_0x27ccf10, L_0x27cd070, C4<1>, C4<1>;
L_0x27ca440 .delay 1 (40,40,40) L_0x27ca440/d;
L_0x27c9c70/d .functor NAND 1, L_0x27ccf10, L_0x27cd070, C4<1>, C4<1>;
L_0x27c9c70 .delay 1 (20,20,20) L_0x27c9c70/d;
L_0x27cab90/d .functor OR 1, L_0x27ccf10, L_0x27cd070, C4<0>, C4<0>;
L_0x27cab90 .delay 1 (40,40,40) L_0x27cab90/d;
L_0x27cad80/d .functor NOR 1, L_0x27ccf10, L_0x27cd070, C4<0>, C4<0>;
L_0x27cad80 .delay 1 (20,20,20) L_0x27cad80/d;
L_0x27cae40/d .functor XOR 1, L_0x27ccf10, L_0x27cd070, C4<0>, C4<0>;
L_0x27cae40 .delay 1 (40,40,40) L_0x27cae40/d;
L_0x27cb8d0/d .functor NOT 1, L_0x27cd300, C4<0>, C4<0>, C4<0>;
L_0x27cb8d0 .delay 1 (10,10,10) L_0x27cb8d0/d;
L_0x27cba30/d .functor NOT 1, L_0x27cd220, C4<0>, C4<0>, C4<0>;
L_0x27cba30 .delay 1 (10,10,10) L_0x27cba30/d;
L_0x27cbaf0/d .functor NOT 1, L_0x27cd490, C4<0>, C4<0>, C4<0>;
L_0x27cbaf0 .delay 1 (10,10,10) L_0x27cbaf0/d;
L_0x27cbca0/d .functor AND 1, L_0x27cb210, L_0x27cb8d0, L_0x27cba30, L_0x27cbaf0;
L_0x27cbca0 .delay 1 (80,80,80) L_0x27cbca0/d;
L_0x27cbe50/d .functor AND 1, L_0x27cb210, L_0x27cd300, L_0x27cba30, L_0x27cbaf0;
L_0x27cbe50 .delay 1 (80,80,80) L_0x27cbe50/d;
L_0x27cc060/d .functor AND 1, L_0x27cae40, L_0x27cb8d0, L_0x27cd220, L_0x27cbaf0;
L_0x27cc060 .delay 1 (80,80,80) L_0x27cc060/d;
L_0x27cc240/d .functor AND 1, L_0x27cb210, L_0x27cd300, L_0x27cd220, L_0x27cbaf0;
L_0x27cc240 .delay 1 (80,80,80) L_0x27cc240/d;
L_0x27cc410/d .functor AND 1, L_0x27ca440, L_0x27cb8d0, L_0x27cba30, L_0x27cd490;
L_0x27cc410 .delay 1 (80,80,80) L_0x27cc410/d;
L_0x27cc5f0/d .functor AND 1, L_0x27c9c70, L_0x27cd300, L_0x27cba30, L_0x27cd490;
L_0x27cc5f0 .delay 1 (80,80,80) L_0x27cc5f0/d;
L_0x27cc3a0/d .functor AND 1, L_0x27cad80, L_0x27cb8d0, L_0x27cd220, L_0x27cd490;
L_0x27cc3a0 .delay 1 (80,80,80) L_0x27cc3a0/d;
L_0x27cc980/d .functor AND 1, L_0x27cab90, L_0x27cd300, L_0x27cd220, L_0x27cd490;
L_0x27cc980 .delay 1 (80,80,80) L_0x27cc980/d;
L_0x27ccb20/0/0 .functor OR 1, L_0x27cbca0, L_0x27cbe50, L_0x27cc060, L_0x27cc410;
L_0x27ccb20/0/4 .functor OR 1, L_0x27cc5f0, L_0x27cc3a0, L_0x27cc980, L_0x27cc240;
L_0x27ccb20/d .functor OR 1, L_0x27ccb20/0/0, L_0x27ccb20/0/4, C4<0>, C4<0>;
L_0x27ccb20 .delay 1 (160,160,160) L_0x27ccb20/d;
v0x258d0d0_0 .net "a", 0 0, L_0x27ccf10;  1 drivers
v0x2586390_0 .net "addSub", 0 0, L_0x27cb210;  1 drivers
v0x25805c0_0 .net "andRes", 0 0, L_0x27ca440;  1 drivers
v0x2575a50_0 .net "b", 0 0, L_0x27cd070;  1 drivers
v0x256fd30_0 .net "carryIn", 0 0, L_0x27caa70;  1 drivers
v0x256fdd0_0 .net "carryOut", 0 0, L_0x27cb6d0;  1 drivers
v0x256a010_0 .net "initialResult", 0 0, L_0x27ccb20;  1 drivers
v0x256a0b0_0 .net "isAdd", 0 0, L_0x27cbca0;  1 drivers
v0x25697e0_0 .net "isAnd", 0 0, L_0x27cc410;  1 drivers
v0x2569880_0 .net "isNand", 0 0, L_0x27cc5f0;  1 drivers
v0x2552980_0 .net "isNor", 0 0, L_0x27cc3a0;  1 drivers
v0x2552a20_0 .net "isOr", 0 0, L_0x27cc980;  1 drivers
v0x254cc60_0 .net "isSLT", 0 0, L_0x27cc240;  1 drivers
v0x254cd00_0 .net "isSub", 0 0, L_0x27cbe50;  1 drivers
v0x2535550_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25355f0_0 .net "isXor", 0 0, L_0x27cc060;  1 drivers
v0x252f830_0 .net "nandRes", 0 0, L_0x27c9c70;  1 drivers
v0x252f8d0_0 .net "norRes", 0 0, L_0x27cad80;  1 drivers
v0x251d360_0 .net "orRes", 0 0, L_0x27cab90;  1 drivers
v0x251d400_0 .net "s0", 0 0, L_0x27cd300;  1 drivers
v0x2329ed0_0 .net "s0inv", 0 0, L_0x27cb8d0;  1 drivers
v0x2329f90_0 .net "s1", 0 0, L_0x27cd220;  1 drivers
v0x262adc0_0 .net "s1inv", 0 0, L_0x27cba30;  1 drivers
v0x262ae80_0 .net "s2", 0 0, L_0x27cd490;  1 drivers
v0x262a8f0_0 .net "s2inv", 0 0, L_0x27cbaf0;  1 drivers
v0x262a9b0_0 .net "xorRes", 0 0, L_0x27cae40;  1 drivers
S_0x2689d60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x268f6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27cafa0/d .functor XOR 1, L_0x27cd070, L_0x2818e50, C4<0>, C4<0>;
L_0x27cafa0 .delay 1 (40,40,40) L_0x27cafa0/d;
L_0x27cb060/d .functor XOR 1, L_0x27ccf10, L_0x27cafa0, C4<0>, C4<0>;
L_0x27cb060 .delay 1 (40,40,40) L_0x27cb060/d;
L_0x27cb210/d .functor XOR 1, L_0x27cb060, L_0x27caa70, C4<0>, C4<0>;
L_0x27cb210 .delay 1 (40,40,40) L_0x27cb210/d;
L_0x27cb410/d .functor AND 1, L_0x27ccf10, L_0x27cafa0, C4<1>, C4<1>;
L_0x27cb410 .delay 1 (40,40,40) L_0x27cb410/d;
L_0x27cac00/d .functor AND 1, L_0x27cb060, L_0x27caa70, C4<1>, C4<1>;
L_0x27cac00 .delay 1 (40,40,40) L_0x27cac00/d;
L_0x27cb6d0/d .functor OR 1, L_0x27cb410, L_0x27cac00, C4<0>, C4<0>;
L_0x27cb6d0 .delay 1 (40,40,40) L_0x27cb6d0/d;
v0x25c09e0_0 .net "AandB", 0 0, L_0x27cb410;  1 drivers
v0x25c0aa0_0 .net "BxorSub", 0 0, L_0x27cafa0;  1 drivers
v0x25b5eb0_0 .net "a", 0 0, L_0x27ccf10;  alias, 1 drivers
v0x25b5f50_0 .net "b", 0 0, L_0x27cd070;  alias, 1 drivers
v0x25b0190_0 .net "carryin", 0 0, L_0x27caa70;  alias, 1 drivers
v0x25aa450_0 .net "carryout", 0 0, L_0x27cb6d0;  alias, 1 drivers
v0x25aa510_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x259d910_0 .net "res", 0 0, L_0x27cb210;  alias, 1 drivers
v0x259d9d0_0 .net "xAorB", 0 0, L_0x27cb060;  1 drivers
v0x2592dd0_0 .net "xAorBandCin", 0 0, L_0x27cac00;  1 drivers
S_0x2689980 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x25864a0 .param/l "i" 0 4 165, +C4<0101>;
S_0x2672690 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2689980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ccfb0/d .functor AND 1, L_0x27cfa00, L_0x27cfb60, C4<1>, C4<1>;
L_0x27ccfb0 .delay 1 (40,40,40) L_0x27ccfb0/d;
L_0x27cc7e0/d .functor NAND 1, L_0x27cfa00, L_0x27cfb60, C4<1>, C4<1>;
L_0x27cc7e0 .delay 1 (20,20,20) L_0x27cc7e0/d;
L_0x27cd680/d .functor OR 1, L_0x27cfa00, L_0x27cfb60, C4<0>, C4<0>;
L_0x27cd680 .delay 1 (40,40,40) L_0x27cd680/d;
L_0x27cd870/d .functor NOR 1, L_0x27cfa00, L_0x27cfb60, C4<0>, C4<0>;
L_0x27cd870 .delay 1 (20,20,20) L_0x27cd870/d;
L_0x27cd930/d .functor XOR 1, L_0x27cfa00, L_0x27cfb60, C4<0>, C4<0>;
L_0x27cd930 .delay 1 (40,40,40) L_0x27cd930/d;
L_0x27ce370/d .functor NOT 1, L_0x27cfe20, C4<0>, C4<0>, C4<0>;
L_0x27ce370 .delay 1 (10,10,10) L_0x27ce370/d;
L_0x27ce4d0/d .functor NOT 1, L_0x27c7d80, C4<0>, C4<0>, C4<0>;
L_0x27ce4d0 .delay 1 (10,10,10) L_0x27ce4d0/d;
L_0x27ce590/d .functor NOT 1, L_0x27cfd10, C4<0>, C4<0>, C4<0>;
L_0x27ce590 .delay 1 (10,10,10) L_0x27ce590/d;
L_0x27ce740/d .functor AND 1, L_0x27cdcb0, L_0x27ce370, L_0x27ce4d0, L_0x27ce590;
L_0x27ce740 .delay 1 (80,80,80) L_0x27ce740/d;
L_0x27ce8f0/d .functor AND 1, L_0x27cdcb0, L_0x27cfe20, L_0x27ce4d0, L_0x27ce590;
L_0x27ce8f0 .delay 1 (80,80,80) L_0x27ce8f0/d;
L_0x27ceb00/d .functor AND 1, L_0x27cd930, L_0x27ce370, L_0x27c7d80, L_0x27ce590;
L_0x27ceb00 .delay 1 (80,80,80) L_0x27ceb00/d;
L_0x27cece0/d .functor AND 1, L_0x27cdcb0, L_0x27cfe20, L_0x27c7d80, L_0x27ce590;
L_0x27cece0 .delay 1 (80,80,80) L_0x27cece0/d;
L_0x27ceeb0/d .functor AND 1, L_0x27ccfb0, L_0x27ce370, L_0x27ce4d0, L_0x27cfd10;
L_0x27ceeb0 .delay 1 (80,80,80) L_0x27ceeb0/d;
L_0x27cf090/d .functor AND 1, L_0x27cc7e0, L_0x27cfe20, L_0x27ce4d0, L_0x27cfd10;
L_0x27cf090 .delay 1 (80,80,80) L_0x27cf090/d;
L_0x27cee40/d .functor AND 1, L_0x27cd870, L_0x27ce370, L_0x27c7d80, L_0x27cfd10;
L_0x27cee40 .delay 1 (80,80,80) L_0x27cee40/d;
L_0x27cf470/d .functor AND 1, L_0x27cd680, L_0x27cfe20, L_0x27c7d80, L_0x27cfd10;
L_0x27cf470 .delay 1 (80,80,80) L_0x27cf470/d;
L_0x27cf610/0/0 .functor OR 1, L_0x27ce740, L_0x27ce8f0, L_0x27ceb00, L_0x27ceeb0;
L_0x27cf610/0/4 .functor OR 1, L_0x27cf090, L_0x27cee40, L_0x27cf470, L_0x27cece0;
L_0x27cf610/d .functor OR 1, L_0x27cf610/0/0, L_0x27cf610/0/4, C4<0>, C4<0>;
L_0x27cf610 .delay 1 (160,160,160) L_0x27cf610/d;
v0x26173c0_0 .net "a", 0 0, L_0x27cfa00;  1 drivers
v0x2617460_0 .net "addSub", 0 0, L_0x27cdcb0;  1 drivers
v0x2616ef0_0 .net "andRes", 0 0, L_0x27ccfb0;  1 drivers
v0x2616f90_0 .net "b", 0 0, L_0x27cfb60;  1 drivers
v0x2616a20_0 .net "carryIn", 0 0, L_0x27cd530;  1 drivers
v0x2616ac0_0 .net "carryOut", 0 0, L_0x27ce170;  1 drivers
v0x2616550_0 .net "initialResult", 0 0, L_0x27cf610;  1 drivers
v0x26165f0_0 .net "isAdd", 0 0, L_0x27ce740;  1 drivers
v0x2616080_0 .net "isAnd", 0 0, L_0x27ceeb0;  1 drivers
v0x2615bb0_0 .net "isNand", 0 0, L_0x27cf090;  1 drivers
v0x2615c50_0 .net "isNor", 0 0, L_0x27cee40;  1 drivers
v0x26156e0_0 .net "isOr", 0 0, L_0x27cf470;  1 drivers
v0x26157a0_0 .net "isSLT", 0 0, L_0x27cece0;  1 drivers
v0x2615210_0 .net "isSub", 0 0, L_0x27ce8f0;  1 drivers
v0x26152d0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26109e0_0 .net "isXor", 0 0, L_0x27ceb00;  1 drivers
v0x2610aa0_0 .net "nandRes", 0 0, L_0x27cc7e0;  1 drivers
v0x2616120_0 .net "norRes", 0 0, L_0x27cd870;  1 drivers
v0x2614870_0 .net "orRes", 0 0, L_0x27cd680;  1 drivers
v0x2614930_0 .net "s0", 0 0, L_0x27cfe20;  1 drivers
v0x26143a0_0 .net "s0inv", 0 0, L_0x27ce370;  1 drivers
v0x2614440_0 .net "s1", 0 0, L_0x27c7d80;  1 drivers
v0x2613ed0_0 .net "s1inv", 0 0, L_0x27ce4d0;  1 drivers
v0x2613f90_0 .net "s2", 0 0, L_0x27cfd10;  1 drivers
v0x2613a20_0 .net "s2inv", 0 0, L_0x27ce590;  1 drivers
v0x2613530_0 .net "xorRes", 0 0, L_0x27cd930;  1 drivers
S_0x26722b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2672690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27cda90/d .functor XOR 1, L_0x27cfb60, L_0x2818e50, C4<0>, C4<0>;
L_0x27cda90 .delay 1 (40,40,40) L_0x27cda90/d;
L_0x27cdb50/d .functor XOR 1, L_0x27cfa00, L_0x27cda90, C4<0>, C4<0>;
L_0x27cdb50 .delay 1 (40,40,40) L_0x27cdb50/d;
L_0x27cdcb0/d .functor XOR 1, L_0x27cdb50, L_0x27cd530, C4<0>, C4<0>;
L_0x27cdcb0 .delay 1 (40,40,40) L_0x27cdcb0/d;
L_0x27cdeb0/d .functor AND 1, L_0x27cfa00, L_0x27cda90, C4<1>, C4<1>;
L_0x27cdeb0 .delay 1 (40,40,40) L_0x27cdeb0/d;
L_0x27cd6f0/d .functor AND 1, L_0x27cdb50, L_0x27cd530, C4<1>, C4<1>;
L_0x27cd6f0 .delay 1 (40,40,40) L_0x27cd6f0/d;
L_0x27ce170/d .functor OR 1, L_0x27cdeb0, L_0x27cd6f0, C4<0>, C4<0>;
L_0x27ce170 .delay 1 (40,40,40) L_0x27ce170/d;
v0x2629b20_0 .net "AandB", 0 0, L_0x27cdeb0;  1 drivers
v0x26295b0_0 .net "BxorSub", 0 0, L_0x27cda90;  1 drivers
v0x2629670_0 .net "a", 0 0, L_0x27cfa00;  alias, 1 drivers
v0x26290e0_0 .net "b", 0 0, L_0x27cfb60;  alias, 1 drivers
v0x26291a0_0 .net "carryin", 0 0, L_0x27cd530;  alias, 1 drivers
v0x2628c80_0 .net "carryout", 0 0, L_0x27ce170;  alias, 1 drivers
v0x2610eb0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2610f50_0 .net "res", 0 0, L_0x27cdcb0;  alias, 1 drivers
v0x2617d60_0 .net "xAorB", 0 0, L_0x27cdb50;  1 drivers
v0x2617890_0 .net "xAorBandCin", 0 0, L_0x27cd6f0;  1 drivers
S_0x266c970 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26130a0 .param/l "i" 0 4 165, +C4<0110>;
S_0x266c590 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x266c970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27cfaa0/d .functor AND 1, L_0x27d25a0, L_0x27d2700, C4<1>, C4<1>;
L_0x27cfaa0 .delay 1 (40,40,40) L_0x27cfaa0/d;
L_0x27d0200/d .functor NAND 1, L_0x27d25a0, L_0x27d2700, C4<1>, C4<1>;
L_0x27d0200 .delay 1 (20,20,20) L_0x27d0200/d;
L_0x27d02c0/d .functor OR 1, L_0x27d25a0, L_0x27d2700, C4<0>, C4<0>;
L_0x27d02c0 .delay 1 (40,40,40) L_0x27d02c0/d;
L_0x27d04b0/d .functor NOR 1, L_0x27d25a0, L_0x27d2700, C4<0>, C4<0>;
L_0x27d04b0 .delay 1 (20,20,20) L_0x27d04b0/d;
L_0x27d0610/d .functor XOR 1, L_0x27d25a0, L_0x27d2700, C4<0>, C4<0>;
L_0x27d0610 .delay 1 (40,40,40) L_0x27d0610/d;
L_0x27d1000/d .functor NOT 1, L_0x27d29f0, C4<0>, C4<0>, C4<0>;
L_0x27d1000 .delay 1 (10,10,10) L_0x27d1000/d;
L_0x27d1160/d .functor NOT 1, L_0x27d28b0, C4<0>, C4<0>, C4<0>;
L_0x27d1160 .delay 1 (10,10,10) L_0x27d1160/d;
L_0x27d1220/d .functor NOT 1, L_0x27d2950, C4<0>, C4<0>, C4<0>;
L_0x27d1220 .delay 1 (10,10,10) L_0x27d1220/d;
L_0x27d13d0/d .functor AND 1, L_0x27d0940, L_0x27d1000, L_0x27d1160, L_0x27d1220;
L_0x27d13d0 .delay 1 (80,80,80) L_0x27d13d0/d;
L_0x27d1580/d .functor AND 1, L_0x27d0940, L_0x27d29f0, L_0x27d1160, L_0x27d1220;
L_0x27d1580 .delay 1 (80,80,80) L_0x27d1580/d;
L_0x27d1730/d .functor AND 1, L_0x27d0610, L_0x27d1000, L_0x27d28b0, L_0x27d1220;
L_0x27d1730 .delay 1 (80,80,80) L_0x27d1730/d;
L_0x27d1920/d .functor AND 1, L_0x27d0940, L_0x27d29f0, L_0x27d28b0, L_0x27d1220;
L_0x27d1920 .delay 1 (80,80,80) L_0x27d1920/d;
L_0x27d1a50/d .functor AND 1, L_0x27cfaa0, L_0x27d1000, L_0x27d1160, L_0x27d2950;
L_0x27d1a50 .delay 1 (80,80,80) L_0x27d1a50/d;
L_0x27d1cb0/d .functor AND 1, L_0x27d0200, L_0x27d29f0, L_0x27d1160, L_0x27d2950;
L_0x27d1cb0 .delay 1 (80,80,80) L_0x27d1cb0/d;
L_0x27d19e0/d .functor AND 1, L_0x27d04b0, L_0x27d1000, L_0x27d28b0, L_0x27d2950;
L_0x27d19e0 .delay 1 (80,80,80) L_0x27d19e0/d;
L_0x27d2010/d .functor AND 1, L_0x27d02c0, L_0x27d29f0, L_0x27d28b0, L_0x27d2950;
L_0x27d2010 .delay 1 (80,80,80) L_0x27d2010/d;
L_0x27d21b0/0/0 .functor OR 1, L_0x27d13d0, L_0x27d1580, L_0x27d1730, L_0x27d1a50;
L_0x27d21b0/0/4 .functor OR 1, L_0x27d1cb0, L_0x27d19e0, L_0x27d2010, L_0x27d1920;
L_0x27d21b0/d .functor OR 1, L_0x27d21b0/0/0, L_0x27d21b0/0/4, C4<0>, C4<0>;
L_0x27d21b0 .delay 1 (160,160,160) L_0x27d21b0/d;
v0x264f5a0_0 .net "a", 0 0, L_0x27d25a0;  1 drivers
v0x264f1a0_0 .net "addSub", 0 0, L_0x27d0940;  1 drivers
v0x264f270_0 .net "andRes", 0 0, L_0x27cfaa0;  1 drivers
v0x25cd060_0 .net "b", 0 0, L_0x27d2700;  1 drivers
v0x25cd130_0 .net "carryIn", 0 0, L_0x27d00d0;  1 drivers
v0x25ccc80_0 .net "carryOut", 0 0, L_0x27d0e00;  1 drivers
v0x25ccd20_0 .net "initialResult", 0 0, L_0x27d21b0;  1 drivers
v0x25b5a20_0 .net "isAdd", 0 0, L_0x27d13d0;  1 drivers
v0x25b5ac0_0 .net "isAnd", 0 0, L_0x27d1a50;  1 drivers
v0x25b56d0_0 .net "isNand", 0 0, L_0x27d1cb0;  1 drivers
v0x25afd00_0 .net "isNor", 0 0, L_0x27d19e0;  1 drivers
v0x25afdc0_0 .net "isOr", 0 0, L_0x27d2010;  1 drivers
v0x25af920_0 .net "isSLT", 0 0, L_0x27d1920;  1 drivers
v0x25af9e0_0 .net "isSub", 0 0, L_0x27d1580;  1 drivers
v0x25a9fe0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25aa080_0 .net "isXor", 0 0, L_0x27d1730;  1 drivers
v0x25a9c00_0 .net "nandRes", 0 0, L_0x27d0200;  1 drivers
v0x25a9ca0_0 .net "norRes", 0 0, L_0x27d04b0;  1 drivers
v0x2592580_0 .net "orRes", 0 0, L_0x27d02c0;  1 drivers
v0x2592620_0 .net "s0", 0 0, L_0x27d29f0;  1 drivers
v0x258cc40_0 .net "s0inv", 0 0, L_0x27d1000;  1 drivers
v0x258cce0_0 .net "s1", 0 0, L_0x27d28b0;  1 drivers
v0x258c860_0 .net "s1inv", 0 0, L_0x27d1160;  1 drivers
v0x258c900_0 .net "s2", 0 0, L_0x27d2950;  1 drivers
v0x25755e0_0 .net "s2inv", 0 0, L_0x27d1220;  1 drivers
v0x2575680_0 .net "xorRes", 0 0, L_0x27d0610;  1 drivers
S_0x26552a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x266c590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d06d0/d .functor XOR 1, L_0x27d2700, L_0x2818e50, C4<0>, C4<0>;
L_0x27d06d0 .delay 1 (40,40,40) L_0x27d06d0/d;
L_0x27d0830/d .functor XOR 1, L_0x27d25a0, L_0x27d06d0, C4<0>, C4<0>;
L_0x27d0830 .delay 1 (40,40,40) L_0x27d0830/d;
L_0x27d0940/d .functor XOR 1, L_0x27d0830, L_0x27d00d0, C4<0>, C4<0>;
L_0x27d0940 .delay 1 (40,40,40) L_0x27d0940/d;
L_0x27d0b40/d .functor AND 1, L_0x27d25a0, L_0x27d06d0, C4<1>, C4<1>;
L_0x27d0b40 .delay 1 (40,40,40) L_0x27d0b40/d;
L_0x27d0330/d .functor AND 1, L_0x27d0830, L_0x27d00d0, C4<1>, C4<1>;
L_0x27d0330 .delay 1 (40,40,40) L_0x27d0330/d;
L_0x27d0e00/d .functor OR 1, L_0x27d0b40, L_0x27d0330, C4<0>, C4<0>;
L_0x27d0e00 .delay 1 (40,40,40) L_0x27d0e00/d;
v0x26121f0_0 .net "AandB", 0 0, L_0x27d0b40;  1 drivers
v0x2610510_0 .net "BxorSub", 0 0, L_0x27d06d0;  1 drivers
v0x26105d0_0 .net "a", 0 0, L_0x27d25a0;  alias, 1 drivers
v0x2611d20_0 .net "b", 0 0, L_0x27d2700;  alias, 1 drivers
v0x2611de0_0 .net "carryin", 0 0, L_0x27d00d0;  alias, 1 drivers
v0x2611850_0 .net "carryout", 0 0, L_0x27d0e00;  alias, 1 drivers
v0x2611910_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2611380_0 .net "res", 0 0, L_0x27d0940;  alias, 1 drivers
v0x2611440_0 .net "xAorB", 0 0, L_0x27d0830;  1 drivers
v0x2654ee0_0 .net "xAorBandCin", 0 0, L_0x27d0330;  1 drivers
S_0x2575200 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x25b5640 .param/l "i" 0 4 165, +C4<0111>;
S_0x256f4e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2575200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d2640/d .functor AND 1, L_0x27d4ff0, L_0x27d5150, C4<1>, C4<1>;
L_0x27d2640 .delay 1 (40,40,40) L_0x27d2640/d;
L_0x27d2c40/d .functor NAND 1, L_0x27d4ff0, L_0x27d5150, C4<1>, C4<1>;
L_0x27d2c40 .delay 1 (20,20,20) L_0x27d2c40/d;
L_0x27d2da0/d .functor OR 1, L_0x27d4ff0, L_0x27d5150, C4<0>, C4<0>;
L_0x27d2da0 .delay 1 (40,40,40) L_0x27d2da0/d;
L_0x27d2f30/d .functor NOR 1, L_0x27d4ff0, L_0x27d5150, C4<0>, C4<0>;
L_0x27d2f30 .delay 1 (20,20,20) L_0x27d2f30/d;
L_0x27d2ff0/d .functor XOR 1, L_0x27d4ff0, L_0x27d5150, C4<0>, C4<0>;
L_0x27d2ff0 .delay 1 (40,40,40) L_0x27d2ff0/d;
L_0x27d3a50/d .functor NOT 1, L_0x27d2b20, C4<0>, C4<0>, C4<0>;
L_0x27d3a50 .delay 1 (10,10,10) L_0x27d3a50/d;
L_0x27d3bb0/d .functor NOT 1, L_0x27d5300, C4<0>, C4<0>, C4<0>;
L_0x27d3bb0 .delay 1 (10,10,10) L_0x27d3bb0/d;
L_0x27d3c70/d .functor NOT 1, L_0x27d53a0, C4<0>, C4<0>, C4<0>;
L_0x27d3c70 .delay 1 (10,10,10) L_0x27d3c70/d;
L_0x27d3e20/d .functor AND 1, L_0x27d3370, L_0x27d3a50, L_0x27d3bb0, L_0x27d3c70;
L_0x27d3e20 .delay 1 (80,80,80) L_0x27d3e20/d;
L_0x27d3fd0/d .functor AND 1, L_0x27d3370, L_0x27d2b20, L_0x27d3bb0, L_0x27d3c70;
L_0x27d3fd0 .delay 1 (80,80,80) L_0x27d3fd0/d;
L_0x27d4180/d .functor AND 1, L_0x27d2ff0, L_0x27d3a50, L_0x27d5300, L_0x27d3c70;
L_0x27d4180 .delay 1 (80,80,80) L_0x27d4180/d;
L_0x27d4370/d .functor AND 1, L_0x27d3370, L_0x27d2b20, L_0x27d5300, L_0x27d3c70;
L_0x27d4370 .delay 1 (80,80,80) L_0x27d4370/d;
L_0x27d44a0/d .functor AND 1, L_0x27d2640, L_0x27d3a50, L_0x27d3bb0, L_0x27d53a0;
L_0x27d44a0 .delay 1 (80,80,80) L_0x27d44a0/d;
L_0x27d4700/d .functor AND 1, L_0x27d2c40, L_0x27d2b20, L_0x27d3bb0, L_0x27d53a0;
L_0x27d4700 .delay 1 (80,80,80) L_0x27d4700/d;
L_0x27d4430/d .functor AND 1, L_0x27d2f30, L_0x27d3a50, L_0x27d5300, L_0x27d53a0;
L_0x27d4430 .delay 1 (80,80,80) L_0x27d4430/d;
L_0x27d4a60/d .functor AND 1, L_0x27d2da0, L_0x27d2b20, L_0x27d5300, L_0x27d53a0;
L_0x27d4a60 .delay 1 (80,80,80) L_0x27d4a60/d;
L_0x27d4c00/0/0 .functor OR 1, L_0x27d3e20, L_0x27d3fd0, L_0x27d4180, L_0x27d44a0;
L_0x27d4c00/0/4 .functor OR 1, L_0x27d4700, L_0x27d4430, L_0x27d4a60, L_0x27d4370;
L_0x27d4c00/d .functor OR 1, L_0x27d4c00/0/0, L_0x27d4c00/0/4, C4<0>, C4<0>;
L_0x27d4c00 .delay 1 (160,160,160) L_0x27d4c00/d;
v0x252f000_0 .net "a", 0 0, L_0x27d4ff0;  1 drivers
v0x252f0c0_0 .net "addSub", 0 0, L_0x27d3370;  1 drivers
v0x25296d0_0 .net "andRes", 0 0, L_0x27d2640;  1 drivers
v0x25292c0_0 .net "b", 0 0, L_0x27d5150;  1 drivers
v0x2529390_0 .net "carryIn", 0 0, L_0x27d2e60;  1 drivers
v0x25f37a0_0 .net "carryOut", 0 0, L_0x27d3850;  1 drivers
v0x25f3870_0 .net "initialResult", 0 0, L_0x27d4c00;  1 drivers
v0x2628260_0 .net "isAdd", 0 0, L_0x27d3e20;  1 drivers
v0x2628300_0 .net "isAnd", 0 0, L_0x27d44a0;  1 drivers
v0x2509c10_0 .net "isNand", 0 0, L_0x27d4700;  1 drivers
v0x25066e0_0 .net "isNor", 0 0, L_0x27d4430;  1 drivers
v0x2506780_0 .net "isOr", 0 0, L_0x27d4a60;  1 drivers
v0x2621250_0 .net "isSLT", 0 0, L_0x27d4370;  1 drivers
v0x2621310_0 .net "isSub", 0 0, L_0x27d3fd0;  1 drivers
v0x2620f20_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2620fc0_0 .net "isXor", 0 0, L_0x27d4180;  1 drivers
v0x2620af0_0 .net "nandRes", 0 0, L_0x27d2c40;  1 drivers
v0x2620b90_0 .net "norRes", 0 0, L_0x27d2f30;  1 drivers
v0x2620490_0 .net "orRes", 0 0, L_0x27d2da0;  1 drivers
v0x2620550_0 .net "s0", 0 0, L_0x27d2b20;  1 drivers
v0x2620160_0 .net "s0inv", 0 0, L_0x27d3a50;  1 drivers
v0x2620220_0 .net "s1", 0 0, L_0x27d5300;  1 drivers
v0x261fe30_0 .net "s1inv", 0 0, L_0x27d3bb0;  1 drivers
v0x261fef0_0 .net "s2", 0 0, L_0x27d53a0;  1 drivers
v0x261fb00_0 .net "s2inv", 0 0, L_0x27d3c70;  1 drivers
v0x261fbc0_0 .net "xorRes", 0 0, L_0x27d2ff0;  1 drivers
S_0x2552510 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x256f4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d3150/d .functor XOR 1, L_0x27d5150, L_0x2818e50, C4<0>, C4<0>;
L_0x27d3150 .delay 1 (40,40,40) L_0x27d3150/d;
L_0x27d3210/d .functor XOR 1, L_0x27d4ff0, L_0x27d3150, C4<0>, C4<0>;
L_0x27d3210 .delay 1 (40,40,40) L_0x27d3210/d;
L_0x27d3370/d .functor XOR 1, L_0x27d3210, L_0x27d2e60, C4<0>, C4<0>;
L_0x27d3370 .delay 1 (40,40,40) L_0x27d3370/d;
L_0x27d3570/d .functor AND 1, L_0x27d4ff0, L_0x27d3150, C4<1>, C4<1>;
L_0x27d3570 .delay 1 (40,40,40) L_0x27d3570/d;
L_0x27d37e0/d .functor AND 1, L_0x27d3210, L_0x27d2e60, C4<1>, C4<1>;
L_0x27d37e0 .delay 1 (40,40,40) L_0x27d37e0/d;
L_0x27d3850/d .functor OR 1, L_0x27d3570, L_0x27d37e0, C4<0>, C4<0>;
L_0x27d3850 .delay 1 (40,40,40) L_0x27d3850/d;
v0x25521d0_0 .net "AandB", 0 0, L_0x27d3570;  1 drivers
v0x254c7f0_0 .net "BxorSub", 0 0, L_0x27d3150;  1 drivers
v0x254c8d0_0 .net "a", 0 0, L_0x27d4ff0;  alias, 1 drivers
v0x254c410_0 .net "b", 0 0, L_0x27d5150;  alias, 1 drivers
v0x254c4d0_0 .net "carryin", 0 0, L_0x27d2e60;  alias, 1 drivers
v0x25350e0_0 .net "carryout", 0 0, L_0x27d3850;  alias, 1 drivers
v0x2535180_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2534d00_0 .net "res", 0 0, L_0x27d3370;  alias, 1 drivers
v0x2534dc0_0 .net "xAorB", 0 0, L_0x27d3210;  1 drivers
v0x252f450_0 .net "xAorBandCin", 0 0, L_0x27d37e0;  1 drivers
S_0x261f7d0 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2637c70 .param/l "i" 0 4 165, +C4<01000>;
S_0x261f4a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x261f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d5090/d .functor AND 1, L_0x27d7b10, L_0x27d7c70, C4<1>, C4<1>;
L_0x27d5090 .delay 1 (40,40,40) L_0x27d5090/d;
L_0x27d5760/d .functor NAND 1, L_0x27d7b10, L_0x27d7c70, C4<1>, C4<1>;
L_0x27d5760 .delay 1 (20,20,20) L_0x27d5760/d;
L_0x27d58c0/d .functor OR 1, L_0x27d7b10, L_0x27d7c70, C4<0>, C4<0>;
L_0x27d58c0 .delay 1 (40,40,40) L_0x27d58c0/d;
L_0x27d5a50/d .functor NOR 1, L_0x27d7b10, L_0x27d7c70, C4<0>, C4<0>;
L_0x27d5a50 .delay 1 (20,20,20) L_0x27d5a50/d;
L_0x27d5b10/d .functor XOR 1, L_0x27d7b10, L_0x27d7c70, C4<0>, C4<0>;
L_0x27d5b10 .delay 1 (40,40,40) L_0x27d5b10/d;
L_0x27d6570/d .functor NOT 1, L_0x27d5610, C4<0>, C4<0>, C4<0>;
L_0x27d6570 .delay 1 (10,10,10) L_0x27d6570/d;
L_0x27d66d0/d .functor NOT 1, L_0x27d7fd0, C4<0>, C4<0>, C4<0>;
L_0x27d66d0 .delay 1 (10,10,10) L_0x27d66d0/d;
L_0x27d6790/d .functor NOT 1, L_0x27d8070, C4<0>, C4<0>, C4<0>;
L_0x27d6790 .delay 1 (10,10,10) L_0x27d6790/d;
L_0x27d6940/d .functor AND 1, L_0x27d5e90, L_0x27d6570, L_0x27d66d0, L_0x27d6790;
L_0x27d6940 .delay 1 (80,80,80) L_0x27d6940/d;
L_0x27d6af0/d .functor AND 1, L_0x27d5e90, L_0x27d5610, L_0x27d66d0, L_0x27d6790;
L_0x27d6af0 .delay 1 (80,80,80) L_0x27d6af0/d;
L_0x27d6ca0/d .functor AND 1, L_0x27d5b10, L_0x27d6570, L_0x27d7fd0, L_0x27d6790;
L_0x27d6ca0 .delay 1 (80,80,80) L_0x27d6ca0/d;
L_0x27d6e90/d .functor AND 1, L_0x27d5e90, L_0x27d5610, L_0x27d7fd0, L_0x27d6790;
L_0x27d6e90 .delay 1 (80,80,80) L_0x27d6e90/d;
L_0x27d6fc0/d .functor AND 1, L_0x27d5090, L_0x27d6570, L_0x27d66d0, L_0x27d8070;
L_0x27d6fc0 .delay 1 (80,80,80) L_0x27d6fc0/d;
L_0x27d7220/d .functor AND 1, L_0x27d5760, L_0x27d5610, L_0x27d66d0, L_0x27d8070;
L_0x27d7220 .delay 1 (80,80,80) L_0x27d7220/d;
L_0x27d6f50/d .functor AND 1, L_0x27d5a50, L_0x27d6570, L_0x27d7fd0, L_0x27d8070;
L_0x27d6f50 .delay 1 (80,80,80) L_0x27d6f50/d;
L_0x27d7580/d .functor AND 1, L_0x27d58c0, L_0x27d5610, L_0x27d7fd0, L_0x27d8070;
L_0x27d7580 .delay 1 (80,80,80) L_0x27d7580/d;
L_0x27d7720/0/0 .functor OR 1, L_0x27d6940, L_0x27d6af0, L_0x27d6ca0, L_0x27d6fc0;
L_0x27d7720/0/4 .functor OR 1, L_0x27d7220, L_0x27d6f50, L_0x27d7580, L_0x27d6e90;
L_0x27d7720/d .functor OR 1, L_0x27d7720/0/0, L_0x27d7720/0/4, C4<0>, C4<0>;
L_0x27d7720 .delay 1 (160,160,160) L_0x27d7720/d;
v0x261d110_0 .net "a", 0 0, L_0x27d7b10;  1 drivers
v0x261d1d0_0 .net "addSub", 0 0, L_0x27d5e90;  1 drivers
v0x261cde0_0 .net "andRes", 0 0, L_0x27d5090;  1 drivers
v0x261ce80_0 .net "b", 0 0, L_0x27d7c70;  1 drivers
v0x261cab0_0 .net "carryIn", 0 0, L_0x27d5980;  1 drivers
v0x261cb50_0 .net "carryOut", 0 0, L_0x27d6370;  1 drivers
v0x261c780_0 .net "initialResult", 0 0, L_0x27d7720;  1 drivers
v0x261c820_0 .net "isAdd", 0 0, L_0x27d6940;  1 drivers
v0x261c450_0 .net "isAnd", 0 0, L_0x27d6fc0;  1 drivers
v0x261c120_0 .net "isNand", 0 0, L_0x27d7220;  1 drivers
v0x261c1c0_0 .net "isNor", 0 0, L_0x27d6f50;  1 drivers
v0x261bda0_0 .net "isOr", 0 0, L_0x27d7580;  1 drivers
v0x261be60_0 .net "isSLT", 0 0, L_0x27d6e90;  1 drivers
v0x261ba70_0 .net "isSub", 0 0, L_0x27d6af0;  1 drivers
v0x261bb30_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x261b740_0 .net "isXor", 0 0, L_0x27d6ca0;  1 drivers
v0x261b800_0 .net "nandRes", 0 0, L_0x27d5760;  1 drivers
v0x261c4f0_0 .net "norRes", 0 0, L_0x27d5a50;  1 drivers
v0x261adb0_0 .net "orRes", 0 0, L_0x27d58c0;  1 drivers
v0x261ae70_0 .net "s0", 0 0, L_0x27d5610;  1 drivers
v0x26db160_0 .net "s0inv", 0 0, L_0x27d6570;  1 drivers
v0x26db220_0 .net "s1", 0 0, L_0x27d7fd0;  1 drivers
v0x269a980_0 .net "s1inv", 0 0, L_0x27d66d0;  1 drivers
v0x269aa40_0 .net "s2", 0 0, L_0x27d8070;  1 drivers
v0x2683430_0 .net "s2inv", 0 0, L_0x27d6790;  1 drivers
v0x26834f0_0 .net "xorRes", 0 0, L_0x27d5b10;  1 drivers
S_0x261ee40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x261f4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d5c70/d .functor XOR 1, L_0x27d7c70, L_0x2818e50, C4<0>, C4<0>;
L_0x27d5c70 .delay 1 (40,40,40) L_0x27d5c70/d;
L_0x27d5d30/d .functor XOR 1, L_0x27d7b10, L_0x27d5c70, C4<0>, C4<0>;
L_0x27d5d30 .delay 1 (40,40,40) L_0x27d5d30/d;
L_0x27d5e90/d .functor XOR 1, L_0x27d5d30, L_0x27d5980, C4<0>, C4<0>;
L_0x27d5e90 .delay 1 (40,40,40) L_0x27d5e90/d;
L_0x27d6090/d .functor AND 1, L_0x27d7b10, L_0x27d5c70, C4<1>, C4<1>;
L_0x27d6090 .delay 1 (40,40,40) L_0x27d6090/d;
L_0x27d6300/d .functor AND 1, L_0x27d5d30, L_0x27d5980, C4<1>, C4<1>;
L_0x27d6300 .delay 1 (40,40,40) L_0x27d6300/d;
L_0x27d6370/d .functor OR 1, L_0x27d6090, L_0x27d6300, C4<0>, C4<0>;
L_0x27d6370 .delay 1 (40,40,40) L_0x27d6370/d;
v0x261e7e0_0 .net "AandB", 0 0, L_0x27d6090;  1 drivers
v0x261e8c0_0 .net "BxorSub", 0 0, L_0x27d5c70;  1 drivers
v0x261e4b0_0 .net "a", 0 0, L_0x27d7b10;  alias, 1 drivers
v0x261e5a0_0 .net "b", 0 0, L_0x27d7c70;  alias, 1 drivers
v0x261e180_0 .net "carryin", 0 0, L_0x27d5980;  alias, 1 drivers
v0x261de50_0 .net "carryout", 0 0, L_0x27d6370;  alias, 1 drivers
v0x261df10_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25a36e0_0 .net "res", 0 0, L_0x27d5e90;  alias, 1 drivers
v0x261db20_0 .net "xAorB", 0 0, L_0x27d5d30;  1 drivers
v0x261d440_0 .net "xAorBandCin", 0 0, L_0x27d6300;  1 drivers
S_0x267d630 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x261ec40 .param/l "i" 0 4 165, +C4<01001>;
S_0x2666090 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x267d630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27d7bb0/d .functor AND 1, L_0x27da570, L_0x27da6d0, C4<1>, C4<1>;
L_0x27d7bb0 .delay 1 (40,40,40) L_0x27d7bb0/d;
L_0x27d7e70/d .functor NAND 1, L_0x27da570, L_0x27da6d0, C4<1>, C4<1>;
L_0x27d7e70 .delay 1 (20,20,20) L_0x27d7e70/d;
L_0x27d82d0/d .functor OR 1, L_0x27da570, L_0x27da6d0, C4<0>, C4<0>;
L_0x27d82d0 .delay 1 (40,40,40) L_0x27d82d0/d;
L_0x27d8460/d .functor NOR 1, L_0x27da570, L_0x27da6d0, C4<0>, C4<0>;
L_0x27d8460 .delay 1 (20,20,20) L_0x27d8460/d;
L_0x27d85c0/d .functor XOR 1, L_0x27da570, L_0x27da6d0, C4<0>, C4<0>;
L_0x27d85c0 .delay 1 (40,40,40) L_0x27d85c0/d;
L_0x27d8fd0/d .functor NOT 1, L_0x27d81a0, C4<0>, C4<0>, C4<0>;
L_0x27d8fd0 .delay 1 (10,10,10) L_0x27d8fd0/d;
L_0x27d9130/d .functor NOT 1, L_0x27daa60, C4<0>, C4<0>, C4<0>;
L_0x27d9130 .delay 1 (10,10,10) L_0x27d9130/d;
L_0x27d91f0/d .functor NOT 1, L_0x27dab00, C4<0>, C4<0>, C4<0>;
L_0x27d91f0 .delay 1 (10,10,10) L_0x27d91f0/d;
L_0x27d93a0/d .functor AND 1, L_0x27d88f0, L_0x27d8fd0, L_0x27d9130, L_0x27d91f0;
L_0x27d93a0 .delay 1 (80,80,80) L_0x27d93a0/d;
L_0x27d9550/d .functor AND 1, L_0x27d88f0, L_0x27d81a0, L_0x27d9130, L_0x27d91f0;
L_0x27d9550 .delay 1 (80,80,80) L_0x27d9550/d;
L_0x27d9700/d .functor AND 1, L_0x27d85c0, L_0x27d8fd0, L_0x27daa60, L_0x27d91f0;
L_0x27d9700 .delay 1 (80,80,80) L_0x27d9700/d;
L_0x27d98f0/d .functor AND 1, L_0x27d88f0, L_0x27d81a0, L_0x27daa60, L_0x27d91f0;
L_0x27d98f0 .delay 1 (80,80,80) L_0x27d98f0/d;
L_0x27d9a20/d .functor AND 1, L_0x27d7bb0, L_0x27d8fd0, L_0x27d9130, L_0x27dab00;
L_0x27d9a20 .delay 1 (80,80,80) L_0x27d9a20/d;
L_0x27d9c80/d .functor AND 1, L_0x27d7e70, L_0x27d81a0, L_0x27d9130, L_0x27dab00;
L_0x27d9c80 .delay 1 (80,80,80) L_0x27d9c80/d;
L_0x27d99b0/d .functor AND 1, L_0x27d8460, L_0x27d8fd0, L_0x27daa60, L_0x27dab00;
L_0x27d99b0 .delay 1 (80,80,80) L_0x27d99b0/d;
L_0x27d9fe0/d .functor AND 1, L_0x27d82d0, L_0x27d81a0, L_0x27daa60, L_0x27dab00;
L_0x27d9fe0 .delay 1 (80,80,80) L_0x27d9fe0/d;
L_0x27da180/0/0 .functor OR 1, L_0x27d93a0, L_0x27d9550, L_0x27d9700, L_0x27d9a20;
L_0x27da180/0/4 .functor OR 1, L_0x27d9c80, L_0x27d99b0, L_0x27d9fe0, L_0x27d98f0;
L_0x27da180/d .functor OR 1, L_0x27da180/0/0, L_0x27da180/0/4, C4<0>, C4<0>;
L_0x27da180 .delay 1 (160,160,160) L_0x27da180/d;
v0x270b2c0_0 .net "a", 0 0, L_0x27da570;  1 drivers
v0x270b380_0 .net "addSub", 0 0, L_0x27d88f0;  1 drivers
v0x25177d0_0 .net "andRes", 0 0, L_0x27d7bb0;  1 drivers
v0x2517870_0 .net "b", 0 0, L_0x27da6d0;  1 drivers
v0x25164d0_0 .net "carryIn", 0 0, L_0x27d8390;  1 drivers
v0x2516570_0 .net "carryOut", 0 0, L_0x27d8dd0;  1 drivers
v0x26091a0_0 .net "initialResult", 0 0, L_0x27da180;  1 drivers
v0x2609240_0 .net "isAdd", 0 0, L_0x27d93a0;  1 drivers
v0x25f4650_0 .net "isAnd", 0 0, L_0x27d9a20;  1 drivers
v0x2517ce0_0 .net "isNand", 0 0, L_0x27d9c80;  1 drivers
v0x2517d80_0 .net "isNor", 0 0, L_0x27d99b0;  1 drivers
v0x2509840_0 .net "isOr", 0 0, L_0x27d9fe0;  1 drivers
v0x2509900_0 .net "isSLT", 0 0, L_0x27d98f0;  1 drivers
v0x26c3be0_0 .net "isSub", 0 0, L_0x27d9550;  1 drivers
v0x26c3c80_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26bde10_0 .net "isXor", 0 0, L_0x27d9700;  1 drivers
v0x26bded0_0 .net "nandRes", 0 0, L_0x27d7e70;  1 drivers
v0x25f46f0_0 .net "norRes", 0 0, L_0x27d8460;  1 drivers
v0x26a68b0_0 .net "orRes", 0 0, L_0x27d82d0;  1 drivers
v0x26a6970_0 .net "s0", 0 0, L_0x27d81a0;  1 drivers
v0x26a0ae0_0 .net "s0inv", 0 0, L_0x27d8fd0;  1 drivers
v0x26a0b80_0 .net "s1", 0 0, L_0x27daa60;  1 drivers
v0x269ad10_0 .net "s1inv", 0 0, L_0x27d9130;  1 drivers
v0x269add0_0 .net "s2", 0 0, L_0x27dab00;  1 drivers
v0x26837c0_0 .net "s2inv", 0 0, L_0x27d91f0;  1 drivers
v0x2683860_0 .net "xorRes", 0 0, L_0x27d85c0;  1 drivers
S_0x2648e50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2666090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27d8680/d .functor XOR 1, L_0x27da6d0, L_0x2818e50, C4<0>, C4<0>;
L_0x27d8680 .delay 1 (40,40,40) L_0x27d8680/d;
L_0x27d87e0/d .functor XOR 1, L_0x27da570, L_0x27d8680, C4<0>, C4<0>;
L_0x27d87e0 .delay 1 (40,40,40) L_0x27d87e0/d;
L_0x27d88f0/d .functor XOR 1, L_0x27d87e0, L_0x27d8390, C4<0>, C4<0>;
L_0x27d88f0 .delay 1 (40,40,40) L_0x27d88f0/d;
L_0x27d8af0/d .functor AND 1, L_0x27da570, L_0x27d8680, C4<1>, C4<1>;
L_0x27d8af0 .delay 1 (40,40,40) L_0x27d8af0/d;
L_0x27d8d60/d .functor AND 1, L_0x27d87e0, L_0x27d8390, C4<1>, C4<1>;
L_0x27d8d60 .delay 1 (40,40,40) L_0x27d8d60/d;
L_0x27d8dd0/d .functor OR 1, L_0x27d8af0, L_0x27d8d60, C4<0>, C4<0>;
L_0x27d8dd0 .delay 1 (40,40,40) L_0x27d8dd0/d;
v0x257a880_0 .net "AandB", 0 0, L_0x27d8af0;  1 drivers
v0x2569190_0 .net "BxorSub", 0 0, L_0x27d8680;  1 drivers
v0x2545f20_0 .net "a", 0 0, L_0x27da570;  alias, 1 drivers
v0x2545fc0_0 .net "b", 0 0, L_0x27da6d0;  alias, 1 drivers
v0x2540120_0 .net "carryin", 0 0, L_0x27d8390;  alias, 1 drivers
v0x2528c10_0 .net "carryout", 0 0, L_0x27d8dd0;  alias, 1 drivers
v0x2528cd0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x251cff0_0 .net "res", 0 0, L_0x27d88f0;  alias, 1 drivers
v0x251d0b0_0 .net "xAorB", 0 0, L_0x27d87e0;  1 drivers
v0x251cca0_0 .net "xAorBandCin", 0 0, L_0x27d8d60;  1 drivers
S_0x267d9c0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2517e20 .param/l "i" 0 4 165, +C4<01010>;
S_0x2666420 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x267d9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27da610/d .functor AND 1, L_0x27dcfe0, L_0x27c78e0, C4<1>, C4<1>;
L_0x27da610 .delay 1 (40,40,40) L_0x27da610/d;
L_0x27da8d0/d .functor NAND 1, L_0x27dcfe0, L_0x27c78e0, C4<1>, C4<1>;
L_0x27da8d0 .delay 1 (20,20,20) L_0x27da8d0/d;
L_0x27dad90/d .functor OR 1, L_0x27dcfe0, L_0x27c78e0, C4<0>, C4<0>;
L_0x27dad90 .delay 1 (40,40,40) L_0x27dad90/d;
L_0x27daf20/d .functor NOR 1, L_0x27dcfe0, L_0x27c78e0, C4<0>, C4<0>;
L_0x27daf20 .delay 1 (20,20,20) L_0x27daf20/d;
L_0x27dafe0/d .functor XOR 1, L_0x27dcfe0, L_0x27c78e0, C4<0>, C4<0>;
L_0x27dafe0 .delay 1 (40,40,40) L_0x27dafe0/d;
L_0x27dba40/d .functor NOT 1, L_0x27dac30, C4<0>, C4<0>, C4<0>;
L_0x27dba40 .delay 1 (10,10,10) L_0x27dba40/d;
L_0x27dbba0/d .functor NOT 1, L_0x27dacd0, C4<0>, C4<0>, C4<0>;
L_0x27dbba0 .delay 1 (10,10,10) L_0x27dbba0/d;
L_0x27dbc60/d .functor NOT 1, L_0x27cfec0, C4<0>, C4<0>, C4<0>;
L_0x27dbc60 .delay 1 (10,10,10) L_0x27dbc60/d;
L_0x27dbe10/d .functor AND 1, L_0x27db360, L_0x27dba40, L_0x27dbba0, L_0x27dbc60;
L_0x27dbe10 .delay 1 (80,80,80) L_0x27dbe10/d;
L_0x27dbfc0/d .functor AND 1, L_0x27db360, L_0x27dac30, L_0x27dbba0, L_0x27dbc60;
L_0x27dbfc0 .delay 1 (80,80,80) L_0x27dbfc0/d;
L_0x27dc170/d .functor AND 1, L_0x27dafe0, L_0x27dba40, L_0x27dacd0, L_0x27dbc60;
L_0x27dc170 .delay 1 (80,80,80) L_0x27dc170/d;
L_0x27dc360/d .functor AND 1, L_0x27db360, L_0x27dac30, L_0x27dacd0, L_0x27dbc60;
L_0x27dc360 .delay 1 (80,80,80) L_0x27dc360/d;
L_0x27dc490/d .functor AND 1, L_0x27da610, L_0x27dba40, L_0x27dbba0, L_0x27cfec0;
L_0x27dc490 .delay 1 (80,80,80) L_0x27dc490/d;
L_0x27dc6f0/d .functor AND 1, L_0x27da8d0, L_0x27dac30, L_0x27dbba0, L_0x27cfec0;
L_0x27dc6f0 .delay 1 (80,80,80) L_0x27dc6f0/d;
L_0x27dc420/d .functor AND 1, L_0x27daf20, L_0x27dba40, L_0x27dacd0, L_0x27cfec0;
L_0x27dc420 .delay 1 (80,80,80) L_0x27dc420/d;
L_0x27dca50/d .functor AND 1, L_0x27dad90, L_0x27dac30, L_0x27dacd0, L_0x27cfec0;
L_0x27dca50 .delay 1 (80,80,80) L_0x27dca50/d;
L_0x27dcbf0/0/0 .functor OR 1, L_0x27dbe10, L_0x27dbfc0, L_0x27dc170, L_0x27dc490;
L_0x27dcbf0/0/4 .functor OR 1, L_0x27dc6f0, L_0x27dc420, L_0x27dca50, L_0x27dc360;
L_0x27dcbf0/d .functor OR 1, L_0x27dcbf0/0/0, L_0x27dcbf0/0/4, C4<0>, C4<0>;
L_0x27dcbf0 .delay 1 (160,160,160) L_0x27dcbf0/d;
v0x25a3a40_0 .net "a", 0 0, L_0x27dcfe0;  1 drivers
v0x25a3b00_0 .net "addSub", 0 0, L_0x27db360;  1 drivers
v0x259dc70_0 .net "andRes", 0 0, L_0x27da610;  1 drivers
v0x259dd40_0 .net "b", 0 0, L_0x27c78e0;  1 drivers
v0x2597ea0_0 .net "carryIn", 0 0, L_0x27dae50;  1 drivers
v0x2597f40_0 .net "carryOut", 0 0, L_0x27db840;  1 drivers
v0x25866f0_0 .net "initialResult", 0 0, L_0x27dcbf0;  1 drivers
v0x2586790_0 .net "isAdd", 0 0, L_0x27dbe10;  1 drivers
v0x2580920_0 .net "isAnd", 0 0, L_0x27dc490;  1 drivers
v0x257ab50_0 .net "isNand", 0 0, L_0x27dc6f0;  1 drivers
v0x257abf0_0 .net "isNor", 0 0, L_0x27dc420;  1 drivers
v0x255d870_0 .net "isOr", 0 0, L_0x27dca50;  1 drivers
v0x255d930_0 .net "isSLT", 0 0, L_0x27dc360;  1 drivers
v0x2557a90_0 .net "isSub", 0 0, L_0x27dbfc0;  1 drivers
v0x2557b50_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25462b0_0 .net "isXor", 0 0, L_0x27dc170;  1 drivers
v0x2546370_0 .net "nandRes", 0 0, L_0x27da8d0;  1 drivers
v0x25809c0_0 .net "norRes", 0 0, L_0x27daf20;  1 drivers
v0x253a6b0_0 .net "orRes", 0 0, L_0x27dad90;  1 drivers
v0x253a770_0 .net "s0", 0 0, L_0x27dac30;  1 drivers
v0x253a310_0 .net "s0inv", 0 0, L_0x27dba40;  1 drivers
v0x253a3b0_0 .net "s1", 0 0, L_0x27dacd0;  1 drivers
v0x2607480_0 .net "s1inv", 0 0, L_0x27dbba0;  1 drivers
v0x2607540_0 .net "s2", 0 0, L_0x27cfec0;  1 drivers
v0x2606610_0 .net "s2inv", 0 0, L_0x27dbc60;  1 drivers
v0x26066d0_0 .net "xorRes", 0 0, L_0x27dafe0;  1 drivers
S_0x265a820 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2666420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27db140/d .functor XOR 1, L_0x27c78e0, L_0x2818e50, C4<0>, C4<0>;
L_0x27db140 .delay 1 (40,40,40) L_0x27db140/d;
L_0x27db200/d .functor XOR 1, L_0x27dcfe0, L_0x27db140, C4<0>, C4<0>;
L_0x27db200 .delay 1 (40,40,40) L_0x27db200/d;
L_0x27db360/d .functor XOR 1, L_0x27db200, L_0x27dae50, C4<0>, C4<0>;
L_0x27db360 .delay 1 (40,40,40) L_0x27db360/d;
L_0x27db560/d .functor AND 1, L_0x27dcfe0, L_0x27db140, C4<1>, C4<1>;
L_0x27db560 .delay 1 (40,40,40) L_0x27db560/d;
L_0x27db7d0/d .functor AND 1, L_0x27db200, L_0x27dae50, C4<1>, C4<1>;
L_0x27db7d0 .delay 1 (40,40,40) L_0x27db7d0/d;
L_0x27db840/d .functor OR 1, L_0x27db560, L_0x27db7d0, C4<0>, C4<0>;
L_0x27db840 .delay 1 (40,40,40) L_0x27db840/d;
v0x258bc50_0 .net "AandB", 0 0, L_0x27db560;  1 drivers
v0x258bcf0_0 .net "BxorSub", 0 0, L_0x27db140;  1 drivers
v0x25c6b10_0 .net "a", 0 0, L_0x27dcfe0;  alias, 1 drivers
v0x25c6bb0_0 .net "b", 0 0, L_0x27c78e0;  alias, 1 drivers
v0x25c0d40_0 .net "carryin", 0 0, L_0x27dae50;  alias, 1 drivers
v0x25baf70_0 .net "carryout", 0 0, L_0x27db840;  alias, 1 drivers
v0x25bb030_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25babd0_0 .net "res", 0 0, L_0x27db360;  alias, 1 drivers
v0x25bac90_0 .net "xAorB", 0 0, L_0x27db200;  1 drivers
v0x25ba850_0 .net "xAorBandCin", 0 0, L_0x27db7d0;  1 drivers
S_0x26057a0 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x258bd90 .param/l "i" 0 4 165, +C4<01011>;
S_0x2604930 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26057a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27dd080/d .functor AND 1, L_0x27dfc10, L_0x27dfd70, C4<1>, C4<1>;
L_0x27dd080 .delay 1 (40,40,40) L_0x27dd080/d;
L_0x27c7980/d .functor NAND 1, L_0x27dfc10, L_0x27dfd70, C4<1>, C4<1>;
L_0x27c7980 .delay 1 (20,20,20) L_0x27c7980/d;
L_0x27cff60/d .functor OR 1, L_0x27dfc10, L_0x27dfd70, C4<0>, C4<0>;
L_0x27cff60 .delay 1 (40,40,40) L_0x27cff60/d;
L_0x27dd4f0/d .functor NOR 1, L_0x27dfc10, L_0x27dfd70, C4<0>, C4<0>;
L_0x27dd4f0 .delay 1 (20,20,20) L_0x27dd4f0/d;
L_0x27ddca0/d .functor XOR 1, L_0x27dfc10, L_0x27dfd70, C4<0>, C4<0>;
L_0x27ddca0 .delay 1 (40,40,40) L_0x27ddca0/d;
L_0x27de690/d .functor NOT 1, L_0x27dda80, C4<0>, C4<0>, C4<0>;
L_0x27de690 .delay 1 (10,10,10) L_0x27de690/d;
L_0x27de7f0/d .functor NOT 1, L_0x27ddb20, C4<0>, C4<0>, C4<0>;
L_0x27de7f0 .delay 1 (10,10,10) L_0x27de7f0/d;
L_0x27de8b0/d .functor NOT 1, L_0x27ddbc0, C4<0>, C4<0>, C4<0>;
L_0x27de8b0 .delay 1 (10,10,10) L_0x27de8b0/d;
L_0x27dea60/d .functor AND 1, L_0x27ddfd0, L_0x27de690, L_0x27de7f0, L_0x27de8b0;
L_0x27dea60 .delay 1 (80,80,80) L_0x27dea60/d;
L_0x27dec10/d .functor AND 1, L_0x27ddfd0, L_0x27dda80, L_0x27de7f0, L_0x27de8b0;
L_0x27dec10 .delay 1 (80,80,80) L_0x27dec10/d;
L_0x27dedc0/d .functor AND 1, L_0x27ddca0, L_0x27de690, L_0x27ddb20, L_0x27de8b0;
L_0x27dedc0 .delay 1 (80,80,80) L_0x27dedc0/d;
L_0x27defb0/d .functor AND 1, L_0x27ddfd0, L_0x27dda80, L_0x27ddb20, L_0x27de8b0;
L_0x27defb0 .delay 1 (80,80,80) L_0x27defb0/d;
L_0x27df0e0/d .functor AND 1, L_0x27dd080, L_0x27de690, L_0x27de7f0, L_0x27ddbc0;
L_0x27df0e0 .delay 1 (80,80,80) L_0x27df0e0/d;
L_0x27df340/d .functor AND 1, L_0x27c7980, L_0x27dda80, L_0x27de7f0, L_0x27ddbc0;
L_0x27df340 .delay 1 (80,80,80) L_0x27df340/d;
L_0x27df070/d .functor AND 1, L_0x27dd4f0, L_0x27de690, L_0x27ddb20, L_0x27ddbc0;
L_0x27df070 .delay 1 (80,80,80) L_0x27df070/d;
L_0x27df6d0/d .functor AND 1, L_0x27cff60, L_0x27dda80, L_0x27ddb20, L_0x27ddbc0;
L_0x27df6d0 .delay 1 (80,80,80) L_0x27df6d0/d;
L_0x27df820/0/0 .functor OR 1, L_0x27dea60, L_0x27dec10, L_0x27dedc0, L_0x27df0e0;
L_0x27df820/0/4 .functor OR 1, L_0x27df340, L_0x27df070, L_0x27df6d0, L_0x27defb0;
L_0x27df820/d .functor OR 1, L_0x27df820/0/0, L_0x27df820/0/4, C4<0>, C4<0>;
L_0x27df820 .delay 1 (160,160,160) L_0x27df820/d;
v0x25fc740_0 .net "a", 0 0, L_0x27dfc10;  1 drivers
v0x25fc800_0 .net "addSub", 0 0, L_0x27ddfd0;  1 drivers
v0x25fb8d0_0 .net "andRes", 0 0, L_0x27dd080;  1 drivers
v0x25fb970_0 .net "b", 0 0, L_0x27dfd70;  1 drivers
v0x25faa60_0 .net "carryIn", 0 0, L_0x27ca6b0;  1 drivers
v0x25fab00_0 .net "carryOut", 0 0, L_0x27de490;  1 drivers
v0x25f9bf0_0 .net "initialResult", 0 0, L_0x27df820;  1 drivers
v0x25f9c90_0 .net "isAdd", 0 0, L_0x27dea60;  1 drivers
v0x25f8d80_0 .net "isAnd", 0 0, L_0x27df0e0;  1 drivers
v0x25f7f10_0 .net "isNand", 0 0, L_0x27df340;  1 drivers
v0x25f7fb0_0 .net "isNor", 0 0, L_0x27df070;  1 drivers
v0x26e7070_0 .net "isOr", 0 0, L_0x27df6d0;  1 drivers
v0x26e7130_0 .net "isSLT", 0 0, L_0x27defb0;  1 drivers
v0x26e12c0_0 .net "isSub", 0 0, L_0x27dec10;  1 drivers
v0x26e1380_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26c9690_0 .net "isXor", 0 0, L_0x27dedc0;  1 drivers
v0x26c9750_0 .net "nandRes", 0 0, L_0x27c7980;  1 drivers
v0x261d850_0 .net "norRes", 0 0, L_0x27dd4f0;  1 drivers
v0x25f8e20_0 .net "orRes", 0 0, L_0x27cff60;  1 drivers
v0x261b090_0 .net "s0", 0 0, L_0x27dda80;  1 drivers
v0x261b150_0 .net "s0inv", 0 0, L_0x27de690;  1 drivers
v0x26d4e60_0 .net "s1", 0 0, L_0x27ddb20;  1 drivers
v0x26d4f20_0 .net "s1inv", 0 0, L_0x27de7f0;  1 drivers
v0x26cf140_0 .net "s2", 0 0, L_0x27ddbc0;  1 drivers
v0x26cf200_0 .net "s2inv", 0 0, L_0x27de8b0;  1 drivers
v0x26c9390_0 .net "xorRes", 0 0, L_0x27ddca0;  1 drivers
S_0x2602c50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2604930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27ddd60/d .functor XOR 1, L_0x27dfd70, L_0x2818e50, C4<0>, C4<0>;
L_0x27ddd60 .delay 1 (40,40,40) L_0x27ddd60/d;
L_0x27ddec0/d .functor XOR 1, L_0x27dfc10, L_0x27ddd60, C4<0>, C4<0>;
L_0x27ddec0 .delay 1 (40,40,40) L_0x27ddec0/d;
L_0x27ddfd0/d .functor XOR 1, L_0x27ddec0, L_0x27ca6b0, C4<0>, C4<0>;
L_0x27ddfd0 .delay 1 (40,40,40) L_0x27ddfd0/d;
L_0x27de1d0/d .functor AND 1, L_0x27dfc10, L_0x27ddd60, C4<1>, C4<1>;
L_0x27de1d0 .delay 1 (40,40,40) L_0x27de1d0/d;
L_0x27cffd0/d .functor AND 1, L_0x27ddec0, L_0x27ca6b0, C4<1>, C4<1>;
L_0x27cffd0 .delay 1 (40,40,40) L_0x27cffd0/d;
L_0x27de490/d .functor OR 1, L_0x27de1d0, L_0x27cffd0, C4<0>, C4<0>;
L_0x27de490 .delay 1 (40,40,40) L_0x27de490/d;
v0x2601de0_0 .net "AandB", 0 0, L_0x27de1d0;  1 drivers
v0x2601ec0_0 .net "BxorSub", 0 0, L_0x27ddd60;  1 drivers
v0x2600f70_0 .net "a", 0 0, L_0x27dfc10;  alias, 1 drivers
v0x2601030_0 .net "b", 0 0, L_0x27dfd70;  alias, 1 drivers
v0x2600100_0 .net "carryin", 0 0, L_0x27ca6b0;  alias, 1 drivers
v0x2600210_0 .net "carryout", 0 0, L_0x27de490;  alias, 1 drivers
v0x25ff290_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25ff330_0 .net "res", 0 0, L_0x27ddfd0;  alias, 1 drivers
v0x25fe420_0 .net "xAorB", 0 0, L_0x27ddec0;  1 drivers
v0x25fd5b0_0 .net "xAorBandCin", 0 0, L_0x27cffd0;  1 drivers
S_0x26b7b00 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x25fc8a0 .param/l "i" 0 4 165, +C4<01100>;
S_0x26b1de0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26b7b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27dfcb0/d .functor AND 1, L_0x27e2760, L_0x27e28c0, C4<1>, C4<1>;
L_0x27dfcb0 .delay 1 (40,40,40) L_0x27dfcb0/d;
L_0x27e03d0/d .functor NAND 1, L_0x27e2760, L_0x27e28c0, C4<1>, C4<1>;
L_0x27e03d0 .delay 1 (20,20,20) L_0x27e03d0/d;
L_0x27df530/d .functor OR 1, L_0x27e2760, L_0x27e28c0, C4<0>, C4<0>;
L_0x27df530 .delay 1 (40,40,40) L_0x27df530/d;
L_0x27e0650/d .functor NOR 1, L_0x27e2760, L_0x27e28c0, C4<0>, C4<0>;
L_0x27e0650 .delay 1 (20,20,20) L_0x27e0650/d;
L_0x27e0710/d .functor XOR 1, L_0x27e2760, L_0x27e28c0, C4<0>, C4<0>;
L_0x27e0710 .delay 1 (40,40,40) L_0x27e0710/d;
L_0x27e1170/d .functor NOT 1, L_0x27e01c0, C4<0>, C4<0>, C4<0>;
L_0x27e1170 .delay 1 (10,10,10) L_0x27e1170/d;
L_0x27e12d0/d .functor NOT 1, L_0x27e0260, C4<0>, C4<0>, C4<0>;
L_0x27e12d0 .delay 1 (10,10,10) L_0x27e12d0/d;
L_0x27e1340/d .functor NOT 1, L_0x27e2ce0, C4<0>, C4<0>, C4<0>;
L_0x27e1340 .delay 1 (10,10,10) L_0x27e1340/d;
L_0x27e14f0/d .functor AND 1, L_0x27e0a90, L_0x27e1170, L_0x27e12d0, L_0x27e1340;
L_0x27e14f0 .delay 1 (80,80,80) L_0x27e14f0/d;
L_0x27e16a0/d .functor AND 1, L_0x27e0a90, L_0x27e01c0, L_0x27e12d0, L_0x27e1340;
L_0x27e16a0 .delay 1 (80,80,80) L_0x27e16a0/d;
L_0x27e18b0/d .functor AND 1, L_0x27e0710, L_0x27e1170, L_0x27e0260, L_0x27e1340;
L_0x27e18b0 .delay 1 (80,80,80) L_0x27e18b0/d;
L_0x27e1a90/d .functor AND 1, L_0x27e0a90, L_0x27e01c0, L_0x27e0260, L_0x27e1340;
L_0x27e1a90 .delay 1 (80,80,80) L_0x27e1a90/d;
L_0x27e1c60/d .functor AND 1, L_0x27dfcb0, L_0x27e1170, L_0x27e12d0, L_0x27e2ce0;
L_0x27e1c60 .delay 1 (80,80,80) L_0x27e1c60/d;
L_0x27e1e40/d .functor AND 1, L_0x27e03d0, L_0x27e01c0, L_0x27e12d0, L_0x27e2ce0;
L_0x27e1e40 .delay 1 (80,80,80) L_0x27e1e40/d;
L_0x27e1bf0/d .functor AND 1, L_0x27e0650, L_0x27e1170, L_0x27e0260, L_0x27e2ce0;
L_0x27e1bf0 .delay 1 (80,80,80) L_0x27e1bf0/d;
L_0x27e21d0/d .functor AND 1, L_0x27df530, L_0x27e01c0, L_0x27e0260, L_0x27e2ce0;
L_0x27e21d0 .delay 1 (80,80,80) L_0x27e21d0/d;
L_0x27e2370/0/0 .functor OR 1, L_0x27e14f0, L_0x27e16a0, L_0x27e18b0, L_0x27e1c60;
L_0x27e2370/0/4 .functor OR 1, L_0x27e1e40, L_0x27e1bf0, L_0x27e21d0, L_0x27e1a90;
L_0x27e2370/d .functor OR 1, L_0x27e2370/0/0, L_0x27e2370/0/4, C4<0>, C4<0>;
L_0x27e2370 .delay 1 (160,160,160) L_0x27e2370/d;
v0x2648b50_0 .net "a", 0 0, L_0x27e2760;  1 drivers
v0x2648c10_0 .net "addSub", 0 0, L_0x27e0a90;  1 drivers
v0x25cc300_0 .net "andRes", 0 0, L_0x27dfcb0;  1 drivers
v0x25cc3a0_0 .net "b", 0 0, L_0x27e28c0;  1 drivers
v0x25b4cc0_0 .net "carryIn", 0 0, L_0x27e0580;  1 drivers
v0x25b4d60_0 .net "carryOut", 0 0, L_0x27e0f70;  1 drivers
v0x25aefa0_0 .net "initialResult", 0 0, L_0x27e2370;  1 drivers
v0x25af040_0 .net "isAdd", 0 0, L_0x27e14f0;  1 drivers
v0x25a91b0_0 .net "isAnd", 0 0, L_0x27e1c60;  1 drivers
v0x2597920_0 .net "isNand", 0 0, L_0x27e1e40;  1 drivers
v0x25979c0_0 .net "isNor", 0 0, L_0x27e1bf0;  1 drivers
v0x2591c00_0 .net "isOr", 0 0, L_0x27e21d0;  1 drivers
v0x2591cc0_0 .net "isSLT", 0 0, L_0x27e1a90;  1 drivers
v0x258bee0_0 .net "isSub", 0 0, L_0x27e16a0;  1 drivers
v0x258bfa0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2574880_0 .net "isXor", 0 0, L_0x27e18b0;  1 drivers
v0x2574940_0 .net "nandRes", 0 0, L_0x27e03d0;  1 drivers
v0x256ec70_0 .net "norRes", 0 0, L_0x27e0650;  1 drivers
v0x25a9250_0 .net "orRes", 0 0, L_0x27df530;  1 drivers
v0x2568e70_0 .net "s0", 0 0, L_0x27e01c0;  1 drivers
v0x2568f30_0 .net "s0inv", 0 0, L_0x27e1170;  1 drivers
v0x25517b0_0 .net "s1", 0 0, L_0x27e0260;  1 drivers
v0x2551870_0 .net "s1inv", 0 0, L_0x27e12d0;  1 drivers
v0x2534380_0 .net "s2", 0 0, L_0x27e2ce0;  1 drivers
v0x2534440_0 .net "s2inv", 0 0, L_0x27e1340;  1 drivers
v0x252e660_0 .net "xorRes", 0 0, L_0x27e0710;  1 drivers
S_0x268ed20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26b1de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e0870/d .functor XOR 1, L_0x27e28c0, L_0x2818e50, C4<0>, C4<0>;
L_0x27e0870 .delay 1 (40,40,40) L_0x27e0870/d;
L_0x27e0930/d .functor XOR 1, L_0x27e2760, L_0x27e0870, C4<0>, C4<0>;
L_0x27e0930 .delay 1 (40,40,40) L_0x27e0930/d;
L_0x27e0a90/d .functor XOR 1, L_0x27e0930, L_0x27e0580, C4<0>, C4<0>;
L_0x27e0a90 .delay 1 (40,40,40) L_0x27e0a90/d;
L_0x27e0c90/d .functor AND 1, L_0x27e2760, L_0x27e0870, C4<1>, C4<1>;
L_0x27e0c90 .delay 1 (40,40,40) L_0x27e0c90/d;
L_0x27e0f00/d .functor AND 1, L_0x27e0930, L_0x27e0580, C4<1>, C4<1>;
L_0x27e0f00 .delay 1 (40,40,40) L_0x27e0f00/d;
L_0x27e0f70/d .functor OR 1, L_0x27e0c90, L_0x27e0f00, C4<0>, C4<0>;
L_0x27e0f70 .delay 1 (40,40,40) L_0x27e0f70/d;
v0x2688f50_0 .net "AandB", 0 0, L_0x27e0c90;  1 drivers
v0x2689010_0 .net "BxorSub", 0 0, L_0x27e0870;  1 drivers
v0x2677650_0 .net "a", 0 0, L_0x27e2760;  alias, 1 drivers
v0x26776f0_0 .net "b", 0 0, L_0x27e28c0;  alias, 1 drivers
v0x2671930_0 .net "carryin", 0 0, L_0x27e0580;  alias, 1 drivers
v0x2671a40_0 .net "carryout", 0 0, L_0x27e0f70;  alias, 1 drivers
v0x266bc10_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x266bcb0_0 .net "res", 0 0, L_0x27e0a90;  alias, 1 drivers
v0x2654540_0 .net "xAorB", 0 0, L_0x27e0930;  1 drivers
v0x264e820_0 .net "xAorBandCin", 0 0, L_0x27e0f00;  1 drivers
S_0x2528910 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x25cc470 .param/l "i" 0 4 165, +C4<01101>;
S_0x26221a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2528910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27e2800/d .functor AND 1, L_0x27e5160, L_0x27e52c0, C4<1>, C4<1>;
L_0x27e2800 .delay 1 (40,40,40) L_0x27e2800/d;
L_0x27e2c20/d .functor NAND 1, L_0x27e5160, L_0x27e52c0, C4<1>, C4<1>;
L_0x27e2c20 .delay 1 (20,20,20) L_0x27e2c20/d;
L_0x27e2ac0/d .functor OR 1, L_0x27e5160, L_0x27e52c0, C4<0>, C4<0>;
L_0x27e2ac0 .delay 1 (40,40,40) L_0x27e2ac0/d;
L_0x27e2030/d .functor NOR 1, L_0x27e5160, L_0x27e52c0, C4<0>, C4<0>;
L_0x27e2030 .delay 1 (20,20,20) L_0x27e2030/d;
L_0x27e3130/d .functor XOR 1, L_0x27e5160, L_0x27e52c0, C4<0>, C4<0>;
L_0x27e3130 .delay 1 (40,40,40) L_0x27e3130/d;
L_0x27e3b70/d .functor NOT 1, L_0x27e2e20, C4<0>, C4<0>, C4<0>;
L_0x27e3b70 .delay 1 (10,10,10) L_0x27e3b70/d;
L_0x27e3cd0/d .functor NOT 1, L_0x27e2ec0, C4<0>, C4<0>, C4<0>;
L_0x27e3cd0 .delay 1 (10,10,10) L_0x27e3cd0/d;
L_0x27e3d90/d .functor NOT 1, L_0x27e2f60, C4<0>, C4<0>, C4<0>;
L_0x27e3d90 .delay 1 (10,10,10) L_0x27e3d90/d;
L_0x27e3f40/d .functor AND 1, L_0x27e34b0, L_0x27e3b70, L_0x27e3cd0, L_0x27e3d90;
L_0x27e3f40 .delay 1 (80,80,80) L_0x27e3f40/d;
L_0x27e40f0/d .functor AND 1, L_0x27e34b0, L_0x27e2e20, L_0x27e3cd0, L_0x27e3d90;
L_0x27e40f0 .delay 1 (80,80,80) L_0x27e40f0/d;
L_0x27e4300/d .functor AND 1, L_0x27e3130, L_0x27e3b70, L_0x27e2ec0, L_0x27e3d90;
L_0x27e4300 .delay 1 (80,80,80) L_0x27e4300/d;
L_0x27e44e0/d .functor AND 1, L_0x27e34b0, L_0x27e2e20, L_0x27e2ec0, L_0x27e3d90;
L_0x27e44e0 .delay 1 (80,80,80) L_0x27e44e0/d;
L_0x27e46b0/d .functor AND 1, L_0x27e2800, L_0x27e3b70, L_0x27e3cd0, L_0x27e2f60;
L_0x27e46b0 .delay 1 (80,80,80) L_0x27e46b0/d;
L_0x27e4890/d .functor AND 1, L_0x27e2c20, L_0x27e2e20, L_0x27e3cd0, L_0x27e2f60;
L_0x27e4890 .delay 1 (80,80,80) L_0x27e4890/d;
L_0x27e4640/d .functor AND 1, L_0x27e2030, L_0x27e3b70, L_0x27e2ec0, L_0x27e2f60;
L_0x27e4640 .delay 1 (80,80,80) L_0x27e4640/d;
L_0x27e4c20/d .functor AND 1, L_0x27e2ac0, L_0x27e2e20, L_0x27e2ec0, L_0x27e2f60;
L_0x27e4c20 .delay 1 (80,80,80) L_0x27e4c20/d;
L_0x27e4d70/0/0 .functor OR 1, L_0x27e3f40, L_0x27e40f0, L_0x27e4300, L_0x27e46b0;
L_0x27e4d70/0/4 .functor OR 1, L_0x27e4890, L_0x27e4640, L_0x27e4c20, L_0x27e44e0;
L_0x27e4d70/d .functor OR 1, L_0x27e4d70/0/0, L_0x27e4d70/0/4, C4<0>, C4<0>;
L_0x27e4d70 .delay 1 (160,160,160) L_0x27e4d70/d;
v0x2625b60_0 .net "a", 0 0, L_0x27e5160;  1 drivers
v0x2625c20_0 .net "addSub", 0 0, L_0x27e34b0;  1 drivers
v0x2625690_0 .net "andRes", 0 0, L_0x27e2800;  1 drivers
v0x2625760_0 .net "b", 0 0, L_0x27e52c0;  1 drivers
v0x26251c0_0 .net "carryIn", 0 0, L_0x27e2d80;  1 drivers
v0x2625260_0 .net "carryOut", 0 0, L_0x27e3970;  1 drivers
v0x2624cf0_0 .net "initialResult", 0 0, L_0x27e4d70;  1 drivers
v0x2624d90_0 .net "isAdd", 0 0, L_0x27e3f40;  1 drivers
v0x2624820_0 .net "isAnd", 0 0, L_0x27e46b0;  1 drivers
v0x26248c0_0 .net "isNand", 0 0, L_0x27e4890;  1 drivers
v0x2624350_0 .net "isNor", 0 0, L_0x27e4640;  1 drivers
v0x26243f0_0 .net "isOr", 0 0, L_0x27e4c20;  1 drivers
v0x2623e80_0 .net "isSLT", 0 0, L_0x27e44e0;  1 drivers
v0x2623f40_0 .net "isSub", 0 0, L_0x27e40f0;  1 drivers
v0x26239b0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2623a50_0 .net "isXor", 0 0, L_0x27e4300;  1 drivers
v0x26234e0_0 .net "nandRes", 0 0, L_0x27e2c20;  1 drivers
v0x26217f0_0 .net "norRes", 0 0, L_0x27e2030;  1 drivers
v0x26218b0_0 .net "orRes", 0 0, L_0x27e2ac0;  1 drivers
v0x2623010_0 .net "s0", 0 0, L_0x27e2e20;  1 drivers
v0x26230d0_0 .net "s0inv", 0 0, L_0x27e3b70;  1 drivers
v0x2622b40_0 .net "s1", 0 0, L_0x27e2ec0;  1 drivers
v0x2622c00_0 .net "s1inv", 0 0, L_0x27e3cd0;  1 drivers
v0x2622670_0 .net "s2", 0 0, L_0x27e2f60;  1 drivers
v0x2622730_0 .net "s2inv", 0 0, L_0x27e3d90;  1 drivers
v0x262b940_0 .net "xorRes", 0 0, L_0x27e3130;  1 drivers
S_0x2627840 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e3290/d .functor XOR 1, L_0x27e52c0, L_0x2818e50, C4<0>, C4<0>;
L_0x27e3290 .delay 1 (40,40,40) L_0x27e3290/d;
L_0x27e3350/d .functor XOR 1, L_0x27e5160, L_0x27e3290, C4<0>, C4<0>;
L_0x27e3350 .delay 1 (40,40,40) L_0x27e3350/d;
L_0x27e34b0/d .functor XOR 1, L_0x27e3350, L_0x27e2d80, C4<0>, C4<0>;
L_0x27e34b0 .delay 1 (40,40,40) L_0x27e34b0/d;
L_0x27e36b0/d .functor AND 1, L_0x27e5160, L_0x27e3290, C4<1>, C4<1>;
L_0x27e36b0 .delay 1 (40,40,40) L_0x27e36b0/d;
L_0x27e2b30/d .functor AND 1, L_0x27e3350, L_0x27e2d80, C4<1>, C4<1>;
L_0x27e2b30 .delay 1 (40,40,40) L_0x27e2b30/d;
L_0x27e3970/d .functor OR 1, L_0x27e36b0, L_0x27e2b30, C4<0>, C4<0>;
L_0x27e3970 .delay 1 (40,40,40) L_0x27e3970/d;
v0x2627370_0 .net "AandB", 0 0, L_0x27e36b0;  1 drivers
v0x2627430_0 .net "BxorSub", 0 0, L_0x27e3290;  1 drivers
v0x2626ea0_0 .net "a", 0 0, L_0x27e5160;  alias, 1 drivers
v0x2626f70_0 .net "b", 0 0, L_0x27e52c0;  alias, 1 drivers
v0x26269d0_0 .net "carryin", 0 0, L_0x27e2d80;  alias, 1 drivers
v0x2626a90_0 .net "carryout", 0 0, L_0x27e3970;  alias, 1 drivers
v0x2626500_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26265a0_0 .net "res", 0 0, L_0x27e34b0;  alias, 1 drivers
v0x2621cd0_0 .net "xAorB", 0 0, L_0x27e3350;  1 drivers
v0x2626030_0 .net "xAorBandCin", 0 0, L_0x27e2b30;  1 drivers
S_0x26199c0 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2626b50 .param/l "i" 0 4 165, +C4<01110>;
S_0x26194f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26199c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27e5200/d .functor AND 1, L_0x27e7ba0, L_0x27e7d00, C4<1>, C4<1>;
L_0x27e5200 .delay 1 (40,40,40) L_0x27e5200/d;
L_0x27e57c0/d .functor NAND 1, L_0x27e7ba0, L_0x27e7d00, C4<1>, C4<1>;
L_0x27e57c0 .delay 1 (20,20,20) L_0x27e57c0/d;
L_0x27e4a80/d .functor OR 1, L_0x27e7ba0, L_0x27e7d00, C4<0>, C4<0>;
L_0x27e4a80 .delay 1 (40,40,40) L_0x27e4a80/d;
L_0x27e5a40/d .functor NOR 1, L_0x27e7ba0, L_0x27e7d00, C4<0>, C4<0>;
L_0x27e5a40 .delay 1 (20,20,20) L_0x27e5a40/d;
L_0x27e5b00/d .functor XOR 1, L_0x27e7ba0, L_0x27e7d00, C4<0>, C4<0>;
L_0x27e5b00 .delay 1 (40,40,40) L_0x27e5b00/d;
L_0x27e6560/d .functor NOT 1, L_0x27e5500, C4<0>, C4<0>, C4<0>;
L_0x27e6560 .delay 1 (10,10,10) L_0x27e6560/d;
L_0x27e66c0/d .functor NOT 1, L_0x27e55a0, C4<0>, C4<0>, C4<0>;
L_0x27e66c0 .delay 1 (10,10,10) L_0x27e66c0/d;
L_0x27e6780/d .functor NOT 1, L_0x27e5640, C4<0>, C4<0>, C4<0>;
L_0x27e6780 .delay 1 (10,10,10) L_0x27e6780/d;
L_0x27e6930/d .functor AND 1, L_0x27e5e80, L_0x27e6560, L_0x27e66c0, L_0x27e6780;
L_0x27e6930 .delay 1 (80,80,80) L_0x27e6930/d;
L_0x27e6ae0/d .functor AND 1, L_0x27e5e80, L_0x27e5500, L_0x27e66c0, L_0x27e6780;
L_0x27e6ae0 .delay 1 (80,80,80) L_0x27e6ae0/d;
L_0x27e6cf0/d .functor AND 1, L_0x27e5b00, L_0x27e6560, L_0x27e55a0, L_0x27e6780;
L_0x27e6cf0 .delay 1 (80,80,80) L_0x27e6cf0/d;
L_0x27e6ed0/d .functor AND 1, L_0x27e5e80, L_0x27e5500, L_0x27e55a0, L_0x27e6780;
L_0x27e6ed0 .delay 1 (80,80,80) L_0x27e6ed0/d;
L_0x27e70a0/d .functor AND 1, L_0x27e5200, L_0x27e6560, L_0x27e66c0, L_0x27e5640;
L_0x27e70a0 .delay 1 (80,80,80) L_0x27e70a0/d;
L_0x27e7280/d .functor AND 1, L_0x27e57c0, L_0x27e5500, L_0x27e66c0, L_0x27e5640;
L_0x27e7280 .delay 1 (80,80,80) L_0x27e7280/d;
L_0x27e7030/d .functor AND 1, L_0x27e5a40, L_0x27e6560, L_0x27e55a0, L_0x27e5640;
L_0x27e7030 .delay 1 (80,80,80) L_0x27e7030/d;
L_0x27e7610/d .functor AND 1, L_0x27e4a80, L_0x27e5500, L_0x27e55a0, L_0x27e5640;
L_0x27e7610 .delay 1 (80,80,80) L_0x27e7610/d;
L_0x27e77b0/0/0 .functor OR 1, L_0x27e6930, L_0x27e6ae0, L_0x27e6cf0, L_0x27e70a0;
L_0x27e77b0/0/4 .functor OR 1, L_0x27e7280, L_0x27e7030, L_0x27e7610, L_0x27e6ed0;
L_0x27e77b0/d .functor OR 1, L_0x27e77b0/0/0, L_0x27e77b0/0/4, C4<0>, C4<0>;
L_0x27e77b0 .delay 1 (160,160,160) L_0x27e77b0/d;
v0x26e1ad0_0 .net "a", 0 0, L_0x27e7ba0;  1 drivers
v0x26e1b70_0 .net "addSub", 0 0, L_0x27e5e80;  1 drivers
v0x26e1690_0 .net "andRes", 0 0, L_0x27e5200;  1 drivers
v0x26e1760_0 .net "b", 0 0, L_0x27e7d00;  1 drivers
v0x26dbd20_0 .net "carryIn", 0 0, L_0x27e5970;  1 drivers
v0x26dbdc0_0 .net "carryOut", 0 0, L_0x27e6360;  1 drivers
v0x26db8e0_0 .net "initialResult", 0 0, L_0x27e77b0;  1 drivers
v0x26db980_0 .net "isAdd", 0 0, L_0x27e6930;  1 drivers
v0x26db4f0_0 .net "isAnd", 0 0, L_0x27e70a0;  1 drivers
v0x26db590_0 .net "isNand", 0 0, L_0x27e7280;  1 drivers
v0x26d5100_0 .net "isNor", 0 0, L_0x27e7030;  1 drivers
v0x26d51a0_0 .net "isOr", 0 0, L_0x27e7610;  1 drivers
v0x26c47c0_0 .net "isSLT", 0 0, L_0x27e6ed0;  1 drivers
v0x26c4880_0 .net "isSub", 0 0, L_0x27e6ae0;  1 drivers
v0x26c4370_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26c4410_0 .net "isXor", 0 0, L_0x27e6cf0;  1 drivers
v0x26c3f80_0 .net "nandRes", 0 0, L_0x27e57c0;  1 drivers
v0x26be9f0_0 .net "norRes", 0 0, L_0x27e5a40;  1 drivers
v0x26beab0_0 .net "orRes", 0 0, L_0x27e4a80;  1 drivers
v0x26be5a0_0 .net "s0", 0 0, L_0x27e5500;  1 drivers
v0x26be660_0 .net "s0inv", 0 0, L_0x27e6560;  1 drivers
v0x26be1b0_0 .net "s1", 0 0, L_0x27e55a0;  1 drivers
v0x26be270_0 .net "s1inv", 0 0, L_0x27e66c0;  1 drivers
v0x26b7da0_0 .net "s2", 0 0, L_0x27e5640;  1 drivers
v0x26b7e60_0 .net "s2inv", 0 0, L_0x27e6780;  1 drivers
v0x26a7490_0 .net "xorRes", 0 0, L_0x27e5b00;  1 drivers
S_0x2618b40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26194f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e5c60/d .functor XOR 1, L_0x27e7d00, L_0x2818e50, C4<0>, C4<0>;
L_0x27e5c60 .delay 1 (40,40,40) L_0x27e5c60/d;
L_0x27e5d20/d .functor XOR 1, L_0x27e7ba0, L_0x27e5c60, C4<0>, C4<0>;
L_0x27e5d20 .delay 1 (40,40,40) L_0x27e5d20/d;
L_0x27e5e80/d .functor XOR 1, L_0x27e5d20, L_0x27e5970, C4<0>, C4<0>;
L_0x27e5e80 .delay 1 (40,40,40) L_0x27e5e80/d;
L_0x27e6080/d .functor AND 1, L_0x27e7ba0, L_0x27e5c60, C4<1>, C4<1>;
L_0x27e6080 .delay 1 (40,40,40) L_0x27e6080/d;
L_0x27e62f0/d .functor AND 1, L_0x27e5d20, L_0x27e5970, C4<1>, C4<1>;
L_0x27e62f0 .delay 1 (40,40,40) L_0x27e62f0/d;
L_0x27e6360/d .functor OR 1, L_0x27e6080, L_0x27e62f0, C4<0>, C4<0>;
L_0x27e6360 .delay 1 (40,40,40) L_0x27e6360/d;
v0x2618670_0 .net "AandB", 0 0, L_0x27e6080;  1 drivers
v0x2618750_0 .net "BxorSub", 0 0, L_0x27e5c60;  1 drivers
v0x2618190_0 .net "a", 0 0, L_0x27e7ba0;  alias, 1 drivers
v0x2618230_0 .net "b", 0 0, L_0x27e7d00;  alias, 1 drivers
v0x261a5d0_0 .net "carryin", 0 0, L_0x27e5970;  alias, 1 drivers
v0x261a690_0 .net "carryout", 0 0, L_0x27e6360;  alias, 1 drivers
v0x26e7880_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26e7920_0 .net "res", 0 0, L_0x27e5e80;  alias, 1 drivers
v0x26e7440_0 .net "xAorB", 0 0, L_0x27e5d20;  1 drivers
v0x26e7500_0 .net "xAorBandCin", 0 0, L_0x27e62f0;  1 drivers
S_0x26a7040 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26227f0 .param/l "i" 0 4 165, +C4<01111>;
S_0x26a6c50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26a7040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27e7c40/d .functor AND 1, L_0x27ea660, L_0x27ea7c0, C4<1>, C4<1>;
L_0x27e7c40 .delay 1 (40,40,40) L_0x27e7c40/d;
L_0x27e8230/d .functor NAND 1, L_0x27ea660, L_0x27ea7c0, C4<1>, C4<1>;
L_0x27e8230 .delay 1 (20,20,20) L_0x27e8230/d;
L_0x27e7470/d .functor OR 1, L_0x27ea660, L_0x27ea7c0, C4<0>, C4<0>;
L_0x27e7470 .delay 1 (40,40,40) L_0x27e7470/d;
L_0x27e84b0/d .functor NOR 1, L_0x27ea660, L_0x27ea7c0, C4<0>, C4<0>;
L_0x27e84b0 .delay 1 (20,20,20) L_0x27e84b0/d;
L_0x27e8570/d .functor XOR 1, L_0x27ea660, L_0x27ea7c0, C4<0>, C4<0>;
L_0x27e8570 .delay 1 (40,40,40) L_0x27e8570/d;
L_0x27e9020/d .functor NOT 1, L_0x27d5470, C4<0>, C4<0>, C4<0>;
L_0x27e9020 .delay 1 (10,10,10) L_0x27e9020/d;
L_0x27e9180/d .functor NOT 1, L_0x27eac70, C4<0>, C4<0>, C4<0>;
L_0x27e9180 .delay 1 (10,10,10) L_0x27e9180/d;
L_0x27e9240/d .functor NOT 1, L_0x27ead10, C4<0>, C4<0>, C4<0>;
L_0x27e9240 .delay 1 (10,10,10) L_0x27e9240/d;
L_0x27e93f0/d .functor AND 1, L_0x27e8940, L_0x27e9020, L_0x27e9180, L_0x27e9240;
L_0x27e93f0 .delay 1 (80,80,80) L_0x27e93f0/d;
L_0x27e95a0/d .functor AND 1, L_0x27e8940, L_0x27d5470, L_0x27e9180, L_0x27e9240;
L_0x27e95a0 .delay 1 (80,80,80) L_0x27e95a0/d;
L_0x27e97b0/d .functor AND 1, L_0x27e8570, L_0x27e9020, L_0x27eac70, L_0x27e9240;
L_0x27e97b0 .delay 1 (80,80,80) L_0x27e97b0/d;
L_0x27e9990/d .functor AND 1, L_0x27e8940, L_0x27d5470, L_0x27eac70, L_0x27e9240;
L_0x27e9990 .delay 1 (80,80,80) L_0x27e9990/d;
L_0x27e9b60/d .functor AND 1, L_0x27e7c40, L_0x27e9020, L_0x27e9180, L_0x27ead10;
L_0x27e9b60 .delay 1 (80,80,80) L_0x27e9b60/d;
L_0x27e9d40/d .functor AND 1, L_0x27e8230, L_0x27d5470, L_0x27e9180, L_0x27ead10;
L_0x27e9d40 .delay 1 (80,80,80) L_0x27e9d40/d;
L_0x27e9af0/d .functor AND 1, L_0x27e84b0, L_0x27e9020, L_0x27eac70, L_0x27ead10;
L_0x27e9af0 .delay 1 (80,80,80) L_0x27e9af0/d;
L_0x27ea0d0/d .functor AND 1, L_0x27e7470, L_0x27d5470, L_0x27eac70, L_0x27ead10;
L_0x27ea0d0 .delay 1 (80,80,80) L_0x27ea0d0/d;
L_0x27ea270/0/0 .functor OR 1, L_0x27e93f0, L_0x27e95a0, L_0x27e97b0, L_0x27e9b60;
L_0x27ea270/0/4 .functor OR 1, L_0x27e9d40, L_0x27e9af0, L_0x27ea0d0, L_0x27e9990;
L_0x27ea270/d .functor OR 1, L_0x27ea270/0/0, L_0x27ea270/0/4, C4<0>, C4<0>;
L_0x27ea270 .delay 1 (160,160,160) L_0x27ea270/d;
v0x2689250_0 .net "a", 0 0, L_0x27ea660;  1 drivers
v0x2689310_0 .net "addSub", 0 0, L_0x27e8940;  1 drivers
v0x26843a0_0 .net "andRes", 0 0, L_0x27e7c40;  1 drivers
v0x2684470_0 .net "b", 0 0, L_0x27ea7c0;  1 drivers
v0x2683f50_0 .net "carryIn", 0 0, L_0x27e83e0;  1 drivers
v0x2683ff0_0 .net "carryOut", 0 0, L_0x27e8e20;  1 drivers
v0x2683b60_0 .net "initialResult", 0 0, L_0x27ea270;  1 drivers
v0x2683c00_0 .net "isAdd", 0 0, L_0x27e93f0;  1 drivers
v0x267e5a0_0 .net "isAnd", 0 0, L_0x27e9b60;  1 drivers
v0x267e640_0 .net "isNand", 0 0, L_0x27e9d40;  1 drivers
v0x267e150_0 .net "isNor", 0 0, L_0x27e9af0;  1 drivers
v0x267e1f0_0 .net "isOr", 0 0, L_0x27ea0d0;  1 drivers
v0x267dd60_0 .net "isSLT", 0 0, L_0x27e9990;  1 drivers
v0x267de20_0 .net "isSub", 0 0, L_0x27e95a0;  1 drivers
v0x26787a0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2678840_0 .net "isXor", 0 0, L_0x27e97b0;  1 drivers
v0x2678350_0 .net "nandRes", 0 0, L_0x27e8230;  1 drivers
v0x26778f0_0 .net "norRes", 0 0, L_0x27e84b0;  1 drivers
v0x26779b0_0 .net "orRes", 0 0, L_0x27e7470;  1 drivers
v0x2667000_0 .net "s0", 0 0, L_0x27d5470;  1 drivers
v0x26670c0_0 .net "s0inv", 0 0, L_0x27e9020;  1 drivers
v0x2666bb0_0 .net "s1", 0 0, L_0x27eac70;  1 drivers
v0x2666c70_0 .net "s1inv", 0 0, L_0x27e9180;  1 drivers
v0x26667c0_0 .net "s2", 0 0, L_0x27ead10;  1 drivers
v0x2666880_0 .net "s2inv", 0 0, L_0x27e9240;  1 drivers
v0x2661200_0 .net "xorRes", 0 0, L_0x27e8570;  1 drivers
S_0x26a1270 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26a6c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27e86d0/d .functor XOR 1, L_0x27ea7c0, L_0x2818e50, C4<0>, C4<0>;
L_0x27e86d0 .delay 1 (40,40,40) L_0x27e86d0/d;
L_0x27e8790/d .functor XOR 1, L_0x27ea660, L_0x27e86d0, C4<0>, C4<0>;
L_0x27e8790 .delay 1 (40,40,40) L_0x27e8790/d;
L_0x27e8940/d .functor XOR 1, L_0x27e8790, L_0x27e83e0, C4<0>, C4<0>;
L_0x27e8940 .delay 1 (40,40,40) L_0x27e8940/d;
L_0x27e8b40/d .functor AND 1, L_0x27ea660, L_0x27e86d0, C4<1>, C4<1>;
L_0x27e8b40 .delay 1 (40,40,40) L_0x27e8b40/d;
L_0x27e8db0/d .functor AND 1, L_0x27e8790, L_0x27e83e0, C4<1>, C4<1>;
L_0x27e8db0 .delay 1 (40,40,40) L_0x27e8db0/d;
L_0x27e8e20/d .functor OR 1, L_0x27e8b40, L_0x27e8db0, C4<0>, C4<0>;
L_0x27e8e20 .delay 1 (40,40,40) L_0x27e8e20/d;
v0x26a0e80_0 .net "AandB", 0 0, L_0x27e8b40;  1 drivers
v0x26a0f60_0 .net "BxorSub", 0 0, L_0x27e86d0;  1 drivers
v0x269b8f0_0 .net "a", 0 0, L_0x27ea660;  alias, 1 drivers
v0x269b990_0 .net "b", 0 0, L_0x27ea7c0;  alias, 1 drivers
v0x269b4a0_0 .net "carryin", 0 0, L_0x27e83e0;  alias, 1 drivers
v0x269b560_0 .net "carryout", 0 0, L_0x27e8e20;  alias, 1 drivers
v0x269b0b0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x269b150_0 .net "res", 0 0, L_0x27e8940;  alias, 1 drivers
v0x2694ce0_0 .net "xAorB", 0 0, L_0x27e8790;  1 drivers
v0x2694da0_0 .net "xAorBandCin", 0 0, L_0x27e8db0;  1 drivers
S_0x2660db0 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26a6dd0 .param/l "i" 0 4 165, +C4<010000>;
S_0x265b400 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2660db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ea700/d .functor AND 1, L_0x27ed240, L_0x27ed3a0, C4<1>, C4<1>;
L_0x27ea700 .delay 1 (40,40,40) L_0x27ea700/d;
L_0x27ea9c0/d .functor NAND 1, L_0x27ed240, L_0x27ed3a0, C4<1>, C4<1>;
L_0x27ea9c0 .delay 1 (20,20,20) L_0x27ea9c0/d;
L_0x27eab20/d .functor OR 1, L_0x27ed240, L_0x27ed3a0, C4<0>, C4<0>;
L_0x27eab20 .delay 1 (40,40,40) L_0x27eab20/d;
L_0x27e9f30/d .functor NOR 1, L_0x27ed240, L_0x27ed3a0, C4<0>, C4<0>;
L_0x27e9f30 .delay 1 (20,20,20) L_0x27e9f30/d;
L_0x27eb150/d .functor XOR 1, L_0x27ed240, L_0x27ed3a0, C4<0>, C4<0>;
L_0x27eb150 .delay 1 (40,40,40) L_0x27eb150/d;
L_0x27ebc00/d .functor NOT 1, L_0x27ed680, C4<0>, C4<0>, C4<0>;
L_0x27ebc00 .delay 1 (10,10,10) L_0x27ebc00/d;
L_0x27ebd60/d .functor NOT 1, L_0x27eadb0, C4<0>, C4<0>, C4<0>;
L_0x27ebd60 .delay 1 (10,10,10) L_0x27ebd60/d;
L_0x27ebe20/d .functor NOT 1, L_0x27eae50, C4<0>, C4<0>, C4<0>;
L_0x27ebe20 .delay 1 (10,10,10) L_0x27ebe20/d;
L_0x27ebfd0/d .functor AND 1, L_0x27eb520, L_0x27ebc00, L_0x27ebd60, L_0x27ebe20;
L_0x27ebfd0 .delay 1 (80,80,80) L_0x27ebfd0/d;
L_0x27ec180/d .functor AND 1, L_0x27eb520, L_0x27ed680, L_0x27ebd60, L_0x27ebe20;
L_0x27ec180 .delay 1 (80,80,80) L_0x27ec180/d;
L_0x27ec390/d .functor AND 1, L_0x27eb150, L_0x27ebc00, L_0x27eadb0, L_0x27ebe20;
L_0x27ec390 .delay 1 (80,80,80) L_0x27ec390/d;
L_0x27ec570/d .functor AND 1, L_0x27eb520, L_0x27ed680, L_0x27eadb0, L_0x27ebe20;
L_0x27ec570 .delay 1 (80,80,80) L_0x27ec570/d;
L_0x27ec740/d .functor AND 1, L_0x27ea700, L_0x27ebc00, L_0x27ebd60, L_0x27eae50;
L_0x27ec740 .delay 1 (80,80,80) L_0x27ec740/d;
L_0x27ec920/d .functor AND 1, L_0x27ea9c0, L_0x27ed680, L_0x27ebd60, L_0x27eae50;
L_0x27ec920 .delay 1 (80,80,80) L_0x27ec920/d;
L_0x27ec6d0/d .functor AND 1, L_0x27e9f30, L_0x27ebc00, L_0x27eadb0, L_0x27eae50;
L_0x27ec6d0 .delay 1 (80,80,80) L_0x27ec6d0/d;
L_0x27eccb0/d .functor AND 1, L_0x27eab20, L_0x27ed680, L_0x27eadb0, L_0x27eae50;
L_0x27eccb0 .delay 1 (80,80,80) L_0x27eccb0/d;
L_0x27ece50/0/0 .functor OR 1, L_0x27ebfd0, L_0x27ec180, L_0x27ec390, L_0x27ec740;
L_0x27ece50/0/4 .functor OR 1, L_0x27ec920, L_0x27ec6d0, L_0x27eccb0, L_0x27ec570;
L_0x27ece50/d .functor OR 1, L_0x27ece50/0/0, L_0x27ece50/0/4, C4<0>, C4<0>;
L_0x27ece50 .delay 1 (160,160,160) L_0x27ece50/d;
v0x263dcc0_0 .net "a", 0 0, L_0x27ed240;  1 drivers
v0x263dd80_0 .net "addSub", 0 0, L_0x27eb520;  1 drivers
v0x263d8d0_0 .net "andRes", 0 0, L_0x27ea700;  1 drivers
v0x263d9a0_0 .net "b", 0 0, L_0x27ed3a0;  1 drivers
v0x2638330_0 .net "carryIn", 0 0, L_0x27ed550;  1 drivers
v0x26383d0_0 .net "carryOut", 0 0, L_0x27eba00;  1 drivers
v0x2637560_0 .net "initialResult", 0 0, L_0x27ece50;  1 drivers
v0x2637600_0 .net "isAdd", 0 0, L_0x27ebfd0;  1 drivers
v0x25c76f0_0 .net "isAnd", 0 0, L_0x27ec740;  1 drivers
v0x25c7790_0 .net "isNand", 0 0, L_0x27ec920;  1 drivers
v0x25c72a0_0 .net "isNor", 0 0, L_0x27ec6d0;  1 drivers
v0x25c7340_0 .net "isOr", 0 0, L_0x27eccb0;  1 drivers
v0x25c6eb0_0 .net "isSLT", 0 0, L_0x27ec570;  1 drivers
v0x25c6f70_0 .net "isSub", 0 0, L_0x27ec180;  1 drivers
v0x25c1920_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25c19c0_0 .net "isXor", 0 0, L_0x27ec390;  1 drivers
v0x25c14d0_0 .net "nandRes", 0 0, L_0x27ea9c0;  1 drivers
v0x25c10e0_0 .net "norRes", 0 0, L_0x27e9f30;  1 drivers
v0x25c11a0_0 .net "orRes", 0 0, L_0x27eab20;  1 drivers
v0x25bbb50_0 .net "s0", 0 0, L_0x27ed680;  1 drivers
v0x25bbc10_0 .net "s0inv", 0 0, L_0x27ebc00;  1 drivers
v0x25bb700_0 .net "s1", 0 0, L_0x27eadb0;  1 drivers
v0x25bb7c0_0 .net "s1inv", 0 0, L_0x27ebd60;  1 drivers
v0x25bb310_0 .net "s2", 0 0, L_0x27eae50;  1 drivers
v0x25bb3d0_0 .net "s2inv", 0 0, L_0x27ebe20;  1 drivers
v0x25b4f60_0 .net "xorRes", 0 0, L_0x27eb150;  1 drivers
S_0x265abc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x265b400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27eb2b0/d .functor XOR 1, L_0x27ed3a0, L_0x2818e50, C4<0>, C4<0>;
L_0x27eb2b0 .delay 1 (40,40,40) L_0x27eb2b0/d;
L_0x27eb370/d .functor XOR 1, L_0x27ed240, L_0x27eb2b0, C4<0>, C4<0>;
L_0x27eb370 .delay 1 (40,40,40) L_0x27eb370/d;
L_0x27eb520/d .functor XOR 1, L_0x27eb370, L_0x27ed550, C4<0>, C4<0>;
L_0x27eb520 .delay 1 (40,40,40) L_0x27eb520/d;
L_0x27eb720/d .functor AND 1, L_0x27ed240, L_0x27eb2b0, C4<1>, C4<1>;
L_0x27eb720 .delay 1 (40,40,40) L_0x27eb720/d;
L_0x27eb990/d .functor AND 1, L_0x27eb370, L_0x27ed550, C4<1>, C4<1>;
L_0x27eb990 .delay 1 (40,40,40) L_0x27eb990/d;
L_0x27eba00/d .functor OR 1, L_0x27eb720, L_0x27eb990, C4<0>, C4<0>;
L_0x27eba00 .delay 1 (40,40,40) L_0x27eba00/d;
v0x265b090_0 .net "AandB", 0 0, L_0x27eb720;  1 drivers
v0x26547e0_0 .net "BxorSub", 0 0, L_0x27eb2b0;  1 drivers
v0x26548a0_0 .net "a", 0 0, L_0x27ed240;  alias, 1 drivers
v0x2643ed0_0 .net "b", 0 0, L_0x27ed3a0;  alias, 1 drivers
v0x2643f90_0 .net "carryin", 0 0, L_0x27ed550;  alias, 1 drivers
v0x2643a90_0 .net "carryout", 0 0, L_0x27eba00;  alias, 1 drivers
v0x2643b50_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26436a0_0 .net "res", 0 0, L_0x27eb520;  alias, 1 drivers
v0x2643760_0 .net "xAorB", 0 0, L_0x27eb370;  1 drivers
v0x263e100_0 .net "xAorBandCin", 0 0, L_0x27eb990;  1 drivers
S_0x25a94d0 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2666940 .param/l "i" 0 4 165, +C4<010001>;
S_0x25a4620 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x25a94d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27ed2e0/d .functor AND 1, L_0x27efd70, L_0x27efed0, C4<1>, C4<1>;
L_0x27ed2e0 .delay 1 (40,40,40) L_0x27ed2e0/d;
L_0x27eaf90/d .functor NAND 1, L_0x27efd70, L_0x27efed0, C4<1>, C4<1>;
L_0x27eaf90 .delay 1 (20,20,20) L_0x27eaf90/d;
L_0x27ecb10/d .functor OR 1, L_0x27efd70, L_0x27efed0, C4<0>, C4<0>;
L_0x27ecb10 .delay 1 (40,40,40) L_0x27ecb10/d;
L_0x27edb40/d .functor NOR 1, L_0x27efd70, L_0x27efed0, C4<0>, C4<0>;
L_0x27edb40 .delay 1 (20,20,20) L_0x27edb40/d;
L_0x27edc00/d .functor XOR 1, L_0x27efd70, L_0x27efed0, C4<0>, C4<0>;
L_0x27edc00 .delay 1 (40,40,40) L_0x27edc00/d;
L_0x27ee690/d .functor NOT 1, L_0x27ed7c0, C4<0>, C4<0>, C4<0>;
L_0x27ee690 .delay 1 (10,10,10) L_0x27ee690/d;
L_0x27ee7f0/d .functor NOT 1, L_0x27ed860, C4<0>, C4<0>, C4<0>;
L_0x27ee7f0 .delay 1 (10,10,10) L_0x27ee7f0/d;
L_0x27ee8b0/d .functor NOT 1, L_0x27ed900, C4<0>, C4<0>, C4<0>;
L_0x27ee8b0 .delay 1 (10,10,10) L_0x27ee8b0/d;
L_0x27eea60/d .functor AND 1, L_0x27edfd0, L_0x27ee690, L_0x27ee7f0, L_0x27ee8b0;
L_0x27eea60 .delay 1 (80,80,80) L_0x27eea60/d;
L_0x27eec60/d .functor AND 1, L_0x27edfd0, L_0x27ed7c0, L_0x27ee7f0, L_0x27ee8b0;
L_0x27eec60 .delay 1 (80,80,80) L_0x27eec60/d;
L_0x27eee70/d .functor AND 1, L_0x27edc00, L_0x27ee690, L_0x27ed860, L_0x27ee8b0;
L_0x27eee70 .delay 1 (80,80,80) L_0x27eee70/d;
L_0x27ef050/d .functor AND 1, L_0x27edfd0, L_0x27ed7c0, L_0x27ed860, L_0x27ee8b0;
L_0x27ef050 .delay 1 (80,80,80) L_0x27ef050/d;
L_0x27ef220/d .functor AND 1, L_0x27ed2e0, L_0x27ee690, L_0x27ee7f0, L_0x27ed900;
L_0x27ef220 .delay 1 (80,80,80) L_0x27ef220/d;
L_0x27ef400/d .functor AND 1, L_0x27eaf90, L_0x27ed7c0, L_0x27ee7f0, L_0x27ed900;
L_0x27ef400 .delay 1 (80,80,80) L_0x27ef400/d;
L_0x27ef1b0/d .functor AND 1, L_0x27edb40, L_0x27ee690, L_0x27ed860, L_0x27ed900;
L_0x27ef1b0 .delay 1 (80,80,80) L_0x27ef1b0/d;
L_0x27ef7e0/d .functor AND 1, L_0x27ecb10, L_0x27ed7c0, L_0x27ed860, L_0x27ed900;
L_0x27ef7e0 .delay 1 (80,80,80) L_0x27ef7e0/d;
L_0x27ef980/0/0 .functor OR 1, L_0x27eea60, L_0x27eec60, L_0x27eee70, L_0x27ef220;
L_0x27ef980/0/4 .functor OR 1, L_0x27ef400, L_0x27ef1b0, L_0x27ef7e0, L_0x27ef050;
L_0x27ef980/d .functor OR 1, L_0x27ef980/0/0, L_0x27ef980/0/4, C4<0>, C4<0>;
L_0x27ef980 .delay 1 (160,160,160) L_0x27ef980/d;
v0x2598240_0 .net "a", 0 0, L_0x27efd70;  1 drivers
v0x2598300_0 .net "addSub", 0 0, L_0x27edfd0;  1 drivers
v0x25872d0_0 .net "andRes", 0 0, L_0x27ed2e0;  1 drivers
v0x25873a0_0 .net "b", 0 0, L_0x27efed0;  1 drivers
v0x2586e80_0 .net "carryIn", 0 0, L_0x27ed720;  1 drivers
v0x2586f20_0 .net "carryOut", 0 0, L_0x27ee490;  1 drivers
v0x2586a90_0 .net "initialResult", 0 0, L_0x27ef980;  1 drivers
v0x2586b30_0 .net "isAdd", 0 0, L_0x27eea60;  1 drivers
v0x2581500_0 .net "isAnd", 0 0, L_0x27ef220;  1 drivers
v0x25815a0_0 .net "isNand", 0 0, L_0x27ef400;  1 drivers
v0x25810b0_0 .net "isNor", 0 0, L_0x27ef1b0;  1 drivers
v0x2581150_0 .net "isOr", 0 0, L_0x27ef7e0;  1 drivers
v0x2580cc0_0 .net "isSLT", 0 0, L_0x27ef050;  1 drivers
v0x2580d80_0 .net "isSub", 0 0, L_0x27eec60;  1 drivers
v0x257b730_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x257b7d0_0 .net "isXor", 0 0, L_0x27eee70;  1 drivers
v0x257b2e0_0 .net "nandRes", 0 0, L_0x27eaf90;  1 drivers
v0x257aef0_0 .net "norRes", 0 0, L_0x27edb40;  1 drivers
v0x257afb0_0 .net "orRes", 0 0, L_0x27ecb10;  1 drivers
v0x2574b20_0 .net "s0", 0 0, L_0x27ed7c0;  1 drivers
v0x2574be0_0 .net "s0inv", 0 0, L_0x27ee690;  1 drivers
v0x2564210_0 .net "s1", 0 0, L_0x27ed860;  1 drivers
v0x25642d0_0 .net "s1inv", 0 0, L_0x27ee7f0;  1 drivers
v0x2563dd0_0 .net "s2", 0 0, L_0x27ed900;  1 drivers
v0x2563e90_0 .net "s2inv", 0 0, L_0x27ee8b0;  1 drivers
v0x25639e0_0 .net "xorRes", 0 0, L_0x27edc00;  1 drivers
S_0x25a3de0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x25a4620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27edd60/d .functor XOR 1, L_0x27efed0, L_0x2818e50, C4<0>, C4<0>;
L_0x27edd60 .delay 1 (40,40,40) L_0x27edd60/d;
L_0x27ede20/d .functor XOR 1, L_0x27efd70, L_0x27edd60, C4<0>, C4<0>;
L_0x27ede20 .delay 1 (40,40,40) L_0x27ede20/d;
L_0x27edfd0/d .functor XOR 1, L_0x27ede20, L_0x27ed720, C4<0>, C4<0>;
L_0x27edfd0 .delay 1 (40,40,40) L_0x27edfd0/d;
L_0x27ee1d0/d .functor AND 1, L_0x27efd70, L_0x27edd60, C4<1>, C4<1>;
L_0x27ee1d0 .delay 1 (40,40,40) L_0x27ee1d0/d;
L_0x27eb0a0/d .functor AND 1, L_0x27ede20, L_0x27ed720, C4<1>, C4<1>;
L_0x27eb0a0 .delay 1 (40,40,40) L_0x27eb0a0/d;
L_0x27ee490/d .functor OR 1, L_0x27ee1d0, L_0x27eb0a0, C4<0>, C4<0>;
L_0x27ee490 .delay 1 (40,40,40) L_0x27ee490/d;
v0x259e850_0 .net "AandB", 0 0, L_0x27ee1d0;  1 drivers
v0x259e930_0 .net "BxorSub", 0 0, L_0x27edd60;  1 drivers
v0x259e400_0 .net "a", 0 0, L_0x27efd70;  alias, 1 drivers
v0x259e4a0_0 .net "b", 0 0, L_0x27efed0;  alias, 1 drivers
v0x259e010_0 .net "carryin", 0 0, L_0x27ed720;  alias, 1 drivers
v0x259e0d0_0 .net "carryout", 0 0, L_0x27ee490;  alias, 1 drivers
v0x2598a80_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2598b20_0 .net "res", 0 0, L_0x27edfd0;  alias, 1 drivers
v0x2598630_0 .net "xAorB", 0 0, L_0x27ede20;  1 drivers
v0x25986f0_0 .net "xAorBandCin", 0 0, L_0x27eb0a0;  1 drivers
S_0x255e440 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x259e190 .param/l "i" 0 4 165, +C4<010010>;
S_0x255e000 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x255e440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27efe10/d .functor AND 1, L_0x27f28a0, L_0x27f2a00, C4<1>, C4<1>;
L_0x27efe10 .delay 1 (40,40,40) L_0x27efe10/d;
L_0x27f03f0/d .functor NAND 1, L_0x27f28a0, L_0x27f2a00, C4<1>, C4<1>;
L_0x27f03f0 .delay 1 (20,20,20) L_0x27f03f0/d;
L_0x27f0550/d .functor OR 1, L_0x27f28a0, L_0x27f2a00, C4<0>, C4<0>;
L_0x27f0550 .delay 1 (40,40,40) L_0x27f0550/d;
L_0x27f06e0/d .functor NOR 1, L_0x27f28a0, L_0x27f2a00, C4<0>, C4<0>;
L_0x27f06e0 .delay 1 (20,20,20) L_0x27f06e0/d;
L_0x27f07a0/d .functor XOR 1, L_0x27f28a0, L_0x27f2a00, C4<0>, C4<0>;
L_0x27f07a0 .delay 1 (40,40,40) L_0x27f07a0/d;
L_0x27f1250/d .functor NOT 1, L_0x27f0120, C4<0>, C4<0>, C4<0>;
L_0x27f1250 .delay 1 (10,10,10) L_0x27f1250/d;
L_0x27f13b0/d .functor NOT 1, L_0x27f01c0, C4<0>, C4<0>, C4<0>;
L_0x27f13b0 .delay 1 (10,10,10) L_0x27f13b0/d;
L_0x27f1470/d .functor NOT 1, L_0x27f0260, C4<0>, C4<0>, C4<0>;
L_0x27f1470 .delay 1 (10,10,10) L_0x27f1470/d;
L_0x27f1620/d .functor AND 1, L_0x27f0b70, L_0x27f1250, L_0x27f13b0, L_0x27f1470;
L_0x27f1620 .delay 1 (80,80,80) L_0x27f1620/d;
L_0x27f1820/d .functor AND 1, L_0x27f0b70, L_0x27f0120, L_0x27f13b0, L_0x27f1470;
L_0x27f1820 .delay 1 (80,80,80) L_0x27f1820/d;
L_0x27f19d0/d .functor AND 1, L_0x27f07a0, L_0x27f1250, L_0x27f01c0, L_0x27f1470;
L_0x27f19d0 .delay 1 (80,80,80) L_0x27f19d0/d;
L_0x27f1bc0/d .functor AND 1, L_0x27f0b70, L_0x27f0120, L_0x27f01c0, L_0x27f1470;
L_0x27f1bc0 .delay 1 (80,80,80) L_0x27f1bc0/d;
L_0x27f1cf0/d .functor AND 1, L_0x27efe10, L_0x27f1250, L_0x27f13b0, L_0x27f0260;
L_0x27f1cf0 .delay 1 (80,80,80) L_0x27f1cf0/d;
L_0x27f1f50/d .functor AND 1, L_0x27f03f0, L_0x27f0120, L_0x27f13b0, L_0x27f0260;
L_0x27f1f50 .delay 1 (80,80,80) L_0x27f1f50/d;
L_0x27f1c80/d .functor AND 1, L_0x27f06e0, L_0x27f1250, L_0x27f01c0, L_0x27f0260;
L_0x27f1c80 .delay 1 (80,80,80) L_0x27f1c80/d;
L_0x27f22e0/d .functor AND 1, L_0x27f0550, L_0x27f0120, L_0x27f01c0, L_0x27f0260;
L_0x27f22e0 .delay 1 (80,80,80) L_0x27f22e0/d;
L_0x27f24b0/0/0 .functor OR 1, L_0x27f1620, L_0x27f1820, L_0x27f19d0, L_0x27f1cf0;
L_0x27f24b0/0/4 .functor OR 1, L_0x27f1f50, L_0x27f1c80, L_0x27f22e0, L_0x27f1bc0;
L_0x27f24b0/d .functor OR 1, L_0x27f24b0/0/0, L_0x27f24b0/0/4, C4<0>, C4<0>;
L_0x27f24b0 .delay 1 (160,160,160) L_0x27f24b0/d;
v0x2541090_0 .net "a", 0 0, L_0x27f28a0;  1 drivers
v0x2541150_0 .net "addSub", 0 0, L_0x27f0b70;  1 drivers
v0x2540c40_0 .net "andRes", 0 0, L_0x27efe10;  1 drivers
v0x2540d10_0 .net "b", 0 0, L_0x27f2a00;  1 drivers
v0x2540850_0 .net "carryIn", 0 0, L_0x27f0080;  1 drivers
v0x25408f0_0 .net "carryOut", 0 0, L_0x27f1050;  1 drivers
v0x253b290_0 .net "initialResult", 0 0, L_0x27f24b0;  1 drivers
v0x253b330_0 .net "isAdd", 0 0, L_0x27f1620;  1 drivers
v0x253ae40_0 .net "isAnd", 0 0, L_0x27f1cf0;  1 drivers
v0x253aee0_0 .net "isNand", 0 0, L_0x27f1f50;  1 drivers
v0x253aa50_0 .net "isNor", 0 0, L_0x27f1c80;  1 drivers
v0x253aaf0_0 .net "isOr", 0 0, L_0x27f22e0;  1 drivers
v0x2534620_0 .net "isSLT", 0 0, L_0x27f1bc0;  1 drivers
v0x25346e0_0 .net "isSub", 0 0, L_0x27f1820;  1 drivers
v0x2523d10_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2523db0_0 .net "isXor", 0 0, L_0x27f19d0;  1 drivers
v0x25238d0_0 .net "nandRes", 0 0, L_0x27f03f0;  1 drivers
v0x25234e0_0 .net "norRes", 0 0, L_0x27f06e0;  1 drivers
v0x25235a0_0 .net "orRes", 0 0, L_0x27f0550;  1 drivers
v0x251df40_0 .net "s0", 0 0, L_0x27f0120;  1 drivers
v0x251e000_0 .net "s0inv", 0 0, L_0x27f1250;  1 drivers
v0x251db00_0 .net "s1", 0 0, L_0x27f01c0;  1 drivers
v0x251dbc0_0 .net "s1inv", 0 0, L_0x27f13b0;  1 drivers
v0x251d710_0 .net "s2", 0 0, L_0x27f0260;  1 drivers
v0x251d7d0_0 .net "s2inv", 0 0, L_0x27f1470;  1 drivers
v0x254bac0_0 .net "xorRes", 0 0, L_0x27f07a0;  1 drivers
S_0x2558690 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x255e000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f0900/d .functor XOR 1, L_0x27f2a00, L_0x2818e50, C4<0>, C4<0>;
L_0x27f0900 .delay 1 (40,40,40) L_0x27f0900/d;
L_0x27f09c0/d .functor XOR 1, L_0x27f28a0, L_0x27f0900, C4<0>, C4<0>;
L_0x27f09c0 .delay 1 (40,40,40) L_0x27f09c0/d;
L_0x27f0b70/d .functor XOR 1, L_0x27f09c0, L_0x27f0080, C4<0>, C4<0>;
L_0x27f0b70 .delay 1 (40,40,40) L_0x27f0b70/d;
L_0x27f0d70/d .functor AND 1, L_0x27f28a0, L_0x27f0900, C4<1>, C4<1>;
L_0x27f0d70 .delay 1 (40,40,40) L_0x27f0d70/d;
L_0x27f0fe0/d .functor AND 1, L_0x27f09c0, L_0x27f0080, C4<1>, C4<1>;
L_0x27f0fe0 .delay 1 (40,40,40) L_0x27f0fe0/d;
L_0x27f1050/d .functor OR 1, L_0x27f0d70, L_0x27f0fe0, C4<0>, C4<0>;
L_0x27f1050 .delay 1 (40,40,40) L_0x27f1050/d;
v0x2558220_0 .net "AandB", 0 0, L_0x27f0d70;  1 drivers
v0x2558300_0 .net "BxorSub", 0 0, L_0x27f0900;  1 drivers
v0x2557e30_0 .net "a", 0 0, L_0x27f28a0;  alias, 1 drivers
v0x2557ed0_0 .net "b", 0 0, L_0x27f2a00;  alias, 1 drivers
v0x2546e90_0 .net "carryin", 0 0, L_0x27f0080;  alias, 1 drivers
v0x2546f50_0 .net "carryout", 0 0, L_0x27f1050;  alias, 1 drivers
v0x2546a40_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2546ae0_0 .net "res", 0 0, L_0x27f0b70;  alias, 1 drivers
v0x2546650_0 .net "xAorB", 0 0, L_0x27f09c0;  1 drivers
v0x2546710_0 .net "xAorBandCin", 0 0, L_0x27f0fe0;  1 drivers
S_0x26cf3e0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x25467d0 .param/l "i" 0 4 165, +C4<010011>;
S_0x26b2080 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x26cf3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27f2940/d .functor AND 1, L_0x27f5360, L_0x27f54c0, C4<1>, C4<1>;
L_0x27f2940 .delay 1 (40,40,40) L_0x27f2940/d;
L_0x27f2f50/d .functor NAND 1, L_0x27f5360, L_0x27f54c0, C4<1>, C4<1>;
L_0x27f2f50 .delay 1 (20,20,20) L_0x27f2f50/d;
L_0x27f3010/d .functor OR 1, L_0x27f5360, L_0x27f54c0, C4<0>, C4<0>;
L_0x27f3010 .delay 1 (40,40,40) L_0x27f3010/d;
L_0x27f3200/d .functor NOR 1, L_0x27f5360, L_0x27f54c0, C4<0>, C4<0>;
L_0x27f3200 .delay 1 (20,20,20) L_0x27f3200/d;
L_0x27f32c0/d .functor XOR 1, L_0x27f5360, L_0x27f54c0, C4<0>, C4<0>;
L_0x27f32c0 .delay 1 (40,40,40) L_0x27f32c0/d;
L_0x27f3d00/d .functor NOT 1, L_0x27f2c50, C4<0>, C4<0>, C4<0>;
L_0x27f3d00 .delay 1 (10,10,10) L_0x27f3d00/d;
L_0x27f3e60/d .functor NOT 1, L_0x27f2cf0, C4<0>, C4<0>, C4<0>;
L_0x27f3e60 .delay 1 (10,10,10) L_0x27f3e60/d;
L_0x27f3f20/d .functor NOT 1, L_0x27f2d90, C4<0>, C4<0>, C4<0>;
L_0x27f3f20 .delay 1 (10,10,10) L_0x27f3f20/d;
L_0x27f40d0/d .functor AND 1, L_0x27f3640, L_0x27f3d00, L_0x27f3e60, L_0x27f3f20;
L_0x27f40d0 .delay 1 (80,80,80) L_0x27f40d0/d;
L_0x27f42b0/d .functor AND 1, L_0x27f3640, L_0x27f2c50, L_0x27f3e60, L_0x27f3f20;
L_0x27f42b0 .delay 1 (80,80,80) L_0x27f42b0/d;
L_0x27f4460/d .functor AND 1, L_0x27f32c0, L_0x27f3d00, L_0x27f2cf0, L_0x27f3f20;
L_0x27f4460 .delay 1 (80,80,80) L_0x27f4460/d;
L_0x27f4650/d .functor AND 1, L_0x27f3640, L_0x27f2c50, L_0x27f2cf0, L_0x27f3f20;
L_0x27f4650 .delay 1 (80,80,80) L_0x27f4650/d;
L_0x27f4780/d .functor AND 1, L_0x27f2940, L_0x27f3d00, L_0x27f3e60, L_0x27f2d90;
L_0x27f4780 .delay 1 (80,80,80) L_0x27f4780/d;
L_0x27f4a10/d .functor AND 1, L_0x27f2f50, L_0x27f2c50, L_0x27f3e60, L_0x27f2d90;
L_0x27f4a10 .delay 1 (80,80,80) L_0x27f4a10/d;
L_0x27f4710/d .functor AND 1, L_0x27f3200, L_0x27f3d00, L_0x27f2cf0, L_0x27f2d90;
L_0x27f4710 .delay 1 (80,80,80) L_0x27f4710/d;
L_0x27f4da0/d .functor AND 1, L_0x27f3010, L_0x27f2c50, L_0x27f2cf0, L_0x27f2d90;
L_0x27f4da0 .delay 1 (80,80,80) L_0x27f4da0/d;
L_0x27f4f70/0/0 .functor OR 1, L_0x27f40d0, L_0x27f42b0, L_0x27f4460, L_0x27f4780;
L_0x27f4f70/0/4 .functor OR 1, L_0x27f4a10, L_0x27f4710, L_0x27f4da0, L_0x27f4650;
L_0x27f4f70/d .functor OR 1, L_0x27f4f70/0/0, L_0x27f4f70/0/4, C4<0>, C4<0>;
L_0x27f4f70 .delay 1 (160,160,160) L_0x27f4f70/d;
v0x2591ea0_0 .net "a", 0 0, L_0x27f5360;  1 drivers
v0x2591f60_0 .net "addSub", 0 0, L_0x27f3640;  1 drivers
v0x258c180_0 .net "andRes", 0 0, L_0x27f2940;  1 drivers
v0x258c250_0 .net "b", 0 0, L_0x27f54c0;  1 drivers
v0x256ee00_0 .net "carryIn", 0 0, L_0x27f2bb0;  1 drivers
v0x256eea0_0 .net "carryOut", 0 0, L_0x27f3b00;  1 drivers
v0x2551a50_0 .net "initialResult", 0 0, L_0x27f4f70;  1 drivers
v0x2551af0_0 .net "isAdd", 0 0, L_0x27f40d0;  1 drivers
v0x2551b90_0 .net "isAnd", 0 0, L_0x27f4780;  1 drivers
v0x254bd80_0 .net "isNand", 0 0, L_0x27f4a10;  1 drivers
v0x254be20_0 .net "isNor", 0 0, L_0x27f4710;  1 drivers
v0x254bec0_0 .net "isOr", 0 0, L_0x27f4da0;  1 drivers
v0x252e900_0 .net "isSLT", 0 0, L_0x27f4650;  1 drivers
v0x252e9a0_0 .net "isSub", 0 0, L_0x27f42b0;  1 drivers
v0x26ac080_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26ac120_0 .net "isXor", 0 0, L_0x27f4460;  1 drivers
v0x26ac1e0_0 .net "nandRes", 0 0, L_0x27f2f50;  1 drivers
v0x255cd40_0 .net "norRes", 0 0, L_0x27f3200;  1 drivers
v0x25688e0_0 .net "orRes", 0 0, L_0x27f3010;  1 drivers
v0x25689a0_0 .net "s0", 0 0, L_0x27f2c50;  1 drivers
v0x2568a60_0 .net "s0inv", 0 0, L_0x27f3d00;  1 drivers
v0x256e710_0 .net "s1", 0 0, L_0x27f2cf0;  1 drivers
v0x256e7d0_0 .net "s1inv", 0 0, L_0x27f3e60;  1 drivers
v0x256e890_0 .net "s2", 0 0, L_0x27f2d90;  1 drivers
v0x2574430_0 .net "s2inv", 0 0, L_0x27f3f20;  1 drivers
v0x25744f0_0 .net "xorRes", 0 0, L_0x27f32c0;  1 drivers
S_0x268efc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x26b2080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f3420/d .functor XOR 1, L_0x27f54c0, L_0x2818e50, C4<0>, C4<0>;
L_0x27f3420 .delay 1 (40,40,40) L_0x27f3420/d;
L_0x27f34e0/d .functor XOR 1, L_0x27f5360, L_0x27f3420, C4<0>, C4<0>;
L_0x27f34e0 .delay 1 (40,40,40) L_0x27f34e0/d;
L_0x27f3640/d .functor XOR 1, L_0x27f34e0, L_0x27f2bb0, C4<0>, C4<0>;
L_0x27f3640 .delay 1 (40,40,40) L_0x27f3640/d;
L_0x27f3840/d .functor AND 1, L_0x27f5360, L_0x27f3420, C4<1>, C4<1>;
L_0x27f3840 .delay 1 (40,40,40) L_0x27f3840/d;
L_0x27f3080/d .functor AND 1, L_0x27f34e0, L_0x27f2bb0, C4<1>, C4<1>;
L_0x27f3080 .delay 1 (40,40,40) L_0x27f3080/d;
L_0x27f3b00/d .functor OR 1, L_0x27f3840, L_0x27f3080, C4<0>, C4<0>;
L_0x27f3b00 .delay 1 (40,40,40) L_0x27f3b00/d;
v0x2671bd0_0 .net "AandB", 0 0, L_0x27f3840;  1 drivers
v0x2671cb0_0 .net "BxorSub", 0 0, L_0x27f3420;  1 drivers
v0x266beb0_0 .net "a", 0 0, L_0x27f5360;  alias, 1 drivers
v0x266bf80_0 .net "b", 0 0, L_0x27f54c0;  alias, 1 drivers
v0x264eac0_0 .net "carryin", 0 0, L_0x27f2bb0;  alias, 1 drivers
v0x264eb80_0 .net "carryout", 0 0, L_0x27f3b00;  alias, 1 drivers
v0x25cc5a0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25cc640_0 .net "res", 0 0, L_0x27f3640;  alias, 1 drivers
v0x25af240_0 .net "xAorB", 0 0, L_0x27f34e0;  1 drivers
v0x25af300_0 .net "xAorBandCin", 0 0, L_0x27f3080;  1 drivers
S_0x2579eb0 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x257a070 .param/l "i" 0 4 165, +C4<010100>;
S_0x257fcb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2579eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27f5400/d .functor AND 1, L_0x27f7dc0, L_0x27f7f20, C4<1>, C4<1>;
L_0x27f5400 .delay 1 (40,40,40) L_0x27f5400/d;
L_0x27f5a40/d .functor NAND 1, L_0x27f7dc0, L_0x27f7f20, C4<1>, C4<1>;
L_0x27f5a40 .delay 1 (20,20,20) L_0x27f5a40/d;
L_0x27f5b00/d .functor OR 1, L_0x27f7dc0, L_0x27f7f20, C4<0>, C4<0>;
L_0x27f5b00 .delay 1 (40,40,40) L_0x27f5b00/d;
L_0x27f5cf0/d .functor NOR 1, L_0x27f7dc0, L_0x27f7f20, C4<0>, C4<0>;
L_0x27f5cf0 .delay 1 (20,20,20) L_0x27f5cf0/d;
L_0x27f5db0/d .functor XOR 1, L_0x27f7dc0, L_0x27f7f20, C4<0>, C4<0>;
L_0x27f5db0 .delay 1 (40,40,40) L_0x27f5db0/d;
L_0x27f67f0/d .functor NOT 1, L_0x27f5710, C4<0>, C4<0>, C4<0>;
L_0x27f67f0 .delay 1 (10,10,10) L_0x27f67f0/d;
L_0x27f6950/d .functor NOT 1, L_0x27f57b0, C4<0>, C4<0>, C4<0>;
L_0x27f6950 .delay 1 (10,10,10) L_0x27f6950/d;
L_0x27f6a10/d .functor NOT 1, L_0x27f5850, C4<0>, C4<0>, C4<0>;
L_0x27f6a10 .delay 1 (10,10,10) L_0x27f6a10/d;
L_0x27f6bc0/d .functor AND 1, L_0x27f6130, L_0x27f67f0, L_0x27f6950, L_0x27f6a10;
L_0x27f6bc0 .delay 1 (80,80,80) L_0x27f6bc0/d;
L_0x27f6d70/d .functor AND 1, L_0x27f6130, L_0x27f5710, L_0x27f6950, L_0x27f6a10;
L_0x27f6d70 .delay 1 (80,80,80) L_0x27f6d70/d;
L_0x27f6f20/d .functor AND 1, L_0x27f5db0, L_0x27f67f0, L_0x27f57b0, L_0x27f6a10;
L_0x27f6f20 .delay 1 (80,80,80) L_0x27f6f20/d;
L_0x27f7110/d .functor AND 1, L_0x27f6130, L_0x27f5710, L_0x27f57b0, L_0x27f6a10;
L_0x27f7110 .delay 1 (80,80,80) L_0x27f7110/d;
L_0x27f7240/d .functor AND 1, L_0x27f5400, L_0x27f67f0, L_0x27f6950, L_0x27f5850;
L_0x27f7240 .delay 1 (80,80,80) L_0x27f7240/d;
L_0x27f74a0/d .functor AND 1, L_0x27f5a40, L_0x27f5710, L_0x27f6950, L_0x27f5850;
L_0x27f74a0 .delay 1 (80,80,80) L_0x27f74a0/d;
L_0x27f71d0/d .functor AND 1, L_0x27f5cf0, L_0x27f67f0, L_0x27f57b0, L_0x27f5850;
L_0x27f71d0 .delay 1 (80,80,80) L_0x27f71d0/d;
L_0x27f7800/d .functor AND 1, L_0x27f5b00, L_0x27f5710, L_0x27f57b0, L_0x27f5850;
L_0x27f7800 .delay 1 (80,80,80) L_0x27f7800/d;
L_0x27f79d0/0/0 .functor OR 1, L_0x27f6bc0, L_0x27f6d70, L_0x27f6f20, L_0x27f7240;
L_0x27f79d0/0/4 .functor OR 1, L_0x27f74a0, L_0x27f71d0, L_0x27f7800, L_0x27f7110;
L_0x27f79d0/d .functor OR 1, L_0x27f79d0/0/0, L_0x27f79d0/0/4, C4<0>, C4<0>;
L_0x27f79d0 .delay 1 (160,160,160) L_0x27f79d0/d;
v0x25c0270_0 .net "a", 0 0, L_0x27f7dc0;  1 drivers
v0x25c5ea0_0 .net "addSub", 0 0, L_0x27f6130;  1 drivers
v0x25c5f70_0 .net "andRes", 0 0, L_0x27f5400;  1 drivers
v0x25c6040_0 .net "b", 0 0, L_0x27f7f20;  1 drivers
v0x2539a00_0 .net "carryIn", 0 0, L_0x27f5670;  1 drivers
v0x2539aa0_0 .net "carryOut", 0 0, L_0x27f65f0;  1 drivers
v0x2539b70_0 .net "initialResult", 0 0, L_0x27f79d0;  1 drivers
v0x253f810_0 .net "isAdd", 0 0, L_0x27f6bc0;  1 drivers
v0x253f8b0_0 .net "isAnd", 0 0, L_0x27f7240;  1 drivers
v0x253f950_0 .net "isNand", 0 0, L_0x27f74a0;  1 drivers
v0x2545610_0 .net "isNor", 0 0, L_0x27f71d0;  1 drivers
v0x25456b0_0 .net "isOr", 0 0, L_0x27f7800;  1 drivers
v0x2545770_0 .net "isSLT", 0 0, L_0x27f7110;  1 drivers
v0x254b670_0 .net "isSub", 0 0, L_0x27f6d70;  1 drivers
v0x254b730_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x254b7d0_0 .net "isXor", 0 0, L_0x27f6f20;  1 drivers
v0x2551360_0 .net "nandRes", 0 0, L_0x27f5a40;  1 drivers
v0x26714e0_0 .net "norRes", 0 0, L_0x27f5cf0;  1 drivers
v0x26715a0_0 .net "orRes", 0 0, L_0x27f5b00;  1 drivers
v0x2671660_0 .net "s0", 0 0, L_0x27f5710;  1 drivers
v0x2677200_0 .net "s0inv", 0 0, L_0x27f67f0;  1 drivers
v0x26772c0_0 .net "s1", 0 0, L_0x27f57b0;  1 drivers
v0x2677380_0 .net "s1inv", 0 0, L_0x27f6950;  1 drivers
v0x26889c0_0 .net "s2", 0 0, L_0x27f5850;  1 drivers
v0x2688a80_0 .net "s2inv", 0 0, L_0x27f6a10;  1 drivers
v0x2688b40_0 .net "xorRes", 0 0, L_0x27f5db0;  1 drivers
S_0x251c640 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x257fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f5f10/d .functor XOR 1, L_0x27f7f20, L_0x2818e50, C4<0>, C4<0>;
L_0x27f5f10 .delay 1 (40,40,40) L_0x27f5f10/d;
L_0x27f5fd0/d .functor XOR 1, L_0x27f7dc0, L_0x27f5f10, C4<0>, C4<0>;
L_0x27f5fd0 .delay 1 (40,40,40) L_0x27f5fd0/d;
L_0x27f6130/d .functor XOR 1, L_0x27f5fd0, L_0x27f5670, C4<0>, C4<0>;
L_0x27f6130 .delay 1 (40,40,40) L_0x27f6130/d;
L_0x27f6330/d .functor AND 1, L_0x27f7dc0, L_0x27f5f10, C4<1>, C4<1>;
L_0x27f6330 .delay 1 (40,40,40) L_0x27f6330/d;
L_0x27f5b70/d .functor AND 1, L_0x27f5fd0, L_0x27f5670, C4<1>, C4<1>;
L_0x27f5b70 .delay 1 (40,40,40) L_0x27f5b70/d;
L_0x27f65f0/d .functor OR 1, L_0x27f6330, L_0x27f5b70, C4<0>, C4<0>;
L_0x27f65f0 .delay 1 (40,40,40) L_0x27f65f0/d;
v0x2585c00_0 .net "AandB", 0 0, L_0x27f6330;  1 drivers
v0x2528470_0 .net "BxorSub", 0 0, L_0x27f5f10;  1 drivers
v0x2528530_0 .net "a", 0 0, L_0x27f7dc0;  alias, 1 drivers
v0x25285d0_0 .net "b", 0 0, L_0x27f7f20;  alias, 1 drivers
v0x259d000_0 .net "carryin", 0 0, L_0x27f5670;  alias, 1 drivers
v0x259d0f0_0 .net "carryout", 0 0, L_0x27f65f0;  alias, 1 drivers
v0x25a2dd0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25a2e70_0 .net "res", 0 0, L_0x27f6130;  alias, 1 drivers
v0x25a2f30_0 .net "xAorB", 0 0, L_0x27f5fd0;  1 drivers
v0x25c00d0_0 .net "xAorBandCin", 0 0, L_0x27f5b70;  1 drivers
S_0x268e8d0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x25f5590 .param/l "i" 0 4 165, +C4<010101>;
S_0x269a070 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x268e8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27f7e60/d .functor AND 1, L_0x27fa800, L_0x27fa960, C4<1>, C4<1>;
L_0x27f7e60 .delay 1 (40,40,40) L_0x27f7e60/d;
L_0x27f84d0/d .functor NAND 1, L_0x27fa800, L_0x27fa960, C4<1>, C4<1>;
L_0x27f84d0 .delay 1 (20,20,20) L_0x27f84d0/d;
L_0x27f8540/d .functor OR 1, L_0x27fa800, L_0x27fa960, C4<0>, C4<0>;
L_0x27f8540 .delay 1 (40,40,40) L_0x27f8540/d;
L_0x27f8730/d .functor NOR 1, L_0x27fa800, L_0x27fa960, C4<0>, C4<0>;
L_0x27f8730 .delay 1 (20,20,20) L_0x27f8730/d;
L_0x27f87f0/d .functor XOR 1, L_0x27fa800, L_0x27fa960, C4<0>, C4<0>;
L_0x27f87f0 .delay 1 (40,40,40) L_0x27f87f0/d;
L_0x27f9230/d .functor NOT 1, L_0x27f8170, C4<0>, C4<0>, C4<0>;
L_0x27f9230 .delay 1 (10,10,10) L_0x27f9230/d;
L_0x27f9390/d .functor NOT 1, L_0x27f8210, C4<0>, C4<0>, C4<0>;
L_0x27f9390 .delay 1 (10,10,10) L_0x27f9390/d;
L_0x27f9450/d .functor NOT 1, L_0x27f82b0, C4<0>, C4<0>, C4<0>;
L_0x27f9450 .delay 1 (10,10,10) L_0x27f9450/d;
L_0x27f9600/d .functor AND 1, L_0x27f8b70, L_0x27f9230, L_0x27f9390, L_0x27f9450;
L_0x27f9600 .delay 1 (80,80,80) L_0x27f9600/d;
L_0x27f97b0/d .functor AND 1, L_0x27f8b70, L_0x27f8170, L_0x27f9390, L_0x27f9450;
L_0x27f97b0 .delay 1 (80,80,80) L_0x27f97b0/d;
L_0x27f9960/d .functor AND 1, L_0x27f87f0, L_0x27f9230, L_0x27f8210, L_0x27f9450;
L_0x27f9960 .delay 1 (80,80,80) L_0x27f9960/d;
L_0x27f9b50/d .functor AND 1, L_0x27f8b70, L_0x27f8170, L_0x27f8210, L_0x27f9450;
L_0x27f9b50 .delay 1 (80,80,80) L_0x27f9b50/d;
L_0x27f9c80/d .functor AND 1, L_0x27f7e60, L_0x27f9230, L_0x27f9390, L_0x27f82b0;
L_0x27f9c80 .delay 1 (80,80,80) L_0x27f9c80/d;
L_0x27f9ee0/d .functor AND 1, L_0x27f84d0, L_0x27f8170, L_0x27f9390, L_0x27f82b0;
L_0x27f9ee0 .delay 1 (80,80,80) L_0x27f9ee0/d;
L_0x27f9c10/d .functor AND 1, L_0x27f8730, L_0x27f9230, L_0x27f8210, L_0x27f82b0;
L_0x27f9c10 .delay 1 (80,80,80) L_0x27f9c10/d;
L_0x27fa240/d .functor AND 1, L_0x27f8540, L_0x27f8170, L_0x27f8210, L_0x27f82b0;
L_0x27fa240 .delay 1 (80,80,80) L_0x27fa240/d;
L_0x27fa410/0/0 .functor OR 1, L_0x27f9600, L_0x27f97b0, L_0x27f9960, L_0x27f9c80;
L_0x27fa410/0/4 .functor OR 1, L_0x27f9ee0, L_0x27f9c10, L_0x27fa240, L_0x27f9b50;
L_0x27fa410/d .functor OR 1, L_0x27fa410/0/0, L_0x27fa410/0/4, C4<0>, C4<0>;
L_0x27fa410 .delay 1 (160,160,160) L_0x27fa410/d;
v0x26da520_0 .net "a", 0 0, L_0x27fa800;  1 drivers
v0x26da5e0_0 .net "addSub", 0 0, L_0x27f8b70;  1 drivers
v0x26da6b0_0 .net "andRes", 0 0, L_0x27f7e60;  1 drivers
v0x26e0350_0 .net "b", 0 0, L_0x27fa960;  1 drivers
v0x26e0420_0 .net "carryIn", 0 0, L_0x27f80d0;  1 drivers
v0x26e04c0_0 .net "carryOut", 0 0, L_0x27f9030;  1 drivers
v0x26e6100_0 .net "initialResult", 0 0, L_0x27fa410;  1 drivers
v0x26e61a0_0 .net "isAdd", 0 0, L_0x27f9600;  1 drivers
v0x26e6240_0 .net "isAnd", 0 0, L_0x27f9c80;  1 drivers
v0x264e3d0_0 .net "isNand", 0 0, L_0x27f9ee0;  1 drivers
v0x264e470_0 .net "isNor", 0 0, L_0x27f9c10;  1 drivers
v0x264e510_0 .net "isOr", 0 0, L_0x27fa240;  1 drivers
v0x26540f0_0 .net "isSLT", 0 0, L_0x27f9b50;  1 drivers
v0x26541b0_0 .net "isSub", 0 0, L_0x27f97b0;  1 drivers
v0x2654270_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2659bb0_0 .net "isXor", 0 0, L_0x27f9960;  1 drivers
v0x2659c50_0 .net "nandRes", 0 0, L_0x27f84d0;  1 drivers
v0x2659cf0_0 .net "norRes", 0 0, L_0x27f8730;  1 drivers
v0x265fa90_0 .net "orRes", 0 0, L_0x27f8540;  1 drivers
v0x2665780_0 .net "s0", 0 0, L_0x27f8170;  1 drivers
v0x2665840_0 .net "s0inv", 0 0, L_0x27f9230;  1 drivers
v0x2665900_0 .net "s1", 0 0, L_0x27f8210;  1 drivers
v0x266b7c0_0 .net "s1inv", 0 0, L_0x27f9390;  1 drivers
v0x266b880_0 .net "s2", 0 0, L_0x27f82b0;  1 drivers
v0x266b940_0 .net "s2inv", 0 0, L_0x27f9450;  1 drivers
v0x2682b20_0 .net "xorRes", 0 0, L_0x27f87f0;  1 drivers
S_0x2642730 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x269a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27f8950/d .functor XOR 1, L_0x27fa960, L_0x2818e50, C4<0>, C4<0>;
L_0x27f8950 .delay 1 (40,40,40) L_0x27f8950/d;
L_0x27f8a10/d .functor XOR 1, L_0x27fa800, L_0x27f8950, C4<0>, C4<0>;
L_0x27f8a10 .delay 1 (40,40,40) L_0x27f8a10/d;
L_0x27f8b70/d .functor XOR 1, L_0x27f8a10, L_0x27f80d0, C4<0>, C4<0>;
L_0x27f8b70 .delay 1 (40,40,40) L_0x27f8b70/d;
L_0x27f8d70/d .functor AND 1, L_0x27fa800, L_0x27f8950, C4<1>, C4<1>;
L_0x27f8d70 .delay 1 (40,40,40) L_0x27f8d70/d;
L_0x27f85b0/d .functor AND 1, L_0x27f8a10, L_0x27f80d0, C4<1>, C4<1>;
L_0x27f85b0 .delay 1 (40,40,40) L_0x27f85b0/d;
L_0x27f9030/d .functor OR 1, L_0x27f8d70, L_0x27f85b0, C4<0>, C4<0>;
L_0x27f9030 .delay 1 (40,40,40) L_0x27f9030/d;
v0x269fff0_0 .net "AandB", 0 0, L_0x27f8d70;  1 drivers
v0x26bd140_0 .net "BxorSub", 0 0, L_0x27f8950;  1 drivers
v0x26bd1e0_0 .net "a", 0 0, L_0x27fa800;  alias, 1 drivers
v0x26bd2b0_0 .net "b", 0 0, L_0x27fa960;  alias, 1 drivers
v0x26c2f70_0 .net "carryin", 0 0, L_0x27f80d0;  alias, 1 drivers
v0x26c3030_0 .net "carryout", 0 0, L_0x27f9030;  alias, 1 drivers
v0x26c30f0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x26c8d40_0 .net "res", 0 0, L_0x27f8b70;  alias, 1 drivers
v0x26c8de0_0 .net "xAorB", 0 0, L_0x27f8a10;  1 drivers
v0x26c8ea0_0 .net "xAorBandCin", 0 0, L_0x27f85b0;  1 drivers
S_0x2533f30 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26e62e0 .param/l "i" 0 4 165, +C4<010110>;
S_0x23c83e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2533f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27fa8a0/d .functor AND 1, L_0x27fd650, L_0x27fd7b0, C4<1>, C4<1>;
L_0x27fa8a0 .delay 1 (40,40,40) L_0x27fa8a0/d;
L_0x27ef5f0/d .functor NAND 1, L_0x27fd650, L_0x27fd7b0, C4<1>, C4<1>;
L_0x27ef5f0 .delay 1 (20,20,20) L_0x27ef5f0/d;
L_0x27f8440/d .functor OR 1, L_0x27fd650, L_0x27fd7b0, C4<0>, C4<0>;
L_0x27f8440 .delay 1 (40,40,40) L_0x27f8440/d;
L_0x27faba0/d .functor NOR 1, L_0x27fd650, L_0x27fd7b0, C4<0>, C4<0>;
L_0x27faba0 .delay 1 (20,20,20) L_0x27faba0/d;
L_0x27faeb0/d .functor XOR 1, L_0x27fd650, L_0x27fd7b0, C4<0>, C4<0>;
L_0x27faeb0 .delay 1 (40,40,40) L_0x27faeb0/d;
L_0x27fbfc0/d .functor NOT 1, L_0x27dd6f0, C4<0>, C4<0>, C4<0>;
L_0x27fbfc0 .delay 1 (10,10,10) L_0x27fbfc0/d;
L_0x27fc120/d .functor NOT 1, L_0x27dd790, C4<0>, C4<0>, C4<0>;
L_0x27fc120 .delay 1 (10,10,10) L_0x27fc120/d;
L_0x27fc1e0/d .functor NOT 1, L_0x27dd830, C4<0>, C4<0>, C4<0>;
L_0x27fc1e0 .delay 1 (10,10,10) L_0x27fc1e0/d;
L_0x27fc390/d .functor AND 1, L_0x27fb8e0, L_0x27fbfc0, L_0x27fc120, L_0x27fc1e0;
L_0x27fc390 .delay 1 (80,80,80) L_0x27fc390/d;
L_0x27fc540/d .functor AND 1, L_0x27fb8e0, L_0x27dd6f0, L_0x27fc120, L_0x27fc1e0;
L_0x27fc540 .delay 1 (80,80,80) L_0x27fc540/d;
L_0x27fc750/d .functor AND 1, L_0x27faeb0, L_0x27fbfc0, L_0x27dd790, L_0x27fc1e0;
L_0x27fc750 .delay 1 (80,80,80) L_0x27fc750/d;
L_0x27fc930/d .functor AND 1, L_0x27fb8e0, L_0x27dd6f0, L_0x27dd790, L_0x27fc1e0;
L_0x27fc930 .delay 1 (80,80,80) L_0x27fc930/d;
L_0x27fcb00/d .functor AND 1, L_0x27fa8a0, L_0x27fbfc0, L_0x27fc120, L_0x27dd830;
L_0x27fcb00 .delay 1 (80,80,80) L_0x27fcb00/d;
L_0x27fcce0/d .functor AND 1, L_0x27ef5f0, L_0x27dd6f0, L_0x27fc120, L_0x27dd830;
L_0x27fcce0 .delay 1 (80,80,80) L_0x27fcce0/d;
L_0x27fca90/d .functor AND 1, L_0x27faba0, L_0x27fbfc0, L_0x27dd790, L_0x27dd830;
L_0x27fca90 .delay 1 (80,80,80) L_0x27fca90/d;
L_0x27fd0c0/d .functor AND 1, L_0x27f8440, L_0x27dd6f0, L_0x27dd790, L_0x27dd830;
L_0x27fd0c0 .delay 1 (80,80,80) L_0x27fd0c0/d;
L_0x27fd260/0/0 .functor OR 1, L_0x27fc390, L_0x27fc540, L_0x27fc750, L_0x27fcb00;
L_0x27fd260/0/4 .functor OR 1, L_0x27fcce0, L_0x27fca90, L_0x27fd0c0, L_0x27fc930;
L_0x27fd260/d .functor OR 1, L_0x27fd260/0/0, L_0x27fd260/0/4, C4<0>, C4<0>;
L_0x27fd260 .delay 1 (160,160,160) L_0x27fd260/d;
v0x2562a70_0 .net "a", 0 0, L_0x27fd650;  1 drivers
v0x2562b30_0 .net "addSub", 0 0, L_0x27fb8e0;  1 drivers
v0x2562c00_0 .net "andRes", 0 0, L_0x27fa8a0;  1 drivers
v0x252e210_0 .net "b", 0 0, L_0x27fd7b0;  1 drivers
v0x252e2e0_0 .net "carryIn", 0 0, L_0x27dd650;  1 drivers
v0x252e380_0 .net "carryOut", 0 0, L_0x27fbdc0;  1 drivers
v0x263c960_0 .net "initialResult", 0 0, L_0x27fd260;  1 drivers
v0x263ca00_0 .net "isAdd", 0 0, L_0x27fc390;  1 drivers
v0x263caa0_0 .net "isAnd", 0 0, L_0x27fcb00;  1 drivers
v0x263cb40_0 .net "isNand", 0 0, L_0x27fcce0;  1 drivers
v0x2522570_0 .net "isNor", 0 0, L_0x27fca90;  1 drivers
v0x2522610_0 .net "isOr", 0 0, L_0x27fd0c0;  1 drivers
v0x25226d0_0 .net "isSLT", 0 0, L_0x27fc930;  1 drivers
v0x2522790_0 .net "isSub", 0 0, L_0x27fc540;  1 drivers
v0x25e5cc0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25e5d60_0 .net "isXor", 0 0, L_0x27fc750;  1 drivers
v0x25e5e20_0 .net "nandRes", 0 0, L_0x27ef5f0;  1 drivers
v0x27000a0_0 .net "norRes", 0 0, L_0x27faba0;  1 drivers
v0x2700140_0 .net "orRes", 0 0, L_0x27f8440;  1 drivers
v0x2700200_0 .net "s0", 0 0, L_0x27dd6f0;  1 drivers
v0x27002c0_0 .net "s0inv", 0 0, L_0x27fbfc0;  1 drivers
v0x23ca7d0_0 .net "s1", 0 0, L_0x27dd790;  1 drivers
v0x23ca890_0 .net "s1inv", 0 0, L_0x27fc120;  1 drivers
v0x23ca950_0 .net "s2", 0 0, L_0x27dd830;  1 drivers
v0x23caa10_0 .net "s2inv", 0 0, L_0x27fc1e0;  1 drivers
v0x23caad0_0 .net "xorRes", 0 0, L_0x27faeb0;  1 drivers
S_0x26a5d20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x23c83e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27fadf0/d .functor XOR 1, L_0x27fd7b0, L_0x2818e50, C4<0>, C4<0>;
L_0x27fadf0 .delay 1 (40,40,40) L_0x27fadf0/d;
L_0x27fb780/d .functor XOR 1, L_0x27fd650, L_0x27fadf0, C4<0>, C4<0>;
L_0x27fb780 .delay 1 (40,40,40) L_0x27fb780/d;
L_0x27fb8e0/d .functor XOR 1, L_0x27fb780, L_0x27dd650, C4<0>, C4<0>;
L_0x27fb8e0 .delay 1 (40,40,40) L_0x27fb8e0/d;
L_0x27fbae0/d .functor AND 1, L_0x27fd650, L_0x27fadf0, C4<1>, C4<1>;
L_0x27fbae0 .delay 1 (40,40,40) L_0x27fbae0/d;
L_0x27fbd50/d .functor AND 1, L_0x27fb780, L_0x27dd650, C4<1>, C4<1>;
L_0x27fbd50 .delay 1 (40,40,40) L_0x27fbd50/d;
L_0x27fbdc0/d .functor OR 1, L_0x27fbae0, L_0x27fbd50, C4<0>, C4<0>;
L_0x27fbdc0 .delay 1 (40,40,40) L_0x27fbdc0/d;
v0x267cdc0_0 .net "AandB", 0 0, L_0x27fbae0;  1 drivers
v0x267ce80_0 .net "BxorSub", 0 0, L_0x27fadf0;  1 drivers
v0x26ec250_0 .net "a", 0 0, L_0x27fd650;  alias, 1 drivers
v0x26ec320_0 .net "b", 0 0, L_0x27fd7b0;  alias, 1 drivers
v0x26ec3e0_0 .net "carryin", 0 0, L_0x27dd650;  alias, 1 drivers
v0x25d1d90_0 .net "carryout", 0 0, L_0x27fbdc0;  alias, 1 drivers
v0x25d1e30_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x25d1ed0_0 .net "res", 0 0, L_0x27fb8e0;  alias, 1 drivers
v0x25ba250_0 .net "xAorB", 0 0, L_0x27fb780;  1 drivers
v0x25ba310_0 .net "xAorBandCin", 0 0, L_0x27fbd50;  1 drivers
S_0x2349490 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2349630 .param/l "i" 0 4 165, +C4<010111>;
S_0x23496f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2349490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x27fd6f0/d .functor AND 1, L_0x2800040, L_0x28001a0, C4<1>, C4<1>;
L_0x27fd6f0 .delay 1 (40,40,40) L_0x27fd6f0/d;
L_0x27dd970/d .functor NAND 1, L_0x2800040, L_0x28001a0, C4<1>, C4<1>;
L_0x27dd970 .delay 1 (20,20,20) L_0x27dd970/d;
L_0x27fced0/d .functor OR 1, L_0x2800040, L_0x28001a0, C4<0>, C4<0>;
L_0x27fced0 .delay 1 (40,40,40) L_0x27fced0/d;
L_0x27fdee0/d .functor NOR 1, L_0x2800040, L_0x28001a0, C4<0>, C4<0>;
L_0x27fdee0 .delay 1 (20,20,20) L_0x27fdee0/d;
L_0x27fdfa0/d .functor XOR 1, L_0x2800040, L_0x28001a0, C4<0>, C4<0>;
L_0x27fdfa0 .delay 1 (40,40,40) L_0x27fdfa0/d;
L_0x27fea00/d .functor NOT 1, L_0x27fd9f0, C4<0>, C4<0>, C4<0>;
L_0x27fea00 .delay 1 (10,10,10) L_0x27fea00/d;
L_0x27feb60/d .functor NOT 1, L_0x27fda90, C4<0>, C4<0>, C4<0>;
L_0x27feb60 .delay 1 (10,10,10) L_0x27feb60/d;
L_0x27fec20/d .functor NOT 1, L_0x27fdb30, C4<0>, C4<0>, C4<0>;
L_0x27fec20 .delay 1 (10,10,10) L_0x27fec20/d;
L_0x27fedd0/d .functor AND 1, L_0x27fe320, L_0x27fea00, L_0x27feb60, L_0x27fec20;
L_0x27fedd0 .delay 1 (80,80,80) L_0x27fedd0/d;
L_0x27fef80/d .functor AND 1, L_0x27fe320, L_0x27fd9f0, L_0x27feb60, L_0x27fec20;
L_0x27fef80 .delay 1 (80,80,80) L_0x27fef80/d;
L_0x27ff190/d .functor AND 1, L_0x27fdfa0, L_0x27fea00, L_0x27fda90, L_0x27fec20;
L_0x27ff190 .delay 1 (80,80,80) L_0x27ff190/d;
L_0x27ff370/d .functor AND 1, L_0x27fe320, L_0x27fd9f0, L_0x27fda90, L_0x27fec20;
L_0x27ff370 .delay 1 (80,80,80) L_0x27ff370/d;
L_0x27ff540/d .functor AND 1, L_0x27fd6f0, L_0x27fea00, L_0x27feb60, L_0x27fdb30;
L_0x27ff540 .delay 1 (80,80,80) L_0x27ff540/d;
L_0x27ff720/d .functor AND 1, L_0x27dd970, L_0x27fd9f0, L_0x27feb60, L_0x27fdb30;
L_0x27ff720 .delay 1 (80,80,80) L_0x27ff720/d;
L_0x27ff4d0/d .functor AND 1, L_0x27fdee0, L_0x27fea00, L_0x27fda90, L_0x27fdb30;
L_0x27ff4d0 .delay 1 (80,80,80) L_0x27ff4d0/d;
L_0x27ffab0/d .functor AND 1, L_0x27fced0, L_0x27fd9f0, L_0x27fda90, L_0x27fdb30;
L_0x27ffab0 .delay 1 (80,80,80) L_0x27ffab0/d;
L_0x27ffc50/0/0 .functor OR 1, L_0x27fedd0, L_0x27fef80, L_0x27ff190, L_0x27ff540;
L_0x27ffc50/0/4 .functor OR 1, L_0x27ff720, L_0x27ff4d0, L_0x27ffab0, L_0x27ff370;
L_0x27ffc50/d .functor OR 1, L_0x27ffc50/0/0, L_0x27ffc50/0/4, C4<0>, C4<0>;
L_0x27ffc50 .delay 1 (160,160,160) L_0x27ffc50/d;
v0x23234c0_0 .net "a", 0 0, L_0x2800040;  1 drivers
v0x2323580_0 .net "addSub", 0 0, L_0x27fe320;  1 drivers
v0x2323650_0 .net "andRes", 0 0, L_0x27fd6f0;  1 drivers
v0x2323720_0 .net "b", 0 0, L_0x28001a0;  1 drivers
v0x23237f0_0 .net "carryIn", 0 0, L_0x27fde10;  1 drivers
v0x2333110_0 .net "carryOut", 0 0, L_0x27fe800;  1 drivers
v0x23331e0_0 .net "initialResult", 0 0, L_0x27ffc50;  1 drivers
v0x2333280_0 .net "isAdd", 0 0, L_0x27fedd0;  1 drivers
v0x2333320_0 .net "isAnd", 0 0, L_0x27ff540;  1 drivers
v0x23333c0_0 .net "isNand", 0 0, L_0x27ff720;  1 drivers
v0x2333460_0 .net "isNor", 0 0, L_0x27ff4d0;  1 drivers
v0x23373c0_0 .net "isOr", 0 0, L_0x27ffab0;  1 drivers
v0x2337480_0 .net "isSLT", 0 0, L_0x27ff370;  1 drivers
v0x2337540_0 .net "isSub", 0 0, L_0x27fef80;  1 drivers
v0x2337600_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x23376a0_0 .net "isXor", 0 0, L_0x27ff190;  1 drivers
v0x236c7d0_0 .net "nandRes", 0 0, L_0x27dd970;  1 drivers
v0x236c980_0 .net "norRes", 0 0, L_0x27fdee0;  1 drivers
v0x236ca40_0 .net "orRes", 0 0, L_0x27fced0;  1 drivers
v0x236cb00_0 .net "s0", 0 0, L_0x27fd9f0;  1 drivers
v0x2358ec0_0 .net "s0inv", 0 0, L_0x27fea00;  1 drivers
v0x2358f80_0 .net "s1", 0 0, L_0x27fda90;  1 drivers
v0x2359040_0 .net "s1inv", 0 0, L_0x27feb60;  1 drivers
v0x2359100_0 .net "s2", 0 0, L_0x27fdb30;  1 drivers
v0x23591c0_0 .net "s2inv", 0 0, L_0x27fec20;  1 drivers
v0x2353a70_0 .net "xorRes", 0 0, L_0x27fdfa0;  1 drivers
S_0x233dac0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x23496f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x27fe100/d .functor XOR 1, L_0x28001a0, L_0x2818e50, C4<0>, C4<0>;
L_0x27fe100 .delay 1 (40,40,40) L_0x27fe100/d;
L_0x27fe1c0/d .functor XOR 1, L_0x2800040, L_0x27fe100, C4<0>, C4<0>;
L_0x27fe1c0 .delay 1 (40,40,40) L_0x27fe1c0/d;
L_0x27fe320/d .functor XOR 1, L_0x27fe1c0, L_0x27fde10, C4<0>, C4<0>;
L_0x27fe320 .delay 1 (40,40,40) L_0x27fe320/d;
L_0x27fe520/d .functor AND 1, L_0x2800040, L_0x27fe100, C4<1>, C4<1>;
L_0x27fe520 .delay 1 (40,40,40) L_0x27fe520/d;
L_0x27fe790/d .functor AND 1, L_0x27fe1c0, L_0x27fde10, C4<1>, C4<1>;
L_0x27fe790 .delay 1 (40,40,40) L_0x27fe790/d;
L_0x27fe800/d .functor OR 1, L_0x27fe520, L_0x27fe790, C4<0>, C4<0>;
L_0x27fe800 .delay 1 (40,40,40) L_0x27fe800/d;
v0x233dd30_0 .net "AandB", 0 0, L_0x27fe520;  1 drivers
v0x2379e50_0 .net "BxorSub", 0 0, L_0x27fe100;  1 drivers
v0x2379f10_0 .net "a", 0 0, L_0x2800040;  alias, 1 drivers
v0x2379fe0_0 .net "b", 0 0, L_0x28001a0;  alias, 1 drivers
v0x237a0a0_0 .net "carryin", 0 0, L_0x27fde10;  alias, 1 drivers
v0x237a1b0_0 .net "carryout", 0 0, L_0x27fe800;  alias, 1 drivers
v0x2330460_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2330500_0 .net "res", 0 0, L_0x27fe320;  alias, 1 drivers
v0x23305c0_0 .net "xAorB", 0 0, L_0x27fe1c0;  1 drivers
v0x2330680_0 .net "xAorBandCin", 0 0, L_0x27fe790;  1 drivers
S_0x2353c50 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2323890 .param/l "i" 0 4 165, +C4<011000>;
S_0x23459a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2353c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28000e0/d .functor AND 1, L_0x2802a80, L_0x2802be0, C4<1>, C4<1>;
L_0x28000e0 .delay 1 (40,40,40) L_0x28000e0/d;
L_0x27fdc70/d .functor NAND 1, L_0x2802a80, L_0x2802be0, C4<1>, C4<1>;
L_0x27fdc70 .delay 1 (20,20,20) L_0x27fdc70/d;
L_0x28007e0/d .functor OR 1, L_0x2802a80, L_0x2802be0, C4<0>, C4<0>;
L_0x28007e0 .delay 1 (40,40,40) L_0x28007e0/d;
L_0x2800970/d .functor NOR 1, L_0x2802a80, L_0x2802be0, C4<0>, C4<0>;
L_0x2800970 .delay 1 (20,20,20) L_0x2800970/d;
L_0x2800a30/d .functor XOR 1, L_0x2802a80, L_0x2802be0, C4<0>, C4<0>;
L_0x2800a30 .delay 1 (40,40,40) L_0x2800a30/d;
L_0x2801490/d .functor NOT 1, L_0x28003e0, C4<0>, C4<0>, C4<0>;
L_0x2801490 .delay 1 (10,10,10) L_0x2801490/d;
L_0x28015f0/d .functor NOT 1, L_0x2800480, C4<0>, C4<0>, C4<0>;
L_0x28015f0 .delay 1 (10,10,10) L_0x28015f0/d;
L_0x28016b0/d .functor NOT 1, L_0x2800520, C4<0>, C4<0>, C4<0>;
L_0x28016b0 .delay 1 (10,10,10) L_0x28016b0/d;
L_0x2801860/d .functor AND 1, L_0x2800db0, L_0x2801490, L_0x28015f0, L_0x28016b0;
L_0x2801860 .delay 1 (80,80,80) L_0x2801860/d;
L_0x2801a10/d .functor AND 1, L_0x2800db0, L_0x28003e0, L_0x28015f0, L_0x28016b0;
L_0x2801a10 .delay 1 (80,80,80) L_0x2801a10/d;
L_0x2801c20/d .functor AND 1, L_0x2800a30, L_0x2801490, L_0x2800480, L_0x28016b0;
L_0x2801c20 .delay 1 (80,80,80) L_0x2801c20/d;
L_0x2801e00/d .functor AND 1, L_0x2800db0, L_0x28003e0, L_0x2800480, L_0x28016b0;
L_0x2801e00 .delay 1 (80,80,80) L_0x2801e00/d;
L_0x2801fd0/d .functor AND 1, L_0x28000e0, L_0x2801490, L_0x28015f0, L_0x2800520;
L_0x2801fd0 .delay 1 (80,80,80) L_0x2801fd0/d;
L_0x28021b0/d .functor AND 1, L_0x27fdc70, L_0x28003e0, L_0x28015f0, L_0x2800520;
L_0x28021b0 .delay 1 (80,80,80) L_0x28021b0/d;
L_0x2801f60/d .functor AND 1, L_0x2800970, L_0x2801490, L_0x2800480, L_0x2800520;
L_0x2801f60 .delay 1 (80,80,80) L_0x2801f60/d;
L_0x2802540/d .functor AND 1, L_0x28007e0, L_0x28003e0, L_0x2800480, L_0x2800520;
L_0x2802540 .delay 1 (80,80,80) L_0x2802540/d;
L_0x2802690/0/0 .functor OR 1, L_0x2801860, L_0x2801a10, L_0x2801c20, L_0x2801fd0;
L_0x2802690/0/4 .functor OR 1, L_0x28021b0, L_0x2801f60, L_0x2802540, L_0x2801e00;
L_0x2802690/d .functor OR 1, L_0x2802690/0/0, L_0x2802690/0/4, C4<0>, C4<0>;
L_0x2802690 .delay 1 (160,160,160) L_0x2802690/d;
v0x23248a0_0 .net "a", 0 0, L_0x2802a80;  1 drivers
v0x2324960_0 .net "addSub", 0 0, L_0x2800db0;  1 drivers
v0x22e1cf0_0 .net "andRes", 0 0, L_0x28000e0;  1 drivers
v0x22e1d90_0 .net "b", 0 0, L_0x2802be0;  1 drivers
v0x22e1e30_0 .net "carryIn", 0 0, L_0x28008a0;  1 drivers
v0x22e1ed0_0 .net "carryOut", 0 0, L_0x2801290;  1 drivers
v0x22e1fa0_0 .net "initialResult", 0 0, L_0x2802690;  1 drivers
v0x22e2040_0 .net "isAdd", 0 0, L_0x2801860;  1 drivers
v0x231fcd0_0 .net "isAnd", 0 0, L_0x2801fd0;  1 drivers
v0x231fd70_0 .net "isNand", 0 0, L_0x28021b0;  1 drivers
v0x231fe10_0 .net "isNor", 0 0, L_0x2801f60;  1 drivers
v0x231feb0_0 .net "isOr", 0 0, L_0x2802540;  1 drivers
v0x231ff70_0 .net "isSLT", 0 0, L_0x2801e00;  1 drivers
v0x2320030_0 .net "isSub", 0 0, L_0x2801a10;  1 drivers
v0x233adb0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x233ae50_0 .net "isXor", 0 0, L_0x2801c20;  1 drivers
v0x233af10_0 .net "nandRes", 0 0, L_0x27fdc70;  1 drivers
v0x233b0c0_0 .net "norRes", 0 0, L_0x2800970;  1 drivers
v0x25d2520_0 .net "orRes", 0 0, L_0x28007e0;  1 drivers
v0x25d25e0_0 .net "s0", 0 0, L_0x28003e0;  1 drivers
v0x25d26a0_0 .net "s0inv", 0 0, L_0x2801490;  1 drivers
v0x25d2760_0 .net "s1", 0 0, L_0x2800480;  1 drivers
v0x25d2820_0 .net "s1inv", 0 0, L_0x28015f0;  1 drivers
v0x25d28e0_0 .net "s2", 0 0, L_0x2800520;  1 drivers
v0x25d29a0_0 .net "s2inv", 0 0, L_0x28016b0;  1 drivers
v0x270ef80_0 .net "xorRes", 0 0, L_0x2800a30;  1 drivers
S_0x2350f10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x23459a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2800b90/d .functor XOR 1, L_0x2802be0, L_0x2818e50, C4<0>, C4<0>;
L_0x2800b90 .delay 1 (40,40,40) L_0x2800b90/d;
L_0x2800c50/d .functor XOR 1, L_0x2802a80, L_0x2800b90, C4<0>, C4<0>;
L_0x2800c50 .delay 1 (40,40,40) L_0x2800c50/d;
L_0x2800db0/d .functor XOR 1, L_0x2800c50, L_0x28008a0, C4<0>, C4<0>;
L_0x2800db0 .delay 1 (40,40,40) L_0x2800db0/d;
L_0x2800fb0/d .functor AND 1, L_0x2802a80, L_0x2800b90, C4<1>, C4<1>;
L_0x2800fb0 .delay 1 (40,40,40) L_0x2800fb0/d;
L_0x2801220/d .functor AND 1, L_0x2800c50, L_0x28008a0, C4<1>, C4<1>;
L_0x2801220 .delay 1 (40,40,40) L_0x2801220/d;
L_0x2801290/d .functor OR 1, L_0x2800fb0, L_0x2801220, C4<0>, C4<0>;
L_0x2801290 .delay 1 (40,40,40) L_0x2801290/d;
v0x23511a0_0 .net "AandB", 0 0, L_0x2800fb0;  1 drivers
v0x2351280_0 .net "BxorSub", 0 0, L_0x2800b90;  1 drivers
v0x2345ca0_0 .net "a", 0 0, L_0x2802a80;  alias, 1 drivers
v0x2335990_0 .net "b", 0 0, L_0x2802be0;  alias, 1 drivers
v0x2335a50_0 .net "carryin", 0 0, L_0x28008a0;  alias, 1 drivers
v0x2335b60_0 .net "carryout", 0 0, L_0x2801290;  alias, 1 drivers
v0x2335c20_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2335cc0_0 .net "res", 0 0, L_0x2800db0;  alias, 1 drivers
v0x2324620_0 .net "xAorB", 0 0, L_0x2800c50;  1 drivers
v0x23246e0_0 .net "xAorBandCin", 0 0, L_0x2801220;  1 drivers
S_0x270f020 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2626660 .param/l "i" 0 4 165, +C4<011001>;
S_0x270f1a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x270f020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2802b20/d .functor AND 1, L_0x2805370, L_0x28054d0, C4<1>, C4<1>;
L_0x2802b20 .delay 1 (40,40,40) L_0x2802b20/d;
L_0x28023a0/d .functor NAND 1, L_0x2805370, L_0x28054d0, C4<1>, C4<1>;
L_0x28023a0 .delay 1 (20,20,20) L_0x28023a0/d;
L_0x2800700/d .functor OR 1, L_0x2805370, L_0x28054d0, C4<0>, C4<0>;
L_0x2800700 .delay 1 (40,40,40) L_0x2800700/d;
L_0x2803370/d .functor NOR 1, L_0x2805370, L_0x28054d0, C4<0>, C4<0>;
L_0x2803370 .delay 1 (20,20,20) L_0x2803370/d;
L_0x2803430/d .functor XOR 1, L_0x2805370, L_0x28054d0, C4<0>, C4<0>;
L_0x2803430 .delay 1 (40,40,40) L_0x2803430/d;
L_0x2803e90/d .functor NOT 1, L_0x2802e20, C4<0>, C4<0>, C4<0>;
L_0x2803e90 .delay 1 (10,10,10) L_0x2803e90/d;
L_0x263de20/d .functor NOT 1, L_0x2802ec0, C4<0>, C4<0>, C4<0>;
L_0x263de20 .delay 1 (10,10,10) L_0x263de20/d;
L_0x2804040/d .functor NOT 1, L_0x2802f60, C4<0>, C4<0>, C4<0>;
L_0x2804040 .delay 1 (10,10,10) L_0x2804040/d;
L_0x28041a0/d .functor AND 1, L_0x28037b0, L_0x2803e90, L_0x263de20, L_0x2804040;
L_0x28041a0 .delay 1 (80,80,80) L_0x28041a0/d;
L_0x2804350/d .functor AND 1, L_0x28037b0, L_0x2802e20, L_0x263de20, L_0x2804040;
L_0x2804350 .delay 1 (80,80,80) L_0x2804350/d;
L_0x2804500/d .functor AND 1, L_0x2803430, L_0x2803e90, L_0x2802ec0, L_0x2804040;
L_0x2804500 .delay 1 (80,80,80) L_0x2804500/d;
L_0x28046f0/d .functor AND 1, L_0x28037b0, L_0x2802e20, L_0x2802ec0, L_0x2804040;
L_0x28046f0 .delay 1 (80,80,80) L_0x28046f0/d;
L_0x28048c0/d .functor AND 1, L_0x2802b20, L_0x2803e90, L_0x263de20, L_0x2802f60;
L_0x28048c0 .delay 1 (80,80,80) L_0x28048c0/d;
L_0x2804aa0/d .functor AND 1, L_0x28023a0, L_0x2802e20, L_0x263de20, L_0x2802f60;
L_0x2804aa0 .delay 1 (80,80,80) L_0x2804aa0/d;
L_0x2804850/d .functor AND 1, L_0x2803370, L_0x2803e90, L_0x2802ec0, L_0x2802f60;
L_0x2804850 .delay 1 (80,80,80) L_0x2804850/d;
L_0x2804e30/d .functor AND 1, L_0x2800700, L_0x2802e20, L_0x2802ec0, L_0x2802f60;
L_0x2804e30 .delay 1 (80,80,80) L_0x2804e30/d;
L_0x2804f80/0/0 .functor OR 1, L_0x28041a0, L_0x2804350, L_0x2804500, L_0x28048c0;
L_0x2804f80/0/4 .functor OR 1, L_0x2804aa0, L_0x2804850, L_0x2804e30, L_0x28046f0;
L_0x2804f80/d .functor OR 1, L_0x2804f80/0/0, L_0x2804f80/0/4, C4<0>, C4<0>;
L_0x2804f80 .delay 1 (160,160,160) L_0x2804f80/d;
v0x270fc60_0 .net "a", 0 0, L_0x2805370;  1 drivers
v0x270fd00_0 .net "addSub", 0 0, L_0x28037b0;  1 drivers
v0x270fda0_0 .net "andRes", 0 0, L_0x2802b20;  1 drivers
v0x270fe40_0 .net "b", 0 0, L_0x28054d0;  1 drivers
v0x270fee0_0 .net "carryIn", 0 0, L_0x28032a0;  1 drivers
v0x270ff80_0 .net "carryOut", 0 0, L_0x2803c90;  1 drivers
v0x2710020_0 .net "initialResult", 0 0, L_0x2804f80;  1 drivers
v0x27100c0_0 .net "isAdd", 0 0, L_0x28041a0;  1 drivers
v0x2710160_0 .net "isAnd", 0 0, L_0x28048c0;  1 drivers
v0x2710200_0 .net "isNand", 0 0, L_0x2804aa0;  1 drivers
v0x27102a0_0 .net "isNor", 0 0, L_0x2804850;  1 drivers
v0x2710340_0 .net "isOr", 0 0, L_0x2804e30;  1 drivers
v0x27103e0_0 .net "isSLT", 0 0, L_0x28046f0;  1 drivers
v0x2710480_0 .net "isSub", 0 0, L_0x2804350;  1 drivers
v0x2710520_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x27105c0_0 .net "isXor", 0 0, L_0x2804500;  1 drivers
v0x2710660_0 .net "nandRes", 0 0, L_0x28023a0;  1 drivers
v0x2710810_0 .net "norRes", 0 0, L_0x2803370;  1 drivers
v0x27108b0_0 .net "orRes", 0 0, L_0x2800700;  1 drivers
v0x2710950_0 .net "s0", 0 0, L_0x2802e20;  1 drivers
v0x27109f0_0 .net "s0inv", 0 0, L_0x2803e90;  1 drivers
v0x2710a90_0 .net "s1", 0 0, L_0x2802ec0;  1 drivers
v0x2710b30_0 .net "s1inv", 0 0, L_0x263de20;  1 drivers
v0x2710bd0_0 .net "s2", 0 0, L_0x2802f60;  1 drivers
v0x2710c70_0 .net "s2inv", 0 0, L_0x2804040;  1 drivers
v0x2710d10_0 .net "xorRes", 0 0, L_0x2803430;  1 drivers
S_0x270f400 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x270f1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2803590/d .functor XOR 1, L_0x28054d0, L_0x2818e50, C4<0>, C4<0>;
L_0x2803590 .delay 1 (40,40,40) L_0x2803590/d;
L_0x2803650/d .functor XOR 1, L_0x2805370, L_0x2803590, C4<0>, C4<0>;
L_0x2803650 .delay 1 (40,40,40) L_0x2803650/d;
L_0x28037b0/d .functor XOR 1, L_0x2803650, L_0x28032a0, C4<0>, C4<0>;
L_0x28037b0 .delay 1 (40,40,40) L_0x28037b0/d;
L_0x28039b0/d .functor AND 1, L_0x2805370, L_0x2803590, C4<1>, C4<1>;
L_0x28039b0 .delay 1 (40,40,40) L_0x28039b0/d;
L_0x2803c20/d .functor AND 1, L_0x2803650, L_0x28032a0, C4<1>, C4<1>;
L_0x2803c20 .delay 1 (40,40,40) L_0x2803c20/d;
L_0x2803c90/d .functor OR 1, L_0x28039b0, L_0x2803c20, C4<0>, C4<0>;
L_0x2803c90 .delay 1 (40,40,40) L_0x2803c90/d;
v0x270f620_0 .net "AandB", 0 0, L_0x28039b0;  1 drivers
v0x270f6c0_0 .net "BxorSub", 0 0, L_0x2803590;  1 drivers
v0x270f760_0 .net "a", 0 0, L_0x2805370;  alias, 1 drivers
v0x270f800_0 .net "b", 0 0, L_0x28054d0;  alias, 1 drivers
v0x270f8a0_0 .net "carryin", 0 0, L_0x28032a0;  alias, 1 drivers
v0x270f940_0 .net "carryout", 0 0, L_0x2803c90;  alias, 1 drivers
v0x270f9e0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x270fa80_0 .net "res", 0 0, L_0x28037b0;  alias, 1 drivers
v0x270fb20_0 .net "xAorB", 0 0, L_0x2803650;  1 drivers
v0x270fbc0_0 .net "xAorBandCin", 0 0, L_0x2803c20;  1 drivers
S_0x2710db0 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x257b890 .param/l "i" 0 4 165, +C4<011010>;
S_0x2710f30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2710db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2805410/d .functor AND 1, L_0x2807cf0, L_0x27dd140, C4<1>, C4<1>;
L_0x2805410 .delay 1 (40,40,40) L_0x2805410/d;
L_0x2804c90/d .functor NAND 1, L_0x2807cf0, L_0x27dd140, C4<1>, C4<1>;
L_0x2804c90 .delay 1 (20,20,20) L_0x2804c90/d;
L_0x28030a0/d .functor OR 1, L_0x2807cf0, L_0x27dd140, C4<0>, C4<0>;
L_0x28030a0 .delay 1 (40,40,40) L_0x28030a0/d;
L_0x2805c00/d .functor NOR 1, L_0x2807cf0, L_0x27dd140, C4<0>, C4<0>;
L_0x2805c00 .delay 1 (20,20,20) L_0x2805c00/d;
L_0x2805cc0/d .functor XOR 1, L_0x2807cf0, L_0x27dd140, C4<0>, C4<0>;
L_0x2805cc0 .delay 1 (40,40,40) L_0x2805cc0/d;
L_0x2806750/d .functor NOT 1, L_0x2808390, C4<0>, C4<0>, C4<0>;
L_0x2806750 .delay 1 (10,10,10) L_0x2806750/d;
L_0x28068b0/d .functor NOT 1, L_0x2805680, C4<0>, C4<0>, C4<0>;
L_0x28068b0 .delay 1 (10,10,10) L_0x28068b0/d;
L_0x2806970/d .functor NOT 1, L_0x2805720, C4<0>, C4<0>, C4<0>;
L_0x2806970 .delay 1 (10,10,10) L_0x2806970/d;
L_0x2806ad0/d .functor AND 1, L_0x2806090, L_0x2806750, L_0x28068b0, L_0x2806970;
L_0x2806ad0 .delay 1 (80,80,80) L_0x2806ad0/d;
L_0x2806c80/d .functor AND 1, L_0x2806090, L_0x2808390, L_0x28068b0, L_0x2806970;
L_0x2806c80 .delay 1 (80,80,80) L_0x2806c80/d;
L_0x2806e30/d .functor AND 1, L_0x2805cc0, L_0x2806750, L_0x2805680, L_0x2806970;
L_0x2806e30 .delay 1 (80,80,80) L_0x2806e30/d;
L_0x2807020/d .functor AND 1, L_0x2806090, L_0x2808390, L_0x2805680, L_0x2806970;
L_0x2807020 .delay 1 (80,80,80) L_0x2807020/d;
L_0x28071f0/d .functor AND 1, L_0x2805410, L_0x2806750, L_0x28068b0, L_0x2805720;
L_0x28071f0 .delay 1 (80,80,80) L_0x28071f0/d;
L_0x28073d0/d .functor AND 1, L_0x2804c90, L_0x2808390, L_0x28068b0, L_0x2805720;
L_0x28073d0 .delay 1 (80,80,80) L_0x28073d0/d;
L_0x2807180/d .functor AND 1, L_0x2805c00, L_0x2806750, L_0x2805680, L_0x2805720;
L_0x2807180 .delay 1 (80,80,80) L_0x2807180/d;
L_0x2807760/d .functor AND 1, L_0x28030a0, L_0x2808390, L_0x2805680, L_0x2805720;
L_0x2807760 .delay 1 (80,80,80) L_0x2807760/d;
L_0x2807900/0/0 .functor OR 1, L_0x2806ad0, L_0x2806c80, L_0x2806e30, L_0x28071f0;
L_0x2807900/0/4 .functor OR 1, L_0x28073d0, L_0x2807180, L_0x2807760, L_0x2807020;
L_0x2807900/d .functor OR 1, L_0x2807900/0/0, L_0x2807900/0/4, C4<0>, C4<0>;
L_0x2807900 .delay 1 (160,160,160) L_0x2807900/d;
v0x27119f0_0 .net "a", 0 0, L_0x2807cf0;  1 drivers
v0x2711a90_0 .net "addSub", 0 0, L_0x2806090;  1 drivers
v0x2711b30_0 .net "andRes", 0 0, L_0x2805410;  1 drivers
v0x2711bd0_0 .net "b", 0 0, L_0x27dd140;  1 drivers
v0x2711c70_0 .net "carryIn", 0 0, L_0x2808260;  1 drivers
v0x2711d10_0 .net "carryOut", 0 0, L_0x2806550;  1 drivers
v0x2711db0_0 .net "initialResult", 0 0, L_0x2807900;  1 drivers
v0x2711e50_0 .net "isAdd", 0 0, L_0x2806ad0;  1 drivers
v0x2711ef0_0 .net "isAnd", 0 0, L_0x28071f0;  1 drivers
v0x2711f90_0 .net "isNand", 0 0, L_0x28073d0;  1 drivers
v0x2712030_0 .net "isNor", 0 0, L_0x2807180;  1 drivers
v0x27120d0_0 .net "isOr", 0 0, L_0x2807760;  1 drivers
v0x2712170_0 .net "isSLT", 0 0, L_0x2807020;  1 drivers
v0x2712210_0 .net "isSub", 0 0, L_0x2806c80;  1 drivers
v0x27122b0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2712350_0 .net "isXor", 0 0, L_0x2806e30;  1 drivers
v0x27123f0_0 .net "nandRes", 0 0, L_0x2804c90;  1 drivers
v0x27125a0_0 .net "norRes", 0 0, L_0x2805c00;  1 drivers
v0x2712640_0 .net "orRes", 0 0, L_0x28030a0;  1 drivers
v0x27126e0_0 .net "s0", 0 0, L_0x2808390;  1 drivers
v0x2712780_0 .net "s0inv", 0 0, L_0x2806750;  1 drivers
v0x2712820_0 .net "s1", 0 0, L_0x2805680;  1 drivers
v0x27128c0_0 .net "s1inv", 0 0, L_0x28068b0;  1 drivers
v0x2712960_0 .net "s2", 0 0, L_0x2805720;  1 drivers
v0x2712a00_0 .net "s2inv", 0 0, L_0x2806970;  1 drivers
v0x2712aa0_0 .net "xorRes", 0 0, L_0x2805cc0;  1 drivers
S_0x2711190 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2710f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2805e20/d .functor XOR 1, L_0x27dd140, L_0x2818e50, C4<0>, C4<0>;
L_0x2805e20 .delay 1 (40,40,40) L_0x2805e20/d;
L_0x2805ee0/d .functor XOR 1, L_0x2807cf0, L_0x2805e20, C4<0>, C4<0>;
L_0x2805ee0 .delay 1 (40,40,40) L_0x2805ee0/d;
L_0x2806090/d .functor XOR 1, L_0x2805ee0, L_0x2808260, C4<0>, C4<0>;
L_0x2806090 .delay 1 (40,40,40) L_0x2806090/d;
L_0x2806290/d .functor AND 1, L_0x2807cf0, L_0x2805e20, C4<1>, C4<1>;
L_0x2806290 .delay 1 (40,40,40) L_0x2806290/d;
L_0x2803110/d .functor AND 1, L_0x2805ee0, L_0x2808260, C4<1>, C4<1>;
L_0x2803110 .delay 1 (40,40,40) L_0x2803110/d;
L_0x2806550/d .functor OR 1, L_0x2806290, L_0x2803110, C4<0>, C4<0>;
L_0x2806550 .delay 1 (40,40,40) L_0x2806550/d;
v0x27113b0_0 .net "AandB", 0 0, L_0x2806290;  1 drivers
v0x2711450_0 .net "BxorSub", 0 0, L_0x2805e20;  1 drivers
v0x27114f0_0 .net "a", 0 0, L_0x2807cf0;  alias, 1 drivers
v0x2711590_0 .net "b", 0 0, L_0x27dd140;  alias, 1 drivers
v0x2711630_0 .net "carryin", 0 0, L_0x2808260;  alias, 1 drivers
v0x27116d0_0 .net "carryout", 0 0, L_0x2806550;  alias, 1 drivers
v0x2711770_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2711810_0 .net "res", 0 0, L_0x2806090;  alias, 1 drivers
v0x27118b0_0 .net "xAorB", 0 0, L_0x2805ee0;  1 drivers
v0x2711950_0 .net "xAorBandCin", 0 0, L_0x2803110;  1 drivers
S_0x2712b40 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2700380 .param/l "i" 0 4 165, +C4<011011>;
S_0x2712cc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2712b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2807d90/d .functor AND 1, L_0x280a8c0, L_0x280aa20, C4<1>, C4<1>;
L_0x2807d90 .delay 1 (40,40,40) L_0x2807d90/d;
L_0x266bd50/d .functor NAND 1, L_0x280a8c0, L_0x280aa20, C4<1>, C4<1>;
L_0x266bd50 .delay 1 (20,20,20) L_0x266bd50/d;
L_0x2805860/d .functor OR 1, L_0x280a8c0, L_0x280aa20, C4<0>, C4<0>;
L_0x2805860 .delay 1 (40,40,40) L_0x2805860/d;
L_0x2805a50/d .functor NOR 1, L_0x280a8c0, L_0x280aa20, C4<0>, C4<0>;
L_0x2805a50 .delay 1 (20,20,20) L_0x2805a50/d;
L_0x2805b60/d .functor XOR 1, L_0x280a8c0, L_0x280aa20, C4<0>, C4<0>;
L_0x2805b60 .delay 1 (40,40,40) L_0x2805b60/d;
L_0x28092d0/d .functor NOT 1, L_0x27dffc0, C4<0>, C4<0>, C4<0>;
L_0x28092d0 .delay 1 (10,10,10) L_0x28092d0/d;
L_0x2809430/d .functor NOT 1, L_0x27e0060, C4<0>, C4<0>, C4<0>;
L_0x2809430 .delay 1 (10,10,10) L_0x2809430/d;
L_0x28094f0/d .functor NOT 1, L_0x2808430, C4<0>, C4<0>, C4<0>;
L_0x28094f0 .delay 1 (10,10,10) L_0x28094f0/d;
L_0x28096a0/d .functor AND 1, L_0x2808c10, L_0x28092d0, L_0x2809430, L_0x28094f0;
L_0x28096a0 .delay 1 (80,80,80) L_0x28096a0/d;
L_0x2809850/d .functor AND 1, L_0x2808c10, L_0x27dffc0, L_0x2809430, L_0x28094f0;
L_0x2809850 .delay 1 (80,80,80) L_0x2809850/d;
L_0x2809a60/d .functor AND 1, L_0x2805b60, L_0x28092d0, L_0x27e0060, L_0x28094f0;
L_0x2809a60 .delay 1 (80,80,80) L_0x2809a60/d;
L_0x2809c40/d .functor AND 1, L_0x2808c10, L_0x27dffc0, L_0x27e0060, L_0x28094f0;
L_0x2809c40 .delay 1 (80,80,80) L_0x2809c40/d;
L_0x2809e10/d .functor AND 1, L_0x2807d90, L_0x28092d0, L_0x2809430, L_0x2808430;
L_0x2809e10 .delay 1 (80,80,80) L_0x2809e10/d;
L_0x2809fa0/d .functor AND 1, L_0x266bd50, L_0x27dffc0, L_0x2809430, L_0x2808430;
L_0x2809fa0 .delay 1 (80,80,80) L_0x2809fa0/d;
L_0x2809da0/d .functor AND 1, L_0x2805a50, L_0x28092d0, L_0x27e0060, L_0x2808430;
L_0x2809da0 .delay 1 (80,80,80) L_0x2809da0/d;
L_0x280a330/d .functor AND 1, L_0x2805860, L_0x27dffc0, L_0x27e0060, L_0x2808430;
L_0x280a330 .delay 1 (80,80,80) L_0x280a330/d;
L_0x280a4d0/0/0 .functor OR 1, L_0x28096a0, L_0x2809850, L_0x2809a60, L_0x2809e10;
L_0x280a4d0/0/4 .functor OR 1, L_0x2809fa0, L_0x2809da0, L_0x280a330, L_0x2809c40;
L_0x280a4d0/d .functor OR 1, L_0x280a4d0/0/0, L_0x280a4d0/0/4, C4<0>, C4<0>;
L_0x280a4d0 .delay 1 (160,160,160) L_0x280a4d0/d;
v0x2713780_0 .net "a", 0 0, L_0x280a8c0;  1 drivers
v0x2713820_0 .net "addSub", 0 0, L_0x2808c10;  1 drivers
v0x27138c0_0 .net "andRes", 0 0, L_0x2807d90;  1 drivers
v0x2713960_0 .net "b", 0 0, L_0x280aa20;  1 drivers
v0x2713a00_0 .net "carryIn", 0 0, L_0x27dff20;  1 drivers
v0x2713aa0_0 .net "carryOut", 0 0, L_0x28090d0;  1 drivers
v0x2713b40_0 .net "initialResult", 0 0, L_0x280a4d0;  1 drivers
v0x2713be0_0 .net "isAdd", 0 0, L_0x28096a0;  1 drivers
v0x2713c80_0 .net "isAnd", 0 0, L_0x2809e10;  1 drivers
v0x2713d20_0 .net "isNand", 0 0, L_0x2809fa0;  1 drivers
v0x2713dc0_0 .net "isNor", 0 0, L_0x2809da0;  1 drivers
v0x2713e60_0 .net "isOr", 0 0, L_0x280a330;  1 drivers
v0x2713f00_0 .net "isSLT", 0 0, L_0x2809c40;  1 drivers
v0x2713fa0_0 .net "isSub", 0 0, L_0x2809850;  1 drivers
v0x2714040_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x27140e0_0 .net "isXor", 0 0, L_0x2809a60;  1 drivers
v0x2714180_0 .net "nandRes", 0 0, L_0x266bd50;  1 drivers
v0x2714330_0 .net "norRes", 0 0, L_0x2805a50;  1 drivers
v0x27143d0_0 .net "orRes", 0 0, L_0x2805860;  1 drivers
v0x2714470_0 .net "s0", 0 0, L_0x27dffc0;  1 drivers
v0x2714510_0 .net "s0inv", 0 0, L_0x28092d0;  1 drivers
v0x27145b0_0 .net "s1", 0 0, L_0x27e0060;  1 drivers
v0x2714650_0 .net "s1inv", 0 0, L_0x2809430;  1 drivers
v0x27146f0_0 .net "s2", 0 0, L_0x2808430;  1 drivers
v0x2714790_0 .net "s2inv", 0 0, L_0x28094f0;  1 drivers
v0x2714830_0 .net "xorRes", 0 0, L_0x2805b60;  1 drivers
S_0x2712f20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2712cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28089a0/d .functor XOR 1, L_0x280aa20, L_0x2818e50, C4<0>, C4<0>;
L_0x28089a0 .delay 1 (40,40,40) L_0x28089a0/d;
L_0x2808b00/d .functor XOR 1, L_0x280a8c0, L_0x28089a0, C4<0>, C4<0>;
L_0x2808b00 .delay 1 (40,40,40) L_0x2808b00/d;
L_0x2808c10/d .functor XOR 1, L_0x2808b00, L_0x27dff20, C4<0>, C4<0>;
L_0x2808c10 .delay 1 (40,40,40) L_0x2808c10/d;
L_0x2808e10/d .functor AND 1, L_0x280a8c0, L_0x28089a0, C4<1>, C4<1>;
L_0x2808e10 .delay 1 (40,40,40) L_0x2808e10/d;
L_0x28058d0/d .functor AND 1, L_0x2808b00, L_0x27dff20, C4<1>, C4<1>;
L_0x28058d0 .delay 1 (40,40,40) L_0x28058d0/d;
L_0x28090d0/d .functor OR 1, L_0x2808e10, L_0x28058d0, C4<0>, C4<0>;
L_0x28090d0 .delay 1 (40,40,40) L_0x28090d0/d;
v0x2713140_0 .net "AandB", 0 0, L_0x2808e10;  1 drivers
v0x27131e0_0 .net "BxorSub", 0 0, L_0x28089a0;  1 drivers
v0x2713280_0 .net "a", 0 0, L_0x280a8c0;  alias, 1 drivers
v0x2713320_0 .net "b", 0 0, L_0x280aa20;  alias, 1 drivers
v0x27133c0_0 .net "carryin", 0 0, L_0x27dff20;  alias, 1 drivers
v0x2713460_0 .net "carryout", 0 0, L_0x28090d0;  alias, 1 drivers
v0x2713500_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x27135a0_0 .net "res", 0 0, L_0x2808c10;  alias, 1 drivers
v0x2713640_0 .net "xAorB", 0 0, L_0x2808b00;  1 drivers
v0x27136e0_0 .net "xAorBandCin", 0 0, L_0x28058d0;  1 drivers
S_0x2714a10 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2714bd0 .param/l "i" 0 4 165, +C4<011100>;
S_0x2714c90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2714a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x280a960/d .functor AND 1, L_0x280d510, L_0x280d670, C4<1>, C4<1>;
L_0x280a960 .delay 1 (40,40,40) L_0x280a960/d;
L_0x280a190/d .functor NAND 1, L_0x280d510, L_0x280d670, C4<1>, C4<1>;
L_0x280a190 .delay 1 (20,20,20) L_0x280a190/d;
L_0x28085c0/d .functor OR 1, L_0x280d510, L_0x280d670, C4<0>, C4<0>;
L_0x28085c0 .delay 1 (40,40,40) L_0x28085c0/d;
L_0x2808760/d .functor NOR 1, L_0x280d510, L_0x280d670, C4<0>, C4<0>;
L_0x2808760 .delay 1 (20,20,20) L_0x2808760/d;
L_0x280b530/d .functor XOR 1, L_0x280d510, L_0x280d670, C4<0>, C4<0>;
L_0x280b530 .delay 1 (40,40,40) L_0x280b530/d;
L_0x280bf40/d .functor NOT 1, L_0x280b080, C4<0>, C4<0>, C4<0>;
L_0x280bf40 .delay 1 (10,10,10) L_0x280bf40/d;
L_0x2716230/d .functor NOT 1, L_0x280b120, C4<0>, C4<0>, C4<0>;
L_0x2716230 .delay 1 (10,10,10) L_0x2716230/d;
L_0x280c0f0/d .functor NOT 1, L_0x280b1c0, C4<0>, C4<0>, C4<0>;
L_0x280c0f0 .delay 1 (10,10,10) L_0x280c0f0/d;
L_0x280c2a0/d .functor AND 1, L_0x280b860, L_0x280bf40, L_0x2716230, L_0x280c0f0;
L_0x280c2a0 .delay 1 (80,80,80) L_0x280c2a0/d;
L_0x280c450/d .functor AND 1, L_0x280b860, L_0x280b080, L_0x2716230, L_0x280c0f0;
L_0x280c450 .delay 1 (80,80,80) L_0x280c450/d;
L_0x280c660/d .functor AND 1, L_0x280b530, L_0x280bf40, L_0x280b120, L_0x280c0f0;
L_0x280c660 .delay 1 (80,80,80) L_0x280c660/d;
L_0x280c840/d .functor AND 1, L_0x280b860, L_0x280b080, L_0x280b120, L_0x280c0f0;
L_0x280c840 .delay 1 (80,80,80) L_0x280c840/d;
L_0x280ca10/d .functor AND 1, L_0x280a960, L_0x280bf40, L_0x2716230, L_0x280b1c0;
L_0x280ca10 .delay 1 (80,80,80) L_0x280ca10/d;
L_0x280cbf0/d .functor AND 1, L_0x280a190, L_0x280b080, L_0x2716230, L_0x280b1c0;
L_0x280cbf0 .delay 1 (80,80,80) L_0x280cbf0/d;
L_0x280c9a0/d .functor AND 1, L_0x2808760, L_0x280bf40, L_0x280b120, L_0x280b1c0;
L_0x280c9a0 .delay 1 (80,80,80) L_0x280c9a0/d;
L_0x280cf80/d .functor AND 1, L_0x28085c0, L_0x280b080, L_0x280b120, L_0x280b1c0;
L_0x280cf80 .delay 1 (80,80,80) L_0x280cf80/d;
L_0x280d120/0/0 .functor OR 1, L_0x280c2a0, L_0x280c450, L_0x280c660, L_0x280ca10;
L_0x280d120/0/4 .functor OR 1, L_0x280cbf0, L_0x280c9a0, L_0x280cf80, L_0x280c840;
L_0x280d120/d .functor OR 1, L_0x280d120/0/0, L_0x280d120/0/4, C4<0>, C4<0>;
L_0x280d120 .delay 1 (160,160,160) L_0x280d120/d;
v0x2715b90_0 .net "a", 0 0, L_0x280d510;  1 drivers
v0x2715c50_0 .net "addSub", 0 0, L_0x280b860;  1 drivers
v0x2715d20_0 .net "andRes", 0 0, L_0x280a960;  1 drivers
v0x2715df0_0 .net "b", 0 0, L_0x280d670;  1 drivers
v0x2715ec0_0 .net "carryIn", 0 0, L_0x280afe0;  1 drivers
v0x2715f60_0 .net "carryOut", 0 0, L_0x280bd40;  1 drivers
v0x2716030_0 .net "initialResult", 0 0, L_0x280d120;  1 drivers
v0x27160d0_0 .net "isAdd", 0 0, L_0x280c2a0;  1 drivers
v0x2716170_0 .net "isAnd", 0 0, L_0x280ca10;  1 drivers
v0x27162a0_0 .net "isNand", 0 0, L_0x280cbf0;  1 drivers
v0x2716340_0 .net "isNor", 0 0, L_0x280c9a0;  1 drivers
v0x27163e0_0 .net "isOr", 0 0, L_0x280cf80;  1 drivers
v0x27164a0_0 .net "isSLT", 0 0, L_0x280c840;  1 drivers
v0x2716560_0 .net "isSub", 0 0, L_0x280c450;  1 drivers
v0x2716620_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x27166c0_0 .net "isXor", 0 0, L_0x280c660;  1 drivers
v0x2716780_0 .net "nandRes", 0 0, L_0x280a190;  1 drivers
v0x2716930_0 .net "norRes", 0 0, L_0x2808760;  1 drivers
v0x27169d0_0 .net "orRes", 0 0, L_0x28085c0;  1 drivers
v0x2716a70_0 .net "s0", 0 0, L_0x280b080;  1 drivers
v0x2716b10_0 .net "s0inv", 0 0, L_0x280bf40;  1 drivers
v0x2716bd0_0 .net "s1", 0 0, L_0x280b120;  1 drivers
v0x2716c90_0 .net "s1inv", 0 0, L_0x2716230;  1 drivers
v0x2716d50_0 .net "s2", 0 0, L_0x280b1c0;  1 drivers
v0x2716e10_0 .net "s2inv", 0 0, L_0x280c0f0;  1 drivers
v0x2716ed0_0 .net "xorRes", 0 0, L_0x280b530;  1 drivers
S_0x2714f90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2714c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x280b5f0/d .functor XOR 1, L_0x280d670, L_0x2818e50, C4<0>, C4<0>;
L_0x280b5f0 .delay 1 (40,40,40) L_0x280b5f0/d;
L_0x280b750/d .functor XOR 1, L_0x280d510, L_0x280b5f0, C4<0>, C4<0>;
L_0x280b750 .delay 1 (40,40,40) L_0x280b750/d;
L_0x280b860/d .functor XOR 1, L_0x280b750, L_0x280afe0, C4<0>, C4<0>;
L_0x280b860 .delay 1 (40,40,40) L_0x280b860/d;
L_0x280ba60/d .functor AND 1, L_0x280d510, L_0x280b5f0, C4<1>, C4<1>;
L_0x280ba60 .delay 1 (40,40,40) L_0x280ba60/d;
L_0x280bcd0/d .functor AND 1, L_0x280b750, L_0x280afe0, C4<1>, C4<1>;
L_0x280bcd0 .delay 1 (40,40,40) L_0x280bcd0/d;
L_0x280bd40/d .functor OR 1, L_0x280ba60, L_0x280bcd0, C4<0>, C4<0>;
L_0x280bd40 .delay 1 (40,40,40) L_0x280bd40/d;
v0x2715220_0 .net "AandB", 0 0, L_0x280ba60;  1 drivers
v0x2715300_0 .net "BxorSub", 0 0, L_0x280b5f0;  1 drivers
v0x27153c0_0 .net "a", 0 0, L_0x280d510;  alias, 1 drivers
v0x2715490_0 .net "b", 0 0, L_0x280d670;  alias, 1 drivers
v0x2715550_0 .net "carryin", 0 0, L_0x280afe0;  alias, 1 drivers
v0x2715660_0 .net "carryout", 0 0, L_0x280bd40;  alias, 1 drivers
v0x2715720_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x27157c0_0 .net "res", 0 0, L_0x280b860;  alias, 1 drivers
v0x2715880_0 .net "xAorB", 0 0, L_0x280b750;  1 drivers
v0x27159d0_0 .net "xAorBandCin", 0 0, L_0x280bcd0;  1 drivers
S_0x27170b0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2717270 .param/l "i" 0 4 165, +C4<011101>;
S_0x2717330 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x27170b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x280d5b0/d .functor AND 1, L_0x280ffc0, L_0x2810120, C4<1>, C4<1>;
L_0x280d5b0 .delay 1 (40,40,40) L_0x280d5b0/d;
L_0x280cde0/d .functor NAND 1, L_0x280ffc0, L_0x2810120, C4<1>, C4<1>;
L_0x280cde0 .delay 1 (20,20,20) L_0x280cde0/d;
L_0x280b300/d .functor OR 1, L_0x280ffc0, L_0x2810120, C4<0>, C4<0>;
L_0x280b300 .delay 1 (40,40,40) L_0x280b300/d;
L_0x280de30/d .functor NOR 1, L_0x280ffc0, L_0x2810120, C4<0>, C4<0>;
L_0x280de30 .delay 1 (20,20,20) L_0x280de30/d;
L_0x280def0/d .functor XOR 1, L_0x280ffc0, L_0x2810120, C4<0>, C4<0>;
L_0x280def0 .delay 1 (40,40,40) L_0x280def0/d;
L_0x280e980/d .functor NOT 1, L_0x2810400, C4<0>, C4<0>, C4<0>;
L_0x280e980 .delay 1 (10,10,10) L_0x280e980/d;
L_0x280eae0/d .functor NOT 1, L_0x280d820, C4<0>, C4<0>, C4<0>;
L_0x280eae0 .delay 1 (10,10,10) L_0x280eae0/d;
L_0x280eba0/d .functor NOT 1, L_0x280d8c0, C4<0>, C4<0>, C4<0>;
L_0x280eba0 .delay 1 (10,10,10) L_0x280eba0/d;
L_0x280ed50/d .functor AND 1, L_0x280e2c0, L_0x280e980, L_0x280eae0, L_0x280eba0;
L_0x280ed50 .delay 1 (80,80,80) L_0x280ed50/d;
L_0x280ef00/d .functor AND 1, L_0x280e2c0, L_0x2810400, L_0x280eae0, L_0x280eba0;
L_0x280ef00 .delay 1 (80,80,80) L_0x280ef00/d;
L_0x280f110/d .functor AND 1, L_0x280def0, L_0x280e980, L_0x280d820, L_0x280eba0;
L_0x280f110 .delay 1 (80,80,80) L_0x280f110/d;
L_0x280f2f0/d .functor AND 1, L_0x280e2c0, L_0x2810400, L_0x280d820, L_0x280eba0;
L_0x280f2f0 .delay 1 (80,80,80) L_0x280f2f0/d;
L_0x280f4c0/d .functor AND 1, L_0x280d5b0, L_0x280e980, L_0x280eae0, L_0x280d8c0;
L_0x280f4c0 .delay 1 (80,80,80) L_0x280f4c0/d;
L_0x280f6a0/d .functor AND 1, L_0x280cde0, L_0x2810400, L_0x280eae0, L_0x280d8c0;
L_0x280f6a0 .delay 1 (80,80,80) L_0x280f6a0/d;
L_0x280f450/d .functor AND 1, L_0x280de30, L_0x280e980, L_0x280d820, L_0x280d8c0;
L_0x280f450 .delay 1 (80,80,80) L_0x280f450/d;
L_0x280fa30/d .functor AND 1, L_0x280b300, L_0x2810400, L_0x280d820, L_0x280d8c0;
L_0x280fa30 .delay 1 (80,80,80) L_0x280fa30/d;
L_0x280fbd0/0/0 .functor OR 1, L_0x280ed50, L_0x280ef00, L_0x280f110, L_0x280f4c0;
L_0x280fbd0/0/4 .functor OR 1, L_0x280f6a0, L_0x280f450, L_0x280fa30, L_0x280f2f0;
L_0x280fbd0/d .functor OR 1, L_0x280fbd0/0/0, L_0x280fbd0/0/4, C4<0>, C4<0>;
L_0x280fbd0 .delay 1 (160,160,160) L_0x280fbd0/d;
v0x2718230_0 .net "a", 0 0, L_0x280ffc0;  1 drivers
v0x27182f0_0 .net "addSub", 0 0, L_0x280e2c0;  1 drivers
v0x27183c0_0 .net "andRes", 0 0, L_0x280d5b0;  1 drivers
v0x2718490_0 .net "b", 0 0, L_0x2810120;  1 drivers
v0x2718560_0 .net "carryIn", 0 0, L_0x28102d0;  1 drivers
v0x2718600_0 .net "carryOut", 0 0, L_0x280e780;  1 drivers
v0x27186d0_0 .net "initialResult", 0 0, L_0x280fbd0;  1 drivers
v0x2718770_0 .net "isAdd", 0 0, L_0x280ed50;  1 drivers
v0x2718810_0 .net "isAnd", 0 0, L_0x280f4c0;  1 drivers
v0x2718940_0 .net "isNand", 0 0, L_0x280f6a0;  1 drivers
v0x27189e0_0 .net "isNor", 0 0, L_0x280f450;  1 drivers
v0x2718a80_0 .net "isOr", 0 0, L_0x280fa30;  1 drivers
v0x2718b40_0 .net "isSLT", 0 0, L_0x280f2f0;  1 drivers
v0x2718c00_0 .net "isSub", 0 0, L_0x280ef00;  1 drivers
v0x2718cc0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2718d60_0 .net "isXor", 0 0, L_0x280f110;  1 drivers
v0x2718e20_0 .net "nandRes", 0 0, L_0x280cde0;  1 drivers
v0x2718fd0_0 .net "norRes", 0 0, L_0x280de30;  1 drivers
v0x2719070_0 .net "orRes", 0 0, L_0x280b300;  1 drivers
v0x2719110_0 .net "s0", 0 0, L_0x2810400;  1 drivers
v0x27191b0_0 .net "s0inv", 0 0, L_0x280e980;  1 drivers
v0x2719250_0 .net "s1", 0 0, L_0x280d820;  1 drivers
v0x27192f0_0 .net "s1inv", 0 0, L_0x280eae0;  1 drivers
v0x2719390_0 .net "s2", 0 0, L_0x280d8c0;  1 drivers
v0x2719430_0 .net "s2inv", 0 0, L_0x280eba0;  1 drivers
v0x27194d0_0 .net "xorRes", 0 0, L_0x280def0;  1 drivers
S_0x2717630 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2717330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x280e050/d .functor XOR 1, L_0x2810120, L_0x2818e50, C4<0>, C4<0>;
L_0x280e050 .delay 1 (40,40,40) L_0x280e050/d;
L_0x280e110/d .functor XOR 1, L_0x280ffc0, L_0x280e050, C4<0>, C4<0>;
L_0x280e110 .delay 1 (40,40,40) L_0x280e110/d;
L_0x280e2c0/d .functor XOR 1, L_0x280e110, L_0x28102d0, C4<0>, C4<0>;
L_0x280e2c0 .delay 1 (40,40,40) L_0x280e2c0/d;
L_0x280e4c0/d .functor AND 1, L_0x280ffc0, L_0x280e050, C4<1>, C4<1>;
L_0x280e4c0 .delay 1 (40,40,40) L_0x280e4c0/d;
L_0x280b370/d .functor AND 1, L_0x280e110, L_0x28102d0, C4<1>, C4<1>;
L_0x280b370 .delay 1 (40,40,40) L_0x280b370/d;
L_0x280e780/d .functor OR 1, L_0x280e4c0, L_0x280b370, C4<0>, C4<0>;
L_0x280e780 .delay 1 (40,40,40) L_0x280e780/d;
v0x27178c0_0 .net "AandB", 0 0, L_0x280e4c0;  1 drivers
v0x27179a0_0 .net "BxorSub", 0 0, L_0x280e050;  1 drivers
v0x2717a60_0 .net "a", 0 0, L_0x280ffc0;  alias, 1 drivers
v0x2717b30_0 .net "b", 0 0, L_0x2810120;  alias, 1 drivers
v0x2717bf0_0 .net "carryin", 0 0, L_0x28102d0;  alias, 1 drivers
v0x2717d00_0 .net "carryout", 0 0, L_0x280e780;  alias, 1 drivers
v0x2717dc0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x2717e60_0 .net "res", 0 0, L_0x280e2c0;  alias, 1 drivers
v0x2717f20_0 .net "xAorB", 0 0, L_0x280e110;  1 drivers
v0x2718070_0 .net "xAorBandCin", 0 0, L_0x280b370;  1 drivers
S_0x2719650 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2719810 .param/l "i" 0 4 165, +C4<011110>;
S_0x27198d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2719650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2810060/d .functor AND 1, L_0x2812a80, L_0x2812be0, C4<1>, C4<1>;
L_0x2810060 .delay 1 (40,40,40) L_0x2810060/d;
L_0x280f890/d .functor NAND 1, L_0x2812a80, L_0x2812be0, C4<1>, C4<1>;
L_0x280f890 .delay 1 (20,20,20) L_0x280f890/d;
L_0x280da50/d .functor OR 1, L_0x2812a80, L_0x2812be0, C4<0>, C4<0>;
L_0x280da50 .delay 1 (40,40,40) L_0x280da50/d;
L_0x280dbf0/d .functor NOR 1, L_0x2812a80, L_0x2812be0, C4<0>, C4<0>;
L_0x280dbf0 .delay 1 (20,20,20) L_0x280dbf0/d;
L_0x280dda0/d .functor XOR 1, L_0x2812a80, L_0x2812be0, C4<0>, C4<0>;
L_0x280dda0 .delay 1 (40,40,40) L_0x280dda0/d;
L_0x28113f0/d .functor NOT 1, L_0x2810540, C4<0>, C4<0>, C4<0>;
L_0x28113f0 .delay 1 (10,10,10) L_0x28113f0/d;
L_0x2811550/d .functor NOT 1, L_0x28105e0, C4<0>, C4<0>, C4<0>;
L_0x2811550 .delay 1 (10,10,10) L_0x2811550/d;
L_0x2811610/d .functor NOT 1, L_0x2810680, C4<0>, C4<0>, C4<0>;
L_0x2811610 .delay 1 (10,10,10) L_0x2811610/d;
L_0x28117c0/d .functor AND 1, L_0x2810d10, L_0x28113f0, L_0x2811550, L_0x2811610;
L_0x28117c0 .delay 1 (80,80,80) L_0x28117c0/d;
L_0x2811970/d .functor AND 1, L_0x2810d10, L_0x2810540, L_0x2811550, L_0x2811610;
L_0x2811970 .delay 1 (80,80,80) L_0x2811970/d;
L_0x2811b80/d .functor AND 1, L_0x280dda0, L_0x28113f0, L_0x28105e0, L_0x2811610;
L_0x2811b80 .delay 1 (80,80,80) L_0x2811b80/d;
L_0x2811d60/d .functor AND 1, L_0x2810d10, L_0x2810540, L_0x28105e0, L_0x2811610;
L_0x2811d60 .delay 1 (80,80,80) L_0x2811d60/d;
L_0x2811f30/d .functor AND 1, L_0x2810060, L_0x28113f0, L_0x2811550, L_0x2810680;
L_0x2811f30 .delay 1 (80,80,80) L_0x2811f30/d;
L_0x2812110/d .functor AND 1, L_0x280f890, L_0x2810540, L_0x2811550, L_0x2810680;
L_0x2812110 .delay 1 (80,80,80) L_0x2812110/d;
L_0x2811ec0/d .functor AND 1, L_0x280dbf0, L_0x28113f0, L_0x28105e0, L_0x2810680;
L_0x2811ec0 .delay 1 (80,80,80) L_0x2811ec0/d;
L_0x28124f0/d .functor AND 1, L_0x280da50, L_0x2810540, L_0x28105e0, L_0x2810680;
L_0x28124f0 .delay 1 (80,80,80) L_0x28124f0/d;
L_0x2812690/0/0 .functor OR 1, L_0x28117c0, L_0x2811970, L_0x2811b80, L_0x2811f30;
L_0x2812690/0/4 .functor OR 1, L_0x2812110, L_0x2811ec0, L_0x28124f0, L_0x2811d60;
L_0x2812690/d .functor OR 1, L_0x2812690/0/0, L_0x2812690/0/4, C4<0>, C4<0>;
L_0x2812690 .delay 1 (160,160,160) L_0x2812690/d;
v0x271a810_0 .net "a", 0 0, L_0x2812a80;  1 drivers
v0x271a8d0_0 .net "addSub", 0 0, L_0x2810d10;  1 drivers
v0x271a9a0_0 .net "andRes", 0 0, L_0x2810060;  1 drivers
v0x271aa70_0 .net "b", 0 0, L_0x2812be0;  1 drivers
v0x271ab40_0 .net "carryIn", 0 0, L_0x28104a0;  1 drivers
v0x271abe0_0 .net "carryOut", 0 0, L_0x28111f0;  1 drivers
v0x271acb0_0 .net "initialResult", 0 0, L_0x2812690;  1 drivers
v0x271ad50_0 .net "isAdd", 0 0, L_0x28117c0;  1 drivers
v0x271adf0_0 .net "isAnd", 0 0, L_0x2811f30;  1 drivers
v0x271af20_0 .net "isNand", 0 0, L_0x2812110;  1 drivers
v0x271afc0_0 .net "isNor", 0 0, L_0x2811ec0;  1 drivers
v0x271b060_0 .net "isOr", 0 0, L_0x28124f0;  1 drivers
v0x271b120_0 .net "isSLT", 0 0, L_0x2811d60;  1 drivers
v0x271b1e0_0 .net "isSub", 0 0, L_0x2811970;  1 drivers
v0x271b2a0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x271b340_0 .net "isXor", 0 0, L_0x2811b80;  1 drivers
v0x271b400_0 .net "nandRes", 0 0, L_0x280f890;  1 drivers
v0x271b5b0_0 .net "norRes", 0 0, L_0x280dbf0;  1 drivers
v0x271b650_0 .net "orRes", 0 0, L_0x280da50;  1 drivers
v0x271b6f0_0 .net "s0", 0 0, L_0x2810540;  1 drivers
v0x271b790_0 .net "s0inv", 0 0, L_0x28113f0;  1 drivers
v0x271b850_0 .net "s1", 0 0, L_0x28105e0;  1 drivers
v0x271b910_0 .net "s1inv", 0 0, L_0x2811550;  1 drivers
v0x271b9d0_0 .net "s2", 0 0, L_0x2810680;  1 drivers
v0x271ba90_0 .net "s2inv", 0 0, L_0x2811610;  1 drivers
v0x271bb50_0 .net "xorRes", 0 0, L_0x280dda0;  1 drivers
S_0x2719bd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27198d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2810aa0/d .functor XOR 1, L_0x2812be0, L_0x2818e50, C4<0>, C4<0>;
L_0x2810aa0 .delay 1 (40,40,40) L_0x2810aa0/d;
L_0x2810c00/d .functor XOR 1, L_0x2812a80, L_0x2810aa0, C4<0>, C4<0>;
L_0x2810c00 .delay 1 (40,40,40) L_0x2810c00/d;
L_0x2810d10/d .functor XOR 1, L_0x2810c00, L_0x28104a0, C4<0>, C4<0>;
L_0x2810d10 .delay 1 (40,40,40) L_0x2810d10/d;
L_0x2810f10/d .functor AND 1, L_0x2812a80, L_0x2810aa0, C4<1>, C4<1>;
L_0x2810f10 .delay 1 (40,40,40) L_0x2810f10/d;
L_0x2811180/d .functor AND 1, L_0x2810c00, L_0x28104a0, C4<1>, C4<1>;
L_0x2811180 .delay 1 (40,40,40) L_0x2811180/d;
L_0x28111f0/d .functor OR 1, L_0x2810f10, L_0x2811180, C4<0>, C4<0>;
L_0x28111f0 .delay 1 (40,40,40) L_0x28111f0/d;
v0x2719ea0_0 .net "AandB", 0 0, L_0x2810f10;  1 drivers
v0x2719f80_0 .net "BxorSub", 0 0, L_0x2810aa0;  1 drivers
v0x271a040_0 .net "a", 0 0, L_0x2812a80;  alias, 1 drivers
v0x271a110_0 .net "b", 0 0, L_0x2812be0;  alias, 1 drivers
v0x271a1d0_0 .net "carryin", 0 0, L_0x28104a0;  alias, 1 drivers
v0x271a2e0_0 .net "carryout", 0 0, L_0x28111f0;  alias, 1 drivers
v0x271a3a0_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x271a440_0 .net "res", 0 0, L_0x2810d10;  alias, 1 drivers
v0x271a500_0 .net "xAorB", 0 0, L_0x2810c00;  1 drivers
v0x271a650_0 .net "xAorBandCin", 0 0, L_0x2811180;  1 drivers
S_0x271bd30 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271bef0 .param/l "i" 0 4 165, +C4<011111>;
S_0x271bfb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x271bd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2812b20/d .functor AND 1, L_0x2816160, L_0x2812d90, C4<1>, C4<1>;
L_0x2812b20 .delay 1 (40,40,40) L_0x2812b20/d;
L_0x2812300/d .functor NAND 1, L_0x2816160, L_0x2812d90, C4<1>, C4<1>;
L_0x2812300 .delay 1 (20,20,20) L_0x2812300/d;
L_0x2810970/d .functor OR 1, L_0x2816160, L_0x2812d90, C4<0>, C4<0>;
L_0x2810970 .delay 1 (40,40,40) L_0x2810970/d;
L_0x28109e0/d .functor NOR 1, L_0x2816160, L_0x2812d90, C4<0>, C4<0>;
L_0x28109e0 .delay 1 (20,20,20) L_0x28109e0/d;
L_0x2813400/d .functor XOR 1, L_0x2816160, L_0x2812d90, C4<0>, C4<0>;
L_0x2813400 .delay 1 (40,40,40) L_0x2813400/d;
L_0x2813eb0/d .functor NOT 1, L_0x27e7f40, C4<0>, C4<0>, C4<0>;
L_0x2813eb0 .delay 1 (10,10,10) L_0x2813eb0/d;
L_0x2814010/d .functor NOT 1, L_0x27e7fe0, C4<0>, C4<0>, C4<0>;
L_0x2814010 .delay 1 (10,10,10) L_0x2814010/d;
L_0x28140d0/d .functor NOT 1, L_0x27e8080, C4<0>, C4<0>, C4<0>;
L_0x28140d0 .delay 1 (10,10,10) L_0x28140d0/d;
L_0x2814280/d .functor AND 1, L_0x28137d0, L_0x2813eb0, L_0x2814010, L_0x28140d0;
L_0x2814280 .delay 1 (80,80,80) L_0x2814280/d;
L_0x2814430/d .functor AND 1, L_0x28137d0, L_0x27e7f40, L_0x2814010, L_0x28140d0;
L_0x2814430 .delay 1 (80,80,80) L_0x2814430/d;
L_0x2814640/d .functor AND 1, L_0x2813400, L_0x2813eb0, L_0x27e7fe0, L_0x28140d0;
L_0x2814640 .delay 1 (80,80,80) L_0x2814640/d;
L_0x2814820/d .functor AND 1, L_0x28137d0, L_0x27e7f40, L_0x27e7fe0, L_0x28140d0;
L_0x2814820 .delay 1 (80,80,80) L_0x2814820/d;
L_0x28149f0/d .functor AND 1, L_0x2812b20, L_0x2813eb0, L_0x2814010, L_0x27e8080;
L_0x28149f0 .delay 1 (80,80,80) L_0x28149f0/d;
L_0x2814bd0/d .functor AND 1, L_0x2812300, L_0x27e7f40, L_0x2814010, L_0x27e8080;
L_0x2814bd0 .delay 1 (80,80,80) L_0x2814bd0/d;
L_0x2814980/d .functor AND 1, L_0x28109e0, L_0x2813eb0, L_0x27e7fe0, L_0x27e8080;
L_0x2814980 .delay 1 (80,80,80) L_0x2814980/d;
L_0x2814fb0/d .functor AND 1, L_0x2810970, L_0x27e7f40, L_0x27e7fe0, L_0x27e8080;
L_0x2814fb0 .delay 1 (80,80,80) L_0x2814fb0/d;
L_0x2815150/0/0 .functor OR 1, L_0x2814280, L_0x2814430, L_0x2814640, L_0x28149f0;
L_0x2815150/0/4 .functor OR 1, L_0x2814bd0, L_0x2814980, L_0x2814fb0, L_0x2814820;
L_0x2815150/d .functor OR 1, L_0x2815150/0/0, L_0x2815150/0/4, C4<0>, C4<0>;
L_0x2815150 .delay 1 (160,160,160) L_0x2815150/d;
v0x271ceb0_0 .net "a", 0 0, L_0x2816160;  1 drivers
v0x271cf70_0 .net "addSub", 0 0, L_0x28137d0;  1 drivers
v0x271d040_0 .net "andRes", 0 0, L_0x2812b20;  1 drivers
v0x271d110_0 .net "b", 0 0, L_0x2812d90;  1 drivers
v0x271d1e0_0 .net "carryIn", 0 0, L_0x2812f40;  1 drivers
v0x271d280_0 .net "carryOut", 0 0, L_0x2813cb0;  1 drivers
v0x271d350_0 .net "initialResult", 0 0, L_0x2815150;  1 drivers
v0x271d3f0_0 .net "isAdd", 0 0, L_0x2814280;  1 drivers
v0x271d490_0 .net "isAnd", 0 0, L_0x28149f0;  1 drivers
v0x271d5c0_0 .net "isNand", 0 0, L_0x2814bd0;  1 drivers
v0x271d660_0 .net "isNor", 0 0, L_0x2814980;  1 drivers
v0x271d700_0 .net "isOr", 0 0, L_0x2814fb0;  1 drivers
v0x271d7c0_0 .net "isSLT", 0 0, L_0x2814820;  1 drivers
v0x271d880_0 .net "isSub", 0 0, L_0x2814430;  1 drivers
v0x271d940_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x271d9e0_0 .net "isXor", 0 0, L_0x2814640;  1 drivers
v0x271daa0_0 .net "nandRes", 0 0, L_0x2812300;  1 drivers
v0x271dc50_0 .net "norRes", 0 0, L_0x28109e0;  1 drivers
v0x271dcf0_0 .net "orRes", 0 0, L_0x2810970;  1 drivers
v0x271dd90_0 .net "s0", 0 0, L_0x27e7f40;  1 drivers
v0x271de30_0 .net "s0inv", 0 0, L_0x2813eb0;  1 drivers
v0x271def0_0 .net "s1", 0 0, L_0x27e7fe0;  1 drivers
v0x271dfb0_0 .net "s1inv", 0 0, L_0x2814010;  1 drivers
v0x271e070_0 .net "s2", 0 0, L_0x27e8080;  1 drivers
v0x271e130_0 .net "s2inv", 0 0, L_0x28140d0;  1 drivers
v0x271e1f0_0 .net "xorRes", 0 0, L_0x2813400;  1 drivers
S_0x271c2b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x271bfb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2813560/d .functor XOR 1, L_0x2812d90, L_0x2818e50, C4<0>, C4<0>;
L_0x2813560 .delay 1 (40,40,40) L_0x2813560/d;
L_0x2813620/d .functor XOR 1, L_0x2816160, L_0x2813560, C4<0>, C4<0>;
L_0x2813620 .delay 1 (40,40,40) L_0x2813620/d;
L_0x28137d0/d .functor XOR 1, L_0x2813620, L_0x2812f40, C4<0>, C4<0>;
L_0x28137d0 .delay 1 (40,40,40) L_0x28137d0/d;
L_0x28139d0/d .functor AND 1, L_0x2816160, L_0x2813560, C4<1>, C4<1>;
L_0x28139d0 .delay 1 (40,40,40) L_0x28139d0/d;
L_0x2813c40/d .functor AND 1, L_0x2813620, L_0x2812f40, C4<1>, C4<1>;
L_0x2813c40 .delay 1 (40,40,40) L_0x2813c40/d;
L_0x2813cb0/d .functor OR 1, L_0x28139d0, L_0x2813c40, C4<0>, C4<0>;
L_0x2813cb0 .delay 1 (40,40,40) L_0x2813cb0/d;
v0x271c540_0 .net "AandB", 0 0, L_0x28139d0;  1 drivers
v0x271c620_0 .net "BxorSub", 0 0, L_0x2813560;  1 drivers
v0x271c6e0_0 .net "a", 0 0, L_0x2816160;  alias, 1 drivers
v0x271c7b0_0 .net "b", 0 0, L_0x2812d90;  alias, 1 drivers
v0x271c870_0 .net "carryin", 0 0, L_0x2812f40;  alias, 1 drivers
v0x271c980_0 .net "carryout", 0 0, L_0x2813cb0;  alias, 1 drivers
v0x271ca40_0 .net "isSubtract", 0 0, L_0x2818e50;  alias, 1 drivers
v0x271cae0_0 .net "res", 0 0, L_0x28137d0;  alias, 1 drivers
v0x271cba0_0 .net "xAorB", 0 0, L_0x2813620;  1 drivers
v0x271ccf0_0 .net "xAorBandCin", 0 0, L_0x2813c40;  1 drivers
S_0x271e3d0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x26609c0 .param/l "j" 0 4 207, +C4<00>;
L_0x2814dc0/d .functor AND 1, L_0x2813070, L_0x281e230, C4<1>, C4<1>;
L_0x2814dc0 .delay 1 (40,40,40) L_0x2814dc0/d;
v0x271e7a0_0 .net *"_s1", 0 0, L_0x2813070;  1 drivers
S_0x271e840 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271ea50 .param/l "j" 0 4 207, +C4<01>;
L_0x28131d0/d .functor AND 1, L_0x28132e0, L_0x281e230, C4<1>, C4<1>;
L_0x28131d0 .delay 1 (40,40,40) L_0x28131d0/d;
v0x271eb10_0 .net *"_s1", 0 0, L_0x28132e0;  1 drivers
S_0x271ebf0 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271ee00 .param/l "j" 0 4 207, +C4<010>;
L_0x2816250/d .functor AND 1, L_0x2816310, L_0x281e230, C4<1>, C4<1>;
L_0x2816250 .delay 1 (40,40,40) L_0x2816250/d;
v0x271eec0_0 .net *"_s1", 0 0, L_0x2816310;  1 drivers
S_0x271efa0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271f1b0 .param/l "j" 0 4 207, +C4<011>;
L_0x2816500/d .functor AND 1, L_0x2816600, L_0x281e230, C4<1>, C4<1>;
L_0x2816500 .delay 1 (40,40,40) L_0x2816500/d;
v0x271f270_0 .net *"_s1", 0 0, L_0x2816600;  1 drivers
S_0x271f350 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271f560 .param/l "j" 0 4 207, +C4<0100>;
L_0x28166f0/d .functor AND 1, L_0x2817230, L_0x281e230, C4<1>, C4<1>;
L_0x28166f0 .delay 1 (40,40,40) L_0x28166f0/d;
v0x271f620_0 .net *"_s1", 0 0, L_0x2817230;  1 drivers
S_0x271f700 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271f910 .param/l "j" 0 4 207, +C4<0101>;
L_0x2816c00/d .functor AND 1, L_0x2816cc0, L_0x281e230, C4<1>, C4<1>;
L_0x2816c00 .delay 1 (40,40,40) L_0x2816c00/d;
v0x271f9d0_0 .net *"_s1", 0 0, L_0x2816cc0;  1 drivers
S_0x271fab0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x271fcc0 .param/l "j" 0 4 207, +C4<0110>;
L_0x2816e20/d .functor AND 1, L_0x2816ee0, L_0x281e230, C4<1>, C4<1>;
L_0x2816e20 .delay 1 (40,40,40) L_0x2816e20/d;
v0x271fd80_0 .net *"_s1", 0 0, L_0x2816ee0;  1 drivers
S_0x271fe60 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2720070 .param/l "j" 0 4 207, +C4<0111>;
L_0x2816470/d .functor AND 1, L_0x2817af0, L_0x281e230, C4<1>, C4<1>;
L_0x2816470 .delay 1 (40,40,40) L_0x2816470/d;
v0x2720130_0 .net *"_s1", 0 0, L_0x2817af0;  1 drivers
S_0x2720210 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2720420 .param/l "j" 0 4 207, +C4<01000>;
L_0x2817b90/d .functor AND 1, L_0x2817c50, L_0x281e230, C4<1>, C4<1>;
L_0x2817b90 .delay 1 (40,40,40) L_0x2817b90/d;
v0x27204e0_0 .net *"_s1", 0 0, L_0x2817c50;  1 drivers
S_0x27205c0 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x27207d0 .param/l "j" 0 4 207, +C4<01001>;
L_0x2817390/d .functor AND 1, L_0x2817450, L_0x281e230, C4<1>, C4<1>;
L_0x2817390 .delay 1 (40,40,40) L_0x2817390/d;
v0x2720890_0 .net *"_s1", 0 0, L_0x2817450;  1 drivers
S_0x2720970 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2720b80 .param/l "j" 0 4 207, +C4<01010>;
L_0x28175b0/d .functor AND 1, L_0x2817670, L_0x281e230, C4<1>, C4<1>;
L_0x28175b0 .delay 1 (40,40,40) L_0x28175b0/d;
v0x2720c40_0 .net *"_s1", 0 0, L_0x2817670;  1 drivers
S_0x2720d20 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2720f30 .param/l "j" 0 4 207, +C4<01011>;
L_0x28177d0/d .functor AND 1, L_0x2817890, L_0x281e230, C4<1>, C4<1>;
L_0x28177d0 .delay 1 (40,40,40) L_0x28177d0/d;
v0x2720ff0_0 .net *"_s1", 0 0, L_0x2817890;  1 drivers
S_0x27210d0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x27212e0 .param/l "j" 0 4 207, +C4<01100>;
L_0x2818470/d .functor AND 1, L_0x28184e0, L_0x281e230, C4<1>, C4<1>;
L_0x2818470 .delay 1 (40,40,40) L_0x2818470/d;
v0x27213a0_0 .net *"_s1", 0 0, L_0x28184e0;  1 drivers
S_0x2721480 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2721690 .param/l "j" 0 4 207, +C4<01101>;
L_0x2817db0/d .functor AND 1, L_0x2817e70, L_0x281e230, C4<1>, C4<1>;
L_0x2817db0 .delay 1 (40,40,40) L_0x2817db0/d;
v0x2721750_0 .net *"_s1", 0 0, L_0x2817e70;  1 drivers
S_0x2721830 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2721a40 .param/l "j" 0 4 207, +C4<01110>;
L_0x2817fd0/d .functor AND 1, L_0x2818090, L_0x281e230, C4<1>, C4<1>;
L_0x2817fd0 .delay 1 (40,40,40) L_0x2817fd0/d;
v0x2721b00_0 .net *"_s1", 0 0, L_0x2818090;  1 drivers
S_0x2721be0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2721df0 .param/l "j" 0 4 207, +C4<01111>;
L_0x2817040/d .functor AND 1, L_0x28179e0, L_0x281e230, C4<1>, C4<1>;
L_0x2817040 .delay 1 (40,40,40) L_0x2817040/d;
v0x2721eb0_0 .net *"_s1", 0 0, L_0x28179e0;  1 drivers
S_0x2721f90 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x27221a0 .param/l "j" 0 4 207, +C4<010000>;
L_0x2818ee0/d .functor AND 1, L_0x2818fa0, L_0x281e230, C4<1>, C4<1>;
L_0x2818ee0 .delay 1 (40,40,40) L_0x2818ee0/d;
v0x2722260_0 .net *"_s1", 0 0, L_0x2818fa0;  1 drivers
S_0x2722340 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2722550 .param/l "j" 0 4 207, +C4<010001>;
L_0x2818640/d .functor AND 1, L_0x2818700, L_0x281e230, C4<1>, C4<1>;
L_0x2818640 .delay 1 (40,40,40) L_0x2818640/d;
v0x2722610_0 .net *"_s1", 0 0, L_0x2818700;  1 drivers
S_0x27226f0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2722900 .param/l "j" 0 4 207, +C4<010010>;
L_0x2818860/d .functor AND 1, L_0x2818920, L_0x281e230, C4<1>, C4<1>;
L_0x2818860 .delay 1 (40,40,40) L_0x2818860/d;
v0x27229c0_0 .net *"_s1", 0 0, L_0x2818920;  1 drivers
S_0x2722aa0 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2722cb0 .param/l "j" 0 4 207, +C4<010011>;
L_0x2818a80/d .functor AND 1, L_0x2818b40, L_0x281e230, C4<1>, C4<1>;
L_0x2818a80 .delay 1 (40,40,40) L_0x2818a80/d;
v0x2722d70_0 .net *"_s1", 0 0, L_0x2818b40;  1 drivers
S_0x2722e50 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2723060 .param/l "j" 0 4 207, +C4<010100>;
L_0x28197b0/d .functor AND 1, L_0x2819870, L_0x281e230, C4<1>, C4<1>;
L_0x28197b0 .delay 1 (40,40,40) L_0x28197b0/d;
v0x2723120_0 .net *"_s1", 0 0, L_0x2819870;  1 drivers
S_0x2723200 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2723410 .param/l "j" 0 4 207, +C4<010101>;
L_0x2819100/d .functor AND 1, L_0x28191c0, L_0x281e230, C4<1>, C4<1>;
L_0x2819100 .delay 1 (40,40,40) L_0x2819100/d;
v0x27234d0_0 .net *"_s1", 0 0, L_0x28191c0;  1 drivers
S_0x27235b0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x27237c0 .param/l "j" 0 4 207, +C4<010110>;
L_0x2819320/d .functor AND 1, L_0x28193e0, L_0x281e230, C4<1>, C4<1>;
L_0x2819320 .delay 1 (40,40,40) L_0x2819320/d;
v0x2723880_0 .net *"_s1", 0 0, L_0x28193e0;  1 drivers
S_0x2723960 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2723b70 .param/l "j" 0 4 207, +C4<010111>;
L_0x2819540/d .functor AND 1, L_0x2819600, L_0x281e230, C4<1>, C4<1>;
L_0x2819540 .delay 1 (40,40,40) L_0x2819540/d;
v0x2723c30_0 .net *"_s1", 0 0, L_0x2819600;  1 drivers
S_0x2723d10 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2723f20 .param/l "j" 0 4 207, +C4<011000>;
L_0x28196a0/d .functor AND 1, L_0x281a0f0, L_0x281e230, C4<1>, C4<1>;
L_0x28196a0 .delay 1 (40,40,40) L_0x28196a0/d;
v0x2723fe0_0 .net *"_s1", 0 0, L_0x281a0f0;  1 drivers
S_0x27240c0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x27242d0 .param/l "j" 0 4 207, +C4<011001>;
L_0x28199d0/d .functor AND 1, L_0x2819a90, L_0x281e230, C4<1>, C4<1>;
L_0x28199d0 .delay 1 (40,40,40) L_0x28199d0/d;
v0x2724390_0 .net *"_s1", 0 0, L_0x2819a90;  1 drivers
S_0x2724470 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2724680 .param/l "j" 0 4 207, +C4<011010>;
L_0x2819bf0/d .functor AND 1, L_0x2819cb0, L_0x281e230, C4<1>, C4<1>;
L_0x2819bf0 .delay 1 (40,40,40) L_0x2819bf0/d;
v0x2724740_0 .net *"_s1", 0 0, L_0x2819cb0;  1 drivers
S_0x2724820 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2724a30 .param/l "j" 0 4 207, +C4<011011>;
L_0x2819e10/d .functor AND 1, L_0x2819ed0, L_0x281e230, C4<1>, C4<1>;
L_0x2819e10 .delay 1 (40,40,40) L_0x2819e10/d;
v0x2724af0_0 .net *"_s1", 0 0, L_0x2819ed0;  1 drivers
S_0x2724bd0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2724de0 .param/l "j" 0 4 207, +C4<011100>;
L_0x2819f70/d .functor AND 1, L_0x281a990, L_0x281e230, C4<1>, C4<1>;
L_0x2819f70 .delay 1 (40,40,40) L_0x2819f70/d;
v0x2724ea0_0 .net *"_s1", 0 0, L_0x281a990;  1 drivers
S_0x2724f80 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2725190 .param/l "j" 0 4 207, +C4<011101>;
L_0x281a250/d .functor AND 1, L_0x281a310, L_0x281e230, C4<1>, C4<1>;
L_0x281a250 .delay 1 (40,40,40) L_0x281a250/d;
v0x2725250_0 .net *"_s1", 0 0, L_0x281a310;  1 drivers
S_0x2725330 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x2725540 .param/l "j" 0 4 207, +C4<011110>;
L_0x281a470/d .functor AND 1, L_0x281a530, L_0x281e230, C4<1>, C4<1>;
L_0x281a470 .delay 1 (40,40,40) L_0x281a470/d;
v0x2725600_0 .net *"_s1", 0 0, L_0x281a530;  1 drivers
S_0x27256e0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x26d57e0;
 .timescale 0 0;
P_0x27258f0 .param/l "j" 0 4 207, +C4<011111>;
L_0x281bd60/d .functor AND 1, L_0x2818cf0, L_0x281e230, C4<1>, C4<1>;
L_0x281bd60 .delay 1 (40,40,40) L_0x281bd60/d;
v0x27259b0_0 .net *"_s1", 0 0, L_0x2818cf0;  1 drivers
S_0x2725a90 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x26d57e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x281c320/d .functor XOR 1, L_0x281cac0, L_0x2818e50, C4<0>, C4<0>;
L_0x281c320 .delay 1 (40,40,40) L_0x281c320/d;
L_0x281c3e0/d .functor NOT 1, L_0x281d870, C4<0>, C4<0>, C4<0>;
L_0x281c3e0 .delay 1 (10,10,10) L_0x281c3e0/d;
L_0x281c540/d .functor NOT 1, L_0x281c320, C4<0>, C4<0>, C4<0>;
L_0x281c540 .delay 1 (10,10,10) L_0x281c540/d;
L_0x281c650/d .functor NOT 1, L_0x281cbb0, C4<0>, C4<0>, C4<0>;
L_0x281c650 .delay 1 (10,10,10) L_0x281c650/d;
L_0x281c7b0/d .functor AND 1, L_0x281d870, L_0x281c320, C4<1>, C4<1>;
L_0x281c7b0 .delay 1 (40,40,40) L_0x281c7b0/d;
L_0x281d200/d .functor AND 1, L_0x281c3e0, L_0x281c540, C4<1>, C4<1>;
L_0x281d200 .delay 1 (40,40,40) L_0x281d200/d;
L_0x281d310/d .functor AND 1, L_0x281c7b0, L_0x281c650, C4<1>, C4<1>;
L_0x281d310 .delay 1 (40,40,40) L_0x281d310/d;
L_0x281d4c0/d .functor AND 1, L_0x281d200, L_0x281cbb0, C4<1>, C4<1>;
L_0x281d4c0 .delay 1 (40,40,40) L_0x281d4c0/d;
L_0x281d6c0/d .functor OR 1, L_0x281d310, L_0x281d4c0, C4<0>, C4<0>;
L_0x281d6c0 .delay 1 (40,40,40) L_0x281d6c0/d;
v0x271e610_0 .net "BxorSub", 0 0, L_0x281c320;  1 drivers
v0x271e6f0_0 .net "a", 0 0, L_0x281d870;  1 drivers
v0x2726090_0 .net "aAndB", 0 0, L_0x281c7b0;  1 drivers
v0x2726160_0 .net "b", 0 0, L_0x281cac0;  1 drivers
v0x2726220_0 .net "negToPos", 0 0, L_0x281d310;  1 drivers
v0x2726330_0 .net "notA", 0 0, L_0x281c3e0;  1 drivers
v0x27263f0_0 .net "notB", 0 0, L_0x281c540;  1 drivers
v0x27264b0_0 .net "notS", 0 0, L_0x281c650;  1 drivers
v0x2726570_0 .net "notaAndNotb", 0 0, L_0x281d200;  1 drivers
v0x27266c0_0 .net "overflow", 0 0, L_0x281d6c0;  alias, 1 drivers
v0x2726780_0 .net "posToNeg", 0 0, L_0x281d4c0;  1 drivers
v0x2726840_0 .net "s", 0 0, L_0x281cbb0;  1 drivers
v0x2726900_0 .net "sub", 0 0, L_0x2818e50;  alias, 1 drivers
S_0x23219e0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x26d57e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x281dd30/0/0 .functor OR 1, L_0x281e060, L_0x281df50, L_0x281ee30, L_0x281f030;
L_0x281dd30/0/4 .functor OR 1, L_0x281f0d0, L_0x281f1c0, L_0x281f2b0, L_0x281f3a0;
L_0x281dd30/0/8 .functor OR 1, L_0x281f4e0, L_0x281f5d0, L_0x281f720, L_0x281ef20;
L_0x281dd30/0/12 .functor OR 1, L_0x281fa40, L_0x281fb30, L_0x281fca0, L_0x281fd90;
L_0x281dd30/0/16 .functor OR 1, L_0x281ff10, L_0x281ffb0, L_0x28200f0, L_0x2820190;
L_0x281dd30/0/20 .functor OR 1, L_0x2820050, L_0x2820330, L_0x2820230, L_0x2820530;
L_0x281dd30/0/24 .functor OR 1, L_0x2820420, L_0x2820740, L_0x2820620, L_0x281f7c0;
L_0x281dd30/0/28 .functor OR 1, L_0x2820830, L_0x2820dc0, L_0x2820eb0, L_0x2820fa0;
L_0x281dd30/1/0 .functor OR 1, L_0x281dd30/0/0, L_0x281dd30/0/4, L_0x281dd30/0/8, L_0x281dd30/0/12;
L_0x281dd30/1/4 .functor OR 1, L_0x281dd30/0/16, L_0x281dd30/0/20, L_0x281dd30/0/24, L_0x281dd30/0/28;
L_0x281dd30/d .functor NOR 1, L_0x281dd30/1/0, L_0x281dd30/1/4, C4<0>, C4<0>;
L_0x281dd30 .delay 1 (320,320,320) L_0x281dd30/d;
v0x2321bd0_0 .net *"_s10", 0 0, L_0x281f0d0;  1 drivers
v0x2321cd0_0 .net *"_s12", 0 0, L_0x281f1c0;  1 drivers
v0x27271d0_0 .net *"_s14", 0 0, L_0x281f2b0;  1 drivers
v0x27272e0_0 .net *"_s16", 0 0, L_0x281f3a0;  1 drivers
v0x27273c0_0 .net *"_s18", 0 0, L_0x281f4e0;  1 drivers
v0x27274f0_0 .net *"_s2", 0 0, L_0x281e060;  1 drivers
v0x27275d0_0 .net *"_s20", 0 0, L_0x281f5d0;  1 drivers
v0x27276b0_0 .net *"_s22", 0 0, L_0x281f720;  1 drivers
v0x2727790_0 .net *"_s24", 0 0, L_0x281ef20;  1 drivers
v0x2727900_0 .net *"_s26", 0 0, L_0x281fa40;  1 drivers
v0x27279e0_0 .net *"_s28", 0 0, L_0x281fb30;  1 drivers
v0x2727ac0_0 .net *"_s30", 0 0, L_0x281fca0;  1 drivers
v0x2727ba0_0 .net *"_s32", 0 0, L_0x281fd90;  1 drivers
v0x2727c80_0 .net *"_s34", 0 0, L_0x281ff10;  1 drivers
v0x2727d60_0 .net *"_s36", 0 0, L_0x281ffb0;  1 drivers
v0x2727e40_0 .net *"_s38", 0 0, L_0x28200f0;  1 drivers
v0x2727f20_0 .net *"_s4", 0 0, L_0x281df50;  1 drivers
v0x27280d0_0 .net *"_s40", 0 0, L_0x2820190;  1 drivers
v0x2728170_0 .net *"_s42", 0 0, L_0x2820050;  1 drivers
v0x2728250_0 .net *"_s44", 0 0, L_0x2820330;  1 drivers
v0x2728330_0 .net *"_s46", 0 0, L_0x2820230;  1 drivers
v0x2728410_0 .net *"_s48", 0 0, L_0x2820530;  1 drivers
v0x27284f0_0 .net *"_s50", 0 0, L_0x2820420;  1 drivers
v0x27285d0_0 .net *"_s52", 0 0, L_0x2820740;  1 drivers
v0x27286b0_0 .net *"_s54", 0 0, L_0x2820620;  1 drivers
v0x2728790_0 .net *"_s56", 0 0, L_0x281f7c0;  1 drivers
v0x2728870_0 .net *"_s58", 0 0, L_0x2820830;  1 drivers
v0x2728950_0 .net *"_s6", 0 0, L_0x281ee30;  1 drivers
v0x2728a30_0 .net *"_s60", 0 0, L_0x2820dc0;  1 drivers
v0x2728b10_0 .net *"_s62", 0 0, L_0x2820eb0;  1 drivers
v0x2728bf0_0 .net *"_s64", 0 0, L_0x2820fa0;  1 drivers
v0x2728cd0_0 .net *"_s8", 0 0, L_0x281f030;  1 drivers
v0x2728db0_0 .net8 "bitt", 31 0, RS_0x7fdd9bac7778;  alias, 2 drivers
v0x2728000_0 .net "out", 0 0, L_0x281dd30;  alias, 1 drivers
L_0x281e060 .part RS_0x7fdd9bac7778, 0, 1;
L_0x281df50 .part RS_0x7fdd9bac7778, 1, 1;
L_0x281ee30 .part RS_0x7fdd9bac7778, 2, 1;
L_0x281f030 .part RS_0x7fdd9bac7778, 3, 1;
L_0x281f0d0 .part RS_0x7fdd9bac7778, 4, 1;
L_0x281f1c0 .part RS_0x7fdd9bac7778, 5, 1;
L_0x281f2b0 .part RS_0x7fdd9bac7778, 6, 1;
L_0x281f3a0 .part RS_0x7fdd9bac7778, 7, 1;
L_0x281f4e0 .part RS_0x7fdd9bac7778, 8, 1;
L_0x281f5d0 .part RS_0x7fdd9bac7778, 9, 1;
L_0x281f720 .part RS_0x7fdd9bac7778, 10, 1;
L_0x281ef20 .part RS_0x7fdd9bac7778, 11, 1;
L_0x281fa40 .part RS_0x7fdd9bac7778, 12, 1;
L_0x281fb30 .part RS_0x7fdd9bac7778, 13, 1;
L_0x281fca0 .part RS_0x7fdd9bac7778, 14, 1;
L_0x281fd90 .part RS_0x7fdd9bac7778, 15, 1;
L_0x281ff10 .part RS_0x7fdd9bac7778, 16, 1;
L_0x281ffb0 .part RS_0x7fdd9bac7778, 17, 1;
L_0x28200f0 .part RS_0x7fdd9bac7778, 18, 1;
L_0x2820190 .part RS_0x7fdd9bac7778, 19, 1;
L_0x2820050 .part RS_0x7fdd9bac7778, 20, 1;
L_0x2820330 .part RS_0x7fdd9bac7778, 21, 1;
L_0x2820230 .part RS_0x7fdd9bac7778, 22, 1;
L_0x2820530 .part RS_0x7fdd9bac7778, 23, 1;
L_0x2820420 .part RS_0x7fdd9bac7778, 24, 1;
L_0x2820740 .part RS_0x7fdd9bac7778, 25, 1;
L_0x2820620 .part RS_0x7fdd9bac7778, 26, 1;
L_0x281f7c0 .part RS_0x7fdd9bac7778, 27, 1;
L_0x2820830 .part RS_0x7fdd9bac7778, 28, 1;
L_0x2820dc0 .part RS_0x7fdd9bac7778, 29, 1;
L_0x2820eb0 .part RS_0x7fdd9bac7778, 30, 1;
L_0x2820fa0 .part RS_0x7fdd9bac7778, 31, 1;
S_0x272c500 .scope module, "alumain" "alu" 3 137, 4 145 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x287f870/d .functor OR 1, L_0x2882070, L_0x28821d0, C4<0>, C4<0>;
L_0x287f870 .delay 1 (40,40,40) L_0x287f870/d;
L_0x2882480/d .functor OR 1, L_0x287f870, L_0x287f870, C4<0>, C4<0>;
L_0x2882480 .delay 1 (40,40,40) L_0x2882480/d;
L_0x2882590/d .functor OR 1, L_0x2883330, L_0x2882c00, C4<0>, C4<0>;
L_0x2882590 .delay 1 (40,40,40) L_0x2882590/d;
L_0x2884320/d .functor NOT 1, L_0x2883670, C4<0>, C4<0>, C4<0>;
L_0x2884320 .delay 1 (10,10,10) L_0x2884320/d;
L_0x28837d0/d .functor NOT 1, L_0x2884090, C4<0>, C4<0>, C4<0>;
L_0x28837d0 .delay 1 (10,10,10) L_0x28837d0/d;
L_0x2883890/d .functor AND 1, L_0x2884320, L_0x28839f0, L_0x2884b50, C4<1>;
L_0x2883890 .delay 1 (60,60,60) L_0x2883890/d;
L_0x2884bf0/d .functor NOT 1, L_0x2883890, C4<0>, C4<0>, C4<0>;
L_0x2884bf0 .delay 1 (10,10,10) L_0x2884bf0/d;
L_0x2884d00/d .functor AND 1, L_0x2884eb0, L_0x28837d0, L_0x2883890, C4<1>;
L_0x2884d00 .delay 1 (60,60,60) L_0x2884d00/d;
L_0x2884480/d .functor OR 1, L_0x28845e0, L_0x2884d00, C4<0>, C4<0>;
L_0x2884480 .delay 1 (40,40,40) L_0x2884480/d;
v0x2784dc0_0 .net "SLTval", 0 0, L_0x2884d00;  1 drivers
v0x2784e80_0 .net *"_s321", 0 0, L_0x287b7e0;  1 drivers
v0x2784f60_0 .net *"_s324", 0 0, L_0x2879c40;  1 drivers
v0x2785020_0 .net *"_s327", 0 0, L_0x287cc70;  1 drivers
v0x2785100_0 .net *"_s330", 0 0, L_0x287cf20;  1 drivers
v0x27851e0_0 .net *"_s333", 0 0, L_0x287d110;  1 drivers
v0x27852c0_0 .net *"_s336", 0 0, L_0x287d620;  1 drivers
v0x27853a0_0 .net *"_s339", 0 0, L_0x287d840;  1 drivers
v0x2785480_0 .net *"_s342", 0 0, L_0x287ce90;  1 drivers
v0x27855f0_0 .net *"_s345", 0 0, L_0x287e5b0;  1 drivers
v0x27856d0_0 .net *"_s348", 0 0, L_0x287ddb0;  1 drivers
v0x27857b0_0 .net *"_s351", 0 0, L_0x287dfd0;  1 drivers
v0x2785890_0 .net *"_s354", 0 0, L_0x287e1f0;  1 drivers
v0x2785970_0 .net *"_s357", 0 0, L_0x287ee90;  1 drivers
v0x2785a50_0 .net *"_s360", 0 0, L_0x287e7d0;  1 drivers
v0x2785b30_0 .net *"_s363", 0 0, L_0x287e9f0;  1 drivers
v0x2785c10_0 .net *"_s366", 0 0, L_0x287da60;  1 drivers
v0x2785dc0_0 .net *"_s369", 0 0, L_0x287f900;  1 drivers
v0x2785e60_0 .net *"_s372", 0 0, L_0x287f060;  1 drivers
v0x2785f40_0 .net *"_s375", 0 0, L_0x287f280;  1 drivers
v0x2786020_0 .net *"_s378", 0 0, L_0x287f4a0;  1 drivers
v0x2786100_0 .net *"_s381", 0 0, L_0x28801d0;  1 drivers
v0x27861e0_0 .net *"_s384", 0 0, L_0x287fb20;  1 drivers
v0x27862c0_0 .net *"_s387", 0 0, L_0x287fd40;  1 drivers
v0x27863a0_0 .net *"_s390", 0 0, L_0x287ff60;  1 drivers
v0x2786480_0 .net *"_s393", 0 0, L_0x28800c0;  1 drivers
v0x2786560_0 .net *"_s396", 0 0, L_0x28803f0;  1 drivers
v0x2786640_0 .net *"_s399", 0 0, L_0x2880610;  1 drivers
v0x2786720_0 .net *"_s402", 0 0, L_0x2880830;  1 drivers
v0x2786800_0 .net *"_s405", 0 0, L_0x2880990;  1 drivers
v0x27868e0_0 .net *"_s408", 0 0, L_0x2880c70;  1 drivers
v0x27869c0_0 .net *"_s411", 0 0, L_0x2880e90;  1 drivers
v0x2786aa0_0 .net *"_s414", 0 0, L_0x2882730;  1 drivers
v0x2785cf0_0 .net *"_s420", 0 0, L_0x2882070;  1 drivers
v0x2786d70_0 .net *"_s422", 0 0, L_0x28821d0;  1 drivers
v0x2786e50_0 .net *"_s424", 0 0, L_0x2882480;  1 drivers
v0x2786f30_0 .net *"_s429", 0 0, L_0x2883330;  1 drivers
v0x2787010_0 .net *"_s431", 0 0, L_0x2882c00;  1 drivers
v0x27870f0_0 .net *"_s440", 0 0, L_0x2883670;  1 drivers
v0x27871d0_0 .net *"_s444", 0 0, L_0x28839f0;  1 drivers
v0x27872b0_0 .net *"_s446", 0 0, L_0x2884b50;  1 drivers
v0x2787390_0 .net *"_s450", 0 0, L_0x2884eb0;  1 drivers
v0x2787470_0 .net *"_s452", 0 0, L_0x2884480;  1 drivers
v0x2787550_0 .net *"_s455", 0 0, L_0x28845e0;  1 drivers
v0x2787630_0 .net "carryOut", 32 0, L_0x28822c0;  1 drivers
v0x2787710_0 .net "carryout", 0 0, L_0x2882590;  alias, 1 drivers
v0x27877d0_0 .net "command", 2 0, v0x278aa30_0;  alias, 1 drivers
v0x27878b0_0 .net "initialResult", 31 0, L_0x287bf60;  1 drivers
v0x2787990_0 .net "isSLT", 0 0, L_0x2883890;  1 drivers
v0x2787a50_0 .net "isSLTinv", 0 0, L_0x2884bf0;  1 drivers
v0x2787b10_0 .net "isSubtract", 0 0, L_0x287f870;  1 drivers
v0x2787bb0_0 .net "operandA", 31 0, L_0x28258f0;  alias, 1 drivers
v0x2787c90_0 .net "operandB", 31 0, L_0x2888050;  alias, 1 drivers
v0x2787d70_0 .net "overflow", 0 0, L_0x2884090;  alias, 1 drivers
v0x2787e10_0 .net "overflowInv", 0 0, L_0x28837d0;  1 drivers
v0x2787eb0_0 .net8 "result", 31 0, RS_0x7fdd9bad9b08;  alias, 2 drivers
v0x2787fa0_0 .net "s2inv", 0 0, L_0x2884320;  1 drivers
v0x2788040_0 .net "zero", 0 0, L_0x2884740;  alias, 1 drivers
L_0x2828990 .part L_0x28258f0, 0, 1;
L_0x2828af0 .part L_0x2888050, 0, 1;
L_0x2826e00 .part L_0x28822c0, 0, 1;
L_0x2828d30 .part v0x278aa30_0, 0, 1;
L_0x2828dd0 .part v0x278aa30_0, 1, 1;
L_0x2828f00 .part v0x278aa30_0, 2, 1;
L_0x282b470 .part L_0x28258f0, 1, 1;
L_0x282b6e0 .part L_0x2888050, 1, 1;
L_0x282b890 .part L_0x28822c0, 1, 1;
L_0x282b930 .part v0x278aa30_0, 0, 1;
L_0x282b9d0 .part v0x278aa30_0, 1, 1;
L_0x282ba70 .part v0x278aa30_0, 2, 1;
L_0x282e050 .part L_0x28258f0, 2, 1;
L_0x282e1b0 .part L_0x2888050, 2, 1;
L_0x282e360 .part L_0x28822c0, 2, 1;
L_0x282e400 .part v0x278aa30_0, 0, 1;
L_0x282e530 .part v0x278aa30_0, 1, 1;
L_0x282e5d0 .part v0x278aa30_0, 2, 1;
L_0x2830af0 .part L_0x28258f0, 3, 1;
L_0x2830c50 .part L_0x2888050, 3, 1;
L_0x282e670 .part L_0x28822c0, 3, 1;
L_0x2830f40 .part v0x278aa30_0, 0, 1;
L_0x2830e00 .part v0x278aa30_0, 1, 1;
L_0x28310a0 .part v0x278aa30_0, 2, 1;
L_0x28336b0 .part L_0x28258f0, 4, 1;
L_0x2833810 .part L_0x2888050, 4, 1;
L_0x2831140 .part L_0x28822c0, 4, 1;
L_0x2833aa0 .part v0x278aa30_0, 0, 1;
L_0x28339c0 .part v0x278aa30_0, 1, 1;
L_0x282bb10 .part v0x278aa30_0, 2, 1;
L_0x2836270 .part L_0x28258f0, 5, 1;
L_0x28363d0 .part L_0x2888050, 5, 1;
L_0x2833e40 .part L_0x28822c0, 5, 1;
L_0x28367a0 .part v0x278aa30_0, 0, 1;
L_0x2836690 .part v0x278aa30_0, 1, 1;
L_0x2836960 .part v0x278aa30_0, 2, 1;
L_0x2838e00 .part L_0x28258f0, 6, 1;
L_0x2838f60 .part L_0x2888050, 6, 1;
L_0x2836a00 .part L_0x28822c0, 6, 1;
L_0x2839250 .part v0x278aa30_0, 0, 1;
L_0x2839110 .part v0x278aa30_0, 1, 1;
L_0x28391b0 .part v0x278aa30_0, 2, 1;
L_0x283b8b0 .part L_0x28258f0, 7, 1;
L_0x283ba10 .part L_0x2888050, 7, 1;
L_0x28392f0 .part L_0x28822c0, 7, 1;
L_0x2839390 .part v0x278aa30_0, 0, 1;
L_0x283bbc0 .part v0x278aa30_0, 1, 1;
L_0x283bc60 .part v0x278aa30_0, 2, 1;
L_0x283e3d0 .part L_0x28258f0, 8, 1;
L_0x283e530 .part L_0x2888050, 8, 1;
L_0x283be40 .part L_0x28822c0, 8, 1;
L_0x283bee0 .part v0x278aa30_0, 0, 1;
L_0x283e890 .part v0x278aa30_0, 1, 1;
L_0x283e930 .part v0x278aa30_0, 2, 1;
L_0x2840e70 .part L_0x28258f0, 9, 1;
L_0x282b5d0 .part L_0x2888050, 9, 1;
L_0x283ec50 .part L_0x28822c0, 9, 1;
L_0x283ea60 .part v0x278aa30_0, 0, 1;
L_0x28414d0 .part v0x278aa30_0, 1, 1;
L_0x2841570 .part v0x278aa30_0, 2, 1;
L_0x2843b50 .part L_0x28258f0, 10, 1;
L_0x2843cb0 .part L_0x2888050, 10, 1;
L_0x2843e60 .part L_0x28822c0, 10, 1;
L_0x2843f00 .part v0x278aa30_0, 0, 1;
L_0x2843fa0 .part v0x278aa30_0, 1, 1;
L_0x2844040 .part v0x278aa30_0, 2, 1;
L_0x2846530 .part L_0x28258f0, 11, 1;
L_0x2846690 .part L_0x2888050, 11, 1;
L_0x2844350 .part L_0x28822c0, 11, 1;
L_0x2844170 .part v0x278aa30_0, 0, 1;
L_0x2844210 .part v0x278aa30_0, 1, 1;
L_0x2846a80 .part v0x278aa30_0, 2, 1;
L_0x2848f30 .part L_0x28258f0, 12, 1;
L_0x2849090 .part L_0x2888050, 12, 1;
L_0x2846dc0 .part L_0x28822c0, 12, 1;
L_0x2846bb0 .part v0x278aa30_0, 0, 1;
L_0x2846c50 .part v0x278aa30_0, 1, 1;
L_0x28494b0 .part v0x278aa30_0, 2, 1;
L_0x284b910 .part L_0x28258f0, 13, 1;
L_0x284ba70 .part L_0x2888050, 13, 1;
L_0x2836580 .part L_0x28822c0, 13, 1;
L_0x2849550 .part v0x278aa30_0, 0, 1;
L_0x28495f0 .part v0x278aa30_0, 1, 1;
L_0x2849690 .part v0x278aa30_0, 2, 1;
L_0x284e440 .part L_0x28258f0, 14, 1;
L_0x284e5a0 .part L_0x2888050, 14, 1;
L_0x284be30 .part L_0x28822c0, 14, 1;
L_0x284bed0 .part v0x278aa30_0, 0, 1;
L_0x284bf70 .part v0x278aa30_0, 1, 1;
L_0x284c010 .part v0x278aa30_0, 2, 1;
L_0x2850eb0 .part L_0x28258f0, 15, 1;
L_0x2851010 .part L_0x2888050, 15, 1;
L_0x284ec80 .part L_0x28822c0, 15, 1;
L_0x283bd30 .part v0x278aa30_0, 0, 1;
L_0x28514c0 .part v0x278aa30_0, 1, 1;
L_0x2851560 .part v0x278aa30_0, 2, 1;
L_0x2853ae0 .part L_0x28258f0, 16, 1;
L_0x2853c40 .part L_0x2888050, 16, 1;
L_0x2853df0 .part L_0x28822c0, 16, 1;
L_0x2853f20 .part v0x278aa30_0, 0, 1;
L_0x2851600 .part v0x278aa30_0, 1, 1;
L_0x28516a0 .part v0x278aa30_0, 2, 1;
L_0x28565a0 .part L_0x28258f0, 17, 1;
L_0x2856700 .part L_0x2888050, 17, 1;
L_0x2854410 .part L_0x28822c0, 17, 1;
L_0x2854050 .part v0x278aa30_0, 0, 1;
L_0x28540f0 .part v0x278aa30_0, 1, 1;
L_0x2854190 .part v0x278aa30_0, 2, 1;
L_0x2858fd0 .part L_0x28258f0, 18, 1;
L_0x2859130 .part L_0x2888050, 18, 1;
L_0x28568b0 .part L_0x28822c0, 18, 1;
L_0x2856950 .part v0x278aa30_0, 0, 1;
L_0x28569f0 .part v0x278aa30_0, 1, 1;
L_0x2856a90 .part v0x278aa30_0, 2, 1;
L_0x285bae0 .part L_0x28258f0, 19, 1;
L_0x285bc40 .part L_0x2888050, 19, 1;
L_0x28592e0 .part L_0x28822c0, 19, 1;
L_0x2859380 .part v0x278aa30_0, 0, 1;
L_0x2859420 .part v0x278aa30_0, 1, 1;
L_0x28594c0 .part v0x278aa30_0, 2, 1;
L_0x285e510 .part L_0x28258f0, 20, 1;
L_0x285e670 .part L_0x2888050, 20, 1;
L_0x285bdf0 .part L_0x28822c0, 20, 1;
L_0x285be90 .part v0x278aa30_0, 0, 1;
L_0x285bf30 .part v0x278aa30_0, 1, 1;
L_0x28518f0 .part v0x278aa30_0, 2, 1;
L_0x28612f0 .part L_0x28258f0, 21, 1;
L_0x2861450 .part L_0x2888050, 21, 1;
L_0x2861600 .part L_0x28822c0, 21, 1;
L_0x28616a0 .part v0x278aa30_0, 0, 1;
L_0x2841610 .part v0x278aa30_0, 1, 1;
L_0x28416b0 .part v0x278aa30_0, 2, 1;
L_0x2863cf0 .part L_0x28258f0, 22, 1;
L_0x2863e50 .part L_0x2888050, 22, 1;
L_0x2864000 .part L_0x28822c0, 22, 1;
L_0x2864130 .part v0x278aa30_0, 0, 1;
L_0x2861740 .part v0x278aa30_0, 1, 1;
L_0x28617e0 .part v0x278aa30_0, 2, 1;
L_0x2866790 .part L_0x28258f0, 23, 1;
L_0x28668f0 .part L_0x2888050, 23, 1;
L_0x2866aa0 .part L_0x28822c0, 23, 1;
L_0x2866bd0 .part v0x278aa30_0, 0, 1;
L_0x28641d0 .part v0x278aa30_0, 1, 1;
L_0x2864270 .part v0x278aa30_0, 2, 1;
L_0x2869210 .part L_0x28258f0, 24, 1;
L_0x2869370 .part L_0x2888050, 24, 1;
L_0x2869520 .part L_0x28822c0, 24, 1;
L_0x2869650 .part v0x278aa30_0, 0, 1;
L_0x2866c70 .part v0x278aa30_0, 1, 1;
L_0x2866d10 .part v0x278aa30_0, 2, 1;
L_0x286bc60 .part L_0x28258f0, 25, 1;
L_0x2840fd0 .part L_0x2888050, 25, 1;
L_0x28696f0 .part L_0x28822c0, 25, 1;
L_0x2869790 .part v0x278aa30_0, 0, 1;
L_0x2869830 .part v0x278aa30_0, 1, 1;
L_0x28698d0 .part v0x278aa30_0, 2, 1;
L_0x286e8c0 .part L_0x28258f0, 26, 1;
L_0x286ea20 .part L_0x2888050, 26, 1;
L_0x286c1d0 .part L_0x28822c0, 26, 1;
L_0x286c270 .part v0x278aa30_0, 0, 1;
L_0x286c310 .part v0x278aa30_0, 1, 1;
L_0x286c3b0 .part v0x278aa30_0, 2, 1;
L_0x28712f0 .part L_0x28258f0, 27, 1;
L_0x2871450 .part L_0x2888050, 27, 1;
L_0x286ebd0 .part L_0x28822c0, 27, 1;
L_0x286ec70 .part v0x278aa30_0, 0, 1;
L_0x286ed10 .part v0x278aa30_0, 1, 1;
L_0x286edb0 .part v0x278aa30_0, 2, 1;
L_0x2873d50 .part L_0x28258f0, 28, 1;
L_0x2873eb0 .part L_0x2888050, 28, 1;
L_0x2874060 .part L_0x28822c0, 28, 1;
L_0x2874190 .part v0x278aa30_0, 0, 1;
L_0x2871600 .part v0x278aa30_0, 1, 1;
L_0x28716a0 .part v0x278aa30_0, 2, 1;
L_0x2876860 .part L_0x28258f0, 29, 1;
L_0x28769c0 .part L_0x2888050, 29, 1;
L_0x284bc20 .part L_0x28822c0, 29, 1;
L_0x284bcc0 .part v0x278aa30_0, 0, 1;
L_0x284bd60 .part v0x278aa30_0, 1, 1;
L_0x2874230 .part v0x278aa30_0, 2, 1;
L_0x28794f0 .part L_0x28258f0, 30, 1;
L_0x2879650 .part L_0x2888050, 30, 1;
L_0x2876f80 .part L_0x28822c0, 30, 1;
L_0x2877020 .part v0x278aa30_0, 0, 1;
L_0x28770c0 .part v0x278aa30_0, 1, 1;
L_0x2877160 .part v0x278aa30_0, 2, 1;
LS_0x287bf60_0_0 .concat8 [ 1 1 1 1], L_0x28285a0, L_0x282b080, L_0x282dc60, L_0x2830700;
LS_0x287bf60_0_4 .concat8 [ 1 1 1 1], L_0x28332c0, L_0x2835e80, L_0x2838a10, L_0x283b4c0;
LS_0x287bf60_0_8 .concat8 [ 1 1 1 1], L_0x283dfe0, L_0x2840a80, L_0x2843760, L_0x2846140;
LS_0x287bf60_0_12 .concat8 [ 1 1 1 1], L_0x2848b40, L_0x284b520, L_0x284e050, L_0x2850ac0;
LS_0x287bf60_0_16 .concat8 [ 1 1 1 1], L_0x28536f0, L_0x28561b0, L_0x2858be0, L_0x285b6f0;
LS_0x287bf60_0_20 .concat8 [ 1 1 1 1], L_0x285e120, L_0x2860f00, L_0x2863900, L_0x28663a0;
LS_0x287bf60_0_24 .concat8 [ 1 1 1 1], L_0x2868e20, L_0x286b870, L_0x286e4d0, L_0x2870f00;
LS_0x287bf60_0_28 .concat8 [ 1 1 1 1], L_0x2873960, L_0x2876470, L_0x2879100, L_0x287bb70;
LS_0x287bf60_1_0 .concat8 [ 4 4 4 4], LS_0x287bf60_0_0, LS_0x287bf60_0_4, LS_0x287bf60_0_8, LS_0x287bf60_0_12;
LS_0x287bf60_1_4 .concat8 [ 4 4 4 4], LS_0x287bf60_0_16, LS_0x287bf60_0_20, LS_0x287bf60_0_24, LS_0x287bf60_0_28;
L_0x287bf60 .concat8 [ 16 16 0 0], LS_0x287bf60_1_0, LS_0x287bf60_1_4;
L_0x287cb80 .part L_0x28258f0, 31, 1;
L_0x2879800 .part L_0x2888050, 31, 1;
L_0x28799b0 .part L_0x28822c0, 31, 1;
L_0x284e7e0 .part v0x278aa30_0, 0, 1;
L_0x284e880 .part v0x278aa30_0, 1, 1;
L_0x284e920 .part v0x278aa30_0, 2, 1;
L_0x2879ae0 .part L_0x287bf60, 0, 1;
L_0x2879d50 .part L_0x287bf60, 1, 1;
L_0x287cd30 .part L_0x287bf60, 2, 1;
L_0x287d020 .part L_0x287bf60, 3, 1;
L_0x287dc50 .part L_0x287bf60, 4, 1;
L_0x287d6e0 .part L_0x287bf60, 5, 1;
L_0x287d900 .part L_0x287bf60, 6, 1;
L_0x287e510 .part L_0x287bf60, 7, 1;
L_0x287e670 .part L_0x287bf60, 8, 1;
L_0x287de70 .part L_0x287bf60, 9, 1;
L_0x287e090 .part L_0x287bf60, 10, 1;
L_0x287e2b0 .part L_0x287bf60, 11, 1;
L_0x287ef00 .part L_0x287bf60, 12, 1;
L_0x287e890 .part L_0x287bf60, 13, 1;
L_0x287eab0 .part L_0x287bf60, 14, 1;
L_0x287e400 .part L_0x287bf60, 15, 1;
L_0x287f9c0 .part L_0x287bf60, 16, 1;
L_0x287f120 .part L_0x287bf60, 17, 1;
L_0x287f340 .part L_0x287bf60, 18, 1;
L_0x287f560 .part L_0x287bf60, 19, 1;
L_0x2880290 .part L_0x287bf60, 20, 1;
L_0x287fbe0 .part L_0x287bf60, 21, 1;
L_0x287fe00 .part L_0x287bf60, 22, 1;
L_0x2880020 .part L_0x287bf60, 23, 1;
L_0x2880b10 .part L_0x287bf60, 24, 1;
L_0x28804b0 .part L_0x287bf60, 25, 1;
L_0x28806d0 .part L_0x287bf60, 26, 1;
L_0x28808f0 .part L_0x287bf60, 27, 1;
L_0x28813b0 .part L_0x287bf60, 28, 1;
L_0x2880d30 .part L_0x287bf60, 29, 1;
L_0x2880f50 .part L_0x287bf60, 30, 1;
LS_0x287ec10_0_0 .concat8 [ 1 1 1 1], L_0x287b7e0, L_0x2879c40, L_0x287cc70, L_0x287cf20;
LS_0x287ec10_0_4 .concat8 [ 1 1 1 1], L_0x287d110, L_0x287d620, L_0x287d840, L_0x287ce90;
LS_0x287ec10_0_8 .concat8 [ 1 1 1 1], L_0x287e5b0, L_0x287ddb0, L_0x287dfd0, L_0x287e1f0;
LS_0x287ec10_0_12 .concat8 [ 1 1 1 1], L_0x287ee90, L_0x287e7d0, L_0x287e9f0, L_0x287da60;
LS_0x287ec10_0_16 .concat8 [ 1 1 1 1], L_0x287f900, L_0x287f060, L_0x287f280, L_0x287f4a0;
LS_0x287ec10_0_20 .concat8 [ 1 1 1 1], L_0x28801d0, L_0x287fb20, L_0x287fd40, L_0x287ff60;
LS_0x287ec10_0_24 .concat8 [ 1 1 1 1], L_0x28800c0, L_0x28803f0, L_0x2880610, L_0x2880830;
LS_0x287ec10_0_28 .concat8 [ 1 1 1 1], L_0x2880990, L_0x2880c70, L_0x2880e90, L_0x2882730;
LS_0x287ec10_1_0 .concat8 [ 4 4 4 4], LS_0x287ec10_0_0, LS_0x287ec10_0_4, LS_0x287ec10_0_8, LS_0x287ec10_0_12;
LS_0x287ec10_1_4 .concat8 [ 4 4 4 4], LS_0x287ec10_0_16, LS_0x287ec10_0_20, LS_0x287ec10_0_24, LS_0x287ec10_0_28;
L_0x287ec10 .concat8 [ 16 16 0 0], LS_0x287ec10_1_0, LS_0x287ec10_1_4;
L_0x287f710 .part L_0x287bf60, 31, 1;
L_0x2882070 .part v0x278aa30_0, 0, 1;
L_0x28821d0 .part v0x278aa30_0, 0, 1;
LS_0x28822c0_0_0 .concat8 [ 1 1 1 1], L_0x2882480, L_0x2827260, L_0x2829c30, L_0x282c810;
LS_0x28822c0_0_4 .concat8 [ 1 1 1 1], L_0x282f2b0, L_0x2831e10, L_0x2834aa0, L_0x2837630;
LS_0x28822c0_0_8 .concat8 [ 1 1 1 1], L_0x283a0b0, L_0x283cc30, L_0x283f640, L_0x2842380;
LS_0x28822c0_0_12 .concat8 [ 1 1 1 1], L_0x2844cf0, L_0x28476f0, L_0x284a140, L_0x284cc70;
LS_0x28822c0_0_16 .concat8 [ 1 1 1 1], L_0x284f670, L_0x2852250, L_0x2854e00, L_0x2857830;
LS_0x28822c0_0_20 .concat8 [ 1 1 1 1], L_0x285a2b0, L_0x285cd70, L_0x285fad0, L_0x28624b0;
LS_0x28822c0_0_24 .concat8 [ 1 1 1 1], L_0x2864f70, L_0x2867a40, L_0x286a440, L_0x286d0f0;
LS_0x28822c0_0_28 .concat8 [ 1 1 1 1], L_0x286fb20, L_0x2872530, L_0x2874fd0, L_0x2877c60;
LS_0x28822c0_0_32 .concat8 [ 1 0 0 0], L_0x287a6d0;
LS_0x28822c0_1_0 .concat8 [ 4 4 4 4], LS_0x28822c0_0_0, LS_0x28822c0_0_4, LS_0x28822c0_0_8, LS_0x28822c0_0_12;
LS_0x28822c0_1_4 .concat8 [ 4 4 4 4], LS_0x28822c0_0_16, LS_0x28822c0_0_20, LS_0x28822c0_0_24, LS_0x28822c0_0_28;
LS_0x28822c0_1_8 .concat8 [ 1 0 0 0], LS_0x28822c0_0_32;
L_0x28822c0 .concat8 [ 16 16 1 0], LS_0x28822c0_1_0, LS_0x28822c0_1_4, LS_0x28822c0_1_8;
L_0x2883330 .part L_0x28822c0, 32, 1;
L_0x2882c00 .part L_0x28822c0, 32, 1;
L_0x2884280 .part L_0x28258f0, 31, 1;
L_0x2883490 .part L_0x2888050, 31, 1;
L_0x2883580 .part L_0x287bf60, 31, 1;
L_0x2883670 .part v0x278aa30_0, 2, 1;
L_0x28839f0 .part v0x278aa30_0, 0, 1;
L_0x2884b50 .part v0x278aa30_0, 1, 1;
L_0x2884eb0 .part L_0x287bf60, 31, 1;
L_0x28843e0 .part/pv L_0x2884480, 0, 1, 32;
L_0x28845e0 .part L_0x287bf60, 0, 1;
S_0x272c750 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x272c940 .param/l "i" 0 4 165, +C4<00>;
S_0x272ca20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x272c750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2826cb0/d .functor AND 1, L_0x2828990, L_0x2828af0, C4<1>, C4<1>;
L_0x2826cb0 .delay 1 (40,40,40) L_0x2826cb0/d;
L_0x2824200/d .functor NAND 1, L_0x2828990, L_0x2828af0, C4<1>, C4<1>;
L_0x2824200 .delay 1 (20,20,20) L_0x2824200/d;
L_0x2826d20/d .functor OR 1, L_0x2828990, L_0x2828af0, C4<0>, C4<0>;
L_0x2826d20 .delay 1 (40,40,40) L_0x2826d20/d;
L_0x2826eb0/d .functor NOR 1, L_0x2828990, L_0x2828af0, C4<0>, C4<0>;
L_0x2826eb0 .delay 1 (20,20,20) L_0x2826eb0/d;
L_0x2826f20/d .functor XOR 1, L_0x2828990, L_0x2828af0, C4<0>, C4<0>;
L_0x2826f20 .delay 1 (40,40,40) L_0x2826f20/d;
L_0x28272d0/d .functor NOT 1, L_0x2828d30, C4<0>, C4<0>, C4<0>;
L_0x28272d0 .delay 1 (10,10,10) L_0x28272d0/d;
L_0x2827340/d .functor NOT 1, L_0x2828dd0, C4<0>, C4<0>, C4<0>;
L_0x2827340 .delay 1 (10,10,10) L_0x2827340/d;
L_0x2827400/d .functor NOT 1, L_0x2828f00, C4<0>, C4<0>, C4<0>;
L_0x2827400 .delay 1 (10,10,10) L_0x2827400/d;
L_0x2827600/d .functor AND 1, L_0x2827070, L_0x28272d0, L_0x2827340, L_0x2827400;
L_0x2827600 .delay 1 (80,80,80) L_0x2827600/d;
L_0x2827850/d .functor AND 1, L_0x2827070, L_0x2828d30, L_0x2827340, L_0x2827400;
L_0x2827850 .delay 1 (80,80,80) L_0x2827850/d;
L_0x2827a60/d .functor AND 1, L_0x2826f20, L_0x28272d0, L_0x2828dd0, L_0x2827400;
L_0x2827a60 .delay 1 (80,80,80) L_0x2827a60/d;
L_0x2827c40/d .functor AND 1, L_0x2827070, L_0x2828d30, L_0x2828dd0, L_0x2827400;
L_0x2827c40 .delay 1 (80,80,80) L_0x2827c40/d;
L_0x2827e10/d .functor AND 1, L_0x2826cb0, L_0x28272d0, L_0x2827340, L_0x2828f00;
L_0x2827e10 .delay 1 (80,80,80) L_0x2827e10/d;
L_0x2828070/d .functor AND 1, L_0x2824200, L_0x2828d30, L_0x2827340, L_0x2828f00;
L_0x2828070 .delay 1 (80,80,80) L_0x2828070/d;
L_0x2827da0/d .functor AND 1, L_0x2826eb0, L_0x28272d0, L_0x2828dd0, L_0x2828f00;
L_0x2827da0 .delay 1 (80,80,80) L_0x2827da0/d;
L_0x2828400/d .functor AND 1, L_0x2826d20, L_0x2828d30, L_0x2828dd0, L_0x2828f00;
L_0x2828400 .delay 1 (80,80,80) L_0x2828400/d;
L_0x28285a0/0/0 .functor OR 1, L_0x2827600, L_0x2827850, L_0x2827a60, L_0x2827e10;
L_0x28285a0/0/4 .functor OR 1, L_0x2828070, L_0x2827da0, L_0x2828400, L_0x2827c40;
L_0x28285a0/d .functor OR 1, L_0x28285a0/0/0, L_0x28285a0/0/4, C4<0>, C4<0>;
L_0x28285a0 .delay 1 (160,160,160) L_0x28285a0/d;
v0x272d950_0 .net "a", 0 0, L_0x2828990;  1 drivers
v0x272da10_0 .net "addSub", 0 0, L_0x2827070;  1 drivers
v0x272dae0_0 .net "andRes", 0 0, L_0x2826cb0;  1 drivers
v0x272dbb0_0 .net "b", 0 0, L_0x2828af0;  1 drivers
v0x272dc80_0 .net "carryIn", 0 0, L_0x2826e00;  1 drivers
v0x272dd20_0 .net "carryOut", 0 0, L_0x2827260;  1 drivers
v0x272ddf0_0 .net "initialResult", 0 0, L_0x28285a0;  1 drivers
v0x272de90_0 .net "isAdd", 0 0, L_0x2827600;  1 drivers
v0x272df30_0 .net "isAnd", 0 0, L_0x2827e10;  1 drivers
v0x272e060_0 .net "isNand", 0 0, L_0x2828070;  1 drivers
v0x272e100_0 .net "isNor", 0 0, L_0x2827da0;  1 drivers
v0x272e1a0_0 .net "isOr", 0 0, L_0x2828400;  1 drivers
v0x272e260_0 .net "isSLT", 0 0, L_0x2827c40;  1 drivers
v0x272e320_0 .net "isSub", 0 0, L_0x2827850;  1 drivers
v0x272e3e0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x272e4b0_0 .net "isXor", 0 0, L_0x2827a60;  1 drivers
v0x272e550_0 .net "nandRes", 0 0, L_0x2824200;  1 drivers
v0x272e700_0 .net "norRes", 0 0, L_0x2826eb0;  1 drivers
v0x272e7a0_0 .net "orRes", 0 0, L_0x2826d20;  1 drivers
v0x272e840_0 .net "s0", 0 0, L_0x2828d30;  1 drivers
v0x272e8e0_0 .net "s0inv", 0 0, L_0x28272d0;  1 drivers
v0x272e9a0_0 .net "s1", 0 0, L_0x2828dd0;  1 drivers
v0x272ea60_0 .net "s1inv", 0 0, L_0x2827340;  1 drivers
v0x272eb20_0 .net "s2", 0 0, L_0x2828f00;  1 drivers
v0x272ebe0_0 .net "s2inv", 0 0, L_0x2827400;  1 drivers
v0x272eca0_0 .net "xorRes", 0 0, L_0x2826f20;  1 drivers
S_0x272cd20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x272ca20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2826f90/d .functor XOR 1, L_0x2828af0, L_0x287f870, C4<0>, C4<0>;
L_0x2826f90 .delay 1 (40,40,40) L_0x2826f90/d;
L_0x2827000/d .functor XOR 1, L_0x2828990, L_0x2826f90, C4<0>, C4<0>;
L_0x2827000 .delay 1 (40,40,40) L_0x2827000/d;
L_0x2827070/d .functor XOR 1, L_0x2827000, L_0x2826e00, C4<0>, C4<0>;
L_0x2827070 .delay 1 (40,40,40) L_0x2827070/d;
L_0x28270e0/d .functor AND 1, L_0x2828990, L_0x2826f90, C4<1>, C4<1>;
L_0x28270e0 .delay 1 (40,40,40) L_0x28270e0/d;
L_0x2826d90/d .functor AND 1, L_0x2827000, L_0x2826e00, C4<1>, C4<1>;
L_0x2826d90 .delay 1 (40,40,40) L_0x2826d90/d;
L_0x2827260/d .functor OR 1, L_0x28270e0, L_0x2826d90, C4<0>, C4<0>;
L_0x2827260 .delay 1 (40,40,40) L_0x2827260/d;
v0x272cff0_0 .net "AandB", 0 0, L_0x28270e0;  1 drivers
v0x272d0d0_0 .net "BxorSub", 0 0, L_0x2826f90;  1 drivers
v0x272d190_0 .net "a", 0 0, L_0x2828990;  alias, 1 drivers
v0x272d230_0 .net "b", 0 0, L_0x2828af0;  alias, 1 drivers
v0x272d2f0_0 .net "carryin", 0 0, L_0x2826e00;  alias, 1 drivers
v0x272d400_0 .net "carryout", 0 0, L_0x2827260;  alias, 1 drivers
v0x272d4c0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x272d580_0 .net "res", 0 0, L_0x2827070;  alias, 1 drivers
v0x272d640_0 .net "xAorB", 0 0, L_0x2827000;  1 drivers
v0x272d790_0 .net "xAorBandCin", 0 0, L_0x2826d90;  1 drivers
S_0x272ee80 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x272f040 .param/l "i" 0 4 165, +C4<01>;
S_0x272f100 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x272ee80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2828a30/d .functor AND 1, L_0x282b470, L_0x282b6e0, C4<1>, C4<1>;
L_0x2828a30 .delay 1 (40,40,40) L_0x2828a30/d;
L_0x2828ff0/d .functor NAND 1, L_0x282b470, L_0x282b6e0, C4<1>, C4<1>;
L_0x2828ff0 .delay 1 (20,20,20) L_0x2828ff0/d;
L_0x2828260/d .functor OR 1, L_0x282b470, L_0x282b6e0, C4<0>, C4<0>;
L_0x2828260 .delay 1 (40,40,40) L_0x2828260/d;
L_0x2829270/d .functor NOR 1, L_0x282b470, L_0x282b6e0, C4<0>, C4<0>;
L_0x2829270 .delay 1 (20,20,20) L_0x2829270/d;
L_0x28292e0/d .functor XOR 1, L_0x282b470, L_0x282b6e0, C4<0>, C4<0>;
L_0x28292e0 .delay 1 (40,40,40) L_0x28292e0/d;
L_0x2829e30/d .functor NOT 1, L_0x282b930, C4<0>, C4<0>, C4<0>;
L_0x2829e30 .delay 1 (10,10,10) L_0x2829e30/d;
L_0x2829f90/d .functor NOT 1, L_0x282b9d0, C4<0>, C4<0>, C4<0>;
L_0x2829f90 .delay 1 (10,10,10) L_0x2829f90/d;
L_0x282a000/d .functor NOT 1, L_0x282ba70, C4<0>, C4<0>, C4<0>;
L_0x282a000 .delay 1 (10,10,10) L_0x282a000/d;
L_0x282a1b0/d .functor AND 1, L_0x2829750, L_0x2829e30, L_0x2829f90, L_0x282a000;
L_0x282a1b0 .delay 1 (80,80,80) L_0x282a1b0/d;
L_0x282a360/d .functor AND 1, L_0x2829750, L_0x282b930, L_0x2829f90, L_0x282a000;
L_0x282a360 .delay 1 (80,80,80) L_0x282a360/d;
L_0x282a570/d .functor AND 1, L_0x28292e0, L_0x2829e30, L_0x282b9d0, L_0x282a000;
L_0x282a570 .delay 1 (80,80,80) L_0x282a570/d;
L_0x282a750/d .functor AND 1, L_0x2829750, L_0x282b930, L_0x282b9d0, L_0x282a000;
L_0x282a750 .delay 1 (80,80,80) L_0x282a750/d;
L_0x282a920/d .functor AND 1, L_0x2828a30, L_0x2829e30, L_0x2829f90, L_0x282ba70;
L_0x282a920 .delay 1 (80,80,80) L_0x282a920/d;
L_0x282ab00/d .functor AND 1, L_0x2828ff0, L_0x282b930, L_0x2829f90, L_0x282ba70;
L_0x282ab00 .delay 1 (80,80,80) L_0x282ab00/d;
L_0x282a8b0/d .functor AND 1, L_0x2829270, L_0x2829e30, L_0x282b9d0, L_0x282ba70;
L_0x282a8b0 .delay 1 (80,80,80) L_0x282a8b0/d;
L_0x282aee0/d .functor AND 1, L_0x2828260, L_0x282b930, L_0x282b9d0, L_0x282ba70;
L_0x282aee0 .delay 1 (80,80,80) L_0x282aee0/d;
L_0x282b080/0/0 .functor OR 1, L_0x282a1b0, L_0x282a360, L_0x282a570, L_0x282a920;
L_0x282b080/0/4 .functor OR 1, L_0x282ab00, L_0x282a8b0, L_0x282aee0, L_0x282a750;
L_0x282b080/d .functor OR 1, L_0x282b080/0/0, L_0x282b080/0/4, C4<0>, C4<0>;
L_0x282b080 .delay 1 (160,160,160) L_0x282b080/d;
v0x2730050_0 .net "a", 0 0, L_0x282b470;  1 drivers
v0x2730110_0 .net "addSub", 0 0, L_0x2829750;  1 drivers
v0x27301b0_0 .net "andRes", 0 0, L_0x2828a30;  1 drivers
v0x2730280_0 .net "b", 0 0, L_0x282b6e0;  1 drivers
v0x2730350_0 .net "carryIn", 0 0, L_0x282b890;  1 drivers
v0x27303f0_0 .net "carryOut", 0 0, L_0x2829c30;  1 drivers
v0x27304c0_0 .net "initialResult", 0 0, L_0x282b080;  1 drivers
v0x2730560_0 .net "isAdd", 0 0, L_0x282a1b0;  1 drivers
v0x2730600_0 .net "isAnd", 0 0, L_0x282a920;  1 drivers
v0x2730730_0 .net "isNand", 0 0, L_0x282ab00;  1 drivers
v0x27307d0_0 .net "isNor", 0 0, L_0x282a8b0;  1 drivers
v0x2730870_0 .net "isOr", 0 0, L_0x282aee0;  1 drivers
v0x2730930_0 .net "isSLT", 0 0, L_0x282a750;  1 drivers
v0x27309f0_0 .net "isSub", 0 0, L_0x282a360;  1 drivers
v0x2730ab0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2730b50_0 .net "isXor", 0 0, L_0x282a570;  1 drivers
v0x2730c10_0 .net "nandRes", 0 0, L_0x2828ff0;  1 drivers
v0x2730dc0_0 .net "norRes", 0 0, L_0x2829270;  1 drivers
v0x2730e60_0 .net "orRes", 0 0, L_0x2828260;  1 drivers
v0x2730f00_0 .net "s0", 0 0, L_0x282b930;  1 drivers
v0x2730fa0_0 .net "s0inv", 0 0, L_0x2829e30;  1 drivers
v0x2731060_0 .net "s1", 0 0, L_0x282b9d0;  1 drivers
v0x2731120_0 .net "s1inv", 0 0, L_0x2829f90;  1 drivers
v0x27311e0_0 .net "s2", 0 0, L_0x282ba70;  1 drivers
v0x27312a0_0 .net "s2inv", 0 0, L_0x282a000;  1 drivers
v0x2731360_0 .net "xorRes", 0 0, L_0x28292e0;  1 drivers
S_0x272f400 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x272f100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2829440/d .functor XOR 1, L_0x282b6e0, L_0x287f870, C4<0>, C4<0>;
L_0x2829440 .delay 1 (40,40,40) L_0x2829440/d;
L_0x28295a0/d .functor XOR 1, L_0x282b470, L_0x2829440, C4<0>, C4<0>;
L_0x28295a0 .delay 1 (40,40,40) L_0x28295a0/d;
L_0x2829750/d .functor XOR 1, L_0x28295a0, L_0x282b890, C4<0>, C4<0>;
L_0x2829750 .delay 1 (40,40,40) L_0x2829750/d;
L_0x2829950/d .functor AND 1, L_0x282b470, L_0x2829440, C4<1>, C4<1>;
L_0x2829950 .delay 1 (40,40,40) L_0x2829950/d;
L_0x2829bc0/d .functor AND 1, L_0x28295a0, L_0x282b890, C4<1>, C4<1>;
L_0x2829bc0 .delay 1 (40,40,40) L_0x2829bc0/d;
L_0x2829c30/d .functor OR 1, L_0x2829950, L_0x2829bc0, C4<0>, C4<0>;
L_0x2829c30 .delay 1 (40,40,40) L_0x2829c30/d;
v0x272f690_0 .net "AandB", 0 0, L_0x2829950;  1 drivers
v0x272f770_0 .net "BxorSub", 0 0, L_0x2829440;  1 drivers
v0x272f830_0 .net "a", 0 0, L_0x282b470;  alias, 1 drivers
v0x272f900_0 .net "b", 0 0, L_0x282b6e0;  alias, 1 drivers
v0x272f9c0_0 .net "carryin", 0 0, L_0x282b890;  alias, 1 drivers
v0x272fad0_0 .net "carryout", 0 0, L_0x2829c30;  alias, 1 drivers
v0x272fb90_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x272fc80_0 .net "res", 0 0, L_0x2829750;  alias, 1 drivers
v0x272fd40_0 .net "xAorB", 0 0, L_0x28295a0;  1 drivers
v0x272fe90_0 .net "xAorBandCin", 0 0, L_0x2829bc0;  1 drivers
S_0x2731540 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2731730 .param/l "i" 0 4 165, +C4<010>;
S_0x27317d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2731540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2828e70/d .functor AND 1, L_0x282e050, L_0x282e1b0, C4<1>, C4<1>;
L_0x2828e70 .delay 1 (40,40,40) L_0x2828e70/d;
L_0x282bcc0/d .functor NAND 1, L_0x282e050, L_0x282e1b0, C4<1>, C4<1>;
L_0x282bcc0 .delay 1 (20,20,20) L_0x282bcc0/d;
L_0x282acf0/d .functor OR 1, L_0x282e050, L_0x282e1b0, C4<0>, C4<0>;
L_0x282acf0 .delay 1 (40,40,40) L_0x282acf0/d;
L_0x282bf40/d .functor NOR 1, L_0x282e050, L_0x282e1b0, C4<0>, C4<0>;
L_0x282bf40 .delay 1 (20,20,20) L_0x282bf40/d;
L_0x282c000/d .functor XOR 1, L_0x282e050, L_0x282e1b0, C4<0>, C4<0>;
L_0x282c000 .delay 1 (40,40,40) L_0x282c000/d;
L_0x282ca10/d .functor NOT 1, L_0x282e400, C4<0>, C4<0>, C4<0>;
L_0x282ca10 .delay 1 (10,10,10) L_0x282ca10/d;
L_0x282cb70/d .functor NOT 1, L_0x282e530, C4<0>, C4<0>, C4<0>;
L_0x282cb70 .delay 1 (10,10,10) L_0x282cb70/d;
L_0x282cc30/d .functor NOT 1, L_0x282e5d0, C4<0>, C4<0>, C4<0>;
L_0x282cc30 .delay 1 (10,10,10) L_0x282cc30/d;
L_0x282cde0/d .functor AND 1, L_0x282c330, L_0x282ca10, L_0x282cb70, L_0x282cc30;
L_0x282cde0 .delay 1 (80,80,80) L_0x282cde0/d;
L_0x282cf90/d .functor AND 1, L_0x282c330, L_0x282e400, L_0x282cb70, L_0x282cc30;
L_0x282cf90 .delay 1 (80,80,80) L_0x282cf90/d;
L_0x282d1a0/d .functor AND 1, L_0x282c000, L_0x282ca10, L_0x282e530, L_0x282cc30;
L_0x282d1a0 .delay 1 (80,80,80) L_0x282d1a0/d;
L_0x282d380/d .functor AND 1, L_0x282c330, L_0x282e400, L_0x282e530, L_0x282cc30;
L_0x282d380 .delay 1 (80,80,80) L_0x282d380/d;
L_0x282d550/d .functor AND 1, L_0x2828e70, L_0x282ca10, L_0x282cb70, L_0x282e5d0;
L_0x282d550 .delay 1 (80,80,80) L_0x282d550/d;
L_0x282d730/d .functor AND 1, L_0x282bcc0, L_0x282e400, L_0x282cb70, L_0x282e5d0;
L_0x282d730 .delay 1 (80,80,80) L_0x282d730/d;
L_0x282d4e0/d .functor AND 1, L_0x282bf40, L_0x282ca10, L_0x282e530, L_0x282e5d0;
L_0x282d4e0 .delay 1 (80,80,80) L_0x282d4e0/d;
L_0x282dac0/d .functor AND 1, L_0x282acf0, L_0x282e400, L_0x282e530, L_0x282e5d0;
L_0x282dac0 .delay 1 (80,80,80) L_0x282dac0/d;
L_0x282dc60/0/0 .functor OR 1, L_0x282cde0, L_0x282cf90, L_0x282d1a0, L_0x282d550;
L_0x282dc60/0/4 .functor OR 1, L_0x282d730, L_0x282d4e0, L_0x282dac0, L_0x282d380;
L_0x282dc60/d .functor OR 1, L_0x282dc60/0/0, L_0x282dc60/0/4, C4<0>, C4<0>;
L_0x282dc60 .delay 1 (160,160,160) L_0x282dc60/d;
v0x2732760_0 .net "a", 0 0, L_0x282e050;  1 drivers
v0x2732820_0 .net "addSub", 0 0, L_0x282c330;  1 drivers
v0x27328f0_0 .net "andRes", 0 0, L_0x2828e70;  1 drivers
v0x27329c0_0 .net "b", 0 0, L_0x282e1b0;  1 drivers
v0x2732a90_0 .net "carryIn", 0 0, L_0x282e360;  1 drivers
v0x2732b30_0 .net "carryOut", 0 0, L_0x282c810;  1 drivers
v0x2732c00_0 .net "initialResult", 0 0, L_0x282dc60;  1 drivers
v0x2732ca0_0 .net "isAdd", 0 0, L_0x282cde0;  1 drivers
v0x2732d40_0 .net "isAnd", 0 0, L_0x282d550;  1 drivers
v0x2732e70_0 .net "isNand", 0 0, L_0x282d730;  1 drivers
v0x2732f10_0 .net "isNor", 0 0, L_0x282d4e0;  1 drivers
v0x2732fb0_0 .net "isOr", 0 0, L_0x282dac0;  1 drivers
v0x2733070_0 .net "isSLT", 0 0, L_0x282d380;  1 drivers
v0x2733130_0 .net "isSub", 0 0, L_0x282cf90;  1 drivers
v0x27331f0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2733290_0 .net "isXor", 0 0, L_0x282d1a0;  1 drivers
v0x2733350_0 .net "nandRes", 0 0, L_0x282bcc0;  1 drivers
v0x2733500_0 .net "norRes", 0 0, L_0x282bf40;  1 drivers
v0x27335a0_0 .net "orRes", 0 0, L_0x282acf0;  1 drivers
v0x2733640_0 .net "s0", 0 0, L_0x282e400;  1 drivers
v0x27336e0_0 .net "s0inv", 0 0, L_0x282ca10;  1 drivers
v0x27337a0_0 .net "s1", 0 0, L_0x282e530;  1 drivers
v0x2733860_0 .net "s1inv", 0 0, L_0x282cb70;  1 drivers
v0x2733920_0 .net "s2", 0 0, L_0x282e5d0;  1 drivers
v0x27339e0_0 .net "s2inv", 0 0, L_0x282cc30;  1 drivers
v0x2733aa0_0 .net "xorRes", 0 0, L_0x282c000;  1 drivers
S_0x2731ad0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x282c160/d .functor XOR 1, L_0x282e1b0, L_0x287f870, C4<0>, C4<0>;
L_0x282c160 .delay 1 (40,40,40) L_0x282c160/d;
L_0x282c1d0/d .functor XOR 1, L_0x282e050, L_0x282c160, C4<0>, C4<0>;
L_0x282c1d0 .delay 1 (40,40,40) L_0x282c1d0/d;
L_0x282c330/d .functor XOR 1, L_0x282c1d0, L_0x282e360, C4<0>, C4<0>;
L_0x282c330 .delay 1 (40,40,40) L_0x282c330/d;
L_0x282c530/d .functor AND 1, L_0x282e050, L_0x282c160, C4<1>, C4<1>;
L_0x282c530 .delay 1 (40,40,40) L_0x282c530/d;
L_0x282c7a0/d .functor AND 1, L_0x282c1d0, L_0x282e360, C4<1>, C4<1>;
L_0x282c7a0 .delay 1 (40,40,40) L_0x282c7a0/d;
L_0x282c810/d .functor OR 1, L_0x282c530, L_0x282c7a0, C4<0>, C4<0>;
L_0x282c810 .delay 1 (40,40,40) L_0x282c810/d;
v0x2731d60_0 .net "AandB", 0 0, L_0x282c530;  1 drivers
v0x2731e40_0 .net "BxorSub", 0 0, L_0x282c160;  1 drivers
v0x2731f00_0 .net "a", 0 0, L_0x282e050;  alias, 1 drivers
v0x2731fd0_0 .net "b", 0 0, L_0x282e1b0;  alias, 1 drivers
v0x2732090_0 .net "carryin", 0 0, L_0x282e360;  alias, 1 drivers
v0x27321a0_0 .net "carryout", 0 0, L_0x282c810;  alias, 1 drivers
v0x2732260_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2732390_0 .net "res", 0 0, L_0x282c330;  alias, 1 drivers
v0x2732450_0 .net "xAorB", 0 0, L_0x282c1d0;  1 drivers
v0x27325a0_0 .net "xAorBandCin", 0 0, L_0x282c7a0;  1 drivers
S_0x2733c80 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x272fc30 .param/l "i" 0 4 165, +C4<011>;
S_0x2733eb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2733c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x282b510/d .functor AND 1, L_0x2830af0, L_0x2830c50, C4<1>, C4<1>;
L_0x282b510 .delay 1 (40,40,40) L_0x282b510/d;
L_0x282e710/d .functor NAND 1, L_0x2830af0, L_0x2830c50, C4<1>, C4<1>;
L_0x282e710 .delay 1 (20,20,20) L_0x282e710/d;
L_0x282d920/d .functor OR 1, L_0x2830af0, L_0x2830c50, C4<0>, C4<0>;
L_0x282d920 .delay 1 (40,40,40) L_0x282d920/d;
L_0x282e990/d .functor NOR 1, L_0x2830af0, L_0x2830c50, C4<0>, C4<0>;
L_0x282e990 .delay 1 (20,20,20) L_0x282e990/d;
L_0x282ea50/d .functor XOR 1, L_0x2830af0, L_0x2830c50, C4<0>, C4<0>;
L_0x282ea50 .delay 1 (40,40,40) L_0x282ea50/d;
L_0x282f4b0/d .functor NOT 1, L_0x2830f40, C4<0>, C4<0>, C4<0>;
L_0x282f4b0 .delay 1 (10,10,10) L_0x282f4b0/d;
L_0x282f610/d .functor NOT 1, L_0x2830e00, C4<0>, C4<0>, C4<0>;
L_0x282f610 .delay 1 (10,10,10) L_0x282f610/d;
L_0x282f6d0/d .functor NOT 1, L_0x28310a0, C4<0>, C4<0>, C4<0>;
L_0x282f6d0 .delay 1 (10,10,10) L_0x282f6d0/d;
L_0x282f880/d .functor AND 1, L_0x282edd0, L_0x282f4b0, L_0x282f610, L_0x282f6d0;
L_0x282f880 .delay 1 (80,80,80) L_0x282f880/d;
L_0x282fa30/d .functor AND 1, L_0x282edd0, L_0x2830f40, L_0x282f610, L_0x282f6d0;
L_0x282fa30 .delay 1 (80,80,80) L_0x282fa30/d;
L_0x282fc40/d .functor AND 1, L_0x282ea50, L_0x282f4b0, L_0x2830e00, L_0x282f6d0;
L_0x282fc40 .delay 1 (80,80,80) L_0x282fc40/d;
L_0x282fe20/d .functor AND 1, L_0x282edd0, L_0x2830f40, L_0x2830e00, L_0x282f6d0;
L_0x282fe20 .delay 1 (80,80,80) L_0x282fe20/d;
L_0x282fff0/d .functor AND 1, L_0x282b510, L_0x282f4b0, L_0x282f610, L_0x28310a0;
L_0x282fff0 .delay 1 (80,80,80) L_0x282fff0/d;
L_0x28301d0/d .functor AND 1, L_0x282e710, L_0x2830f40, L_0x282f610, L_0x28310a0;
L_0x28301d0 .delay 1 (80,80,80) L_0x28301d0/d;
L_0x282ff80/d .functor AND 1, L_0x282e990, L_0x282f4b0, L_0x2830e00, L_0x28310a0;
L_0x282ff80 .delay 1 (80,80,80) L_0x282ff80/d;
L_0x2830560/d .functor AND 1, L_0x282d920, L_0x2830f40, L_0x2830e00, L_0x28310a0;
L_0x2830560 .delay 1 (80,80,80) L_0x2830560/d;
L_0x2830700/0/0 .functor OR 1, L_0x282f880, L_0x282fa30, L_0x282fc40, L_0x282fff0;
L_0x2830700/0/4 .functor OR 1, L_0x28301d0, L_0x282ff80, L_0x2830560, L_0x282fe20;
L_0x2830700/d .functor OR 1, L_0x2830700/0/0, L_0x2830700/0/4, C4<0>, C4<0>;
L_0x2830700 .delay 1 (160,160,160) L_0x2830700/d;
v0x2734db0_0 .net "a", 0 0, L_0x2830af0;  1 drivers
v0x2734e70_0 .net "addSub", 0 0, L_0x282edd0;  1 drivers
v0x2734f40_0 .net "andRes", 0 0, L_0x282b510;  1 drivers
v0x2735010_0 .net "b", 0 0, L_0x2830c50;  1 drivers
v0x27350e0_0 .net "carryIn", 0 0, L_0x282e670;  1 drivers
v0x2735180_0 .net "carryOut", 0 0, L_0x282f2b0;  1 drivers
v0x2735250_0 .net "initialResult", 0 0, L_0x2830700;  1 drivers
v0x27352f0_0 .net "isAdd", 0 0, L_0x282f880;  1 drivers
v0x2735390_0 .net "isAnd", 0 0, L_0x282fff0;  1 drivers
v0x27354c0_0 .net "isNand", 0 0, L_0x28301d0;  1 drivers
v0x2735560_0 .net "isNor", 0 0, L_0x282ff80;  1 drivers
v0x2735600_0 .net "isOr", 0 0, L_0x2830560;  1 drivers
v0x27356c0_0 .net "isSLT", 0 0, L_0x282fe20;  1 drivers
v0x2735780_0 .net "isSub", 0 0, L_0x282fa30;  1 drivers
v0x2735840_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27358e0_0 .net "isXor", 0 0, L_0x282fc40;  1 drivers
v0x27359a0_0 .net "nandRes", 0 0, L_0x282e710;  1 drivers
v0x2735b50_0 .net "norRes", 0 0, L_0x282e990;  1 drivers
v0x2735bf0_0 .net "orRes", 0 0, L_0x282d920;  1 drivers
v0x2735c90_0 .net "s0", 0 0, L_0x2830f40;  1 drivers
v0x2735d30_0 .net "s0inv", 0 0, L_0x282f4b0;  1 drivers
v0x2735df0_0 .net "s1", 0 0, L_0x2830e00;  1 drivers
v0x2735eb0_0 .net "s1inv", 0 0, L_0x282f610;  1 drivers
v0x2735f70_0 .net "s2", 0 0, L_0x28310a0;  1 drivers
v0x2736030_0 .net "s2inv", 0 0, L_0x282f6d0;  1 drivers
v0x27360f0_0 .net "xorRes", 0 0, L_0x282ea50;  1 drivers
S_0x27341b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2733eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x282ebb0/d .functor XOR 1, L_0x2830c50, L_0x287f870, C4<0>, C4<0>;
L_0x282ebb0 .delay 1 (40,40,40) L_0x282ebb0/d;
L_0x282ec20/d .functor XOR 1, L_0x2830af0, L_0x282ebb0, C4<0>, C4<0>;
L_0x282ec20 .delay 1 (40,40,40) L_0x282ec20/d;
L_0x282edd0/d .functor XOR 1, L_0x282ec20, L_0x282e670, C4<0>, C4<0>;
L_0x282edd0 .delay 1 (40,40,40) L_0x282edd0/d;
L_0x282efd0/d .functor AND 1, L_0x2830af0, L_0x282ebb0, C4<1>, C4<1>;
L_0x282efd0 .delay 1 (40,40,40) L_0x282efd0/d;
L_0x282f240/d .functor AND 1, L_0x282ec20, L_0x282e670, C4<1>, C4<1>;
L_0x282f240 .delay 1 (40,40,40) L_0x282f240/d;
L_0x282f2b0/d .functor OR 1, L_0x282efd0, L_0x282f240, C4<0>, C4<0>;
L_0x282f2b0 .delay 1 (40,40,40) L_0x282f2b0/d;
v0x2734440_0 .net "AandB", 0 0, L_0x282efd0;  1 drivers
v0x2734520_0 .net "BxorSub", 0 0, L_0x282ebb0;  1 drivers
v0x27345e0_0 .net "a", 0 0, L_0x2830af0;  alias, 1 drivers
v0x27346b0_0 .net "b", 0 0, L_0x2830c50;  alias, 1 drivers
v0x2734770_0 .net "carryin", 0 0, L_0x282e670;  alias, 1 drivers
v0x2734880_0 .net "carryout", 0 0, L_0x282f2b0;  alias, 1 drivers
v0x2734940_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27349e0_0 .net "res", 0 0, L_0x282edd0;  alias, 1 drivers
v0x2734aa0_0 .net "xAorB", 0 0, L_0x282ec20;  1 drivers
v0x2734bf0_0 .net "xAorBandCin", 0 0, L_0x282f240;  1 drivers
S_0x27362d0 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x27364e0 .param/l "i" 0 4 165, +C4<0100>;
S_0x27365a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x27362d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2830b90/d .functor AND 1, L_0x28336b0, L_0x2833810, C4<1>, C4<1>;
L_0x2830b90 .delay 1 (40,40,40) L_0x2830b90/d;
L_0x2831210/d .functor NAND 1, L_0x28336b0, L_0x2833810, C4<1>, C4<1>;
L_0x2831210 .delay 1 (20,20,20) L_0x2831210/d;
L_0x28312d0/d .functor OR 1, L_0x28336b0, L_0x2833810, C4<0>, C4<0>;
L_0x28312d0 .delay 1 (40,40,40) L_0x28312d0/d;
L_0x28314c0/d .functor NOR 1, L_0x28336b0, L_0x2833810, C4<0>, C4<0>;
L_0x28314c0 .delay 1 (20,20,20) L_0x28314c0/d;
L_0x2831580/d .functor XOR 1, L_0x28336b0, L_0x2833810, C4<0>, C4<0>;
L_0x2831580 .delay 1 (40,40,40) L_0x2831580/d;
L_0x2832010/d .functor NOT 1, L_0x2833aa0, C4<0>, C4<0>, C4<0>;
L_0x2832010 .delay 1 (10,10,10) L_0x2832010/d;
L_0x2832170/d .functor NOT 1, L_0x28339c0, C4<0>, C4<0>, C4<0>;
L_0x2832170 .delay 1 (10,10,10) L_0x2832170/d;
L_0x2832230/d .functor NOT 1, L_0x282bb10, C4<0>, C4<0>, C4<0>;
L_0x2832230 .delay 1 (10,10,10) L_0x2832230/d;
L_0x28323e0/d .functor AND 1, L_0x2831950, L_0x2832010, L_0x2832170, L_0x2832230;
L_0x28323e0 .delay 1 (80,80,80) L_0x28323e0/d;
L_0x2832590/d .functor AND 1, L_0x2831950, L_0x2833aa0, L_0x2832170, L_0x2832230;
L_0x2832590 .delay 1 (80,80,80) L_0x2832590/d;
L_0x28327a0/d .functor AND 1, L_0x2831580, L_0x2832010, L_0x28339c0, L_0x2832230;
L_0x28327a0 .delay 1 (80,80,80) L_0x28327a0/d;
L_0x2832980/d .functor AND 1, L_0x2831950, L_0x2833aa0, L_0x28339c0, L_0x2832230;
L_0x2832980 .delay 1 (80,80,80) L_0x2832980/d;
L_0x2832b50/d .functor AND 1, L_0x2830b90, L_0x2832010, L_0x2832170, L_0x282bb10;
L_0x2832b50 .delay 1 (80,80,80) L_0x2832b50/d;
L_0x2832d60/d .functor AND 1, L_0x2831210, L_0x2833aa0, L_0x2832170, L_0x282bb10;
L_0x2832d60 .delay 1 (80,80,80) L_0x2832d60/d;
L_0x2832ae0/d .functor AND 1, L_0x28314c0, L_0x2832010, L_0x28339c0, L_0x282bb10;
L_0x2832ae0 .delay 1 (80,80,80) L_0x2832ae0/d;
L_0x28330f0/d .functor AND 1, L_0x28312d0, L_0x2833aa0, L_0x28339c0, L_0x282bb10;
L_0x28330f0 .delay 1 (80,80,80) L_0x28330f0/d;
L_0x28332c0/0/0 .functor OR 1, L_0x28323e0, L_0x2832590, L_0x28327a0, L_0x2832b50;
L_0x28332c0/0/4 .functor OR 1, L_0x2832d60, L_0x2832ae0, L_0x28330f0, L_0x2832980;
L_0x28332c0/d .functor OR 1, L_0x28332c0/0/0, L_0x28332c0/0/4, C4<0>, C4<0>;
L_0x28332c0 .delay 1 (160,160,160) L_0x28332c0/d;
v0x2737500_0 .net "a", 0 0, L_0x28336b0;  1 drivers
v0x27375c0_0 .net "addSub", 0 0, L_0x2831950;  1 drivers
v0x2737690_0 .net "andRes", 0 0, L_0x2830b90;  1 drivers
v0x2737760_0 .net "b", 0 0, L_0x2833810;  1 drivers
v0x2737830_0 .net "carryIn", 0 0, L_0x2831140;  1 drivers
v0x27378d0_0 .net "carryOut", 0 0, L_0x2831e10;  1 drivers
v0x27379a0_0 .net "initialResult", 0 0, L_0x28332c0;  1 drivers
v0x2737a40_0 .net "isAdd", 0 0, L_0x28323e0;  1 drivers
v0x2737ae0_0 .net "isAnd", 0 0, L_0x2832b50;  1 drivers
v0x2737c10_0 .net "isNand", 0 0, L_0x2832d60;  1 drivers
v0x2737cb0_0 .net "isNor", 0 0, L_0x2832ae0;  1 drivers
v0x2737d50_0 .net "isOr", 0 0, L_0x28330f0;  1 drivers
v0x2737e10_0 .net "isSLT", 0 0, L_0x2832980;  1 drivers
v0x2737ed0_0 .net "isSub", 0 0, L_0x2832590;  1 drivers
v0x2737f90_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2738030_0 .net "isXor", 0 0, L_0x28327a0;  1 drivers
v0x27380f0_0 .net "nandRes", 0 0, L_0x2831210;  1 drivers
v0x27382a0_0 .net "norRes", 0 0, L_0x28314c0;  1 drivers
v0x2738340_0 .net "orRes", 0 0, L_0x28312d0;  1 drivers
v0x27383e0_0 .net "s0", 0 0, L_0x2833aa0;  1 drivers
v0x2738480_0 .net "s0inv", 0 0, L_0x2832010;  1 drivers
v0x2738540_0 .net "s1", 0 0, L_0x28339c0;  1 drivers
v0x2738600_0 .net "s1inv", 0 0, L_0x2832170;  1 drivers
v0x27386c0_0 .net "s2", 0 0, L_0x282bb10;  1 drivers
v0x2738780_0 .net "s2inv", 0 0, L_0x2832230;  1 drivers
v0x2738840_0 .net "xorRes", 0 0, L_0x2831580;  1 drivers
S_0x27368a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27365a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28316e0/d .functor XOR 1, L_0x2833810, L_0x287f870, C4<0>, C4<0>;
L_0x28316e0 .delay 1 (40,40,40) L_0x28316e0/d;
L_0x28317a0/d .functor XOR 1, L_0x28336b0, L_0x28316e0, C4<0>, C4<0>;
L_0x28317a0 .delay 1 (40,40,40) L_0x28317a0/d;
L_0x2831950/d .functor XOR 1, L_0x28317a0, L_0x2831140, C4<0>, C4<0>;
L_0x2831950 .delay 1 (40,40,40) L_0x2831950/d;
L_0x2831b50/d .functor AND 1, L_0x28336b0, L_0x28316e0, C4<1>, C4<1>;
L_0x2831b50 .delay 1 (40,40,40) L_0x2831b50/d;
L_0x2831340/d .functor AND 1, L_0x28317a0, L_0x2831140, C4<1>, C4<1>;
L_0x2831340 .delay 1 (40,40,40) L_0x2831340/d;
L_0x2831e10/d .functor OR 1, L_0x2831b50, L_0x2831340, C4<0>, C4<0>;
L_0x2831e10 .delay 1 (40,40,40) L_0x2831e10/d;
v0x2736b30_0 .net "AandB", 0 0, L_0x2831b50;  1 drivers
v0x2736c10_0 .net "BxorSub", 0 0, L_0x28316e0;  1 drivers
v0x2736cd0_0 .net "a", 0 0, L_0x28336b0;  alias, 1 drivers
v0x2736d70_0 .net "b", 0 0, L_0x2833810;  alias, 1 drivers
v0x2736e30_0 .net "carryin", 0 0, L_0x2831140;  alias, 1 drivers
v0x2736f40_0 .net "carryout", 0 0, L_0x2831e10;  alias, 1 drivers
v0x2737000_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27371b0_0 .net "res", 0 0, L_0x2831950;  alias, 1 drivers
v0x2737250_0 .net "xAorB", 0 0, L_0x28317a0;  1 drivers
v0x2737380_0 .net "xAorBandCin", 0 0, L_0x2831340;  1 drivers
S_0x2738a20 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2738be0 .param/l "i" 0 4 165, +C4<0101>;
S_0x2738ca0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2738a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2833750/d .functor AND 1, L_0x2836270, L_0x28363d0, C4<1>, C4<1>;
L_0x2833750 .delay 1 (40,40,40) L_0x2833750/d;
L_0x2833f40/d .functor NAND 1, L_0x2836270, L_0x28363d0, C4<1>, C4<1>;
L_0x2833f40 .delay 1 (20,20,20) L_0x2833f40/d;
L_0x2833fb0/d .functor OR 1, L_0x2836270, L_0x28363d0, C4<0>, C4<0>;
L_0x2833fb0 .delay 1 (40,40,40) L_0x2833fb0/d;
L_0x28341a0/d .functor NOR 1, L_0x2836270, L_0x28363d0, C4<0>, C4<0>;
L_0x28341a0 .delay 1 (20,20,20) L_0x28341a0/d;
L_0x2834260/d .functor XOR 1, L_0x2836270, L_0x28363d0, C4<0>, C4<0>;
L_0x2834260 .delay 1 (40,40,40) L_0x2834260/d;
L_0x2834ca0/d .functor NOT 1, L_0x28367a0, C4<0>, C4<0>, C4<0>;
L_0x2834ca0 .delay 1 (10,10,10) L_0x2834ca0/d;
L_0x2834e00/d .functor NOT 1, L_0x2836690, C4<0>, C4<0>, C4<0>;
L_0x2834e00 .delay 1 (10,10,10) L_0x2834e00/d;
L_0x2834ec0/d .functor NOT 1, L_0x2836960, C4<0>, C4<0>, C4<0>;
L_0x2834ec0 .delay 1 (10,10,10) L_0x2834ec0/d;
L_0x2835070/d .functor AND 1, L_0x28345e0, L_0x2834ca0, L_0x2834e00, L_0x2834ec0;
L_0x2835070 .delay 1 (80,80,80) L_0x2835070/d;
L_0x2835220/d .functor AND 1, L_0x28345e0, L_0x28367a0, L_0x2834e00, L_0x2834ec0;
L_0x2835220 .delay 1 (80,80,80) L_0x2835220/d;
L_0x28353d0/d .functor AND 1, L_0x2834260, L_0x2834ca0, L_0x2836690, L_0x2834ec0;
L_0x28353d0 .delay 1 (80,80,80) L_0x28353d0/d;
L_0x28355c0/d .functor AND 1, L_0x28345e0, L_0x28367a0, L_0x2836690, L_0x2834ec0;
L_0x28355c0 .delay 1 (80,80,80) L_0x28355c0/d;
L_0x28356f0/d .functor AND 1, L_0x2833750, L_0x2834ca0, L_0x2834e00, L_0x2836960;
L_0x28356f0 .delay 1 (80,80,80) L_0x28356f0/d;
L_0x2835950/d .functor AND 1, L_0x2833f40, L_0x28367a0, L_0x2834e00, L_0x2836960;
L_0x2835950 .delay 1 (80,80,80) L_0x2835950/d;
L_0x2835680/d .functor AND 1, L_0x28341a0, L_0x2834ca0, L_0x2836690, L_0x2836960;
L_0x2835680 .delay 1 (80,80,80) L_0x2835680/d;
L_0x2835cb0/d .functor AND 1, L_0x2833fb0, L_0x28367a0, L_0x2836690, L_0x2836960;
L_0x2835cb0 .delay 1 (80,80,80) L_0x2835cb0/d;
L_0x2835e80/0/0 .functor OR 1, L_0x2835070, L_0x2835220, L_0x28353d0, L_0x28356f0;
L_0x2835e80/0/4 .functor OR 1, L_0x2835950, L_0x2835680, L_0x2835cb0, L_0x28355c0;
L_0x2835e80/d .functor OR 1, L_0x2835e80/0/0, L_0x2835e80/0/4, C4<0>, C4<0>;
L_0x2835e80 .delay 1 (160,160,160) L_0x2835e80/d;
v0x2739ba0_0 .net "a", 0 0, L_0x2836270;  1 drivers
v0x2739c60_0 .net "addSub", 0 0, L_0x28345e0;  1 drivers
v0x2739d30_0 .net "andRes", 0 0, L_0x2833750;  1 drivers
v0x2739e00_0 .net "b", 0 0, L_0x28363d0;  1 drivers
v0x2739ed0_0 .net "carryIn", 0 0, L_0x2833e40;  1 drivers
v0x2739f70_0 .net "carryOut", 0 0, L_0x2834aa0;  1 drivers
v0x273a010_0 .net "initialResult", 0 0, L_0x2835e80;  1 drivers
v0x273a0b0_0 .net "isAdd", 0 0, L_0x2835070;  1 drivers
v0x273a150_0 .net "isAnd", 0 0, L_0x28356f0;  1 drivers
v0x273a280_0 .net "isNand", 0 0, L_0x2835950;  1 drivers
v0x273a320_0 .net "isNor", 0 0, L_0x2835680;  1 drivers
v0x273a3c0_0 .net "isOr", 0 0, L_0x2835cb0;  1 drivers
v0x273a480_0 .net "isSLT", 0 0, L_0x28355c0;  1 drivers
v0x273a540_0 .net "isSub", 0 0, L_0x2835220;  1 drivers
v0x273a600_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x273a6a0_0 .net "isXor", 0 0, L_0x28353d0;  1 drivers
v0x273a760_0 .net "nandRes", 0 0, L_0x2833f40;  1 drivers
v0x273a910_0 .net "norRes", 0 0, L_0x28341a0;  1 drivers
v0x273a9b0_0 .net "orRes", 0 0, L_0x2833fb0;  1 drivers
v0x273aa50_0 .net "s0", 0 0, L_0x28367a0;  1 drivers
v0x273aaf0_0 .net "s0inv", 0 0, L_0x2834ca0;  1 drivers
v0x273abb0_0 .net "s1", 0 0, L_0x2836690;  1 drivers
v0x273ac70_0 .net "s1inv", 0 0, L_0x2834e00;  1 drivers
v0x273ad30_0 .net "s2", 0 0, L_0x2836960;  1 drivers
v0x273adf0_0 .net "s2inv", 0 0, L_0x2834ec0;  1 drivers
v0x273aeb0_0 .net "xorRes", 0 0, L_0x2834260;  1 drivers
S_0x2738fa0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2738ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28343c0/d .functor XOR 1, L_0x28363d0, L_0x287f870, C4<0>, C4<0>;
L_0x28343c0 .delay 1 (40,40,40) L_0x28343c0/d;
L_0x2834480/d .functor XOR 1, L_0x2836270, L_0x28343c0, C4<0>, C4<0>;
L_0x2834480 .delay 1 (40,40,40) L_0x2834480/d;
L_0x28345e0/d .functor XOR 1, L_0x2834480, L_0x2833e40, C4<0>, C4<0>;
L_0x28345e0 .delay 1 (40,40,40) L_0x28345e0/d;
L_0x28347e0/d .functor AND 1, L_0x2836270, L_0x28343c0, C4<1>, C4<1>;
L_0x28347e0 .delay 1 (40,40,40) L_0x28347e0/d;
L_0x2834020/d .functor AND 1, L_0x2834480, L_0x2833e40, C4<1>, C4<1>;
L_0x2834020 .delay 1 (40,40,40) L_0x2834020/d;
L_0x2834aa0/d .functor OR 1, L_0x28347e0, L_0x2834020, C4<0>, C4<0>;
L_0x2834aa0 .delay 1 (40,40,40) L_0x2834aa0/d;
v0x2739230_0 .net "AandB", 0 0, L_0x28347e0;  1 drivers
v0x2739310_0 .net "BxorSub", 0 0, L_0x28343c0;  1 drivers
v0x27393d0_0 .net "a", 0 0, L_0x2836270;  alias, 1 drivers
v0x27394a0_0 .net "b", 0 0, L_0x28363d0;  alias, 1 drivers
v0x2739560_0 .net "carryin", 0 0, L_0x2833e40;  alias, 1 drivers
v0x2739670_0 .net "carryout", 0 0, L_0x2834aa0;  alias, 1 drivers
v0x2739730_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27397d0_0 .net "res", 0 0, L_0x28345e0;  alias, 1 drivers
v0x2739890_0 .net "xAorB", 0 0, L_0x2834480;  1 drivers
v0x27399e0_0 .net "xAorBandCin", 0 0, L_0x2834020;  1 drivers
S_0x273b090 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x273b250 .param/l "i" 0 4 165, +C4<0110>;
S_0x273b310 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x273b090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2836310/d .functor AND 1, L_0x2838e00, L_0x2838f60, C4<1>, C4<1>;
L_0x2836310 .delay 1 (40,40,40) L_0x2836310/d;
L_0x2836840/d .functor NAND 1, L_0x2838e00, L_0x2838f60, C4<1>, C4<1>;
L_0x2836840 .delay 1 (20,20,20) L_0x2836840/d;
L_0x2836b30/d .functor OR 1, L_0x2838e00, L_0x2838f60, C4<0>, C4<0>;
L_0x2836b30 .delay 1 (40,40,40) L_0x2836b30/d;
L_0x2836cc0/d .functor NOR 1, L_0x2838e00, L_0x2838f60, C4<0>, C4<0>;
L_0x2836cc0 .delay 1 (20,20,20) L_0x2836cc0/d;
L_0x2836e20/d .functor XOR 1, L_0x2838e00, L_0x2838f60, C4<0>, C4<0>;
L_0x2836e20 .delay 1 (40,40,40) L_0x2836e20/d;
L_0x2837830/d .functor NOT 1, L_0x2839250, C4<0>, C4<0>, C4<0>;
L_0x2837830 .delay 1 (10,10,10) L_0x2837830/d;
L_0x2837990/d .functor NOT 1, L_0x2839110, C4<0>, C4<0>, C4<0>;
L_0x2837990 .delay 1 (10,10,10) L_0x2837990/d;
L_0x2837a50/d .functor NOT 1, L_0x28391b0, C4<0>, C4<0>, C4<0>;
L_0x2837a50 .delay 1 (10,10,10) L_0x2837a50/d;
L_0x2837c00/d .functor AND 1, L_0x2837150, L_0x2837830, L_0x2837990, L_0x2837a50;
L_0x2837c00 .delay 1 (80,80,80) L_0x2837c00/d;
L_0x2837db0/d .functor AND 1, L_0x2837150, L_0x2839250, L_0x2837990, L_0x2837a50;
L_0x2837db0 .delay 1 (80,80,80) L_0x2837db0/d;
L_0x2837f60/d .functor AND 1, L_0x2836e20, L_0x2837830, L_0x2839110, L_0x2837a50;
L_0x2837f60 .delay 1 (80,80,80) L_0x2837f60/d;
L_0x2838150/d .functor AND 1, L_0x2837150, L_0x2839250, L_0x2839110, L_0x2837a50;
L_0x2838150 .delay 1 (80,80,80) L_0x2838150/d;
L_0x2838280/d .functor AND 1, L_0x2836310, L_0x2837830, L_0x2837990, L_0x28391b0;
L_0x2838280 .delay 1 (80,80,80) L_0x2838280/d;
L_0x28384e0/d .functor AND 1, L_0x2836840, L_0x2839250, L_0x2837990, L_0x28391b0;
L_0x28384e0 .delay 1 (80,80,80) L_0x28384e0/d;
L_0x2838210/d .functor AND 1, L_0x2836cc0, L_0x2837830, L_0x2839110, L_0x28391b0;
L_0x2838210 .delay 1 (80,80,80) L_0x2838210/d;
L_0x2838840/d .functor AND 1, L_0x2836b30, L_0x2839250, L_0x2839110, L_0x28391b0;
L_0x2838840 .delay 1 (80,80,80) L_0x2838840/d;
L_0x2838a10/0/0 .functor OR 1, L_0x2837c00, L_0x2837db0, L_0x2837f60, L_0x2838280;
L_0x2838a10/0/4 .functor OR 1, L_0x28384e0, L_0x2838210, L_0x2838840, L_0x2838150;
L_0x2838a10/d .functor OR 1, L_0x2838a10/0/0, L_0x2838a10/0/4, C4<0>, C4<0>;
L_0x2838a10 .delay 1 (160,160,160) L_0x2838a10/d;
v0x273c250_0 .net "a", 0 0, L_0x2838e00;  1 drivers
v0x273c310_0 .net "addSub", 0 0, L_0x2837150;  1 drivers
v0x273c3e0_0 .net "andRes", 0 0, L_0x2836310;  1 drivers
v0x273c4b0_0 .net "b", 0 0, L_0x2838f60;  1 drivers
v0x273c580_0 .net "carryIn", 0 0, L_0x2836a00;  1 drivers
v0x273c620_0 .net "carryOut", 0 0, L_0x2837630;  1 drivers
v0x273c6f0_0 .net "initialResult", 0 0, L_0x2838a10;  1 drivers
v0x273c790_0 .net "isAdd", 0 0, L_0x2837c00;  1 drivers
v0x273c830_0 .net "isAnd", 0 0, L_0x2838280;  1 drivers
v0x273c960_0 .net "isNand", 0 0, L_0x28384e0;  1 drivers
v0x273ca00_0 .net "isNor", 0 0, L_0x2838210;  1 drivers
v0x273caa0_0 .net "isOr", 0 0, L_0x2838840;  1 drivers
v0x273cb60_0 .net "isSLT", 0 0, L_0x2838150;  1 drivers
v0x273cc20_0 .net "isSub", 0 0, L_0x2837db0;  1 drivers
v0x273cce0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x273cd80_0 .net "isXor", 0 0, L_0x2837f60;  1 drivers
v0x273ce40_0 .net "nandRes", 0 0, L_0x2836840;  1 drivers
v0x273cff0_0 .net "norRes", 0 0, L_0x2836cc0;  1 drivers
v0x273d090_0 .net "orRes", 0 0, L_0x2836b30;  1 drivers
v0x273d130_0 .net "s0", 0 0, L_0x2839250;  1 drivers
v0x273d1d0_0 .net "s0inv", 0 0, L_0x2837830;  1 drivers
v0x273d290_0 .net "s1", 0 0, L_0x2839110;  1 drivers
v0x273d350_0 .net "s1inv", 0 0, L_0x2837990;  1 drivers
v0x273d410_0 .net "s2", 0 0, L_0x28391b0;  1 drivers
v0x273d4d0_0 .net "s2inv", 0 0, L_0x2837a50;  1 drivers
v0x273d590_0 .net "xorRes", 0 0, L_0x2836e20;  1 drivers
S_0x273b610 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x273b310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2836ee0/d .functor XOR 1, L_0x2838f60, L_0x287f870, C4<0>, C4<0>;
L_0x2836ee0 .delay 1 (40,40,40) L_0x2836ee0/d;
L_0x2837040/d .functor XOR 1, L_0x2838e00, L_0x2836ee0, C4<0>, C4<0>;
L_0x2837040 .delay 1 (40,40,40) L_0x2837040/d;
L_0x2837150/d .functor XOR 1, L_0x2837040, L_0x2836a00, C4<0>, C4<0>;
L_0x2837150 .delay 1 (40,40,40) L_0x2837150/d;
L_0x2837350/d .functor AND 1, L_0x2838e00, L_0x2836ee0, C4<1>, C4<1>;
L_0x2837350 .delay 1 (40,40,40) L_0x2837350/d;
L_0x28375c0/d .functor AND 1, L_0x2837040, L_0x2836a00, C4<1>, C4<1>;
L_0x28375c0 .delay 1 (40,40,40) L_0x28375c0/d;
L_0x2837630/d .functor OR 1, L_0x2837350, L_0x28375c0, C4<0>, C4<0>;
L_0x2837630 .delay 1 (40,40,40) L_0x2837630/d;
v0x273b8e0_0 .net "AandB", 0 0, L_0x2837350;  1 drivers
v0x273b9c0_0 .net "BxorSub", 0 0, L_0x2836ee0;  1 drivers
v0x273ba80_0 .net "a", 0 0, L_0x2838e00;  alias, 1 drivers
v0x273bb50_0 .net "b", 0 0, L_0x2838f60;  alias, 1 drivers
v0x273bc10_0 .net "carryin", 0 0, L_0x2836a00;  alias, 1 drivers
v0x273bd20_0 .net "carryout", 0 0, L_0x2837630;  alias, 1 drivers
v0x273bde0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x273be80_0 .net "res", 0 0, L_0x2837150;  alias, 1 drivers
v0x273bf40_0 .net "xAorB", 0 0, L_0x2837040;  1 drivers
v0x273c090_0 .net "xAorBandCin", 0 0, L_0x28375c0;  1 drivers
S_0x273d770 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x273d930 .param/l "i" 0 4 165, +C4<0111>;
S_0x273d9f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x273d770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2838ea0/d .functor AND 1, L_0x283b8b0, L_0x283ba10, C4<1>, C4<1>;
L_0x2838ea0 .delay 1 (40,40,40) L_0x2838ea0/d;
L_0x28394a0/d .functor NAND 1, L_0x283b8b0, L_0x283ba10, C4<1>, C4<1>;
L_0x28394a0 .delay 1 (20,20,20) L_0x28394a0/d;
L_0x2839600/d .functor OR 1, L_0x283b8b0, L_0x283ba10, C4<0>, C4<0>;
L_0x2839600 .delay 1 (40,40,40) L_0x2839600/d;
L_0x2839790/d .functor NOR 1, L_0x283b8b0, L_0x283ba10, C4<0>, C4<0>;
L_0x2839790 .delay 1 (20,20,20) L_0x2839790/d;
L_0x2839850/d .functor XOR 1, L_0x283b8b0, L_0x283ba10, C4<0>, C4<0>;
L_0x2839850 .delay 1 (40,40,40) L_0x2839850/d;
L_0x283a2b0/d .functor NOT 1, L_0x2839390, C4<0>, C4<0>, C4<0>;
L_0x283a2b0 .delay 1 (10,10,10) L_0x283a2b0/d;
L_0x283a410/d .functor NOT 1, L_0x283bbc0, C4<0>, C4<0>, C4<0>;
L_0x283a410 .delay 1 (10,10,10) L_0x283a410/d;
L_0x283a4d0/d .functor NOT 1, L_0x283bc60, C4<0>, C4<0>, C4<0>;
L_0x283a4d0 .delay 1 (10,10,10) L_0x283a4d0/d;
L_0x283a680/d .functor AND 1, L_0x2839bd0, L_0x283a2b0, L_0x283a410, L_0x283a4d0;
L_0x283a680 .delay 1 (80,80,80) L_0x283a680/d;
L_0x283a830/d .functor AND 1, L_0x2839bd0, L_0x2839390, L_0x283a410, L_0x283a4d0;
L_0x283a830 .delay 1 (80,80,80) L_0x283a830/d;
L_0x283a9e0/d .functor AND 1, L_0x2839850, L_0x283a2b0, L_0x283bbc0, L_0x283a4d0;
L_0x283a9e0 .delay 1 (80,80,80) L_0x283a9e0/d;
L_0x283abd0/d .functor AND 1, L_0x2839bd0, L_0x2839390, L_0x283bbc0, L_0x283a4d0;
L_0x283abd0 .delay 1 (80,80,80) L_0x283abd0/d;
L_0x283ad00/d .functor AND 1, L_0x2838ea0, L_0x283a2b0, L_0x283a410, L_0x283bc60;
L_0x283ad00 .delay 1 (80,80,80) L_0x283ad00/d;
L_0x283af60/d .functor AND 1, L_0x28394a0, L_0x2839390, L_0x283a410, L_0x283bc60;
L_0x283af60 .delay 1 (80,80,80) L_0x283af60/d;
L_0x283ac90/d .functor AND 1, L_0x2839790, L_0x283a2b0, L_0x283bbc0, L_0x283bc60;
L_0x283ac90 .delay 1 (80,80,80) L_0x283ac90/d;
L_0x283b2f0/d .functor AND 1, L_0x2839600, L_0x2839390, L_0x283bbc0, L_0x283bc60;
L_0x283b2f0 .delay 1 (80,80,80) L_0x283b2f0/d;
L_0x283b4c0/0/0 .functor OR 1, L_0x283a680, L_0x283a830, L_0x283a9e0, L_0x283ad00;
L_0x283b4c0/0/4 .functor OR 1, L_0x283af60, L_0x283ac90, L_0x283b2f0, L_0x283abd0;
L_0x283b4c0/d .functor OR 1, L_0x283b4c0/0/0, L_0x283b4c0/0/4, C4<0>, C4<0>;
L_0x283b4c0 .delay 1 (160,160,160) L_0x283b4c0/d;
v0x273e8f0_0 .net "a", 0 0, L_0x283b8b0;  1 drivers
v0x273e9b0_0 .net "addSub", 0 0, L_0x2839bd0;  1 drivers
v0x273ea80_0 .net "andRes", 0 0, L_0x2838ea0;  1 drivers
v0x273eb50_0 .net "b", 0 0, L_0x283ba10;  1 drivers
v0x273ec20_0 .net "carryIn", 0 0, L_0x28392f0;  1 drivers
v0x273ecc0_0 .net "carryOut", 0 0, L_0x283a0b0;  1 drivers
v0x273ed90_0 .net "initialResult", 0 0, L_0x283b4c0;  1 drivers
v0x273ee30_0 .net "isAdd", 0 0, L_0x283a680;  1 drivers
v0x273eed0_0 .net "isAnd", 0 0, L_0x283ad00;  1 drivers
v0x273f000_0 .net "isNand", 0 0, L_0x283af60;  1 drivers
v0x273f0a0_0 .net "isNor", 0 0, L_0x283ac90;  1 drivers
v0x273f140_0 .net "isOr", 0 0, L_0x283b2f0;  1 drivers
v0x273f200_0 .net "isSLT", 0 0, L_0x283abd0;  1 drivers
v0x273f2c0_0 .net "isSub", 0 0, L_0x283a830;  1 drivers
v0x273f380_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x273f420_0 .net "isXor", 0 0, L_0x283a9e0;  1 drivers
v0x273f4e0_0 .net "nandRes", 0 0, L_0x28394a0;  1 drivers
v0x273f690_0 .net "norRes", 0 0, L_0x2839790;  1 drivers
v0x273f730_0 .net "orRes", 0 0, L_0x2839600;  1 drivers
v0x273f7d0_0 .net "s0", 0 0, L_0x2839390;  1 drivers
v0x273f870_0 .net "s0inv", 0 0, L_0x283a2b0;  1 drivers
v0x273f930_0 .net "s1", 0 0, L_0x283bbc0;  1 drivers
v0x273f9f0_0 .net "s1inv", 0 0, L_0x283a410;  1 drivers
v0x273fab0_0 .net "s2", 0 0, L_0x283bc60;  1 drivers
v0x273fb70_0 .net "s2inv", 0 0, L_0x283a4d0;  1 drivers
v0x273fc30_0 .net "xorRes", 0 0, L_0x2839850;  1 drivers
S_0x273dcf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x273d9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28399b0/d .functor XOR 1, L_0x283ba10, L_0x287f870, C4<0>, C4<0>;
L_0x28399b0 .delay 1 (40,40,40) L_0x28399b0/d;
L_0x2839a70/d .functor XOR 1, L_0x283b8b0, L_0x28399b0, C4<0>, C4<0>;
L_0x2839a70 .delay 1 (40,40,40) L_0x2839a70/d;
L_0x2839bd0/d .functor XOR 1, L_0x2839a70, L_0x28392f0, C4<0>, C4<0>;
L_0x2839bd0 .delay 1 (40,40,40) L_0x2839bd0/d;
L_0x2839dd0/d .functor AND 1, L_0x283b8b0, L_0x28399b0, C4<1>, C4<1>;
L_0x2839dd0 .delay 1 (40,40,40) L_0x2839dd0/d;
L_0x283a040/d .functor AND 1, L_0x2839a70, L_0x28392f0, C4<1>, C4<1>;
L_0x283a040 .delay 1 (40,40,40) L_0x283a040/d;
L_0x283a0b0/d .functor OR 1, L_0x2839dd0, L_0x283a040, C4<0>, C4<0>;
L_0x283a0b0 .delay 1 (40,40,40) L_0x283a0b0/d;
v0x273df80_0 .net "AandB", 0 0, L_0x2839dd0;  1 drivers
v0x273e060_0 .net "BxorSub", 0 0, L_0x28399b0;  1 drivers
v0x273e120_0 .net "a", 0 0, L_0x283b8b0;  alias, 1 drivers
v0x273e1f0_0 .net "b", 0 0, L_0x283ba10;  alias, 1 drivers
v0x273e2b0_0 .net "carryin", 0 0, L_0x28392f0;  alias, 1 drivers
v0x273e3c0_0 .net "carryout", 0 0, L_0x283a0b0;  alias, 1 drivers
v0x273e480_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x273e520_0 .net "res", 0 0, L_0x2839bd0;  alias, 1 drivers
v0x273e5e0_0 .net "xAorB", 0 0, L_0x2839a70;  1 drivers
v0x273e730_0 .net "xAorBandCin", 0 0, L_0x283a040;  1 drivers
S_0x273fe10 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2736490 .param/l "i" 0 4 165, +C4<01000>;
S_0x27400d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x273fe10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x283b950/d .functor AND 1, L_0x283e3d0, L_0x283e530, C4<1>, C4<1>;
L_0x283b950 .delay 1 (40,40,40) L_0x283b950/d;
L_0x283c020/d .functor NAND 1, L_0x283e3d0, L_0x283e530, C4<1>, C4<1>;
L_0x283c020 .delay 1 (20,20,20) L_0x283c020/d;
L_0x283c180/d .functor OR 1, L_0x283e3d0, L_0x283e530, C4<0>, C4<0>;
L_0x283c180 .delay 1 (40,40,40) L_0x283c180/d;
L_0x283c310/d .functor NOR 1, L_0x283e3d0, L_0x283e530, C4<0>, C4<0>;
L_0x283c310 .delay 1 (20,20,20) L_0x283c310/d;
L_0x283c3d0/d .functor XOR 1, L_0x283e3d0, L_0x283e530, C4<0>, C4<0>;
L_0x283c3d0 .delay 1 (40,40,40) L_0x283c3d0/d;
L_0x283ce30/d .functor NOT 1, L_0x283bee0, C4<0>, C4<0>, C4<0>;
L_0x283ce30 .delay 1 (10,10,10) L_0x283ce30/d;
L_0x283cf90/d .functor NOT 1, L_0x283e890, C4<0>, C4<0>, C4<0>;
L_0x283cf90 .delay 1 (10,10,10) L_0x283cf90/d;
L_0x283d050/d .functor NOT 1, L_0x283e930, C4<0>, C4<0>, C4<0>;
L_0x283d050 .delay 1 (10,10,10) L_0x283d050/d;
L_0x283d200/d .functor AND 1, L_0x283c750, L_0x283ce30, L_0x283cf90, L_0x283d050;
L_0x283d200 .delay 1 (80,80,80) L_0x283d200/d;
L_0x283d3b0/d .functor AND 1, L_0x283c750, L_0x283bee0, L_0x283cf90, L_0x283d050;
L_0x283d3b0 .delay 1 (80,80,80) L_0x283d3b0/d;
L_0x283d560/d .functor AND 1, L_0x283c3d0, L_0x283ce30, L_0x283e890, L_0x283d050;
L_0x283d560 .delay 1 (80,80,80) L_0x283d560/d;
L_0x283d750/d .functor AND 1, L_0x283c750, L_0x283bee0, L_0x283e890, L_0x283d050;
L_0x283d750 .delay 1 (80,80,80) L_0x283d750/d;
L_0x283d880/d .functor AND 1, L_0x283b950, L_0x283ce30, L_0x283cf90, L_0x283e930;
L_0x283d880 .delay 1 (80,80,80) L_0x283d880/d;
L_0x283dae0/d .functor AND 1, L_0x283c020, L_0x283bee0, L_0x283cf90, L_0x283e930;
L_0x283dae0 .delay 1 (80,80,80) L_0x283dae0/d;
L_0x283d810/d .functor AND 1, L_0x283c310, L_0x283ce30, L_0x283e890, L_0x283e930;
L_0x283d810 .delay 1 (80,80,80) L_0x283d810/d;
L_0x283de40/d .functor AND 1, L_0x283c180, L_0x283bee0, L_0x283e890, L_0x283e930;
L_0x283de40 .delay 1 (80,80,80) L_0x283de40/d;
L_0x283dfe0/0/0 .functor OR 1, L_0x283d200, L_0x283d3b0, L_0x283d560, L_0x283d880;
L_0x283dfe0/0/4 .functor OR 1, L_0x283dae0, L_0x283d810, L_0x283de40, L_0x283d750;
L_0x283dfe0/d .functor OR 1, L_0x283dfe0/0/0, L_0x283dfe0/0/4, C4<0>, C4<0>;
L_0x283dfe0 .delay 1 (160,160,160) L_0x283dfe0/d;
v0x27410e0_0 .net "a", 0 0, L_0x283e3d0;  1 drivers
v0x27411a0_0 .net "addSub", 0 0, L_0x283c750;  1 drivers
v0x2741270_0 .net "andRes", 0 0, L_0x283b950;  1 drivers
v0x2741340_0 .net "b", 0 0, L_0x283e530;  1 drivers
v0x2741410_0 .net "carryIn", 0 0, L_0x283be40;  1 drivers
v0x27414b0_0 .net "carryOut", 0 0, L_0x283cc30;  1 drivers
v0x2741580_0 .net "initialResult", 0 0, L_0x283dfe0;  1 drivers
v0x2741620_0 .net "isAdd", 0 0, L_0x283d200;  1 drivers
v0x27416c0_0 .net "isAnd", 0 0, L_0x283d880;  1 drivers
v0x27417f0_0 .net "isNand", 0 0, L_0x283dae0;  1 drivers
v0x2741890_0 .net "isNor", 0 0, L_0x283d810;  1 drivers
v0x2741930_0 .net "isOr", 0 0, L_0x283de40;  1 drivers
v0x27419f0_0 .net "isSLT", 0 0, L_0x283d750;  1 drivers
v0x2741ab0_0 .net "isSub", 0 0, L_0x283d3b0;  1 drivers
v0x2741b70_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2741c10_0 .net "isXor", 0 0, L_0x283d560;  1 drivers
v0x2741cd0_0 .net "nandRes", 0 0, L_0x283c020;  1 drivers
v0x2741e80_0 .net "norRes", 0 0, L_0x283c310;  1 drivers
v0x2741f20_0 .net "orRes", 0 0, L_0x283c180;  1 drivers
v0x2741fc0_0 .net "s0", 0 0, L_0x283bee0;  1 drivers
v0x2742060_0 .net "s0inv", 0 0, L_0x283ce30;  1 drivers
v0x2742120_0 .net "s1", 0 0, L_0x283e890;  1 drivers
v0x27421e0_0 .net "s1inv", 0 0, L_0x283cf90;  1 drivers
v0x27422a0_0 .net "s2", 0 0, L_0x283e930;  1 drivers
v0x2742360_0 .net "s2inv", 0 0, L_0x283d050;  1 drivers
v0x2742420_0 .net "xorRes", 0 0, L_0x283c3d0;  1 drivers
S_0x27403d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27400d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x283c530/d .functor XOR 1, L_0x283e530, L_0x287f870, C4<0>, C4<0>;
L_0x283c530 .delay 1 (40,40,40) L_0x283c530/d;
L_0x283c5f0/d .functor XOR 1, L_0x283e3d0, L_0x283c530, C4<0>, C4<0>;
L_0x283c5f0 .delay 1 (40,40,40) L_0x283c5f0/d;
L_0x283c750/d .functor XOR 1, L_0x283c5f0, L_0x283be40, C4<0>, C4<0>;
L_0x283c750 .delay 1 (40,40,40) L_0x283c750/d;
L_0x283c950/d .functor AND 1, L_0x283e3d0, L_0x283c530, C4<1>, C4<1>;
L_0x283c950 .delay 1 (40,40,40) L_0x283c950/d;
L_0x283cbc0/d .functor AND 1, L_0x283c5f0, L_0x283be40, C4<1>, C4<1>;
L_0x283cbc0 .delay 1 (40,40,40) L_0x283cbc0/d;
L_0x283cc30/d .functor OR 1, L_0x283c950, L_0x283cbc0, C4<0>, C4<0>;
L_0x283cc30 .delay 1 (40,40,40) L_0x283cc30/d;
v0x2740660_0 .net "AandB", 0 0, L_0x283c950;  1 drivers
v0x2740740_0 .net "BxorSub", 0 0, L_0x283c530;  1 drivers
v0x2740800_0 .net "a", 0 0, L_0x283e3d0;  alias, 1 drivers
v0x27408d0_0 .net "b", 0 0, L_0x283e530;  alias, 1 drivers
v0x2740990_0 .net "carryin", 0 0, L_0x283be40;  alias, 1 drivers
v0x2740aa0_0 .net "carryout", 0 0, L_0x283cc30;  alias, 1 drivers
v0x2740b60_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27370a0_0 .net "res", 0 0, L_0x283c750;  alias, 1 drivers
v0x2740e10_0 .net "xAorB", 0 0, L_0x283c5f0;  1 drivers
v0x2740f40_0 .net "xAorBandCin", 0 0, L_0x283cbc0;  1 drivers
S_0x2742600 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x27427c0 .param/l "i" 0 4 165, +C4<01001>;
S_0x2742880 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2742600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x283e470/d .functor AND 1, L_0x2840e70, L_0x282b5d0, C4<1>, C4<1>;
L_0x283e470 .delay 1 (40,40,40) L_0x283e470/d;
L_0x283e730/d .functor NAND 1, L_0x2840e70, L_0x282b5d0, C4<1>, C4<1>;
L_0x283e730 .delay 1 (20,20,20) L_0x283e730/d;
L_0x283eb90/d .functor OR 1, L_0x2840e70, L_0x282b5d0, C4<0>, C4<0>;
L_0x283eb90 .delay 1 (40,40,40) L_0x283eb90/d;
L_0x283ed20/d .functor NOR 1, L_0x2840e70, L_0x282b5d0, C4<0>, C4<0>;
L_0x283ed20 .delay 1 (20,20,20) L_0x283ed20/d;
L_0x283ede0/d .functor XOR 1, L_0x2840e70, L_0x282b5d0, C4<0>, C4<0>;
L_0x283ede0 .delay 1 (40,40,40) L_0x283ede0/d;
L_0x283f840/d .functor NOT 1, L_0x283ea60, C4<0>, C4<0>, C4<0>;
L_0x283f840 .delay 1 (10,10,10) L_0x283f840/d;
L_0x283f9a0/d .functor NOT 1, L_0x28414d0, C4<0>, C4<0>, C4<0>;
L_0x283f9a0 .delay 1 (10,10,10) L_0x283f9a0/d;
L_0x283fa60/d .functor NOT 1, L_0x2841570, C4<0>, C4<0>, C4<0>;
L_0x283fa60 .delay 1 (10,10,10) L_0x283fa60/d;
L_0x283fc10/d .functor AND 1, L_0x283f160, L_0x283f840, L_0x283f9a0, L_0x283fa60;
L_0x283fc10 .delay 1 (80,80,80) L_0x283fc10/d;
L_0x283fdc0/d .functor AND 1, L_0x283f160, L_0x283ea60, L_0x283f9a0, L_0x283fa60;
L_0x283fdc0 .delay 1 (80,80,80) L_0x283fdc0/d;
L_0x283ff70/d .functor AND 1, L_0x283ede0, L_0x283f840, L_0x28414d0, L_0x283fa60;
L_0x283ff70 .delay 1 (80,80,80) L_0x283ff70/d;
L_0x2840160/d .functor AND 1, L_0x283f160, L_0x283ea60, L_0x28414d0, L_0x283fa60;
L_0x2840160 .delay 1 (80,80,80) L_0x2840160/d;
L_0x2840290/d .functor AND 1, L_0x283e470, L_0x283f840, L_0x283f9a0, L_0x2841570;
L_0x2840290 .delay 1 (80,80,80) L_0x2840290/d;
L_0x2840520/d .functor AND 1, L_0x283e730, L_0x283ea60, L_0x283f9a0, L_0x2841570;
L_0x2840520 .delay 1 (80,80,80) L_0x2840520/d;
L_0x2840220/d .functor AND 1, L_0x283ed20, L_0x283f840, L_0x28414d0, L_0x2841570;
L_0x2840220 .delay 1 (80,80,80) L_0x2840220/d;
L_0x28408b0/d .functor AND 1, L_0x283eb90, L_0x283ea60, L_0x28414d0, L_0x2841570;
L_0x28408b0 .delay 1 (80,80,80) L_0x28408b0/d;
L_0x2840a80/0/0 .functor OR 1, L_0x283fc10, L_0x283fdc0, L_0x283ff70, L_0x2840290;
L_0x2840a80/0/4 .functor OR 1, L_0x2840520, L_0x2840220, L_0x28408b0, L_0x2840160;
L_0x2840a80/d .functor OR 1, L_0x2840a80/0/0, L_0x2840a80/0/4, C4<0>, C4<0>;
L_0x2840a80 .delay 1 (160,160,160) L_0x2840a80/d;
v0x2743780_0 .net "a", 0 0, L_0x2840e70;  1 drivers
v0x2743840_0 .net "addSub", 0 0, L_0x283f160;  1 drivers
v0x2743910_0 .net "andRes", 0 0, L_0x283e470;  1 drivers
v0x27439e0_0 .net "b", 0 0, L_0x282b5d0;  1 drivers
v0x2743ab0_0 .net "carryIn", 0 0, L_0x283ec50;  1 drivers
v0x2743b50_0 .net "carryOut", 0 0, L_0x283f640;  1 drivers
v0x2743c20_0 .net "initialResult", 0 0, L_0x2840a80;  1 drivers
v0x2743cc0_0 .net "isAdd", 0 0, L_0x283fc10;  1 drivers
v0x2743d60_0 .net "isAnd", 0 0, L_0x2840290;  1 drivers
v0x2743e90_0 .net "isNand", 0 0, L_0x2840520;  1 drivers
v0x2743f30_0 .net "isNor", 0 0, L_0x2840220;  1 drivers
v0x2743fd0_0 .net "isOr", 0 0, L_0x28408b0;  1 drivers
v0x2744090_0 .net "isSLT", 0 0, L_0x2840160;  1 drivers
v0x2744150_0 .net "isSub", 0 0, L_0x283fdc0;  1 drivers
v0x2744210_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27442b0_0 .net "isXor", 0 0, L_0x283ff70;  1 drivers
v0x2744370_0 .net "nandRes", 0 0, L_0x283e730;  1 drivers
v0x2744520_0 .net "norRes", 0 0, L_0x283ed20;  1 drivers
v0x27445c0_0 .net "orRes", 0 0, L_0x283eb90;  1 drivers
v0x2744660_0 .net "s0", 0 0, L_0x283ea60;  1 drivers
v0x2744700_0 .net "s0inv", 0 0, L_0x283f840;  1 drivers
v0x27447c0_0 .net "s1", 0 0, L_0x28414d0;  1 drivers
v0x2744880_0 .net "s1inv", 0 0, L_0x283f9a0;  1 drivers
v0x2744940_0 .net "s2", 0 0, L_0x2841570;  1 drivers
v0x2744a00_0 .net "s2inv", 0 0, L_0x283fa60;  1 drivers
v0x2744ac0_0 .net "xorRes", 0 0, L_0x283ede0;  1 drivers
S_0x2742b80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2742880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x283ef40/d .functor XOR 1, L_0x282b5d0, L_0x287f870, C4<0>, C4<0>;
L_0x283ef40 .delay 1 (40,40,40) L_0x283ef40/d;
L_0x283f000/d .functor XOR 1, L_0x2840e70, L_0x283ef40, C4<0>, C4<0>;
L_0x283f000 .delay 1 (40,40,40) L_0x283f000/d;
L_0x283f160/d .functor XOR 1, L_0x283f000, L_0x283ec50, C4<0>, C4<0>;
L_0x283f160 .delay 1 (40,40,40) L_0x283f160/d;
L_0x283f360/d .functor AND 1, L_0x2840e70, L_0x283ef40, C4<1>, C4<1>;
L_0x283f360 .delay 1 (40,40,40) L_0x283f360/d;
L_0x283f5d0/d .functor AND 1, L_0x283f000, L_0x283ec50, C4<1>, C4<1>;
L_0x283f5d0 .delay 1 (40,40,40) L_0x283f5d0/d;
L_0x283f640/d .functor OR 1, L_0x283f360, L_0x283f5d0, C4<0>, C4<0>;
L_0x283f640 .delay 1 (40,40,40) L_0x283f640/d;
v0x2742e10_0 .net "AandB", 0 0, L_0x283f360;  1 drivers
v0x2742ef0_0 .net "BxorSub", 0 0, L_0x283ef40;  1 drivers
v0x2742fb0_0 .net "a", 0 0, L_0x2840e70;  alias, 1 drivers
v0x2743080_0 .net "b", 0 0, L_0x282b5d0;  alias, 1 drivers
v0x2743140_0 .net "carryin", 0 0, L_0x283ec50;  alias, 1 drivers
v0x2743250_0 .net "carryout", 0 0, L_0x283f640;  alias, 1 drivers
v0x2743310_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27433b0_0 .net "res", 0 0, L_0x283f160;  alias, 1 drivers
v0x2743470_0 .net "xAorB", 0 0, L_0x283f000;  1 drivers
v0x27435c0_0 .net "xAorBandCin", 0 0, L_0x283f5d0;  1 drivers
S_0x2744ca0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2744e60 .param/l "i" 0 4 165, +C4<01010>;
S_0x2744f20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2744ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2840f10/d .functor AND 1, L_0x2843b50, L_0x2843cb0, C4<1>, C4<1>;
L_0x2840f10 .delay 1 (40,40,40) L_0x2840f10/d;
L_0x282b670/d .functor NAND 1, L_0x2843b50, L_0x2843cb0, C4<1>, C4<1>;
L_0x282b670 .delay 1 (20,20,20) L_0x282b670/d;
L_0x283eb00/d .functor OR 1, L_0x2843b50, L_0x2843cb0, C4<0>, C4<0>;
L_0x283eb00 .delay 1 (40,40,40) L_0x283eb00/d;
L_0x2841ab0/d .functor NOR 1, L_0x2843b50, L_0x2843cb0, C4<0>, C4<0>;
L_0x2841ab0 .delay 1 (20,20,20) L_0x2841ab0/d;
L_0x2841b20/d .functor XOR 1, L_0x2843b50, L_0x2843cb0, C4<0>, C4<0>;
L_0x2841b20 .delay 1 (40,40,40) L_0x2841b20/d;
L_0x2842580/d .functor NOT 1, L_0x2843f00, C4<0>, C4<0>, C4<0>;
L_0x2842580 .delay 1 (10,10,10) L_0x2842580/d;
L_0x27464c0/d .functor NOT 1, L_0x2843fa0, C4<0>, C4<0>, C4<0>;
L_0x27464c0 .delay 1 (10,10,10) L_0x27464c0/d;
L_0x2842730/d .functor NOT 1, L_0x2844040, C4<0>, C4<0>, C4<0>;
L_0x2842730 .delay 1 (10,10,10) L_0x2842730/d;
L_0x28428e0/d .functor AND 1, L_0x2841ea0, L_0x2842580, L_0x27464c0, L_0x2842730;
L_0x28428e0 .delay 1 (80,80,80) L_0x28428e0/d;
L_0x2842a90/d .functor AND 1, L_0x2841ea0, L_0x2843f00, L_0x27464c0, L_0x2842730;
L_0x2842a90 .delay 1 (80,80,80) L_0x2842a90/d;
L_0x2842ca0/d .functor AND 1, L_0x2841b20, L_0x2842580, L_0x2843fa0, L_0x2842730;
L_0x2842ca0 .delay 1 (80,80,80) L_0x2842ca0/d;
L_0x2842e80/d .functor AND 1, L_0x2841ea0, L_0x2843f00, L_0x2843fa0, L_0x2842730;
L_0x2842e80 .delay 1 (80,80,80) L_0x2842e80/d;
L_0x2843050/d .functor AND 1, L_0x2840f10, L_0x2842580, L_0x27464c0, L_0x2844040;
L_0x2843050 .delay 1 (80,80,80) L_0x2843050/d;
L_0x2843230/d .functor AND 1, L_0x282b670, L_0x2843f00, L_0x27464c0, L_0x2844040;
L_0x2843230 .delay 1 (80,80,80) L_0x2843230/d;
L_0x2842fe0/d .functor AND 1, L_0x2841ab0, L_0x2842580, L_0x2843fa0, L_0x2844040;
L_0x2842fe0 .delay 1 (80,80,80) L_0x2842fe0/d;
L_0x28435c0/d .functor AND 1, L_0x283eb00, L_0x2843f00, L_0x2843fa0, L_0x2844040;
L_0x28435c0 .delay 1 (80,80,80) L_0x28435c0/d;
L_0x2843760/0/0 .functor OR 1, L_0x28428e0, L_0x2842a90, L_0x2842ca0, L_0x2843050;
L_0x2843760/0/4 .functor OR 1, L_0x2843230, L_0x2842fe0, L_0x28435c0, L_0x2842e80;
L_0x2843760/d .functor OR 1, L_0x2843760/0/0, L_0x2843760/0/4, C4<0>, C4<0>;
L_0x2843760 .delay 1 (160,160,160) L_0x2843760/d;
v0x2745e20_0 .net "a", 0 0, L_0x2843b50;  1 drivers
v0x2745ee0_0 .net "addSub", 0 0, L_0x2841ea0;  1 drivers
v0x2745fb0_0 .net "andRes", 0 0, L_0x2840f10;  1 drivers
v0x2746080_0 .net "b", 0 0, L_0x2843cb0;  1 drivers
v0x2746150_0 .net "carryIn", 0 0, L_0x2843e60;  1 drivers
v0x27461f0_0 .net "carryOut", 0 0, L_0x2842380;  1 drivers
v0x27462c0_0 .net "initialResult", 0 0, L_0x2843760;  1 drivers
v0x2746360_0 .net "isAdd", 0 0, L_0x28428e0;  1 drivers
v0x2746400_0 .net "isAnd", 0 0, L_0x2843050;  1 drivers
v0x2746530_0 .net "isNand", 0 0, L_0x2843230;  1 drivers
v0x27465d0_0 .net "isNor", 0 0, L_0x2842fe0;  1 drivers
v0x2746670_0 .net "isOr", 0 0, L_0x28435c0;  1 drivers
v0x2746730_0 .net "isSLT", 0 0, L_0x2842e80;  1 drivers
v0x27467f0_0 .net "isSub", 0 0, L_0x2842a90;  1 drivers
v0x27468b0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2746950_0 .net "isXor", 0 0, L_0x2842ca0;  1 drivers
v0x2746a10_0 .net "nandRes", 0 0, L_0x282b670;  1 drivers
v0x2746bc0_0 .net "norRes", 0 0, L_0x2841ab0;  1 drivers
v0x2746c60_0 .net "orRes", 0 0, L_0x283eb00;  1 drivers
v0x2746d00_0 .net "s0", 0 0, L_0x2843f00;  1 drivers
v0x2746da0_0 .net "s0inv", 0 0, L_0x2842580;  1 drivers
v0x2746e60_0 .net "s1", 0 0, L_0x2843fa0;  1 drivers
v0x2746f20_0 .net "s1inv", 0 0, L_0x27464c0;  1 drivers
v0x2746fe0_0 .net "s2", 0 0, L_0x2844040;  1 drivers
v0x27470a0_0 .net "s2inv", 0 0, L_0x2842730;  1 drivers
v0x2747160_0 .net "xorRes", 0 0, L_0x2841b20;  1 drivers
S_0x2745220 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2744f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2841c80/d .functor XOR 1, L_0x2843cb0, L_0x287f870, C4<0>, C4<0>;
L_0x2841c80 .delay 1 (40,40,40) L_0x2841c80/d;
L_0x2841d40/d .functor XOR 1, L_0x2843b50, L_0x2841c80, C4<0>, C4<0>;
L_0x2841d40 .delay 1 (40,40,40) L_0x2841d40/d;
L_0x2841ea0/d .functor XOR 1, L_0x2841d40, L_0x2843e60, C4<0>, C4<0>;
L_0x2841ea0 .delay 1 (40,40,40) L_0x2841ea0/d;
L_0x28420a0/d .functor AND 1, L_0x2843b50, L_0x2841c80, C4<1>, C4<1>;
L_0x28420a0 .delay 1 (40,40,40) L_0x28420a0/d;
L_0x2842310/d .functor AND 1, L_0x2841d40, L_0x2843e60, C4<1>, C4<1>;
L_0x2842310 .delay 1 (40,40,40) L_0x2842310/d;
L_0x2842380/d .functor OR 1, L_0x28420a0, L_0x2842310, C4<0>, C4<0>;
L_0x2842380 .delay 1 (40,40,40) L_0x2842380/d;
v0x27454b0_0 .net "AandB", 0 0, L_0x28420a0;  1 drivers
v0x2745590_0 .net "BxorSub", 0 0, L_0x2841c80;  1 drivers
v0x2745650_0 .net "a", 0 0, L_0x2843b50;  alias, 1 drivers
v0x2745720_0 .net "b", 0 0, L_0x2843cb0;  alias, 1 drivers
v0x27457e0_0 .net "carryin", 0 0, L_0x2843e60;  alias, 1 drivers
v0x27458f0_0 .net "carryout", 0 0, L_0x2842380;  alias, 1 drivers
v0x27459b0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2745a50_0 .net "res", 0 0, L_0x2841ea0;  alias, 1 drivers
v0x2745b10_0 .net "xAorB", 0 0, L_0x2841d40;  1 drivers
v0x2745c60_0 .net "xAorBandCin", 0 0, L_0x2842310;  1 drivers
S_0x2747340 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2747500 .param/l "i" 0 4 165, +C4<01011>;
S_0x27475c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2747340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2843bf0/d .functor AND 1, L_0x2846530, L_0x2846690, C4<1>, C4<1>;
L_0x2843bf0 .delay 1 (40,40,40) L_0x2843bf0/d;
L_0x2833cd0/d .functor NAND 1, L_0x2846530, L_0x2846690, C4<1>, C4<1>;
L_0x2833cd0 .delay 1 (20,20,20) L_0x2833cd0/d;
L_0x2843420/d .functor OR 1, L_0x2846530, L_0x2846690, C4<0>, C4<0>;
L_0x2843420 .delay 1 (40,40,40) L_0x2843420/d;
L_0x2844420/d .functor NOR 1, L_0x2846530, L_0x2846690, C4<0>, C4<0>;
L_0x2844420 .delay 1 (20,20,20) L_0x2844420/d;
L_0x28444e0/d .functor XOR 1, L_0x2846530, L_0x2846690, C4<0>, C4<0>;
L_0x28444e0 .delay 1 (40,40,40) L_0x28444e0/d;
L_0x2844ef0/d .functor NOT 1, L_0x2844170, C4<0>, C4<0>, C4<0>;
L_0x2844ef0 .delay 1 (10,10,10) L_0x2844ef0/d;
L_0x2845050/d .functor NOT 1, L_0x2844210, C4<0>, C4<0>, C4<0>;
L_0x2845050 .delay 1 (10,10,10) L_0x2845050/d;
L_0x2845110/d .functor NOT 1, L_0x2846a80, C4<0>, C4<0>, C4<0>;
L_0x2845110 .delay 1 (10,10,10) L_0x2845110/d;
L_0x28452c0/d .functor AND 1, L_0x2844810, L_0x2844ef0, L_0x2845050, L_0x2845110;
L_0x28452c0 .delay 1 (80,80,80) L_0x28452c0/d;
L_0x2845470/d .functor AND 1, L_0x2844810, L_0x2844170, L_0x2845050, L_0x2845110;
L_0x2845470 .delay 1 (80,80,80) L_0x2845470/d;
L_0x2845680/d .functor AND 1, L_0x28444e0, L_0x2844ef0, L_0x2844210, L_0x2845110;
L_0x2845680 .delay 1 (80,80,80) L_0x2845680/d;
L_0x2845860/d .functor AND 1, L_0x2844810, L_0x2844170, L_0x2844210, L_0x2845110;
L_0x2845860 .delay 1 (80,80,80) L_0x2845860/d;
L_0x2845a30/d .functor AND 1, L_0x2843bf0, L_0x2844ef0, L_0x2845050, L_0x2846a80;
L_0x2845a30 .delay 1 (80,80,80) L_0x2845a30/d;
L_0x2845c10/d .functor AND 1, L_0x2833cd0, L_0x2844170, L_0x2845050, L_0x2846a80;
L_0x2845c10 .delay 1 (80,80,80) L_0x2845c10/d;
L_0x28459c0/d .functor AND 1, L_0x2844420, L_0x2844ef0, L_0x2844210, L_0x2846a80;
L_0x28459c0 .delay 1 (80,80,80) L_0x28459c0/d;
L_0x2845fa0/d .functor AND 1, L_0x2843420, L_0x2844170, L_0x2844210, L_0x2846a80;
L_0x2845fa0 .delay 1 (80,80,80) L_0x2845fa0/d;
L_0x2846140/0/0 .functor OR 1, L_0x28452c0, L_0x2845470, L_0x2845680, L_0x2845a30;
L_0x2846140/0/4 .functor OR 1, L_0x2845c10, L_0x28459c0, L_0x2845fa0, L_0x2845860;
L_0x2846140/d .functor OR 1, L_0x2846140/0/0, L_0x2846140/0/4, C4<0>, C4<0>;
L_0x2846140 .delay 1 (160,160,160) L_0x2846140/d;
v0x27484c0_0 .net "a", 0 0, L_0x2846530;  1 drivers
v0x2748580_0 .net "addSub", 0 0, L_0x2844810;  1 drivers
v0x2748650_0 .net "andRes", 0 0, L_0x2843bf0;  1 drivers
v0x2748720_0 .net "b", 0 0, L_0x2846690;  1 drivers
v0x27487f0_0 .net "carryIn", 0 0, L_0x2844350;  1 drivers
v0x2748890_0 .net "carryOut", 0 0, L_0x2844cf0;  1 drivers
v0x2748960_0 .net "initialResult", 0 0, L_0x2846140;  1 drivers
v0x2748a00_0 .net "isAdd", 0 0, L_0x28452c0;  1 drivers
v0x2748aa0_0 .net "isAnd", 0 0, L_0x2845a30;  1 drivers
v0x2748bd0_0 .net "isNand", 0 0, L_0x2845c10;  1 drivers
v0x2748c70_0 .net "isNor", 0 0, L_0x28459c0;  1 drivers
v0x2748d10_0 .net "isOr", 0 0, L_0x2845fa0;  1 drivers
v0x2748dd0_0 .net "isSLT", 0 0, L_0x2845860;  1 drivers
v0x2748e90_0 .net "isSub", 0 0, L_0x2845470;  1 drivers
v0x2748f50_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2748ff0_0 .net "isXor", 0 0, L_0x2845680;  1 drivers
v0x27490b0_0 .net "nandRes", 0 0, L_0x2833cd0;  1 drivers
v0x2749260_0 .net "norRes", 0 0, L_0x2844420;  1 drivers
v0x2749300_0 .net "orRes", 0 0, L_0x2843420;  1 drivers
v0x27493a0_0 .net "s0", 0 0, L_0x2844170;  1 drivers
v0x2749440_0 .net "s0inv", 0 0, L_0x2844ef0;  1 drivers
v0x2749500_0 .net "s1", 0 0, L_0x2844210;  1 drivers
v0x27495c0_0 .net "s1inv", 0 0, L_0x2845050;  1 drivers
v0x2749680_0 .net "s2", 0 0, L_0x2846a80;  1 drivers
v0x2749740_0 .net "s2inv", 0 0, L_0x2845110;  1 drivers
v0x2749800_0 .net "xorRes", 0 0, L_0x28444e0;  1 drivers
S_0x27478c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27475c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2844640/d .functor XOR 1, L_0x2846690, L_0x287f870, C4<0>, C4<0>;
L_0x2844640 .delay 1 (40,40,40) L_0x2844640/d;
L_0x28446b0/d .functor XOR 1, L_0x2846530, L_0x2844640, C4<0>, C4<0>;
L_0x28446b0 .delay 1 (40,40,40) L_0x28446b0/d;
L_0x2844810/d .functor XOR 1, L_0x28446b0, L_0x2844350, C4<0>, C4<0>;
L_0x2844810 .delay 1 (40,40,40) L_0x2844810/d;
L_0x2844a10/d .functor AND 1, L_0x2846530, L_0x2844640, C4<1>, C4<1>;
L_0x2844a10 .delay 1 (40,40,40) L_0x2844a10/d;
L_0x2844c80/d .functor AND 1, L_0x28446b0, L_0x2844350, C4<1>, C4<1>;
L_0x2844c80 .delay 1 (40,40,40) L_0x2844c80/d;
L_0x2844cf0/d .functor OR 1, L_0x2844a10, L_0x2844c80, C4<0>, C4<0>;
L_0x2844cf0 .delay 1 (40,40,40) L_0x2844cf0/d;
v0x2747b50_0 .net "AandB", 0 0, L_0x2844a10;  1 drivers
v0x2747c30_0 .net "BxorSub", 0 0, L_0x2844640;  1 drivers
v0x2747cf0_0 .net "a", 0 0, L_0x2846530;  alias, 1 drivers
v0x2747dc0_0 .net "b", 0 0, L_0x2846690;  alias, 1 drivers
v0x2747e80_0 .net "carryin", 0 0, L_0x2844350;  alias, 1 drivers
v0x2747f90_0 .net "carryout", 0 0, L_0x2844cf0;  alias, 1 drivers
v0x2748050_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27480f0_0 .net "res", 0 0, L_0x2844810;  alias, 1 drivers
v0x27481b0_0 .net "xAorB", 0 0, L_0x28446b0;  1 drivers
v0x2748300_0 .net "xAorBandCin", 0 0, L_0x2844c80;  1 drivers
S_0x27499e0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2749ba0 .param/l "i" 0 4 165, +C4<01100>;
S_0x2749c60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x27499e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28465d0/d .functor AND 1, L_0x2848f30, L_0x2849090, C4<1>, C4<1>;
L_0x28465d0 .delay 1 (40,40,40) L_0x28465d0/d;
L_0x28469f0/d .functor NAND 1, L_0x2848f30, L_0x2849090, C4<1>, C4<1>;
L_0x28469f0 .delay 1 (20,20,20) L_0x28469f0/d;
L_0x2846930/d .functor OR 1, L_0x2848f30, L_0x2849090, C4<0>, C4<0>;
L_0x2846930 .delay 1 (40,40,40) L_0x2846930/d;
L_0x2845e00/d .functor NOR 1, L_0x2848f30, L_0x2849090, C4<0>, C4<0>;
L_0x2845e00 .delay 1 (20,20,20) L_0x2845e00/d;
L_0x2846ee0/d .functor XOR 1, L_0x2848f30, L_0x2849090, C4<0>, C4<0>;
L_0x2846ee0 .delay 1 (40,40,40) L_0x2846ee0/d;
L_0x28478f0/d .functor NOT 1, L_0x2846bb0, C4<0>, C4<0>, C4<0>;
L_0x28478f0 .delay 1 (10,10,10) L_0x28478f0/d;
L_0x2847a50/d .functor NOT 1, L_0x2846c50, C4<0>, C4<0>, C4<0>;
L_0x2847a50 .delay 1 (10,10,10) L_0x2847a50/d;
L_0x2847b10/d .functor NOT 1, L_0x28494b0, C4<0>, C4<0>, C4<0>;
L_0x2847b10 .delay 1 (10,10,10) L_0x2847b10/d;
L_0x2847cc0/d .functor AND 1, L_0x2847210, L_0x28478f0, L_0x2847a50, L_0x2847b10;
L_0x2847cc0 .delay 1 (80,80,80) L_0x2847cc0/d;
L_0x2847e70/d .functor AND 1, L_0x2847210, L_0x2846bb0, L_0x2847a50, L_0x2847b10;
L_0x2847e70 .delay 1 (80,80,80) L_0x2847e70/d;
L_0x2848080/d .functor AND 1, L_0x2846ee0, L_0x28478f0, L_0x2846c50, L_0x2847b10;
L_0x2848080 .delay 1 (80,80,80) L_0x2848080/d;
L_0x2848260/d .functor AND 1, L_0x2847210, L_0x2846bb0, L_0x2846c50, L_0x2847b10;
L_0x2848260 .delay 1 (80,80,80) L_0x2848260/d;
L_0x2848430/d .functor AND 1, L_0x28465d0, L_0x28478f0, L_0x2847a50, L_0x28494b0;
L_0x2848430 .delay 1 (80,80,80) L_0x2848430/d;
L_0x2848610/d .functor AND 1, L_0x28469f0, L_0x2846bb0, L_0x2847a50, L_0x28494b0;
L_0x2848610 .delay 1 (80,80,80) L_0x2848610/d;
L_0x28483c0/d .functor AND 1, L_0x2845e00, L_0x28478f0, L_0x2846c50, L_0x28494b0;
L_0x28483c0 .delay 1 (80,80,80) L_0x28483c0/d;
L_0x28489a0/d .functor AND 1, L_0x2846930, L_0x2846bb0, L_0x2846c50, L_0x28494b0;
L_0x28489a0 .delay 1 (80,80,80) L_0x28489a0/d;
L_0x2848b40/0/0 .functor OR 1, L_0x2847cc0, L_0x2847e70, L_0x2848080, L_0x2848430;
L_0x2848b40/0/4 .functor OR 1, L_0x2848610, L_0x28483c0, L_0x28489a0, L_0x2848260;
L_0x2848b40/d .functor OR 1, L_0x2848b40/0/0, L_0x2848b40/0/4, C4<0>, C4<0>;
L_0x2848b40 .delay 1 (160,160,160) L_0x2848b40/d;
v0x274ab60_0 .net "a", 0 0, L_0x2848f30;  1 drivers
v0x274ac20_0 .net "addSub", 0 0, L_0x2847210;  1 drivers
v0x274acf0_0 .net "andRes", 0 0, L_0x28465d0;  1 drivers
v0x274adc0_0 .net "b", 0 0, L_0x2849090;  1 drivers
v0x274ae90_0 .net "carryIn", 0 0, L_0x2846dc0;  1 drivers
v0x274af30_0 .net "carryOut", 0 0, L_0x28476f0;  1 drivers
v0x274b000_0 .net "initialResult", 0 0, L_0x2848b40;  1 drivers
v0x274b0a0_0 .net "isAdd", 0 0, L_0x2847cc0;  1 drivers
v0x274b140_0 .net "isAnd", 0 0, L_0x2848430;  1 drivers
v0x274b270_0 .net "isNand", 0 0, L_0x2848610;  1 drivers
v0x274b310_0 .net "isNor", 0 0, L_0x28483c0;  1 drivers
v0x274b3b0_0 .net "isOr", 0 0, L_0x28489a0;  1 drivers
v0x274b470_0 .net "isSLT", 0 0, L_0x2848260;  1 drivers
v0x274b530_0 .net "isSub", 0 0, L_0x2847e70;  1 drivers
v0x274b5f0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x274b690_0 .net "isXor", 0 0, L_0x2848080;  1 drivers
v0x274b750_0 .net "nandRes", 0 0, L_0x28469f0;  1 drivers
v0x274b900_0 .net "norRes", 0 0, L_0x2845e00;  1 drivers
v0x274b9a0_0 .net "orRes", 0 0, L_0x2846930;  1 drivers
v0x274ba40_0 .net "s0", 0 0, L_0x2846bb0;  1 drivers
v0x274bae0_0 .net "s0inv", 0 0, L_0x28478f0;  1 drivers
v0x274bba0_0 .net "s1", 0 0, L_0x2846c50;  1 drivers
v0x274bc60_0 .net "s1inv", 0 0, L_0x2847a50;  1 drivers
v0x274bd20_0 .net "s2", 0 0, L_0x28494b0;  1 drivers
v0x274bde0_0 .net "s2inv", 0 0, L_0x2847b10;  1 drivers
v0x274bea0_0 .net "xorRes", 0 0, L_0x2846ee0;  1 drivers
S_0x2749f60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2749c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2847040/d .functor XOR 1, L_0x2849090, L_0x287f870, C4<0>, C4<0>;
L_0x2847040 .delay 1 (40,40,40) L_0x2847040/d;
L_0x28470b0/d .functor XOR 1, L_0x2848f30, L_0x2847040, C4<0>, C4<0>;
L_0x28470b0 .delay 1 (40,40,40) L_0x28470b0/d;
L_0x2847210/d .functor XOR 1, L_0x28470b0, L_0x2846dc0, C4<0>, C4<0>;
L_0x2847210 .delay 1 (40,40,40) L_0x2847210/d;
L_0x2847410/d .functor AND 1, L_0x2848f30, L_0x2847040, C4<1>, C4<1>;
L_0x2847410 .delay 1 (40,40,40) L_0x2847410/d;
L_0x2847680/d .functor AND 1, L_0x28470b0, L_0x2846dc0, C4<1>, C4<1>;
L_0x2847680 .delay 1 (40,40,40) L_0x2847680/d;
L_0x28476f0/d .functor OR 1, L_0x2847410, L_0x2847680, C4<0>, C4<0>;
L_0x28476f0 .delay 1 (40,40,40) L_0x28476f0/d;
v0x274a1f0_0 .net "AandB", 0 0, L_0x2847410;  1 drivers
v0x274a2d0_0 .net "BxorSub", 0 0, L_0x2847040;  1 drivers
v0x274a390_0 .net "a", 0 0, L_0x2848f30;  alias, 1 drivers
v0x274a460_0 .net "b", 0 0, L_0x2849090;  alias, 1 drivers
v0x274a520_0 .net "carryin", 0 0, L_0x2846dc0;  alias, 1 drivers
v0x274a630_0 .net "carryout", 0 0, L_0x28476f0;  alias, 1 drivers
v0x274a6f0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x274a790_0 .net "res", 0 0, L_0x2847210;  alias, 1 drivers
v0x274a850_0 .net "xAorB", 0 0, L_0x28470b0;  1 drivers
v0x274a9a0_0 .net "xAorBandCin", 0 0, L_0x2847680;  1 drivers
S_0x274c080 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x274c240 .param/l "i" 0 4 165, +C4<01101>;
S_0x274c300 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x274c080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2848fd0/d .functor AND 1, L_0x284b910, L_0x284ba70, C4<1>, C4<1>;
L_0x2848fd0 .delay 1 (40,40,40) L_0x2848fd0/d;
L_0x28493f0/d .functor NAND 1, L_0x284b910, L_0x284ba70, C4<1>, C4<1>;
L_0x28493f0 .delay 1 (20,20,20) L_0x28493f0/d;
L_0x2849290/d .functor OR 1, L_0x284b910, L_0x284ba70, C4<0>, C4<0>;
L_0x2849290 .delay 1 (40,40,40) L_0x2849290/d;
L_0x2848800/d .functor NOR 1, L_0x284b910, L_0x284ba70, C4<0>, C4<0>;
L_0x2848800 .delay 1 (20,20,20) L_0x2848800/d;
L_0x2849900/d .functor XOR 1, L_0x284b910, L_0x284ba70, C4<0>, C4<0>;
L_0x2849900 .delay 1 (40,40,40) L_0x2849900/d;
L_0x284a340/d .functor NOT 1, L_0x2849550, C4<0>, C4<0>, C4<0>;
L_0x284a340 .delay 1 (10,10,10) L_0x284a340/d;
L_0x274d8a0/d .functor NOT 1, L_0x28495f0, C4<0>, C4<0>, C4<0>;
L_0x274d8a0 .delay 1 (10,10,10) L_0x274d8a0/d;
L_0x284a4f0/d .functor NOT 1, L_0x2849690, C4<0>, C4<0>, C4<0>;
L_0x284a4f0 .delay 1 (10,10,10) L_0x284a4f0/d;
L_0x284a6a0/d .functor AND 1, L_0x2849c80, L_0x284a340, L_0x274d8a0, L_0x284a4f0;
L_0x284a6a0 .delay 1 (80,80,80) L_0x284a6a0/d;
L_0x284a850/d .functor AND 1, L_0x2849c80, L_0x2849550, L_0x274d8a0, L_0x284a4f0;
L_0x284a850 .delay 1 (80,80,80) L_0x284a850/d;
L_0x284aa60/d .functor AND 1, L_0x2849900, L_0x284a340, L_0x28495f0, L_0x284a4f0;
L_0x284aa60 .delay 1 (80,80,80) L_0x284aa60/d;
L_0x284ac40/d .functor AND 1, L_0x2849c80, L_0x2849550, L_0x28495f0, L_0x284a4f0;
L_0x284ac40 .delay 1 (80,80,80) L_0x284ac40/d;
L_0x284ae10/d .functor AND 1, L_0x2848fd0, L_0x284a340, L_0x274d8a0, L_0x2849690;
L_0x284ae10 .delay 1 (80,80,80) L_0x284ae10/d;
L_0x284aff0/d .functor AND 1, L_0x28493f0, L_0x2849550, L_0x274d8a0, L_0x2849690;
L_0x284aff0 .delay 1 (80,80,80) L_0x284aff0/d;
L_0x284ada0/d .functor AND 1, L_0x2848800, L_0x284a340, L_0x28495f0, L_0x2849690;
L_0x284ada0 .delay 1 (80,80,80) L_0x284ada0/d;
L_0x284b380/d .functor AND 1, L_0x2849290, L_0x2849550, L_0x28495f0, L_0x2849690;
L_0x284b380 .delay 1 (80,80,80) L_0x284b380/d;
L_0x284b520/0/0 .functor OR 1, L_0x284a6a0, L_0x284a850, L_0x284aa60, L_0x284ae10;
L_0x284b520/0/4 .functor OR 1, L_0x284aff0, L_0x284ada0, L_0x284b380, L_0x284ac40;
L_0x284b520/d .functor OR 1, L_0x284b520/0/0, L_0x284b520/0/4, C4<0>, C4<0>;
L_0x284b520 .delay 1 (160,160,160) L_0x284b520/d;
v0x274d200_0 .net "a", 0 0, L_0x284b910;  1 drivers
v0x274d2c0_0 .net "addSub", 0 0, L_0x2849c80;  1 drivers
v0x274d390_0 .net "andRes", 0 0, L_0x2848fd0;  1 drivers
v0x274d460_0 .net "b", 0 0, L_0x284ba70;  1 drivers
v0x274d530_0 .net "carryIn", 0 0, L_0x2836580;  1 drivers
v0x274d5d0_0 .net "carryOut", 0 0, L_0x284a140;  1 drivers
v0x274d6a0_0 .net "initialResult", 0 0, L_0x284b520;  1 drivers
v0x274d740_0 .net "isAdd", 0 0, L_0x284a6a0;  1 drivers
v0x274d7e0_0 .net "isAnd", 0 0, L_0x284ae10;  1 drivers
v0x274d910_0 .net "isNand", 0 0, L_0x284aff0;  1 drivers
v0x274d9b0_0 .net "isNor", 0 0, L_0x284ada0;  1 drivers
v0x274da50_0 .net "isOr", 0 0, L_0x284b380;  1 drivers
v0x274db10_0 .net "isSLT", 0 0, L_0x284ac40;  1 drivers
v0x274dbd0_0 .net "isSub", 0 0, L_0x284a850;  1 drivers
v0x274dc90_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x274dd30_0 .net "isXor", 0 0, L_0x284aa60;  1 drivers
v0x274ddf0_0 .net "nandRes", 0 0, L_0x28493f0;  1 drivers
v0x274dfa0_0 .net "norRes", 0 0, L_0x2848800;  1 drivers
v0x274e040_0 .net "orRes", 0 0, L_0x2849290;  1 drivers
v0x274e0e0_0 .net "s0", 0 0, L_0x2849550;  1 drivers
v0x274e180_0 .net "s0inv", 0 0, L_0x284a340;  1 drivers
v0x274e240_0 .net "s1", 0 0, L_0x28495f0;  1 drivers
v0x274e300_0 .net "s1inv", 0 0, L_0x274d8a0;  1 drivers
v0x274e3c0_0 .net "s2", 0 0, L_0x2849690;  1 drivers
v0x274e480_0 .net "s2inv", 0 0, L_0x284a4f0;  1 drivers
v0x274e540_0 .net "xorRes", 0 0, L_0x2849900;  1 drivers
S_0x274c600 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x274c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2849a60/d .functor XOR 1, L_0x284ba70, L_0x287f870, C4<0>, C4<0>;
L_0x2849a60 .delay 1 (40,40,40) L_0x2849a60/d;
L_0x2849b20/d .functor XOR 1, L_0x284b910, L_0x2849a60, C4<0>, C4<0>;
L_0x2849b20 .delay 1 (40,40,40) L_0x2849b20/d;
L_0x2849c80/d .functor XOR 1, L_0x2849b20, L_0x2836580, C4<0>, C4<0>;
L_0x2849c80 .delay 1 (40,40,40) L_0x2849c80/d;
L_0x2849e80/d .functor AND 1, L_0x284b910, L_0x2849a60, C4<1>, C4<1>;
L_0x2849e80 .delay 1 (40,40,40) L_0x2849e80/d;
L_0x2849300/d .functor AND 1, L_0x2849b20, L_0x2836580, C4<1>, C4<1>;
L_0x2849300 .delay 1 (40,40,40) L_0x2849300/d;
L_0x284a140/d .functor OR 1, L_0x2849e80, L_0x2849300, C4<0>, C4<0>;
L_0x284a140 .delay 1 (40,40,40) L_0x284a140/d;
v0x274c890_0 .net "AandB", 0 0, L_0x2849e80;  1 drivers
v0x274c970_0 .net "BxorSub", 0 0, L_0x2849a60;  1 drivers
v0x274ca30_0 .net "a", 0 0, L_0x284b910;  alias, 1 drivers
v0x274cb00_0 .net "b", 0 0, L_0x284ba70;  alias, 1 drivers
v0x274cbc0_0 .net "carryin", 0 0, L_0x2836580;  alias, 1 drivers
v0x274ccd0_0 .net "carryout", 0 0, L_0x284a140;  alias, 1 drivers
v0x274cd90_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x274ce30_0 .net "res", 0 0, L_0x2849c80;  alias, 1 drivers
v0x274cef0_0 .net "xAorB", 0 0, L_0x2849b20;  1 drivers
v0x274d040_0 .net "xAorBandCin", 0 0, L_0x2849300;  1 drivers
S_0x274e720 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x274e8e0 .param/l "i" 0 4 165, +C4<01110>;
S_0x274e9a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x274e720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x284b9b0/d .functor AND 1, L_0x284e440, L_0x284e5a0, C4<1>, C4<1>;
L_0x284b9b0 .delay 1 (40,40,40) L_0x284b9b0/d;
L_0x284b1e0/d .functor NAND 1, L_0x284e440, L_0x284e5a0, C4<1>, C4<1>;
L_0x284b1e0 .delay 1 (20,20,20) L_0x284b1e0/d;
L_0x284c130/d .functor OR 1, L_0x284e440, L_0x284e5a0, C4<0>, C4<0>;
L_0x284c130 .delay 1 (40,40,40) L_0x284c130/d;
L_0x284c320/d .functor NOR 1, L_0x284e440, L_0x284e5a0, C4<0>, C4<0>;
L_0x284c320 .delay 1 (20,20,20) L_0x284c320/d;
L_0x284c3e0/d .functor XOR 1, L_0x284e440, L_0x284e5a0, C4<0>, C4<0>;
L_0x284c3e0 .delay 1 (40,40,40) L_0x284c3e0/d;
L_0x284ce70/d .functor NOT 1, L_0x284bed0, C4<0>, C4<0>, C4<0>;
L_0x284ce70 .delay 1 (10,10,10) L_0x284ce70/d;
L_0x274ff40/d .functor NOT 1, L_0x284bf70, C4<0>, C4<0>, C4<0>;
L_0x274ff40 .delay 1 (10,10,10) L_0x274ff40/d;
L_0x284d020/d .functor NOT 1, L_0x284c010, C4<0>, C4<0>, C4<0>;
L_0x284d020 .delay 1 (10,10,10) L_0x284d020/d;
L_0x284d1d0/d .functor AND 1, L_0x284c7b0, L_0x284ce70, L_0x274ff40, L_0x284d020;
L_0x284d1d0 .delay 1 (80,80,80) L_0x284d1d0/d;
L_0x284d380/d .functor AND 1, L_0x284c7b0, L_0x284bed0, L_0x274ff40, L_0x284d020;
L_0x284d380 .delay 1 (80,80,80) L_0x284d380/d;
L_0x284d590/d .functor AND 1, L_0x284c3e0, L_0x284ce70, L_0x284bf70, L_0x284d020;
L_0x284d590 .delay 1 (80,80,80) L_0x284d590/d;
L_0x284d770/d .functor AND 1, L_0x284c7b0, L_0x284bed0, L_0x284bf70, L_0x284d020;
L_0x284d770 .delay 1 (80,80,80) L_0x284d770/d;
L_0x284d940/d .functor AND 1, L_0x284b9b0, L_0x284ce70, L_0x274ff40, L_0x284c010;
L_0x284d940 .delay 1 (80,80,80) L_0x284d940/d;
L_0x284db20/d .functor AND 1, L_0x284b1e0, L_0x284bed0, L_0x274ff40, L_0x284c010;
L_0x284db20 .delay 1 (80,80,80) L_0x284db20/d;
L_0x284d8d0/d .functor AND 1, L_0x284c320, L_0x284ce70, L_0x284bf70, L_0x284c010;
L_0x284d8d0 .delay 1 (80,80,80) L_0x284d8d0/d;
L_0x284deb0/d .functor AND 1, L_0x284c130, L_0x284bed0, L_0x284bf70, L_0x284c010;
L_0x284deb0 .delay 1 (80,80,80) L_0x284deb0/d;
L_0x284e050/0/0 .functor OR 1, L_0x284d1d0, L_0x284d380, L_0x284d590, L_0x284d940;
L_0x284e050/0/4 .functor OR 1, L_0x284db20, L_0x284d8d0, L_0x284deb0, L_0x284d770;
L_0x284e050/d .functor OR 1, L_0x284e050/0/0, L_0x284e050/0/4, C4<0>, C4<0>;
L_0x284e050 .delay 1 (160,160,160) L_0x284e050/d;
v0x274f8a0_0 .net "a", 0 0, L_0x284e440;  1 drivers
v0x274f960_0 .net "addSub", 0 0, L_0x284c7b0;  1 drivers
v0x274fa30_0 .net "andRes", 0 0, L_0x284b9b0;  1 drivers
v0x274fb00_0 .net "b", 0 0, L_0x284e5a0;  1 drivers
v0x274fbd0_0 .net "carryIn", 0 0, L_0x284be30;  1 drivers
v0x274fc70_0 .net "carryOut", 0 0, L_0x284cc70;  1 drivers
v0x274fd40_0 .net "initialResult", 0 0, L_0x284e050;  1 drivers
v0x274fde0_0 .net "isAdd", 0 0, L_0x284d1d0;  1 drivers
v0x274fe80_0 .net "isAnd", 0 0, L_0x284d940;  1 drivers
v0x274ffb0_0 .net "isNand", 0 0, L_0x284db20;  1 drivers
v0x2750050_0 .net "isNor", 0 0, L_0x284d8d0;  1 drivers
v0x27500f0_0 .net "isOr", 0 0, L_0x284deb0;  1 drivers
v0x27501b0_0 .net "isSLT", 0 0, L_0x284d770;  1 drivers
v0x2750270_0 .net "isSub", 0 0, L_0x284d380;  1 drivers
v0x2750330_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27503d0_0 .net "isXor", 0 0, L_0x284d590;  1 drivers
v0x2750490_0 .net "nandRes", 0 0, L_0x284b1e0;  1 drivers
v0x2750640_0 .net "norRes", 0 0, L_0x284c320;  1 drivers
v0x27506e0_0 .net "orRes", 0 0, L_0x284c130;  1 drivers
v0x2750780_0 .net "s0", 0 0, L_0x284bed0;  1 drivers
v0x2750820_0 .net "s0inv", 0 0, L_0x284ce70;  1 drivers
v0x27508e0_0 .net "s1", 0 0, L_0x284bf70;  1 drivers
v0x27509a0_0 .net "s1inv", 0 0, L_0x274ff40;  1 drivers
v0x2750a60_0 .net "s2", 0 0, L_0x284c010;  1 drivers
v0x2750b20_0 .net "s2inv", 0 0, L_0x284d020;  1 drivers
v0x2750be0_0 .net "xorRes", 0 0, L_0x284c3e0;  1 drivers
S_0x274eca0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x274e9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x284c540/d .functor XOR 1, L_0x284e5a0, L_0x287f870, C4<0>, C4<0>;
L_0x284c540 .delay 1 (40,40,40) L_0x284c540/d;
L_0x284c600/d .functor XOR 1, L_0x284e440, L_0x284c540, C4<0>, C4<0>;
L_0x284c600 .delay 1 (40,40,40) L_0x284c600/d;
L_0x284c7b0/d .functor XOR 1, L_0x284c600, L_0x284be30, C4<0>, C4<0>;
L_0x284c7b0 .delay 1 (40,40,40) L_0x284c7b0/d;
L_0x284c9b0/d .functor AND 1, L_0x284e440, L_0x284c540, C4<1>, C4<1>;
L_0x284c9b0 .delay 1 (40,40,40) L_0x284c9b0/d;
L_0x284c1a0/d .functor AND 1, L_0x284c600, L_0x284be30, C4<1>, C4<1>;
L_0x284c1a0 .delay 1 (40,40,40) L_0x284c1a0/d;
L_0x284cc70/d .functor OR 1, L_0x284c9b0, L_0x284c1a0, C4<0>, C4<0>;
L_0x284cc70 .delay 1 (40,40,40) L_0x284cc70/d;
v0x274ef30_0 .net "AandB", 0 0, L_0x284c9b0;  1 drivers
v0x274f010_0 .net "BxorSub", 0 0, L_0x284c540;  1 drivers
v0x274f0d0_0 .net "a", 0 0, L_0x284e440;  alias, 1 drivers
v0x274f1a0_0 .net "b", 0 0, L_0x284e5a0;  alias, 1 drivers
v0x274f260_0 .net "carryin", 0 0, L_0x284be30;  alias, 1 drivers
v0x274f370_0 .net "carryout", 0 0, L_0x284cc70;  alias, 1 drivers
v0x274f430_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x274f4d0_0 .net "res", 0 0, L_0x284c7b0;  alias, 1 drivers
v0x274f590_0 .net "xAorB", 0 0, L_0x284c600;  1 drivers
v0x274f6e0_0 .net "xAorBandCin", 0 0, L_0x284c1a0;  1 drivers
S_0x2750dc0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2750f80 .param/l "i" 0 4 165, +C4<01111>;
S_0x2751040 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2750dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x284e4e0/d .functor AND 1, L_0x2850eb0, L_0x2851010, C4<1>, C4<1>;
L_0x284e4e0 .delay 1 (40,40,40) L_0x284e4e0/d;
L_0x284ead0/d .functor NAND 1, L_0x2850eb0, L_0x2851010, C4<1>, C4<1>;
L_0x284ead0 .delay 1 (20,20,20) L_0x284ead0/d;
L_0x284dd10/d .functor OR 1, L_0x2850eb0, L_0x2851010, C4<0>, C4<0>;
L_0x284dd10 .delay 1 (40,40,40) L_0x284dd10/d;
L_0x284ed50/d .functor NOR 1, L_0x2850eb0, L_0x2851010, C4<0>, C4<0>;
L_0x284ed50 .delay 1 (20,20,20) L_0x284ed50/d;
L_0x284ee10/d .functor XOR 1, L_0x2850eb0, L_0x2851010, C4<0>, C4<0>;
L_0x284ee10 .delay 1 (40,40,40) L_0x284ee10/d;
L_0x284f870/d .functor NOT 1, L_0x283bd30, C4<0>, C4<0>, C4<0>;
L_0x284f870 .delay 1 (10,10,10) L_0x284f870/d;
L_0x284f9d0/d .functor NOT 1, L_0x28514c0, C4<0>, C4<0>, C4<0>;
L_0x284f9d0 .delay 1 (10,10,10) L_0x284f9d0/d;
L_0x284fa90/d .functor NOT 1, L_0x2851560, C4<0>, C4<0>, C4<0>;
L_0x284fa90 .delay 1 (10,10,10) L_0x284fa90/d;
L_0x284fc40/d .functor AND 1, L_0x284f190, L_0x284f870, L_0x284f9d0, L_0x284fa90;
L_0x284fc40 .delay 1 (80,80,80) L_0x284fc40/d;
L_0x284fdf0/d .functor AND 1, L_0x284f190, L_0x283bd30, L_0x284f9d0, L_0x284fa90;
L_0x284fdf0 .delay 1 (80,80,80) L_0x284fdf0/d;
L_0x2850000/d .functor AND 1, L_0x284ee10, L_0x284f870, L_0x28514c0, L_0x284fa90;
L_0x2850000 .delay 1 (80,80,80) L_0x2850000/d;
L_0x28501e0/d .functor AND 1, L_0x284f190, L_0x283bd30, L_0x28514c0, L_0x284fa90;
L_0x28501e0 .delay 1 (80,80,80) L_0x28501e0/d;
L_0x28503b0/d .functor AND 1, L_0x284e4e0, L_0x284f870, L_0x284f9d0, L_0x2851560;
L_0x28503b0 .delay 1 (80,80,80) L_0x28503b0/d;
L_0x2850590/d .functor AND 1, L_0x284ead0, L_0x283bd30, L_0x284f9d0, L_0x2851560;
L_0x2850590 .delay 1 (80,80,80) L_0x2850590/d;
L_0x2850340/d .functor AND 1, L_0x284ed50, L_0x284f870, L_0x28514c0, L_0x2851560;
L_0x2850340 .delay 1 (80,80,80) L_0x2850340/d;
L_0x2850920/d .functor AND 1, L_0x284dd10, L_0x283bd30, L_0x28514c0, L_0x2851560;
L_0x2850920 .delay 1 (80,80,80) L_0x2850920/d;
L_0x2850ac0/0/0 .functor OR 1, L_0x284fc40, L_0x284fdf0, L_0x2850000, L_0x28503b0;
L_0x2850ac0/0/4 .functor OR 1, L_0x2850590, L_0x2850340, L_0x2850920, L_0x28501e0;
L_0x2850ac0/d .functor OR 1, L_0x2850ac0/0/0, L_0x2850ac0/0/4, C4<0>, C4<0>;
L_0x2850ac0 .delay 1 (160,160,160) L_0x2850ac0/d;
v0x2751f40_0 .net "a", 0 0, L_0x2850eb0;  1 drivers
v0x2752000_0 .net "addSub", 0 0, L_0x284f190;  1 drivers
v0x27520d0_0 .net "andRes", 0 0, L_0x284e4e0;  1 drivers
v0x27521a0_0 .net "b", 0 0, L_0x2851010;  1 drivers
v0x2752270_0 .net "carryIn", 0 0, L_0x284ec80;  1 drivers
v0x2752310_0 .net "carryOut", 0 0, L_0x284f670;  1 drivers
v0x27523e0_0 .net "initialResult", 0 0, L_0x2850ac0;  1 drivers
v0x2752480_0 .net "isAdd", 0 0, L_0x284fc40;  1 drivers
v0x2752520_0 .net "isAnd", 0 0, L_0x28503b0;  1 drivers
v0x2752650_0 .net "isNand", 0 0, L_0x2850590;  1 drivers
v0x27526f0_0 .net "isNor", 0 0, L_0x2850340;  1 drivers
v0x2752790_0 .net "isOr", 0 0, L_0x2850920;  1 drivers
v0x2752850_0 .net "isSLT", 0 0, L_0x28501e0;  1 drivers
v0x2752910_0 .net "isSub", 0 0, L_0x284fdf0;  1 drivers
v0x27529d0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2752a70_0 .net "isXor", 0 0, L_0x2850000;  1 drivers
v0x2752b30_0 .net "nandRes", 0 0, L_0x284ead0;  1 drivers
v0x2752ce0_0 .net "norRes", 0 0, L_0x284ed50;  1 drivers
v0x2752d80_0 .net "orRes", 0 0, L_0x284dd10;  1 drivers
v0x2752e20_0 .net "s0", 0 0, L_0x283bd30;  1 drivers
v0x2752ec0_0 .net "s0inv", 0 0, L_0x284f870;  1 drivers
v0x2752f80_0 .net "s1", 0 0, L_0x28514c0;  1 drivers
v0x2753040_0 .net "s1inv", 0 0, L_0x284f9d0;  1 drivers
v0x2753100_0 .net "s2", 0 0, L_0x2851560;  1 drivers
v0x27531c0_0 .net "s2inv", 0 0, L_0x284fa90;  1 drivers
v0x2753280_0 .net "xorRes", 0 0, L_0x284ee10;  1 drivers
S_0x2751340 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2751040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x284ef70/d .functor XOR 1, L_0x2851010, L_0x287f870, C4<0>, C4<0>;
L_0x284ef70 .delay 1 (40,40,40) L_0x284ef70/d;
L_0x284efe0/d .functor XOR 1, L_0x2850eb0, L_0x284ef70, C4<0>, C4<0>;
L_0x284efe0 .delay 1 (40,40,40) L_0x284efe0/d;
L_0x284f190/d .functor XOR 1, L_0x284efe0, L_0x284ec80, C4<0>, C4<0>;
L_0x284f190 .delay 1 (40,40,40) L_0x284f190/d;
L_0x284f390/d .functor AND 1, L_0x2850eb0, L_0x284ef70, C4<1>, C4<1>;
L_0x284f390 .delay 1 (40,40,40) L_0x284f390/d;
L_0x284f600/d .functor AND 1, L_0x284efe0, L_0x284ec80, C4<1>, C4<1>;
L_0x284f600 .delay 1 (40,40,40) L_0x284f600/d;
L_0x284f670/d .functor OR 1, L_0x284f390, L_0x284f600, C4<0>, C4<0>;
L_0x284f670 .delay 1 (40,40,40) L_0x284f670/d;
v0x27515d0_0 .net "AandB", 0 0, L_0x284f390;  1 drivers
v0x27516b0_0 .net "BxorSub", 0 0, L_0x284ef70;  1 drivers
v0x2751770_0 .net "a", 0 0, L_0x2850eb0;  alias, 1 drivers
v0x2751840_0 .net "b", 0 0, L_0x2851010;  alias, 1 drivers
v0x2751900_0 .net "carryin", 0 0, L_0x284ec80;  alias, 1 drivers
v0x2751a10_0 .net "carryout", 0 0, L_0x284f670;  alias, 1 drivers
v0x2751ad0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2751b70_0 .net "res", 0 0, L_0x284f190;  alias, 1 drivers
v0x2751c30_0 .net "xAorB", 0 0, L_0x284efe0;  1 drivers
v0x2751d80_0 .net "xAorBandCin", 0 0, L_0x284f600;  1 drivers
S_0x2753460 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x273ffd0 .param/l "i" 0 4 165, +C4<010000>;
S_0x2753780 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2753460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2850f50/d .functor AND 1, L_0x2853ae0, L_0x2853c40, C4<1>, C4<1>;
L_0x2850f50 .delay 1 (40,40,40) L_0x2850f50/d;
L_0x2851210/d .functor NAND 1, L_0x2853ae0, L_0x2853c40, C4<1>, C4<1>;
L_0x2851210 .delay 1 (20,20,20) L_0x2851210/d;
L_0x2851370/d .functor OR 1, L_0x2853ae0, L_0x2853c40, C4<0>, C4<0>;
L_0x2851370 .delay 1 (40,40,40) L_0x2851370/d;
L_0x2850780/d .functor NOR 1, L_0x2853ae0, L_0x2853c40, C4<0>, C4<0>;
L_0x2850780 .delay 1 (20,20,20) L_0x2850780/d;
L_0x28519a0/d .functor XOR 1, L_0x2853ae0, L_0x2853c40, C4<0>, C4<0>;
L_0x28519a0 .delay 1 (40,40,40) L_0x28519a0/d;
L_0x2852450/d .functor NOT 1, L_0x2853f20, C4<0>, C4<0>, C4<0>;
L_0x2852450 .delay 1 (10,10,10) L_0x2852450/d;
L_0x28525b0/d .functor NOT 1, L_0x2851600, C4<0>, C4<0>, C4<0>;
L_0x28525b0 .delay 1 (10,10,10) L_0x28525b0/d;
L_0x2852670/d .functor NOT 1, L_0x28516a0, C4<0>, C4<0>, C4<0>;
L_0x2852670 .delay 1 (10,10,10) L_0x2852670/d;
L_0x2852820/d .functor AND 1, L_0x2851d70, L_0x2852450, L_0x28525b0, L_0x2852670;
L_0x2852820 .delay 1 (80,80,80) L_0x2852820/d;
L_0x28529d0/d .functor AND 1, L_0x2851d70, L_0x2853f20, L_0x28525b0, L_0x2852670;
L_0x28529d0 .delay 1 (80,80,80) L_0x28529d0/d;
L_0x2852be0/d .functor AND 1, L_0x28519a0, L_0x2852450, L_0x2851600, L_0x2852670;
L_0x2852be0 .delay 1 (80,80,80) L_0x2852be0/d;
L_0x2852dc0/d .functor AND 1, L_0x2851d70, L_0x2853f20, L_0x2851600, L_0x2852670;
L_0x2852dc0 .delay 1 (80,80,80) L_0x2852dc0/d;
L_0x2852f90/d .functor AND 1, L_0x2850f50, L_0x2852450, L_0x28525b0, L_0x28516a0;
L_0x2852f90 .delay 1 (80,80,80) L_0x2852f90/d;
L_0x2853170/d .functor AND 1, L_0x2851210, L_0x2853f20, L_0x28525b0, L_0x28516a0;
L_0x2853170 .delay 1 (80,80,80) L_0x2853170/d;
L_0x2852f20/d .functor AND 1, L_0x2850780, L_0x2852450, L_0x2851600, L_0x28516a0;
L_0x2852f20 .delay 1 (80,80,80) L_0x2852f20/d;
L_0x2853550/d .functor AND 1, L_0x2851370, L_0x2853f20, L_0x2851600, L_0x28516a0;
L_0x2853550 .delay 1 (80,80,80) L_0x2853550/d;
L_0x28536f0/0/0 .functor OR 1, L_0x2852820, L_0x28529d0, L_0x2852be0, L_0x2852f90;
L_0x28536f0/0/4 .functor OR 1, L_0x2853170, L_0x2852f20, L_0x2853550, L_0x2852dc0;
L_0x28536f0/d .functor OR 1, L_0x28536f0/0/0, L_0x28536f0/0/4, C4<0>, C4<0>;
L_0x28536f0 .delay 1 (160,160,160) L_0x28536f0/d;
v0x2754840_0 .net "a", 0 0, L_0x2853ae0;  1 drivers
v0x2754930_0 .net "addSub", 0 0, L_0x2851d70;  1 drivers
v0x2754a00_0 .net "andRes", 0 0, L_0x2850f50;  1 drivers
v0x2754ad0_0 .net "b", 0 0, L_0x2853c40;  1 drivers
v0x2754ba0_0 .net "carryIn", 0 0, L_0x2853df0;  1 drivers
v0x2754c40_0 .net "carryOut", 0 0, L_0x2852250;  1 drivers
v0x2754d10_0 .net "initialResult", 0 0, L_0x28536f0;  1 drivers
v0x2754db0_0 .net "isAdd", 0 0, L_0x2852820;  1 drivers
v0x2754e50_0 .net "isAnd", 0 0, L_0x2852f90;  1 drivers
v0x2754f80_0 .net "isNand", 0 0, L_0x2853170;  1 drivers
v0x2755020_0 .net "isNor", 0 0, L_0x2852f20;  1 drivers
v0x27550c0_0 .net "isOr", 0 0, L_0x2853550;  1 drivers
v0x2755180_0 .net "isSLT", 0 0, L_0x2852dc0;  1 drivers
v0x2755240_0 .net "isSub", 0 0, L_0x28529d0;  1 drivers
v0x2755300_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27553a0_0 .net "isXor", 0 0, L_0x2852be0;  1 drivers
v0x2755460_0 .net "nandRes", 0 0, L_0x2851210;  1 drivers
v0x2755610_0 .net "norRes", 0 0, L_0x2850780;  1 drivers
v0x27556b0_0 .net "orRes", 0 0, L_0x2851370;  1 drivers
v0x2755750_0 .net "s0", 0 0, L_0x2853f20;  1 drivers
v0x27557f0_0 .net "s0inv", 0 0, L_0x2852450;  1 drivers
v0x27558b0_0 .net "s1", 0 0, L_0x2851600;  1 drivers
v0x2755970_0 .net "s1inv", 0 0, L_0x28525b0;  1 drivers
v0x2755a30_0 .net "s2", 0 0, L_0x28516a0;  1 drivers
v0x2755af0_0 .net "s2inv", 0 0, L_0x2852670;  1 drivers
v0x2755bb0_0 .net "xorRes", 0 0, L_0x28519a0;  1 drivers
S_0x2753a80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2753780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2851b00/d .functor XOR 1, L_0x2853c40, L_0x287f870, C4<0>, C4<0>;
L_0x2851b00 .delay 1 (40,40,40) L_0x2851b00/d;
L_0x2851bc0/d .functor XOR 1, L_0x2853ae0, L_0x2851b00, C4<0>, C4<0>;
L_0x2851bc0 .delay 1 (40,40,40) L_0x2851bc0/d;
L_0x2851d70/d .functor XOR 1, L_0x2851bc0, L_0x2853df0, C4<0>, C4<0>;
L_0x2851d70 .delay 1 (40,40,40) L_0x2851d70/d;
L_0x2851f70/d .functor AND 1, L_0x2853ae0, L_0x2851b00, C4<1>, C4<1>;
L_0x2851f70 .delay 1 (40,40,40) L_0x2851f70/d;
L_0x28521e0/d .functor AND 1, L_0x2851bc0, L_0x2853df0, C4<1>, C4<1>;
L_0x28521e0 .delay 1 (40,40,40) L_0x28521e0/d;
L_0x2852250/d .functor OR 1, L_0x2851f70, L_0x28521e0, C4<0>, C4<0>;
L_0x2852250 .delay 1 (40,40,40) L_0x2852250/d;
v0x2753cf0_0 .net "AandB", 0 0, L_0x2851f70;  1 drivers
v0x2753dd0_0 .net "BxorSub", 0 0, L_0x2851b00;  1 drivers
v0x2753e90_0 .net "a", 0 0, L_0x2853ae0;  alias, 1 drivers
v0x2753f60_0 .net "b", 0 0, L_0x2853c40;  alias, 1 drivers
v0x2754020_0 .net "carryin", 0 0, L_0x2853df0;  alias, 1 drivers
v0x2754130_0 .net "carryout", 0 0, L_0x2852250;  alias, 1 drivers
v0x27541f0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2740c00_0 .net "res", 0 0, L_0x2851d70;  alias, 1 drivers
v0x2740cc0_0 .net "xAorB", 0 0, L_0x2851bc0;  1 drivers
v0x27546a0_0 .net "xAorBandCin", 0 0, L_0x28521e0;  1 drivers
S_0x2755d90 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2755f50 .param/l "i" 0 4 165, +C4<010001>;
S_0x2756010 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2755d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2853b80/d .functor AND 1, L_0x28565a0, L_0x2856700, C4<1>, C4<1>;
L_0x2853b80 .delay 1 (40,40,40) L_0x2853b80/d;
L_0x28517e0/d .functor NAND 1, L_0x28565a0, L_0x2856700, C4<1>, C4<1>;
L_0x28517e0 .delay 1 (20,20,20) L_0x28517e0/d;
L_0x2854350/d .functor OR 1, L_0x28565a0, L_0x2856700, C4<0>, C4<0>;
L_0x2854350 .delay 1 (40,40,40) L_0x2854350/d;
L_0x28544e0/d .functor NOR 1, L_0x28565a0, L_0x2856700, C4<0>, C4<0>;
L_0x28544e0 .delay 1 (20,20,20) L_0x28544e0/d;
L_0x28545a0/d .functor XOR 1, L_0x28565a0, L_0x2856700, C4<0>, C4<0>;
L_0x28545a0 .delay 1 (40,40,40) L_0x28545a0/d;
L_0x2855000/d .functor NOT 1, L_0x2854050, C4<0>, C4<0>, C4<0>;
L_0x2855000 .delay 1 (10,10,10) L_0x2855000/d;
L_0x2855160/d .functor NOT 1, L_0x28540f0, C4<0>, C4<0>, C4<0>;
L_0x2855160 .delay 1 (10,10,10) L_0x2855160/d;
L_0x2855220/d .functor NOT 1, L_0x2854190, C4<0>, C4<0>, C4<0>;
L_0x2855220 .delay 1 (10,10,10) L_0x2855220/d;
L_0x28553d0/d .functor AND 1, L_0x2854920, L_0x2855000, L_0x2855160, L_0x2855220;
L_0x28553d0 .delay 1 (80,80,80) L_0x28553d0/d;
L_0x2855580/d .functor AND 1, L_0x2854920, L_0x2854050, L_0x2855160, L_0x2855220;
L_0x2855580 .delay 1 (80,80,80) L_0x2855580/d;
L_0x2855730/d .functor AND 1, L_0x28545a0, L_0x2855000, L_0x28540f0, L_0x2855220;
L_0x2855730 .delay 1 (80,80,80) L_0x2855730/d;
L_0x2855920/d .functor AND 1, L_0x2854920, L_0x2854050, L_0x28540f0, L_0x2855220;
L_0x2855920 .delay 1 (80,80,80) L_0x2855920/d;
L_0x2855a50/d .functor AND 1, L_0x2853b80, L_0x2855000, L_0x2855160, L_0x2854190;
L_0x2855a50 .delay 1 (80,80,80) L_0x2855a50/d;
L_0x2855cb0/d .functor AND 1, L_0x28517e0, L_0x2854050, L_0x2855160, L_0x2854190;
L_0x2855cb0 .delay 1 (80,80,80) L_0x2855cb0/d;
L_0x28559e0/d .functor AND 1, L_0x28544e0, L_0x2855000, L_0x28540f0, L_0x2854190;
L_0x28559e0 .delay 1 (80,80,80) L_0x28559e0/d;
L_0x2856010/d .functor AND 1, L_0x2854350, L_0x2854050, L_0x28540f0, L_0x2854190;
L_0x2856010 .delay 1 (80,80,80) L_0x2856010/d;
L_0x28561b0/0/0 .functor OR 1, L_0x28553d0, L_0x2855580, L_0x2855730, L_0x2855a50;
L_0x28561b0/0/4 .functor OR 1, L_0x2855cb0, L_0x28559e0, L_0x2856010, L_0x2855920;
L_0x28561b0/d .functor OR 1, L_0x28561b0/0/0, L_0x28561b0/0/4, C4<0>, C4<0>;
L_0x28561b0 .delay 1 (160,160,160) L_0x28561b0/d;
v0x2756f10_0 .net "a", 0 0, L_0x28565a0;  1 drivers
v0x2756fd0_0 .net "addSub", 0 0, L_0x2854920;  1 drivers
v0x27570a0_0 .net "andRes", 0 0, L_0x2853b80;  1 drivers
v0x2757170_0 .net "b", 0 0, L_0x2856700;  1 drivers
v0x2757240_0 .net "carryIn", 0 0, L_0x2854410;  1 drivers
v0x27572e0_0 .net "carryOut", 0 0, L_0x2854e00;  1 drivers
v0x27573b0_0 .net "initialResult", 0 0, L_0x28561b0;  1 drivers
v0x2757450_0 .net "isAdd", 0 0, L_0x28553d0;  1 drivers
v0x27574f0_0 .net "isAnd", 0 0, L_0x2855a50;  1 drivers
v0x2757620_0 .net "isNand", 0 0, L_0x2855cb0;  1 drivers
v0x27576c0_0 .net "isNor", 0 0, L_0x28559e0;  1 drivers
v0x2757760_0 .net "isOr", 0 0, L_0x2856010;  1 drivers
v0x2757820_0 .net "isSLT", 0 0, L_0x2855920;  1 drivers
v0x27578e0_0 .net "isSub", 0 0, L_0x2855580;  1 drivers
v0x27579a0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2757a40_0 .net "isXor", 0 0, L_0x2855730;  1 drivers
v0x2757b00_0 .net "nandRes", 0 0, L_0x28517e0;  1 drivers
v0x2757cb0_0 .net "norRes", 0 0, L_0x28544e0;  1 drivers
v0x2757d50_0 .net "orRes", 0 0, L_0x2854350;  1 drivers
v0x2757df0_0 .net "s0", 0 0, L_0x2854050;  1 drivers
v0x2757e90_0 .net "s0inv", 0 0, L_0x2855000;  1 drivers
v0x2757f50_0 .net "s1", 0 0, L_0x28540f0;  1 drivers
v0x2758010_0 .net "s1inv", 0 0, L_0x2855160;  1 drivers
v0x27580d0_0 .net "s2", 0 0, L_0x2854190;  1 drivers
v0x2758190_0 .net "s2inv", 0 0, L_0x2855220;  1 drivers
v0x2758250_0 .net "xorRes", 0 0, L_0x28545a0;  1 drivers
S_0x2756310 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2756010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2854700/d .functor XOR 1, L_0x2856700, L_0x287f870, C4<0>, C4<0>;
L_0x2854700 .delay 1 (40,40,40) L_0x2854700/d;
L_0x28547c0/d .functor XOR 1, L_0x28565a0, L_0x2854700, C4<0>, C4<0>;
L_0x28547c0 .delay 1 (40,40,40) L_0x28547c0/d;
L_0x2854920/d .functor XOR 1, L_0x28547c0, L_0x2854410, C4<0>, C4<0>;
L_0x2854920 .delay 1 (40,40,40) L_0x2854920/d;
L_0x2854b20/d .functor AND 1, L_0x28565a0, L_0x2854700, C4<1>, C4<1>;
L_0x2854b20 .delay 1 (40,40,40) L_0x2854b20/d;
L_0x2854d90/d .functor AND 1, L_0x28547c0, L_0x2854410, C4<1>, C4<1>;
L_0x2854d90 .delay 1 (40,40,40) L_0x2854d90/d;
L_0x2854e00/d .functor OR 1, L_0x2854b20, L_0x2854d90, C4<0>, C4<0>;
L_0x2854e00 .delay 1 (40,40,40) L_0x2854e00/d;
v0x27565a0_0 .net "AandB", 0 0, L_0x2854b20;  1 drivers
v0x2756680_0 .net "BxorSub", 0 0, L_0x2854700;  1 drivers
v0x2756740_0 .net "a", 0 0, L_0x28565a0;  alias, 1 drivers
v0x2756810_0 .net "b", 0 0, L_0x2856700;  alias, 1 drivers
v0x27568d0_0 .net "carryin", 0 0, L_0x2854410;  alias, 1 drivers
v0x27569e0_0 .net "carryout", 0 0, L_0x2854e00;  alias, 1 drivers
v0x2756aa0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2756b40_0 .net "res", 0 0, L_0x2854920;  alias, 1 drivers
v0x2756c00_0 .net "xAorB", 0 0, L_0x28547c0;  1 drivers
v0x2756d50_0 .net "xAorBandCin", 0 0, L_0x2854d90;  1 drivers
S_0x2758430 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x27585f0 .param/l "i" 0 4 165, +C4<010010>;
S_0x27586b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2758430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2856640/d .functor AND 1, L_0x2858fd0, L_0x2859130, C4<1>, C4<1>;
L_0x2856640 .delay 1 (40,40,40) L_0x2856640/d;
L_0x2856c20/d .functor NAND 1, L_0x2858fd0, L_0x2859130, C4<1>, C4<1>;
L_0x2856c20 .delay 1 (20,20,20) L_0x2856c20/d;
L_0x2856d80/d .functor OR 1, L_0x2858fd0, L_0x2859130, C4<0>, C4<0>;
L_0x2856d80 .delay 1 (40,40,40) L_0x2856d80/d;
L_0x2856f10/d .functor NOR 1, L_0x2858fd0, L_0x2859130, C4<0>, C4<0>;
L_0x2856f10 .delay 1 (20,20,20) L_0x2856f10/d;
L_0x2856fd0/d .functor XOR 1, L_0x2858fd0, L_0x2859130, C4<0>, C4<0>;
L_0x2856fd0 .delay 1 (40,40,40) L_0x2856fd0/d;
L_0x2857a30/d .functor NOT 1, L_0x2856950, C4<0>, C4<0>, C4<0>;
L_0x2857a30 .delay 1 (10,10,10) L_0x2857a30/d;
L_0x2857b90/d .functor NOT 1, L_0x28569f0, C4<0>, C4<0>, C4<0>;
L_0x2857b90 .delay 1 (10,10,10) L_0x2857b90/d;
L_0x2857c50/d .functor NOT 1, L_0x2856a90, C4<0>, C4<0>, C4<0>;
L_0x2857c50 .delay 1 (10,10,10) L_0x2857c50/d;
L_0x2857e00/d .functor AND 1, L_0x2857350, L_0x2857a30, L_0x2857b90, L_0x2857c50;
L_0x2857e00 .delay 1 (80,80,80) L_0x2857e00/d;
L_0x2857fb0/d .functor AND 1, L_0x2857350, L_0x2856950, L_0x2857b90, L_0x2857c50;
L_0x2857fb0 .delay 1 (80,80,80) L_0x2857fb0/d;
L_0x2858160/d .functor AND 1, L_0x2856fd0, L_0x2857a30, L_0x28569f0, L_0x2857c50;
L_0x2858160 .delay 1 (80,80,80) L_0x2858160/d;
L_0x2858350/d .functor AND 1, L_0x2857350, L_0x2856950, L_0x28569f0, L_0x2857c50;
L_0x2858350 .delay 1 (80,80,80) L_0x2858350/d;
L_0x2858480/d .functor AND 1, L_0x2856640, L_0x2857a30, L_0x2857b90, L_0x2856a90;
L_0x2858480 .delay 1 (80,80,80) L_0x2858480/d;
L_0x28586e0/d .functor AND 1, L_0x2856c20, L_0x2856950, L_0x2857b90, L_0x2856a90;
L_0x28586e0 .delay 1 (80,80,80) L_0x28586e0/d;
L_0x2858410/d .functor AND 1, L_0x2856f10, L_0x2857a30, L_0x28569f0, L_0x2856a90;
L_0x2858410 .delay 1 (80,80,80) L_0x2858410/d;
L_0x2858a40/d .functor AND 1, L_0x2856d80, L_0x2856950, L_0x28569f0, L_0x2856a90;
L_0x2858a40 .delay 1 (80,80,80) L_0x2858a40/d;
L_0x2858be0/0/0 .functor OR 1, L_0x2857e00, L_0x2857fb0, L_0x2858160, L_0x2858480;
L_0x2858be0/0/4 .functor OR 1, L_0x28586e0, L_0x2858410, L_0x2858a40, L_0x2858350;
L_0x2858be0/d .functor OR 1, L_0x2858be0/0/0, L_0x2858be0/0/4, C4<0>, C4<0>;
L_0x2858be0 .delay 1 (160,160,160) L_0x2858be0/d;
v0x27595b0_0 .net "a", 0 0, L_0x2858fd0;  1 drivers
v0x2759670_0 .net "addSub", 0 0, L_0x2857350;  1 drivers
v0x2759740_0 .net "andRes", 0 0, L_0x2856640;  1 drivers
v0x2759810_0 .net "b", 0 0, L_0x2859130;  1 drivers
v0x27598e0_0 .net "carryIn", 0 0, L_0x28568b0;  1 drivers
v0x2759980_0 .net "carryOut", 0 0, L_0x2857830;  1 drivers
v0x2759a50_0 .net "initialResult", 0 0, L_0x2858be0;  1 drivers
v0x2759af0_0 .net "isAdd", 0 0, L_0x2857e00;  1 drivers
v0x2759b90_0 .net "isAnd", 0 0, L_0x2858480;  1 drivers
v0x2759cc0_0 .net "isNand", 0 0, L_0x28586e0;  1 drivers
v0x2759d60_0 .net "isNor", 0 0, L_0x2858410;  1 drivers
v0x2759e00_0 .net "isOr", 0 0, L_0x2858a40;  1 drivers
v0x2759ec0_0 .net "isSLT", 0 0, L_0x2858350;  1 drivers
v0x2759f80_0 .net "isSub", 0 0, L_0x2857fb0;  1 drivers
v0x275a040_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x275a0e0_0 .net "isXor", 0 0, L_0x2858160;  1 drivers
v0x275a1a0_0 .net "nandRes", 0 0, L_0x2856c20;  1 drivers
v0x275a350_0 .net "norRes", 0 0, L_0x2856f10;  1 drivers
v0x275a3f0_0 .net "orRes", 0 0, L_0x2856d80;  1 drivers
v0x275a490_0 .net "s0", 0 0, L_0x2856950;  1 drivers
v0x275a530_0 .net "s0inv", 0 0, L_0x2857a30;  1 drivers
v0x275a5f0_0 .net "s1", 0 0, L_0x28569f0;  1 drivers
v0x275a6b0_0 .net "s1inv", 0 0, L_0x2857b90;  1 drivers
v0x275a770_0 .net "s2", 0 0, L_0x2856a90;  1 drivers
v0x275a830_0 .net "s2inv", 0 0, L_0x2857c50;  1 drivers
v0x275a8f0_0 .net "xorRes", 0 0, L_0x2856fd0;  1 drivers
S_0x27589b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27586b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2857130/d .functor XOR 1, L_0x2859130, L_0x287f870, C4<0>, C4<0>;
L_0x2857130 .delay 1 (40,40,40) L_0x2857130/d;
L_0x28571f0/d .functor XOR 1, L_0x2858fd0, L_0x2857130, C4<0>, C4<0>;
L_0x28571f0 .delay 1 (40,40,40) L_0x28571f0/d;
L_0x2857350/d .functor XOR 1, L_0x28571f0, L_0x28568b0, C4<0>, C4<0>;
L_0x2857350 .delay 1 (40,40,40) L_0x2857350/d;
L_0x2857550/d .functor AND 1, L_0x2858fd0, L_0x2857130, C4<1>, C4<1>;
L_0x2857550 .delay 1 (40,40,40) L_0x2857550/d;
L_0x28577c0/d .functor AND 1, L_0x28571f0, L_0x28568b0, C4<1>, C4<1>;
L_0x28577c0 .delay 1 (40,40,40) L_0x28577c0/d;
L_0x2857830/d .functor OR 1, L_0x2857550, L_0x28577c0, C4<0>, C4<0>;
L_0x2857830 .delay 1 (40,40,40) L_0x2857830/d;
v0x2758c40_0 .net "AandB", 0 0, L_0x2857550;  1 drivers
v0x2758d20_0 .net "BxorSub", 0 0, L_0x2857130;  1 drivers
v0x2758de0_0 .net "a", 0 0, L_0x2858fd0;  alias, 1 drivers
v0x2758eb0_0 .net "b", 0 0, L_0x2859130;  alias, 1 drivers
v0x2758f70_0 .net "carryin", 0 0, L_0x28568b0;  alias, 1 drivers
v0x2759080_0 .net "carryout", 0 0, L_0x2857830;  alias, 1 drivers
v0x2759140_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27591e0_0 .net "res", 0 0, L_0x2857350;  alias, 1 drivers
v0x27592a0_0 .net "xAorB", 0 0, L_0x28571f0;  1 drivers
v0x27593f0_0 .net "xAorBandCin", 0 0, L_0x28577c0;  1 drivers
S_0x275aad0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x275ac90 .param/l "i" 0 4 165, +C4<010011>;
S_0x275ad50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x275aad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2859070/d .functor AND 1, L_0x285bae0, L_0x285bc40, C4<1>, C4<1>;
L_0x2859070 .delay 1 (40,40,40) L_0x2859070/d;
L_0x2859680/d .functor NAND 1, L_0x285bae0, L_0x285bc40, C4<1>, C4<1>;
L_0x2859680 .delay 1 (20,20,20) L_0x2859680/d;
L_0x2859740/d .functor OR 1, L_0x285bae0, L_0x285bc40, C4<0>, C4<0>;
L_0x2859740 .delay 1 (40,40,40) L_0x2859740/d;
L_0x2859930/d .functor NOR 1, L_0x285bae0, L_0x285bc40, C4<0>, C4<0>;
L_0x2859930 .delay 1 (20,20,20) L_0x2859930/d;
L_0x28599f0/d .functor XOR 1, L_0x285bae0, L_0x285bc40, C4<0>, C4<0>;
L_0x28599f0 .delay 1 (40,40,40) L_0x28599f0/d;
L_0x285a4b0/d .functor NOT 1, L_0x2859380, C4<0>, C4<0>, C4<0>;
L_0x285a4b0 .delay 1 (10,10,10) L_0x285a4b0/d;
L_0x285a610/d .functor NOT 1, L_0x2859420, C4<0>, C4<0>, C4<0>;
L_0x285a610 .delay 1 (10,10,10) L_0x285a610/d;
L_0x285a6d0/d .functor NOT 1, L_0x28594c0, C4<0>, C4<0>, C4<0>;
L_0x285a6d0 .delay 1 (10,10,10) L_0x285a6d0/d;
L_0x285a880/d .functor AND 1, L_0x2859df0, L_0x285a4b0, L_0x285a610, L_0x285a6d0;
L_0x285a880 .delay 1 (80,80,80) L_0x285a880/d;
L_0x285aa30/d .functor AND 1, L_0x2859df0, L_0x2859380, L_0x285a610, L_0x285a6d0;
L_0x285aa30 .delay 1 (80,80,80) L_0x285aa30/d;
L_0x285abe0/d .functor AND 1, L_0x28599f0, L_0x285a4b0, L_0x2859420, L_0x285a6d0;
L_0x285abe0 .delay 1 (80,80,80) L_0x285abe0/d;
L_0x285add0/d .functor AND 1, L_0x2859df0, L_0x2859380, L_0x2859420, L_0x285a6d0;
L_0x285add0 .delay 1 (80,80,80) L_0x285add0/d;
L_0x285af00/d .functor AND 1, L_0x2859070, L_0x285a4b0, L_0x285a610, L_0x28594c0;
L_0x285af00 .delay 1 (80,80,80) L_0x285af00/d;
L_0x285b190/d .functor AND 1, L_0x2859680, L_0x2859380, L_0x285a610, L_0x28594c0;
L_0x285b190 .delay 1 (80,80,80) L_0x285b190/d;
L_0x285ae90/d .functor AND 1, L_0x2859930, L_0x285a4b0, L_0x2859420, L_0x28594c0;
L_0x285ae90 .delay 1 (80,80,80) L_0x285ae90/d;
L_0x285b520/d .functor AND 1, L_0x2859740, L_0x2859380, L_0x2859420, L_0x28594c0;
L_0x285b520 .delay 1 (80,80,80) L_0x285b520/d;
L_0x285b6f0/0/0 .functor OR 1, L_0x285a880, L_0x285aa30, L_0x285abe0, L_0x285af00;
L_0x285b6f0/0/4 .functor OR 1, L_0x285b190, L_0x285ae90, L_0x285b520, L_0x285add0;
L_0x285b6f0/d .functor OR 1, L_0x285b6f0/0/0, L_0x285b6f0/0/4, C4<0>, C4<0>;
L_0x285b6f0 .delay 1 (160,160,160) L_0x285b6f0/d;
v0x275bc50_0 .net "a", 0 0, L_0x285bae0;  1 drivers
v0x275bd10_0 .net "addSub", 0 0, L_0x2859df0;  1 drivers
v0x275bde0_0 .net "andRes", 0 0, L_0x2859070;  1 drivers
v0x275beb0_0 .net "b", 0 0, L_0x285bc40;  1 drivers
v0x275bf80_0 .net "carryIn", 0 0, L_0x28592e0;  1 drivers
v0x275c020_0 .net "carryOut", 0 0, L_0x285a2b0;  1 drivers
v0x275c0f0_0 .net "initialResult", 0 0, L_0x285b6f0;  1 drivers
v0x275c190_0 .net "isAdd", 0 0, L_0x285a880;  1 drivers
v0x275c230_0 .net "isAnd", 0 0, L_0x285af00;  1 drivers
v0x275c360_0 .net "isNand", 0 0, L_0x285b190;  1 drivers
v0x275c400_0 .net "isNor", 0 0, L_0x285ae90;  1 drivers
v0x275c4a0_0 .net "isOr", 0 0, L_0x285b520;  1 drivers
v0x275c560_0 .net "isSLT", 0 0, L_0x285add0;  1 drivers
v0x275c620_0 .net "isSub", 0 0, L_0x285aa30;  1 drivers
v0x275c6e0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x275c780_0 .net "isXor", 0 0, L_0x285abe0;  1 drivers
v0x275c840_0 .net "nandRes", 0 0, L_0x2859680;  1 drivers
v0x275c9f0_0 .net "norRes", 0 0, L_0x2859930;  1 drivers
v0x275ca90_0 .net "orRes", 0 0, L_0x2859740;  1 drivers
v0x275cb30_0 .net "s0", 0 0, L_0x2859380;  1 drivers
v0x275cbd0_0 .net "s0inv", 0 0, L_0x285a4b0;  1 drivers
v0x275cc90_0 .net "s1", 0 0, L_0x2859420;  1 drivers
v0x275cd50_0 .net "s1inv", 0 0, L_0x285a610;  1 drivers
v0x275ce10_0 .net "s2", 0 0, L_0x28594c0;  1 drivers
v0x275ced0_0 .net "s2inv", 0 0, L_0x285a6d0;  1 drivers
v0x275cf90_0 .net "xorRes", 0 0, L_0x28599f0;  1 drivers
S_0x275b050 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x275ad50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2859b50/d .functor XOR 1, L_0x285bc40, L_0x287f870, C4<0>, C4<0>;
L_0x2859b50 .delay 1 (40,40,40) L_0x2859b50/d;
L_0x2859c40/d .functor XOR 1, L_0x285bae0, L_0x2859b50, C4<0>, C4<0>;
L_0x2859c40 .delay 1 (40,40,40) L_0x2859c40/d;
L_0x2859df0/d .functor XOR 1, L_0x2859c40, L_0x28592e0, C4<0>, C4<0>;
L_0x2859df0 .delay 1 (40,40,40) L_0x2859df0/d;
L_0x2859ff0/d .functor AND 1, L_0x285bae0, L_0x2859b50, C4<1>, C4<1>;
L_0x2859ff0 .delay 1 (40,40,40) L_0x2859ff0/d;
L_0x28597b0/d .functor AND 1, L_0x2859c40, L_0x28592e0, C4<1>, C4<1>;
L_0x28597b0 .delay 1 (40,40,40) L_0x28597b0/d;
L_0x285a2b0/d .functor OR 1, L_0x2859ff0, L_0x28597b0, C4<0>, C4<0>;
L_0x285a2b0 .delay 1 (40,40,40) L_0x285a2b0/d;
v0x275b300_0 .net "AandB", 0 0, L_0x2859ff0;  1 drivers
v0x275b3c0_0 .net "BxorSub", 0 0, L_0x2859b50;  1 drivers
v0x275b480_0 .net "a", 0 0, L_0x285bae0;  alias, 1 drivers
v0x275b550_0 .net "b", 0 0, L_0x285bc40;  alias, 1 drivers
v0x275b610_0 .net "carryin", 0 0, L_0x28592e0;  alias, 1 drivers
v0x275b720_0 .net "carryout", 0 0, L_0x285a2b0;  alias, 1 drivers
v0x275b7e0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x275b880_0 .net "res", 0 0, L_0x2859df0;  alias, 1 drivers
v0x275b940_0 .net "xAorB", 0 0, L_0x2859c40;  1 drivers
v0x275ba90_0 .net "xAorBandCin", 0 0, L_0x28597b0;  1 drivers
S_0x275d170 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x275d330 .param/l "i" 0 4 165, +C4<010100>;
S_0x275d3f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x275d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x285bb80/d .functor AND 1, L_0x285e510, L_0x285e670, C4<1>, C4<1>;
L_0x285bb80 .delay 1 (40,40,40) L_0x285bb80/d;
L_0x285c1c0/d .functor NAND 1, L_0x285e510, L_0x285e670, C4<1>, C4<1>;
L_0x285c1c0 .delay 1 (20,20,20) L_0x285c1c0/d;
L_0x285c280/d .functor OR 1, L_0x285e510, L_0x285e670, C4<0>, C4<0>;
L_0x285c280 .delay 1 (40,40,40) L_0x285c280/d;
L_0x285c470/d .functor NOR 1, L_0x285e510, L_0x285e670, C4<0>, C4<0>;
L_0x285c470 .delay 1 (20,20,20) L_0x285c470/d;
L_0x285c530/d .functor XOR 1, L_0x285e510, L_0x285e670, C4<0>, C4<0>;
L_0x285c530 .delay 1 (40,40,40) L_0x285c530/d;
L_0x285cf70/d .functor NOT 1, L_0x285be90, C4<0>, C4<0>, C4<0>;
L_0x285cf70 .delay 1 (10,10,10) L_0x285cf70/d;
L_0x285d0d0/d .functor NOT 1, L_0x285bf30, C4<0>, C4<0>, C4<0>;
L_0x285d0d0 .delay 1 (10,10,10) L_0x285d0d0/d;
L_0x285d190/d .functor NOT 1, L_0x28518f0, C4<0>, C4<0>, C4<0>;
L_0x285d190 .delay 1 (10,10,10) L_0x285d190/d;
L_0x285d340/d .functor AND 1, L_0x285c8b0, L_0x285cf70, L_0x285d0d0, L_0x285d190;
L_0x285d340 .delay 1 (80,80,80) L_0x285d340/d;
L_0x285d4f0/d .functor AND 1, L_0x285c8b0, L_0x285be90, L_0x285d0d0, L_0x285d190;
L_0x285d4f0 .delay 1 (80,80,80) L_0x285d4f0/d;
L_0x285d6a0/d .functor AND 1, L_0x285c530, L_0x285cf70, L_0x285bf30, L_0x285d190;
L_0x285d6a0 .delay 1 (80,80,80) L_0x285d6a0/d;
L_0x285d890/d .functor AND 1, L_0x285c8b0, L_0x285be90, L_0x285bf30, L_0x285d190;
L_0x285d890 .delay 1 (80,80,80) L_0x285d890/d;
L_0x285d9c0/d .functor AND 1, L_0x285bb80, L_0x285cf70, L_0x285d0d0, L_0x28518f0;
L_0x285d9c0 .delay 1 (80,80,80) L_0x285d9c0/d;
L_0x285dc20/d .functor AND 1, L_0x285c1c0, L_0x285be90, L_0x285d0d0, L_0x28518f0;
L_0x285dc20 .delay 1 (80,80,80) L_0x285dc20/d;
L_0x285d950/d .functor AND 1, L_0x285c470, L_0x285cf70, L_0x285bf30, L_0x28518f0;
L_0x285d950 .delay 1 (80,80,80) L_0x285d950/d;
L_0x285df80/d .functor AND 1, L_0x285c280, L_0x285be90, L_0x285bf30, L_0x28518f0;
L_0x285df80 .delay 1 (80,80,80) L_0x285df80/d;
L_0x285e120/0/0 .functor OR 1, L_0x285d340, L_0x285d4f0, L_0x285d6a0, L_0x285d9c0;
L_0x285e120/0/4 .functor OR 1, L_0x285dc20, L_0x285d950, L_0x285df80, L_0x285d890;
L_0x285e120/d .functor OR 1, L_0x285e120/0/0, L_0x285e120/0/4, C4<0>, C4<0>;
L_0x285e120 .delay 1 (160,160,160) L_0x285e120/d;
v0x275e2f0_0 .net "a", 0 0, L_0x285e510;  1 drivers
v0x275e3b0_0 .net "addSub", 0 0, L_0x285c8b0;  1 drivers
v0x275e480_0 .net "andRes", 0 0, L_0x285bb80;  1 drivers
v0x275e550_0 .net "b", 0 0, L_0x285e670;  1 drivers
v0x275e620_0 .net "carryIn", 0 0, L_0x285bdf0;  1 drivers
v0x275e6c0_0 .net "carryOut", 0 0, L_0x285cd70;  1 drivers
v0x275e790_0 .net "initialResult", 0 0, L_0x285e120;  1 drivers
v0x275e830_0 .net "isAdd", 0 0, L_0x285d340;  1 drivers
v0x275e8d0_0 .net "isAnd", 0 0, L_0x285d9c0;  1 drivers
v0x275ea00_0 .net "isNand", 0 0, L_0x285dc20;  1 drivers
v0x275eaa0_0 .net "isNor", 0 0, L_0x285d950;  1 drivers
v0x275eb40_0 .net "isOr", 0 0, L_0x285df80;  1 drivers
v0x275ec00_0 .net "isSLT", 0 0, L_0x285d890;  1 drivers
v0x275ecc0_0 .net "isSub", 0 0, L_0x285d4f0;  1 drivers
v0x275ed80_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x275ee20_0 .net "isXor", 0 0, L_0x285d6a0;  1 drivers
v0x275eee0_0 .net "nandRes", 0 0, L_0x285c1c0;  1 drivers
v0x275f090_0 .net "norRes", 0 0, L_0x285c470;  1 drivers
v0x275f130_0 .net "orRes", 0 0, L_0x285c280;  1 drivers
v0x275f1d0_0 .net "s0", 0 0, L_0x285be90;  1 drivers
v0x275f270_0 .net "s0inv", 0 0, L_0x285cf70;  1 drivers
v0x275f330_0 .net "s1", 0 0, L_0x285bf30;  1 drivers
v0x275f3f0_0 .net "s1inv", 0 0, L_0x285d0d0;  1 drivers
v0x275f4b0_0 .net "s2", 0 0, L_0x28518f0;  1 drivers
v0x275f570_0 .net "s2inv", 0 0, L_0x285d190;  1 drivers
v0x275f630_0 .net "xorRes", 0 0, L_0x285c530;  1 drivers
S_0x275d6f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x275d3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x285c690/d .functor XOR 1, L_0x285e670, L_0x287f870, C4<0>, C4<0>;
L_0x285c690 .delay 1 (40,40,40) L_0x285c690/d;
L_0x285c750/d .functor XOR 1, L_0x285e510, L_0x285c690, C4<0>, C4<0>;
L_0x285c750 .delay 1 (40,40,40) L_0x285c750/d;
L_0x285c8b0/d .functor XOR 1, L_0x285c750, L_0x285bdf0, C4<0>, C4<0>;
L_0x285c8b0 .delay 1 (40,40,40) L_0x285c8b0/d;
L_0x285cab0/d .functor AND 1, L_0x285e510, L_0x285c690, C4<1>, C4<1>;
L_0x285cab0 .delay 1 (40,40,40) L_0x285cab0/d;
L_0x285c2f0/d .functor AND 1, L_0x285c750, L_0x285bdf0, C4<1>, C4<1>;
L_0x285c2f0 .delay 1 (40,40,40) L_0x285c2f0/d;
L_0x285cd70/d .functor OR 1, L_0x285cab0, L_0x285c2f0, C4<0>, C4<0>;
L_0x285cd70 .delay 1 (40,40,40) L_0x285cd70/d;
v0x275d980_0 .net "AandB", 0 0, L_0x285cab0;  1 drivers
v0x275da60_0 .net "BxorSub", 0 0, L_0x285c690;  1 drivers
v0x275db20_0 .net "a", 0 0, L_0x285e510;  alias, 1 drivers
v0x275dbf0_0 .net "b", 0 0, L_0x285e670;  alias, 1 drivers
v0x275dcb0_0 .net "carryin", 0 0, L_0x285bdf0;  alias, 1 drivers
v0x275ddc0_0 .net "carryout", 0 0, L_0x285cd70;  alias, 1 drivers
v0x275de80_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x275df20_0 .net "res", 0 0, L_0x285c8b0;  alias, 1 drivers
v0x275dfe0_0 .net "xAorB", 0 0, L_0x285c750;  1 drivers
v0x275e130_0 .net "xAorBandCin", 0 0, L_0x285c2f0;  1 drivers
S_0x275f810 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x275f9d0 .param/l "i" 0 4 165, +C4<010101>;
S_0x275fa90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x275f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x285e5b0/d .functor AND 1, L_0x28612f0, L_0x2861450, C4<1>, C4<1>;
L_0x285e5b0 .delay 1 (40,40,40) L_0x285e5b0/d;
L_0x285c130/d .functor NAND 1, L_0x28612f0, L_0x2861450, C4<1>, C4<1>;
L_0x285c130 .delay 1 (20,20,20) L_0x285c130/d;
L_0x285c020/d .functor OR 1, L_0x28612f0, L_0x2861450, C4<0>, C4<0>;
L_0x285c020 .delay 1 (40,40,40) L_0x285c020/d;
L_0x285e8b0/d .functor NOR 1, L_0x28612f0, L_0x2861450, C4<0>, C4<0>;
L_0x285e8b0 .delay 1 (20,20,20) L_0x285e8b0/d;
L_0x285ea60/d .functor XOR 1, L_0x28612f0, L_0x2861450, C4<0>, C4<0>;
L_0x285ea60 .delay 1 (40,40,40) L_0x285ea60/d;
L_0x285fcd0/d .functor NOT 1, L_0x28616a0, C4<0>, C4<0>, C4<0>;
L_0x285fcd0 .delay 1 (10,10,10) L_0x285fcd0/d;
L_0x285fe30/d .functor NOT 1, L_0x2841610, C4<0>, C4<0>, C4<0>;
L_0x285fe30 .delay 1 (10,10,10) L_0x285fe30/d;
L_0x285fef0/d .functor NOT 1, L_0x28416b0, C4<0>, C4<0>, C4<0>;
L_0x285fef0 .delay 1 (10,10,10) L_0x285fef0/d;
L_0x28600a0/d .functor AND 1, L_0x285f5f0, L_0x285fcd0, L_0x285fe30, L_0x285fef0;
L_0x28600a0 .delay 1 (80,80,80) L_0x28600a0/d;
L_0x2860250/d .functor AND 1, L_0x285f5f0, L_0x28616a0, L_0x285fe30, L_0x285fef0;
L_0x2860250 .delay 1 (80,80,80) L_0x2860250/d;
L_0x2860400/d .functor AND 1, L_0x285ea60, L_0x285fcd0, L_0x2841610, L_0x285fef0;
L_0x2860400 .delay 1 (80,80,80) L_0x2860400/d;
L_0x28605f0/d .functor AND 1, L_0x285f5f0, L_0x28616a0, L_0x2841610, L_0x285fef0;
L_0x28605f0 .delay 1 (80,80,80) L_0x28605f0/d;
L_0x2860720/d .functor AND 1, L_0x285e5b0, L_0x285fcd0, L_0x285fe30, L_0x28416b0;
L_0x2860720 .delay 1 (80,80,80) L_0x2860720/d;
L_0x2860980/d .functor AND 1, L_0x285c130, L_0x28616a0, L_0x285fe30, L_0x28416b0;
L_0x2860980 .delay 1 (80,80,80) L_0x2860980/d;
L_0x28606b0/d .functor AND 1, L_0x285e8b0, L_0x285fcd0, L_0x2841610, L_0x28416b0;
L_0x28606b0 .delay 1 (80,80,80) L_0x28606b0/d;
L_0x2860d60/d .functor AND 1, L_0x285c020, L_0x28616a0, L_0x2841610, L_0x28416b0;
L_0x2860d60 .delay 1 (80,80,80) L_0x2860d60/d;
L_0x2860f00/0/0 .functor OR 1, L_0x28600a0, L_0x2860250, L_0x2860400, L_0x2860720;
L_0x2860f00/0/4 .functor OR 1, L_0x2860980, L_0x28606b0, L_0x2860d60, L_0x28605f0;
L_0x2860f00/d .functor OR 1, L_0x2860f00/0/0, L_0x2860f00/0/4, C4<0>, C4<0>;
L_0x2860f00 .delay 1 (160,160,160) L_0x2860f00/d;
v0x2760990_0 .net "a", 0 0, L_0x28612f0;  1 drivers
v0x2760a50_0 .net "addSub", 0 0, L_0x285f5f0;  1 drivers
v0x2760b20_0 .net "andRes", 0 0, L_0x285e5b0;  1 drivers
v0x2760bf0_0 .net "b", 0 0, L_0x2861450;  1 drivers
v0x2760cc0_0 .net "carryIn", 0 0, L_0x2861600;  1 drivers
v0x2760d60_0 .net "carryOut", 0 0, L_0x285fad0;  1 drivers
v0x2760e30_0 .net "initialResult", 0 0, L_0x2860f00;  1 drivers
v0x2760ed0_0 .net "isAdd", 0 0, L_0x28600a0;  1 drivers
v0x2760f70_0 .net "isAnd", 0 0, L_0x2860720;  1 drivers
v0x27610a0_0 .net "isNand", 0 0, L_0x2860980;  1 drivers
v0x2761140_0 .net "isNor", 0 0, L_0x28606b0;  1 drivers
v0x27611e0_0 .net "isOr", 0 0, L_0x2860d60;  1 drivers
v0x27612a0_0 .net "isSLT", 0 0, L_0x28605f0;  1 drivers
v0x2761360_0 .net "isSub", 0 0, L_0x2860250;  1 drivers
v0x2761420_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27614c0_0 .net "isXor", 0 0, L_0x2860400;  1 drivers
v0x2761580_0 .net "nandRes", 0 0, L_0x285c130;  1 drivers
v0x2761730_0 .net "norRes", 0 0, L_0x285e8b0;  1 drivers
v0x27617d0_0 .net "orRes", 0 0, L_0x285c020;  1 drivers
v0x2761870_0 .net "s0", 0 0, L_0x28616a0;  1 drivers
v0x2761910_0 .net "s0inv", 0 0, L_0x285fcd0;  1 drivers
v0x27619d0_0 .net "s1", 0 0, L_0x2841610;  1 drivers
v0x2761a90_0 .net "s1inv", 0 0, L_0x285fe30;  1 drivers
v0x2761b50_0 .net "s2", 0 0, L_0x28416b0;  1 drivers
v0x2761c10_0 .net "s2inv", 0 0, L_0x285fef0;  1 drivers
v0x2761cd0_0 .net "xorRes", 0 0, L_0x285ea60;  1 drivers
S_0x275fd90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x275fa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x285f420/d .functor XOR 1, L_0x2861450, L_0x287f870, C4<0>, C4<0>;
L_0x285f420 .delay 1 (40,40,40) L_0x285f420/d;
L_0x285f490/d .functor XOR 1, L_0x28612f0, L_0x285f420, C4<0>, C4<0>;
L_0x285f490 .delay 1 (40,40,40) L_0x285f490/d;
L_0x285f5f0/d .functor XOR 1, L_0x285f490, L_0x2861600, C4<0>, C4<0>;
L_0x285f5f0 .delay 1 (40,40,40) L_0x285f5f0/d;
L_0x285f7f0/d .functor AND 1, L_0x28612f0, L_0x285f420, C4<1>, C4<1>;
L_0x285f7f0 .delay 1 (40,40,40) L_0x285f7f0/d;
L_0x285fa60/d .functor AND 1, L_0x285f490, L_0x2861600, C4<1>, C4<1>;
L_0x285fa60 .delay 1 (40,40,40) L_0x285fa60/d;
L_0x285fad0/d .functor OR 1, L_0x285f7f0, L_0x285fa60, C4<0>, C4<0>;
L_0x285fad0 .delay 1 (40,40,40) L_0x285fad0/d;
v0x2760020_0 .net "AandB", 0 0, L_0x285f7f0;  1 drivers
v0x2760100_0 .net "BxorSub", 0 0, L_0x285f420;  1 drivers
v0x27601c0_0 .net "a", 0 0, L_0x28612f0;  alias, 1 drivers
v0x2760290_0 .net "b", 0 0, L_0x2861450;  alias, 1 drivers
v0x2760350_0 .net "carryin", 0 0, L_0x2861600;  alias, 1 drivers
v0x2760460_0 .net "carryout", 0 0, L_0x285fad0;  alias, 1 drivers
v0x2760520_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27605c0_0 .net "res", 0 0, L_0x285f5f0;  alias, 1 drivers
v0x2760680_0 .net "xAorB", 0 0, L_0x285f490;  1 drivers
v0x27607d0_0 .net "xAorBandCin", 0 0, L_0x285fa60;  1 drivers
S_0x2761eb0 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2762070 .param/l "i" 0 4 165, +C4<010110>;
S_0x2762130 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2761eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2861390/d .functor AND 1, L_0x2863cf0, L_0x2863e50, C4<1>, C4<1>;
L_0x2861390 .delay 1 (40,40,40) L_0x2861390/d;
L_0x2860b70/d .functor NAND 1, L_0x2863cf0, L_0x2863e50, C4<1>, C4<1>;
L_0x2860b70 .delay 1 (20,20,20) L_0x2860b70/d;
L_0x28419a0/d .functor OR 1, L_0x2863cf0, L_0x2863e50, C4<0>, C4<0>;
L_0x28419a0 .delay 1 (40,40,40) L_0x28419a0/d;
L_0x2841880/d .functor NOR 1, L_0x2863cf0, L_0x2863e50, C4<0>, C4<0>;
L_0x2841880 .delay 1 (20,20,20) L_0x2841880/d;
L_0x2861c50/d .functor XOR 1, L_0x2863cf0, L_0x2863e50, C4<0>, C4<0>;
L_0x2861c50 .delay 1 (40,40,40) L_0x2861c50/d;
L_0x28626b0/d .functor NOT 1, L_0x2864130, C4<0>, C4<0>, C4<0>;
L_0x28626b0 .delay 1 (10,10,10) L_0x28626b0/d;
L_0x2862810/d .functor NOT 1, L_0x2861740, C4<0>, C4<0>, C4<0>;
L_0x2862810 .delay 1 (10,10,10) L_0x2862810/d;
L_0x28628d0/d .functor NOT 1, L_0x28617e0, C4<0>, C4<0>, C4<0>;
L_0x28628d0 .delay 1 (10,10,10) L_0x28628d0/d;
L_0x2862a80/d .functor AND 1, L_0x2861fd0, L_0x28626b0, L_0x2862810, L_0x28628d0;
L_0x2862a80 .delay 1 (80,80,80) L_0x2862a80/d;
L_0x2862c30/d .functor AND 1, L_0x2861fd0, L_0x2864130, L_0x2862810, L_0x28628d0;
L_0x2862c30 .delay 1 (80,80,80) L_0x2862c30/d;
L_0x2862e40/d .functor AND 1, L_0x2861c50, L_0x28626b0, L_0x2861740, L_0x28628d0;
L_0x2862e40 .delay 1 (80,80,80) L_0x2862e40/d;
L_0x2863020/d .functor AND 1, L_0x2861fd0, L_0x2864130, L_0x2861740, L_0x28628d0;
L_0x2863020 .delay 1 (80,80,80) L_0x2863020/d;
L_0x28631f0/d .functor AND 1, L_0x2861390, L_0x28626b0, L_0x2862810, L_0x28617e0;
L_0x28631f0 .delay 1 (80,80,80) L_0x28631f0/d;
L_0x28633d0/d .functor AND 1, L_0x2860b70, L_0x2864130, L_0x2862810, L_0x28617e0;
L_0x28633d0 .delay 1 (80,80,80) L_0x28633d0/d;
L_0x2863180/d .functor AND 1, L_0x2841880, L_0x28626b0, L_0x2861740, L_0x28617e0;
L_0x2863180 .delay 1 (80,80,80) L_0x2863180/d;
L_0x2863760/d .functor AND 1, L_0x28419a0, L_0x2864130, L_0x2861740, L_0x28617e0;
L_0x2863760 .delay 1 (80,80,80) L_0x2863760/d;
L_0x2863900/0/0 .functor OR 1, L_0x2862a80, L_0x2862c30, L_0x2862e40, L_0x28631f0;
L_0x2863900/0/4 .functor OR 1, L_0x28633d0, L_0x2863180, L_0x2863760, L_0x2863020;
L_0x2863900/d .functor OR 1, L_0x2863900/0/0, L_0x2863900/0/4, C4<0>, C4<0>;
L_0x2863900 .delay 1 (160,160,160) L_0x2863900/d;
v0x2763030_0 .net "a", 0 0, L_0x2863cf0;  1 drivers
v0x27630f0_0 .net "addSub", 0 0, L_0x2861fd0;  1 drivers
v0x27631c0_0 .net "andRes", 0 0, L_0x2861390;  1 drivers
v0x2763290_0 .net "b", 0 0, L_0x2863e50;  1 drivers
v0x2763360_0 .net "carryIn", 0 0, L_0x2864000;  1 drivers
v0x2763400_0 .net "carryOut", 0 0, L_0x28624b0;  1 drivers
v0x27634d0_0 .net "initialResult", 0 0, L_0x2863900;  1 drivers
v0x2763570_0 .net "isAdd", 0 0, L_0x2862a80;  1 drivers
v0x2763610_0 .net "isAnd", 0 0, L_0x28631f0;  1 drivers
v0x2763740_0 .net "isNand", 0 0, L_0x28633d0;  1 drivers
v0x27637e0_0 .net "isNor", 0 0, L_0x2863180;  1 drivers
v0x2763880_0 .net "isOr", 0 0, L_0x2863760;  1 drivers
v0x2763940_0 .net "isSLT", 0 0, L_0x2863020;  1 drivers
v0x2763a00_0 .net "isSub", 0 0, L_0x2862c30;  1 drivers
v0x2763ac0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2763b60_0 .net "isXor", 0 0, L_0x2862e40;  1 drivers
v0x2763c20_0 .net "nandRes", 0 0, L_0x2860b70;  1 drivers
v0x2763dd0_0 .net "norRes", 0 0, L_0x2841880;  1 drivers
v0x2763e70_0 .net "orRes", 0 0, L_0x28419a0;  1 drivers
v0x2763f10_0 .net "s0", 0 0, L_0x2864130;  1 drivers
v0x2763fb0_0 .net "s0inv", 0 0, L_0x28626b0;  1 drivers
v0x2764070_0 .net "s1", 0 0, L_0x2861740;  1 drivers
v0x2764130_0 .net "s1inv", 0 0, L_0x2862810;  1 drivers
v0x27641f0_0 .net "s2", 0 0, L_0x28617e0;  1 drivers
v0x27642b0_0 .net "s2inv", 0 0, L_0x28628d0;  1 drivers
v0x2764370_0 .net "xorRes", 0 0, L_0x2861c50;  1 drivers
S_0x2762430 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2762130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2861db0/d .functor XOR 1, L_0x2863e50, L_0x287f870, C4<0>, C4<0>;
L_0x2861db0 .delay 1 (40,40,40) L_0x2861db0/d;
L_0x2861e70/d .functor XOR 1, L_0x2863cf0, L_0x2861db0, C4<0>, C4<0>;
L_0x2861e70 .delay 1 (40,40,40) L_0x2861e70/d;
L_0x2861fd0/d .functor XOR 1, L_0x2861e70, L_0x2864000, C4<0>, C4<0>;
L_0x2861fd0 .delay 1 (40,40,40) L_0x2861fd0/d;
L_0x28621d0/d .functor AND 1, L_0x2863cf0, L_0x2861db0, C4<1>, C4<1>;
L_0x28621d0 .delay 1 (40,40,40) L_0x28621d0/d;
L_0x2862440/d .functor AND 1, L_0x2861e70, L_0x2864000, C4<1>, C4<1>;
L_0x2862440 .delay 1 (40,40,40) L_0x2862440/d;
L_0x28624b0/d .functor OR 1, L_0x28621d0, L_0x2862440, C4<0>, C4<0>;
L_0x28624b0 .delay 1 (40,40,40) L_0x28624b0/d;
v0x27626c0_0 .net "AandB", 0 0, L_0x28621d0;  1 drivers
v0x27627a0_0 .net "BxorSub", 0 0, L_0x2861db0;  1 drivers
v0x2762860_0 .net "a", 0 0, L_0x2863cf0;  alias, 1 drivers
v0x2762930_0 .net "b", 0 0, L_0x2863e50;  alias, 1 drivers
v0x27629f0_0 .net "carryin", 0 0, L_0x2864000;  alias, 1 drivers
v0x2762b00_0 .net "carryout", 0 0, L_0x28624b0;  alias, 1 drivers
v0x2762bc0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2762c60_0 .net "res", 0 0, L_0x2861fd0;  alias, 1 drivers
v0x2762d20_0 .net "xAorB", 0 0, L_0x2861e70;  1 drivers
v0x2762e70_0 .net "xAorBandCin", 0 0, L_0x2862440;  1 drivers
S_0x2764550 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2764710 .param/l "i" 0 4 165, +C4<010111>;
S_0x27647d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2764550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2863d90/d .functor AND 1, L_0x2866790, L_0x28668f0, C4<1>, C4<1>;
L_0x2863d90 .delay 1 (40,40,40) L_0x2863d90/d;
L_0x28635c0/d .functor NAND 1, L_0x2866790, L_0x28668f0, C4<1>, C4<1>;
L_0x28635c0 .delay 1 (20,20,20) L_0x28635c0/d;
L_0x2861970/d .functor OR 1, L_0x2866790, L_0x28668f0, C4<0>, C4<0>;
L_0x2861970 .delay 1 (40,40,40) L_0x2861970/d;
L_0x2861b10/d .functor NOR 1, L_0x2866790, L_0x28668f0, C4<0>, C4<0>;
L_0x2861b10 .delay 1 (20,20,20) L_0x2861b10/d;
L_0x28646c0/d .functor XOR 1, L_0x2866790, L_0x28668f0, C4<0>, C4<0>;
L_0x28646c0 .delay 1 (40,40,40) L_0x28646c0/d;
L_0x2865170/d .functor NOT 1, L_0x2866bd0, C4<0>, C4<0>, C4<0>;
L_0x2865170 .delay 1 (10,10,10) L_0x2865170/d;
L_0x2765d70/d .functor NOT 1, L_0x28641d0, C4<0>, C4<0>, C4<0>;
L_0x2765d70 .delay 1 (10,10,10) L_0x2765d70/d;
L_0x2865320/d .functor NOT 1, L_0x2864270, C4<0>, C4<0>, C4<0>;
L_0x2865320 .delay 1 (10,10,10) L_0x2865320/d;
L_0x28654d0/d .functor AND 1, L_0x2864a90, L_0x2865170, L_0x2765d70, L_0x2865320;
L_0x28654d0 .delay 1 (80,80,80) L_0x28654d0/d;
L_0x28656d0/d .functor AND 1, L_0x2864a90, L_0x2866bd0, L_0x2765d70, L_0x2865320;
L_0x28656d0 .delay 1 (80,80,80) L_0x28656d0/d;
L_0x28658e0/d .functor AND 1, L_0x28646c0, L_0x2865170, L_0x28641d0, L_0x2865320;
L_0x28658e0 .delay 1 (80,80,80) L_0x28658e0/d;
L_0x2865ac0/d .functor AND 1, L_0x2864a90, L_0x2866bd0, L_0x28641d0, L_0x2865320;
L_0x2865ac0 .delay 1 (80,80,80) L_0x2865ac0/d;
L_0x2865c90/d .functor AND 1, L_0x2863d90, L_0x2865170, L_0x2765d70, L_0x2864270;
L_0x2865c90 .delay 1 (80,80,80) L_0x2865c90/d;
L_0x2865e70/d .functor AND 1, L_0x28635c0, L_0x2866bd0, L_0x2765d70, L_0x2864270;
L_0x2865e70 .delay 1 (80,80,80) L_0x2865e70/d;
L_0x2865c20/d .functor AND 1, L_0x2861b10, L_0x2865170, L_0x28641d0, L_0x2864270;
L_0x2865c20 .delay 1 (80,80,80) L_0x2865c20/d;
L_0x2866200/d .functor AND 1, L_0x2861970, L_0x2866bd0, L_0x28641d0, L_0x2864270;
L_0x2866200 .delay 1 (80,80,80) L_0x2866200/d;
L_0x28663a0/0/0 .functor OR 1, L_0x28654d0, L_0x28656d0, L_0x28658e0, L_0x2865c90;
L_0x28663a0/0/4 .functor OR 1, L_0x2865e70, L_0x2865c20, L_0x2866200, L_0x2865ac0;
L_0x28663a0/d .functor OR 1, L_0x28663a0/0/0, L_0x28663a0/0/4, C4<0>, C4<0>;
L_0x28663a0 .delay 1 (160,160,160) L_0x28663a0/d;
v0x27656d0_0 .net "a", 0 0, L_0x2866790;  1 drivers
v0x2765790_0 .net "addSub", 0 0, L_0x2864a90;  1 drivers
v0x2765860_0 .net "andRes", 0 0, L_0x2863d90;  1 drivers
v0x2765930_0 .net "b", 0 0, L_0x28668f0;  1 drivers
v0x2765a00_0 .net "carryIn", 0 0, L_0x2866aa0;  1 drivers
v0x2765aa0_0 .net "carryOut", 0 0, L_0x2864f70;  1 drivers
v0x2765b70_0 .net "initialResult", 0 0, L_0x28663a0;  1 drivers
v0x2765c10_0 .net "isAdd", 0 0, L_0x28654d0;  1 drivers
v0x2765cb0_0 .net "isAnd", 0 0, L_0x2865c90;  1 drivers
v0x2765de0_0 .net "isNand", 0 0, L_0x2865e70;  1 drivers
v0x2765e80_0 .net "isNor", 0 0, L_0x2865c20;  1 drivers
v0x2765f20_0 .net "isOr", 0 0, L_0x2866200;  1 drivers
v0x2765fe0_0 .net "isSLT", 0 0, L_0x2865ac0;  1 drivers
v0x27660a0_0 .net "isSub", 0 0, L_0x28656d0;  1 drivers
v0x2766160_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2766200_0 .net "isXor", 0 0, L_0x28658e0;  1 drivers
v0x27662c0_0 .net "nandRes", 0 0, L_0x28635c0;  1 drivers
v0x2766470_0 .net "norRes", 0 0, L_0x2861b10;  1 drivers
v0x2766510_0 .net "orRes", 0 0, L_0x2861970;  1 drivers
v0x27665b0_0 .net "s0", 0 0, L_0x2866bd0;  1 drivers
v0x2766650_0 .net "s0inv", 0 0, L_0x2865170;  1 drivers
v0x2766710_0 .net "s1", 0 0, L_0x28641d0;  1 drivers
v0x27667d0_0 .net "s1inv", 0 0, L_0x2765d70;  1 drivers
v0x2766890_0 .net "s2", 0 0, L_0x2864270;  1 drivers
v0x2766950_0 .net "s2inv", 0 0, L_0x2865320;  1 drivers
v0x2766a10_0 .net "xorRes", 0 0, L_0x28646c0;  1 drivers
S_0x2764ad0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27647d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2864820/d .functor XOR 1, L_0x28668f0, L_0x287f870, C4<0>, C4<0>;
L_0x2864820 .delay 1 (40,40,40) L_0x2864820/d;
L_0x28648e0/d .functor XOR 1, L_0x2866790, L_0x2864820, C4<0>, C4<0>;
L_0x28648e0 .delay 1 (40,40,40) L_0x28648e0/d;
L_0x2864a90/d .functor XOR 1, L_0x28648e0, L_0x2866aa0, C4<0>, C4<0>;
L_0x2864a90 .delay 1 (40,40,40) L_0x2864a90/d;
L_0x2864c90/d .functor AND 1, L_0x2866790, L_0x2864820, C4<1>, C4<1>;
L_0x2864c90 .delay 1 (40,40,40) L_0x2864c90/d;
L_0x2864f00/d .functor AND 1, L_0x28648e0, L_0x2866aa0, C4<1>, C4<1>;
L_0x2864f00 .delay 1 (40,40,40) L_0x2864f00/d;
L_0x2864f70/d .functor OR 1, L_0x2864c90, L_0x2864f00, C4<0>, C4<0>;
L_0x2864f70 .delay 1 (40,40,40) L_0x2864f70/d;
v0x2764d60_0 .net "AandB", 0 0, L_0x2864c90;  1 drivers
v0x2764e40_0 .net "BxorSub", 0 0, L_0x2864820;  1 drivers
v0x2764f00_0 .net "a", 0 0, L_0x2866790;  alias, 1 drivers
v0x2764fd0_0 .net "b", 0 0, L_0x28668f0;  alias, 1 drivers
v0x2765090_0 .net "carryin", 0 0, L_0x2866aa0;  alias, 1 drivers
v0x27651a0_0 .net "carryout", 0 0, L_0x2864f70;  alias, 1 drivers
v0x2765260_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2765300_0 .net "res", 0 0, L_0x2864a90;  alias, 1 drivers
v0x27653c0_0 .net "xAorB", 0 0, L_0x28648e0;  1 drivers
v0x2765510_0 .net "xAorBandCin", 0 0, L_0x2864f00;  1 drivers
S_0x2766bf0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2766db0 .param/l "i" 0 4 165, +C4<011000>;
S_0x2766e70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2766bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2866830/d .functor AND 1, L_0x2869210, L_0x2869370, C4<1>, C4<1>;
L_0x2866830 .delay 1 (40,40,40) L_0x2866830/d;
L_0x2866060/d .functor NAND 1, L_0x2869210, L_0x2869370, C4<1>, C4<1>;
L_0x2866060 .delay 1 (20,20,20) L_0x2866060/d;
L_0x2864400/d .functor OR 1, L_0x2869210, L_0x2869370, C4<0>, C4<0>;
L_0x2864400 .delay 1 (40,40,40) L_0x2864400/d;
L_0x28645a0/d .functor NOR 1, L_0x2869210, L_0x2869370, C4<0>, C4<0>;
L_0x28645a0 .delay 1 (20,20,20) L_0x28645a0/d;
L_0x2867190/d .functor XOR 1, L_0x2869210, L_0x2869370, C4<0>, C4<0>;
L_0x2867190 .delay 1 (40,40,40) L_0x2867190/d;
L_0x2867c40/d .functor NOT 1, L_0x2869650, C4<0>, C4<0>, C4<0>;
L_0x2867c40 .delay 1 (10,10,10) L_0x2867c40/d;
L_0x2768410/d .functor NOT 1, L_0x2866c70, C4<0>, C4<0>, C4<0>;
L_0x2768410 .delay 1 (10,10,10) L_0x2768410/d;
L_0x2867df0/d .functor NOT 1, L_0x2866d10, C4<0>, C4<0>, C4<0>;
L_0x2867df0 .delay 1 (10,10,10) L_0x2867df0/d;
L_0x2867fa0/d .functor AND 1, L_0x2867560, L_0x2867c40, L_0x2768410, L_0x2867df0;
L_0x2867fa0 .delay 1 (80,80,80) L_0x2867fa0/d;
L_0x2868150/d .functor AND 1, L_0x2867560, L_0x2869650, L_0x2768410, L_0x2867df0;
L_0x2868150 .delay 1 (80,80,80) L_0x2868150/d;
L_0x2868360/d .functor AND 1, L_0x2867190, L_0x2867c40, L_0x2866c70, L_0x2867df0;
L_0x2868360 .delay 1 (80,80,80) L_0x2868360/d;
L_0x2868540/d .functor AND 1, L_0x2867560, L_0x2869650, L_0x2866c70, L_0x2867df0;
L_0x2868540 .delay 1 (80,80,80) L_0x2868540/d;
L_0x2868710/d .functor AND 1, L_0x2866830, L_0x2867c40, L_0x2768410, L_0x2866d10;
L_0x2868710 .delay 1 (80,80,80) L_0x2868710/d;
L_0x28688f0/d .functor AND 1, L_0x2866060, L_0x2869650, L_0x2768410, L_0x2866d10;
L_0x28688f0 .delay 1 (80,80,80) L_0x28688f0/d;
L_0x28686a0/d .functor AND 1, L_0x28645a0, L_0x2867c40, L_0x2866c70, L_0x2866d10;
L_0x28686a0 .delay 1 (80,80,80) L_0x28686a0/d;
L_0x2868c80/d .functor AND 1, L_0x2864400, L_0x2869650, L_0x2866c70, L_0x2866d10;
L_0x2868c80 .delay 1 (80,80,80) L_0x2868c80/d;
L_0x2868e20/0/0 .functor OR 1, L_0x2867fa0, L_0x2868150, L_0x2868360, L_0x2868710;
L_0x2868e20/0/4 .functor OR 1, L_0x28688f0, L_0x28686a0, L_0x2868c80, L_0x2868540;
L_0x2868e20/d .functor OR 1, L_0x2868e20/0/0, L_0x2868e20/0/4, C4<0>, C4<0>;
L_0x2868e20 .delay 1 (160,160,160) L_0x2868e20/d;
v0x2767d70_0 .net "a", 0 0, L_0x2869210;  1 drivers
v0x2767e30_0 .net "addSub", 0 0, L_0x2867560;  1 drivers
v0x2767f00_0 .net "andRes", 0 0, L_0x2866830;  1 drivers
v0x2767fd0_0 .net "b", 0 0, L_0x2869370;  1 drivers
v0x27680a0_0 .net "carryIn", 0 0, L_0x2869520;  1 drivers
v0x2768140_0 .net "carryOut", 0 0, L_0x2867a40;  1 drivers
v0x2768210_0 .net "initialResult", 0 0, L_0x2868e20;  1 drivers
v0x27682b0_0 .net "isAdd", 0 0, L_0x2867fa0;  1 drivers
v0x2768350_0 .net "isAnd", 0 0, L_0x2868710;  1 drivers
v0x2768480_0 .net "isNand", 0 0, L_0x28688f0;  1 drivers
v0x2768520_0 .net "isNor", 0 0, L_0x28686a0;  1 drivers
v0x27685c0_0 .net "isOr", 0 0, L_0x2868c80;  1 drivers
v0x2768680_0 .net "isSLT", 0 0, L_0x2868540;  1 drivers
v0x2768740_0 .net "isSub", 0 0, L_0x2868150;  1 drivers
v0x2768800_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27688a0_0 .net "isXor", 0 0, L_0x2868360;  1 drivers
v0x2768960_0 .net "nandRes", 0 0, L_0x2866060;  1 drivers
v0x2768b10_0 .net "norRes", 0 0, L_0x28645a0;  1 drivers
v0x2768bb0_0 .net "orRes", 0 0, L_0x2864400;  1 drivers
v0x2768c50_0 .net "s0", 0 0, L_0x2869650;  1 drivers
v0x2768cf0_0 .net "s0inv", 0 0, L_0x2867c40;  1 drivers
v0x2768db0_0 .net "s1", 0 0, L_0x2866c70;  1 drivers
v0x2768e70_0 .net "s1inv", 0 0, L_0x2768410;  1 drivers
v0x2768f30_0 .net "s2", 0 0, L_0x2866d10;  1 drivers
v0x2768ff0_0 .net "s2inv", 0 0, L_0x2867df0;  1 drivers
v0x27690b0_0 .net "xorRes", 0 0, L_0x2867190;  1 drivers
S_0x2767170 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2766e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2867250/d .functor XOR 1, L_0x2869370, L_0x287f870, C4<0>, C4<0>;
L_0x2867250 .delay 1 (40,40,40) L_0x2867250/d;
L_0x28673b0/d .functor XOR 1, L_0x2869210, L_0x2867250, C4<0>, C4<0>;
L_0x28673b0 .delay 1 (40,40,40) L_0x28673b0/d;
L_0x2867560/d .functor XOR 1, L_0x28673b0, L_0x2869520, C4<0>, C4<0>;
L_0x2867560 .delay 1 (40,40,40) L_0x2867560/d;
L_0x2867760/d .functor AND 1, L_0x2869210, L_0x2867250, C4<1>, C4<1>;
L_0x2867760 .delay 1 (40,40,40) L_0x2867760/d;
L_0x28679d0/d .functor AND 1, L_0x28673b0, L_0x2869520, C4<1>, C4<1>;
L_0x28679d0 .delay 1 (40,40,40) L_0x28679d0/d;
L_0x2867a40/d .functor OR 1, L_0x2867760, L_0x28679d0, C4<0>, C4<0>;
L_0x2867a40 .delay 1 (40,40,40) L_0x2867a40/d;
v0x2767400_0 .net "AandB", 0 0, L_0x2867760;  1 drivers
v0x27674e0_0 .net "BxorSub", 0 0, L_0x2867250;  1 drivers
v0x27675a0_0 .net "a", 0 0, L_0x2869210;  alias, 1 drivers
v0x2767670_0 .net "b", 0 0, L_0x2869370;  alias, 1 drivers
v0x2767730_0 .net "carryin", 0 0, L_0x2869520;  alias, 1 drivers
v0x2767840_0 .net "carryout", 0 0, L_0x2867a40;  alias, 1 drivers
v0x2767900_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27679a0_0 .net "res", 0 0, L_0x2867560;  alias, 1 drivers
v0x2767a60_0 .net "xAorB", 0 0, L_0x28673b0;  1 drivers
v0x2767bb0_0 .net "xAorBandCin", 0 0, L_0x28679d0;  1 drivers
S_0x2769290 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2769450 .param/l "i" 0 4 165, +C4<011001>;
S_0x2769510 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2769290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28692b0/d .functor AND 1, L_0x286bc60, L_0x2840fd0, C4<1>, C4<1>;
L_0x28692b0 .delay 1 (40,40,40) L_0x28692b0/d;
L_0x2868ae0/d .functor NAND 1, L_0x286bc60, L_0x2840fd0, C4<1>, C4<1>;
L_0x2868ae0 .delay 1 (20,20,20) L_0x2868ae0/d;
L_0x2867110/d .functor OR 1, L_0x286bc60, L_0x2840fd0, C4<0>, C4<0>;
L_0x2867110 .delay 1 (40,40,40) L_0x2867110/d;
L_0x2867040/d .functor NOR 1, L_0x286bc60, L_0x2840fd0, C4<0>, C4<0>;
L_0x2867040 .delay 1 (20,20,20) L_0x2867040/d;
L_0x2869c00/d .functor XOR 1, L_0x286bc60, L_0x2840fd0, C4<0>, C4<0>;
L_0x2869c00 .delay 1 (40,40,40) L_0x2869c00/d;
L_0x286a640/d .functor NOT 1, L_0x2869790, C4<0>, C4<0>, C4<0>;
L_0x286a640 .delay 1 (10,10,10) L_0x286a640/d;
L_0x276aab0/d .functor NOT 1, L_0x2869830, C4<0>, C4<0>, C4<0>;
L_0x276aab0 .delay 1 (10,10,10) L_0x276aab0/d;
L_0x286a7f0/d .functor NOT 1, L_0x28698d0, C4<0>, C4<0>, C4<0>;
L_0x286a7f0 .delay 1 (10,10,10) L_0x286a7f0/d;
L_0x286a9a0/d .functor AND 1, L_0x2869fd0, L_0x286a640, L_0x276aab0, L_0x286a7f0;
L_0x286a9a0 .delay 1 (80,80,80) L_0x286a9a0/d;
L_0x286aba0/d .functor AND 1, L_0x2869fd0, L_0x2869790, L_0x276aab0, L_0x286a7f0;
L_0x286aba0 .delay 1 (80,80,80) L_0x286aba0/d;
L_0x286adb0/d .functor AND 1, L_0x2869c00, L_0x286a640, L_0x2869830, L_0x286a7f0;
L_0x286adb0 .delay 1 (80,80,80) L_0x286adb0/d;
L_0x286af90/d .functor AND 1, L_0x2869fd0, L_0x2869790, L_0x2869830, L_0x286a7f0;
L_0x286af90 .delay 1 (80,80,80) L_0x286af90/d;
L_0x286b160/d .functor AND 1, L_0x28692b0, L_0x286a640, L_0x276aab0, L_0x28698d0;
L_0x286b160 .delay 1 (80,80,80) L_0x286b160/d;
L_0x286b340/d .functor AND 1, L_0x2868ae0, L_0x2869790, L_0x276aab0, L_0x28698d0;
L_0x286b340 .delay 1 (80,80,80) L_0x286b340/d;
L_0x286b0f0/d .functor AND 1, L_0x2867040, L_0x286a640, L_0x2869830, L_0x28698d0;
L_0x286b0f0 .delay 1 (80,80,80) L_0x286b0f0/d;
L_0x286b6d0/d .functor AND 1, L_0x2867110, L_0x2869790, L_0x2869830, L_0x28698d0;
L_0x286b6d0 .delay 1 (80,80,80) L_0x286b6d0/d;
L_0x286b870/0/0 .functor OR 1, L_0x286a9a0, L_0x286aba0, L_0x286adb0, L_0x286b160;
L_0x286b870/0/4 .functor OR 1, L_0x286b340, L_0x286b0f0, L_0x286b6d0, L_0x286af90;
L_0x286b870/d .functor OR 1, L_0x286b870/0/0, L_0x286b870/0/4, C4<0>, C4<0>;
L_0x286b870 .delay 1 (160,160,160) L_0x286b870/d;
v0x276a410_0 .net "a", 0 0, L_0x286bc60;  1 drivers
v0x276a4d0_0 .net "addSub", 0 0, L_0x2869fd0;  1 drivers
v0x276a5a0_0 .net "andRes", 0 0, L_0x28692b0;  1 drivers
v0x276a670_0 .net "b", 0 0, L_0x2840fd0;  1 drivers
v0x276a740_0 .net "carryIn", 0 0, L_0x28696f0;  1 drivers
v0x276a7e0_0 .net "carryOut", 0 0, L_0x286a440;  1 drivers
v0x276a8b0_0 .net "initialResult", 0 0, L_0x286b870;  1 drivers
v0x276a950_0 .net "isAdd", 0 0, L_0x286a9a0;  1 drivers
v0x276a9f0_0 .net "isAnd", 0 0, L_0x286b160;  1 drivers
v0x276ab20_0 .net "isNand", 0 0, L_0x286b340;  1 drivers
v0x276abc0_0 .net "isNor", 0 0, L_0x286b0f0;  1 drivers
v0x276ac60_0 .net "isOr", 0 0, L_0x286b6d0;  1 drivers
v0x276ad20_0 .net "isSLT", 0 0, L_0x286af90;  1 drivers
v0x276ade0_0 .net "isSub", 0 0, L_0x286aba0;  1 drivers
v0x276aea0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x276af40_0 .net "isXor", 0 0, L_0x286adb0;  1 drivers
v0x276b000_0 .net "nandRes", 0 0, L_0x2868ae0;  1 drivers
v0x276b1b0_0 .net "norRes", 0 0, L_0x2867040;  1 drivers
v0x276b250_0 .net "orRes", 0 0, L_0x2867110;  1 drivers
v0x276b2f0_0 .net "s0", 0 0, L_0x2869790;  1 drivers
v0x276b390_0 .net "s0inv", 0 0, L_0x286a640;  1 drivers
v0x276b450_0 .net "s1", 0 0, L_0x2869830;  1 drivers
v0x276b510_0 .net "s1inv", 0 0, L_0x276aab0;  1 drivers
v0x276b5d0_0 .net "s2", 0 0, L_0x28698d0;  1 drivers
v0x276b690_0 .net "s2inv", 0 0, L_0x286a7f0;  1 drivers
v0x276b750_0 .net "xorRes", 0 0, L_0x2869c00;  1 drivers
S_0x2769810 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2769510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2869d60/d .functor XOR 1, L_0x2840fd0, L_0x287f870, C4<0>, C4<0>;
L_0x2869d60 .delay 1 (40,40,40) L_0x2869d60/d;
L_0x2869e20/d .functor XOR 1, L_0x286bc60, L_0x2869d60, C4<0>, C4<0>;
L_0x2869e20 .delay 1 (40,40,40) L_0x2869e20/d;
L_0x2869fd0/d .functor XOR 1, L_0x2869e20, L_0x28696f0, C4<0>, C4<0>;
L_0x2869fd0 .delay 1 (40,40,40) L_0x2869fd0/d;
L_0x286a1d0/d .functor AND 1, L_0x286bc60, L_0x2869d60, C4<1>, C4<1>;
L_0x286a1d0 .delay 1 (40,40,40) L_0x286a1d0/d;
L_0x2866ef0/d .functor AND 1, L_0x2869e20, L_0x28696f0, C4<1>, C4<1>;
L_0x2866ef0 .delay 1 (40,40,40) L_0x2866ef0/d;
L_0x286a440/d .functor OR 1, L_0x286a1d0, L_0x2866ef0, C4<0>, C4<0>;
L_0x286a440 .delay 1 (40,40,40) L_0x286a440/d;
v0x2769aa0_0 .net "AandB", 0 0, L_0x286a1d0;  1 drivers
v0x2769b80_0 .net "BxorSub", 0 0, L_0x2869d60;  1 drivers
v0x2769c40_0 .net "a", 0 0, L_0x286bc60;  alias, 1 drivers
v0x2769d10_0 .net "b", 0 0, L_0x2840fd0;  alias, 1 drivers
v0x2769dd0_0 .net "carryin", 0 0, L_0x28696f0;  alias, 1 drivers
v0x2769ee0_0 .net "carryout", 0 0, L_0x286a440;  alias, 1 drivers
v0x2769fa0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x276a040_0 .net "res", 0 0, L_0x2869fd0;  alias, 1 drivers
v0x276a100_0 .net "xAorB", 0 0, L_0x2869e20;  1 drivers
v0x276a250_0 .net "xAorBandCin", 0 0, L_0x2866ef0;  1 drivers
S_0x276b930 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x276baf0 .param/l "i" 0 4 165, +C4<011010>;
S_0x276bbb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x276b930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x286bd00/d .functor AND 1, L_0x286e8c0, L_0x286ea20, C4<1>, C4<1>;
L_0x286bd00 .delay 1 (40,40,40) L_0x286bd00/d;
L_0x286b530/d .functor NAND 1, L_0x286e8c0, L_0x286ea20, C4<1>, C4<1>;
L_0x286b530 .delay 1 (20,20,20) L_0x286b530/d;
L_0x2869a10/d .functor OR 1, L_0x286e8c0, L_0x286ea20, C4<0>, C4<0>;
L_0x2869a10 .delay 1 (40,40,40) L_0x2869a10/d;
L_0x286c7a0/d .functor NOR 1, L_0x286e8c0, L_0x286ea20, C4<0>, C4<0>;
L_0x286c7a0 .delay 1 (20,20,20) L_0x286c7a0/d;
L_0x286c860/d .functor XOR 1, L_0x286e8c0, L_0x286ea20, C4<0>, C4<0>;
L_0x286c860 .delay 1 (40,40,40) L_0x286c860/d;
L_0x286d2f0/d .functor NOT 1, L_0x286c270, C4<0>, C4<0>, C4<0>;
L_0x286d2f0 .delay 1 (10,10,10) L_0x286d2f0/d;
L_0x276d150/d .functor NOT 1, L_0x286c310, C4<0>, C4<0>, C4<0>;
L_0x276d150 .delay 1 (10,10,10) L_0x276d150/d;
L_0x286d4a0/d .functor NOT 1, L_0x286c3b0, C4<0>, C4<0>, C4<0>;
L_0x286d4a0 .delay 1 (10,10,10) L_0x286d4a0/d;
L_0x286d650/d .functor AND 1, L_0x286cc30, L_0x286d2f0, L_0x276d150, L_0x286d4a0;
L_0x286d650 .delay 1 (80,80,80) L_0x286d650/d;
L_0x286d800/d .functor AND 1, L_0x286cc30, L_0x286c270, L_0x276d150, L_0x286d4a0;
L_0x286d800 .delay 1 (80,80,80) L_0x286d800/d;
L_0x286da10/d .functor AND 1, L_0x286c860, L_0x286d2f0, L_0x286c310, L_0x286d4a0;
L_0x286da10 .delay 1 (80,80,80) L_0x286da10/d;
L_0x286dbf0/d .functor AND 1, L_0x286cc30, L_0x286c270, L_0x286c310, L_0x286d4a0;
L_0x286dbf0 .delay 1 (80,80,80) L_0x286dbf0/d;
L_0x286ddc0/d .functor AND 1, L_0x286bd00, L_0x286d2f0, L_0x276d150, L_0x286c3b0;
L_0x286ddc0 .delay 1 (80,80,80) L_0x286ddc0/d;
L_0x286dfa0/d .functor AND 1, L_0x286b530, L_0x286c270, L_0x276d150, L_0x286c3b0;
L_0x286dfa0 .delay 1 (80,80,80) L_0x286dfa0/d;
L_0x286dd50/d .functor AND 1, L_0x286c7a0, L_0x286d2f0, L_0x286c310, L_0x286c3b0;
L_0x286dd50 .delay 1 (80,80,80) L_0x286dd50/d;
L_0x286e330/d .functor AND 1, L_0x2869a10, L_0x286c270, L_0x286c310, L_0x286c3b0;
L_0x286e330 .delay 1 (80,80,80) L_0x286e330/d;
L_0x286e4d0/0/0 .functor OR 1, L_0x286d650, L_0x286d800, L_0x286da10, L_0x286ddc0;
L_0x286e4d0/0/4 .functor OR 1, L_0x286dfa0, L_0x286dd50, L_0x286e330, L_0x286dbf0;
L_0x286e4d0/d .functor OR 1, L_0x286e4d0/0/0, L_0x286e4d0/0/4, C4<0>, C4<0>;
L_0x286e4d0 .delay 1 (160,160,160) L_0x286e4d0/d;
v0x276cab0_0 .net "a", 0 0, L_0x286e8c0;  1 drivers
v0x276cb70_0 .net "addSub", 0 0, L_0x286cc30;  1 drivers
v0x276cc40_0 .net "andRes", 0 0, L_0x286bd00;  1 drivers
v0x276cd10_0 .net "b", 0 0, L_0x286ea20;  1 drivers
v0x276cde0_0 .net "carryIn", 0 0, L_0x286c1d0;  1 drivers
v0x276ce80_0 .net "carryOut", 0 0, L_0x286d0f0;  1 drivers
v0x276cf50_0 .net "initialResult", 0 0, L_0x286e4d0;  1 drivers
v0x276cff0_0 .net "isAdd", 0 0, L_0x286d650;  1 drivers
v0x276d090_0 .net "isAnd", 0 0, L_0x286ddc0;  1 drivers
v0x276d1c0_0 .net "isNand", 0 0, L_0x286dfa0;  1 drivers
v0x276d260_0 .net "isNor", 0 0, L_0x286dd50;  1 drivers
v0x276d300_0 .net "isOr", 0 0, L_0x286e330;  1 drivers
v0x276d3c0_0 .net "isSLT", 0 0, L_0x286dbf0;  1 drivers
v0x276d480_0 .net "isSub", 0 0, L_0x286d800;  1 drivers
v0x276d540_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x276d5e0_0 .net "isXor", 0 0, L_0x286da10;  1 drivers
v0x276d6a0_0 .net "nandRes", 0 0, L_0x286b530;  1 drivers
v0x276d850_0 .net "norRes", 0 0, L_0x286c7a0;  1 drivers
v0x276d8f0_0 .net "orRes", 0 0, L_0x2869a10;  1 drivers
v0x276d990_0 .net "s0", 0 0, L_0x286c270;  1 drivers
v0x276da30_0 .net "s0inv", 0 0, L_0x286d2f0;  1 drivers
v0x276daf0_0 .net "s1", 0 0, L_0x286c310;  1 drivers
v0x276dbb0_0 .net "s1inv", 0 0, L_0x276d150;  1 drivers
v0x276dc70_0 .net "s2", 0 0, L_0x286c3b0;  1 drivers
v0x276dd30_0 .net "s2inv", 0 0, L_0x286d4a0;  1 drivers
v0x276ddf0_0 .net "xorRes", 0 0, L_0x286c860;  1 drivers
S_0x276beb0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x276bbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x286c9c0/d .functor XOR 1, L_0x286ea20, L_0x287f870, C4<0>, C4<0>;
L_0x286c9c0 .delay 1 (40,40,40) L_0x286c9c0/d;
L_0x286ca80/d .functor XOR 1, L_0x286e8c0, L_0x286c9c0, C4<0>, C4<0>;
L_0x286ca80 .delay 1 (40,40,40) L_0x286ca80/d;
L_0x286cc30/d .functor XOR 1, L_0x286ca80, L_0x286c1d0, C4<0>, C4<0>;
L_0x286cc30 .delay 1 (40,40,40) L_0x286cc30/d;
L_0x286ce30/d .functor AND 1, L_0x286e8c0, L_0x286c9c0, C4<1>, C4<1>;
L_0x286ce30 .delay 1 (40,40,40) L_0x286ce30/d;
L_0x2869a80/d .functor AND 1, L_0x286ca80, L_0x286c1d0, C4<1>, C4<1>;
L_0x2869a80 .delay 1 (40,40,40) L_0x2869a80/d;
L_0x286d0f0/d .functor OR 1, L_0x286ce30, L_0x2869a80, C4<0>, C4<0>;
L_0x286d0f0 .delay 1 (40,40,40) L_0x286d0f0/d;
v0x276c140_0 .net "AandB", 0 0, L_0x286ce30;  1 drivers
v0x276c220_0 .net "BxorSub", 0 0, L_0x286c9c0;  1 drivers
v0x276c2e0_0 .net "a", 0 0, L_0x286e8c0;  alias, 1 drivers
v0x276c3b0_0 .net "b", 0 0, L_0x286ea20;  alias, 1 drivers
v0x276c470_0 .net "carryin", 0 0, L_0x286c1d0;  alias, 1 drivers
v0x276c580_0 .net "carryout", 0 0, L_0x286d0f0;  alias, 1 drivers
v0x276c640_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x276c6e0_0 .net "res", 0 0, L_0x286cc30;  alias, 1 drivers
v0x276c7a0_0 .net "xAorB", 0 0, L_0x286ca80;  1 drivers
v0x276c8f0_0 .net "xAorBandCin", 0 0, L_0x2869a80;  1 drivers
S_0x276dfd0 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x276e190 .param/l "i" 0 4 165, +C4<011011>;
S_0x276e250 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x276dfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x286e960/d .functor AND 1, L_0x28712f0, L_0x2871450, C4<1>, C4<1>;
L_0x286e960 .delay 1 (40,40,40) L_0x286e960/d;
L_0x286c650/d .functor NAND 1, L_0x28712f0, L_0x2871450, C4<1>, C4<1>;
L_0x286c650 .delay 1 (20,20,20) L_0x286c650/d;
L_0x286c4f0/d .functor OR 1, L_0x28712f0, L_0x2871450, C4<0>, C4<0>;
L_0x286c4f0 .delay 1 (40,40,40) L_0x286c4f0/d;
L_0x286f1d0/d .functor NOR 1, L_0x28712f0, L_0x2871450, C4<0>, C4<0>;
L_0x286f1d0 .delay 1 (20,20,20) L_0x286f1d0/d;
L_0x286f290/d .functor XOR 1, L_0x28712f0, L_0x2871450, C4<0>, C4<0>;
L_0x286f290 .delay 1 (40,40,40) L_0x286f290/d;
L_0x286fd20/d .functor NOT 1, L_0x286ec70, C4<0>, C4<0>, C4<0>;
L_0x286fd20 .delay 1 (10,10,10) L_0x286fd20/d;
L_0x276f7f0/d .functor NOT 1, L_0x286ed10, C4<0>, C4<0>, C4<0>;
L_0x276f7f0 .delay 1 (10,10,10) L_0x276f7f0/d;
L_0x286fed0/d .functor NOT 1, L_0x286edb0, C4<0>, C4<0>, C4<0>;
L_0x286fed0 .delay 1 (10,10,10) L_0x286fed0/d;
L_0x2870080/d .functor AND 1, L_0x286f660, L_0x286fd20, L_0x276f7f0, L_0x286fed0;
L_0x2870080 .delay 1 (80,80,80) L_0x2870080/d;
L_0x2870230/d .functor AND 1, L_0x286f660, L_0x286ec70, L_0x276f7f0, L_0x286fed0;
L_0x2870230 .delay 1 (80,80,80) L_0x2870230/d;
L_0x2870440/d .functor AND 1, L_0x286f290, L_0x286fd20, L_0x286ed10, L_0x286fed0;
L_0x2870440 .delay 1 (80,80,80) L_0x2870440/d;
L_0x2870620/d .functor AND 1, L_0x286f660, L_0x286ec70, L_0x286ed10, L_0x286fed0;
L_0x2870620 .delay 1 (80,80,80) L_0x2870620/d;
L_0x28707f0/d .functor AND 1, L_0x286e960, L_0x286fd20, L_0x276f7f0, L_0x286edb0;
L_0x28707f0 .delay 1 (80,80,80) L_0x28707f0/d;
L_0x28709d0/d .functor AND 1, L_0x286c650, L_0x286ec70, L_0x276f7f0, L_0x286edb0;
L_0x28709d0 .delay 1 (80,80,80) L_0x28709d0/d;
L_0x2870780/d .functor AND 1, L_0x286f1d0, L_0x286fd20, L_0x286ed10, L_0x286edb0;
L_0x2870780 .delay 1 (80,80,80) L_0x2870780/d;
L_0x2870d60/d .functor AND 1, L_0x286c4f0, L_0x286ec70, L_0x286ed10, L_0x286edb0;
L_0x2870d60 .delay 1 (80,80,80) L_0x2870d60/d;
L_0x2870f00/0/0 .functor OR 1, L_0x2870080, L_0x2870230, L_0x2870440, L_0x28707f0;
L_0x2870f00/0/4 .functor OR 1, L_0x28709d0, L_0x2870780, L_0x2870d60, L_0x2870620;
L_0x2870f00/d .functor OR 1, L_0x2870f00/0/0, L_0x2870f00/0/4, C4<0>, C4<0>;
L_0x2870f00 .delay 1 (160,160,160) L_0x2870f00/d;
v0x276f150_0 .net "a", 0 0, L_0x28712f0;  1 drivers
v0x276f210_0 .net "addSub", 0 0, L_0x286f660;  1 drivers
v0x276f2e0_0 .net "andRes", 0 0, L_0x286e960;  1 drivers
v0x276f3b0_0 .net "b", 0 0, L_0x2871450;  1 drivers
v0x276f480_0 .net "carryIn", 0 0, L_0x286ebd0;  1 drivers
v0x276f520_0 .net "carryOut", 0 0, L_0x286fb20;  1 drivers
v0x276f5f0_0 .net "initialResult", 0 0, L_0x2870f00;  1 drivers
v0x276f690_0 .net "isAdd", 0 0, L_0x2870080;  1 drivers
v0x276f730_0 .net "isAnd", 0 0, L_0x28707f0;  1 drivers
v0x276f860_0 .net "isNand", 0 0, L_0x28709d0;  1 drivers
v0x276f900_0 .net "isNor", 0 0, L_0x2870780;  1 drivers
v0x276f9a0_0 .net "isOr", 0 0, L_0x2870d60;  1 drivers
v0x276fa60_0 .net "isSLT", 0 0, L_0x2870620;  1 drivers
v0x276fb20_0 .net "isSub", 0 0, L_0x2870230;  1 drivers
v0x276fbe0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x276fc80_0 .net "isXor", 0 0, L_0x2870440;  1 drivers
v0x276fd40_0 .net "nandRes", 0 0, L_0x286c650;  1 drivers
v0x276fef0_0 .net "norRes", 0 0, L_0x286f1d0;  1 drivers
v0x276ff90_0 .net "orRes", 0 0, L_0x286c4f0;  1 drivers
v0x2770030_0 .net "s0", 0 0, L_0x286ec70;  1 drivers
v0x27700d0_0 .net "s0inv", 0 0, L_0x286fd20;  1 drivers
v0x2770190_0 .net "s1", 0 0, L_0x286ed10;  1 drivers
v0x2770250_0 .net "s1inv", 0 0, L_0x276f7f0;  1 drivers
v0x2770310_0 .net "s2", 0 0, L_0x286edb0;  1 drivers
v0x27703d0_0 .net "s2inv", 0 0, L_0x286fed0;  1 drivers
v0x2770490_0 .net "xorRes", 0 0, L_0x286f290;  1 drivers
S_0x276e550 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x276e250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x286f3f0/d .functor XOR 1, L_0x2871450, L_0x287f870, C4<0>, C4<0>;
L_0x286f3f0 .delay 1 (40,40,40) L_0x286f3f0/d;
L_0x286f4b0/d .functor XOR 1, L_0x28712f0, L_0x286f3f0, C4<0>, C4<0>;
L_0x286f4b0 .delay 1 (40,40,40) L_0x286f4b0/d;
L_0x286f660/d .functor XOR 1, L_0x286f4b0, L_0x286ebd0, C4<0>, C4<0>;
L_0x286f660 .delay 1 (40,40,40) L_0x286f660/d;
L_0x286f860/d .functor AND 1, L_0x28712f0, L_0x286f3f0, C4<1>, C4<1>;
L_0x286f860 .delay 1 (40,40,40) L_0x286f860/d;
L_0x286c560/d .functor AND 1, L_0x286f4b0, L_0x286ebd0, C4<1>, C4<1>;
L_0x286c560 .delay 1 (40,40,40) L_0x286c560/d;
L_0x286fb20/d .functor OR 1, L_0x286f860, L_0x286c560, C4<0>, C4<0>;
L_0x286fb20 .delay 1 (40,40,40) L_0x286fb20/d;
v0x276e7e0_0 .net "AandB", 0 0, L_0x286f860;  1 drivers
v0x276e8c0_0 .net "BxorSub", 0 0, L_0x286f3f0;  1 drivers
v0x276e980_0 .net "a", 0 0, L_0x28712f0;  alias, 1 drivers
v0x276ea50_0 .net "b", 0 0, L_0x2871450;  alias, 1 drivers
v0x276eb10_0 .net "carryin", 0 0, L_0x286ebd0;  alias, 1 drivers
v0x276ec20_0 .net "carryout", 0 0, L_0x286fb20;  alias, 1 drivers
v0x276ece0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x276ed80_0 .net "res", 0 0, L_0x286f660;  alias, 1 drivers
v0x276ee40_0 .net "xAorB", 0 0, L_0x286f4b0;  1 drivers
v0x276ef90_0 .net "xAorBandCin", 0 0, L_0x286c560;  1 drivers
S_0x2770670 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2770830 .param/l "i" 0 4 165, +C4<011100>;
S_0x27708f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2770670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2871390/d .functor AND 1, L_0x2873d50, L_0x2873eb0, C4<1>, C4<1>;
L_0x2871390 .delay 1 (40,40,40) L_0x2871390/d;
L_0x2870bc0/d .functor NAND 1, L_0x2873d50, L_0x2873eb0, C4<1>, C4<1>;
L_0x2870bc0 .delay 1 (20,20,20) L_0x2870bc0/d;
L_0x286eef0/d .functor OR 1, L_0x2873d50, L_0x2873eb0, C4<0>, C4<0>;
L_0x286eef0 .delay 1 (40,40,40) L_0x286eef0/d;
L_0x2871be0/d .functor NOR 1, L_0x2873d50, L_0x2873eb0, C4<0>, C4<0>;
L_0x2871be0 .delay 1 (20,20,20) L_0x2871be0/d;
L_0x2871ca0/d .functor XOR 1, L_0x2873d50, L_0x2873eb0, C4<0>, C4<0>;
L_0x2871ca0 .delay 1 (40,40,40) L_0x2871ca0/d;
L_0x2872730/d .functor NOT 1, L_0x2874190, C4<0>, C4<0>, C4<0>;
L_0x2872730 .delay 1 (10,10,10) L_0x2872730/d;
L_0x2771e90/d .functor NOT 1, L_0x2871600, C4<0>, C4<0>, C4<0>;
L_0x2771e90 .delay 1 (10,10,10) L_0x2771e90/d;
L_0x28728e0/d .functor NOT 1, L_0x28716a0, C4<0>, C4<0>, C4<0>;
L_0x28728e0 .delay 1 (10,10,10) L_0x28728e0/d;
L_0x2872a90/d .functor AND 1, L_0x2872070, L_0x2872730, L_0x2771e90, L_0x28728e0;
L_0x2872a90 .delay 1 (80,80,80) L_0x2872a90/d;
L_0x2872c40/d .functor AND 1, L_0x2872070, L_0x2874190, L_0x2771e90, L_0x28728e0;
L_0x2872c40 .delay 1 (80,80,80) L_0x2872c40/d;
L_0x2872e50/d .functor AND 1, L_0x2871ca0, L_0x2872730, L_0x2871600, L_0x28728e0;
L_0x2872e50 .delay 1 (80,80,80) L_0x2872e50/d;
L_0x2873030/d .functor AND 1, L_0x2872070, L_0x2874190, L_0x2871600, L_0x28728e0;
L_0x2873030 .delay 1 (80,80,80) L_0x2873030/d;
L_0x2873200/d .functor AND 1, L_0x2871390, L_0x2872730, L_0x2771e90, L_0x28716a0;
L_0x2873200 .delay 1 (80,80,80) L_0x2873200/d;
L_0x28733e0/d .functor AND 1, L_0x2870bc0, L_0x2874190, L_0x2771e90, L_0x28716a0;
L_0x28733e0 .delay 1 (80,80,80) L_0x28733e0/d;
L_0x2873190/d .functor AND 1, L_0x2871be0, L_0x2872730, L_0x2871600, L_0x28716a0;
L_0x2873190 .delay 1 (80,80,80) L_0x2873190/d;
L_0x28737c0/d .functor AND 1, L_0x286eef0, L_0x2874190, L_0x2871600, L_0x28716a0;
L_0x28737c0 .delay 1 (80,80,80) L_0x28737c0/d;
L_0x2873960/0/0 .functor OR 1, L_0x2872a90, L_0x2872c40, L_0x2872e50, L_0x2873200;
L_0x2873960/0/4 .functor OR 1, L_0x28733e0, L_0x2873190, L_0x28737c0, L_0x2873030;
L_0x2873960/d .functor OR 1, L_0x2873960/0/0, L_0x2873960/0/4, C4<0>, C4<0>;
L_0x2873960 .delay 1 (160,160,160) L_0x2873960/d;
v0x27717f0_0 .net "a", 0 0, L_0x2873d50;  1 drivers
v0x27718b0_0 .net "addSub", 0 0, L_0x2872070;  1 drivers
v0x2771980_0 .net "andRes", 0 0, L_0x2871390;  1 drivers
v0x2771a50_0 .net "b", 0 0, L_0x2873eb0;  1 drivers
v0x2771b20_0 .net "carryIn", 0 0, L_0x2874060;  1 drivers
v0x2771bc0_0 .net "carryOut", 0 0, L_0x2872530;  1 drivers
v0x2771c90_0 .net "initialResult", 0 0, L_0x2873960;  1 drivers
v0x2771d30_0 .net "isAdd", 0 0, L_0x2872a90;  1 drivers
v0x2771dd0_0 .net "isAnd", 0 0, L_0x2873200;  1 drivers
v0x2771f00_0 .net "isNand", 0 0, L_0x28733e0;  1 drivers
v0x2771fa0_0 .net "isNor", 0 0, L_0x2873190;  1 drivers
v0x2772040_0 .net "isOr", 0 0, L_0x28737c0;  1 drivers
v0x2772100_0 .net "isSLT", 0 0, L_0x2873030;  1 drivers
v0x27721c0_0 .net "isSub", 0 0, L_0x2872c40;  1 drivers
v0x2772280_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2772320_0 .net "isXor", 0 0, L_0x2872e50;  1 drivers
v0x27723e0_0 .net "nandRes", 0 0, L_0x2870bc0;  1 drivers
v0x2772590_0 .net "norRes", 0 0, L_0x2871be0;  1 drivers
v0x2772630_0 .net "orRes", 0 0, L_0x286eef0;  1 drivers
v0x27726d0_0 .net "s0", 0 0, L_0x2874190;  1 drivers
v0x2772770_0 .net "s0inv", 0 0, L_0x2872730;  1 drivers
v0x2772830_0 .net "s1", 0 0, L_0x2871600;  1 drivers
v0x27728f0_0 .net "s1inv", 0 0, L_0x2771e90;  1 drivers
v0x27729b0_0 .net "s2", 0 0, L_0x28716a0;  1 drivers
v0x2772a70_0 .net "s2inv", 0 0, L_0x28728e0;  1 drivers
v0x2772b30_0 .net "xorRes", 0 0, L_0x2871ca0;  1 drivers
S_0x2770bf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x27708f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2871e00/d .functor XOR 1, L_0x2873eb0, L_0x287f870, C4<0>, C4<0>;
L_0x2871e00 .delay 1 (40,40,40) L_0x2871e00/d;
L_0x2871ec0/d .functor XOR 1, L_0x2873d50, L_0x2871e00, C4<0>, C4<0>;
L_0x2871ec0 .delay 1 (40,40,40) L_0x2871ec0/d;
L_0x2872070/d .functor XOR 1, L_0x2871ec0, L_0x2874060, C4<0>, C4<0>;
L_0x2872070 .delay 1 (40,40,40) L_0x2872070/d;
L_0x2872270/d .functor AND 1, L_0x2873d50, L_0x2871e00, C4<1>, C4<1>;
L_0x2872270 .delay 1 (40,40,40) L_0x2872270/d;
L_0x286ef60/d .functor AND 1, L_0x2871ec0, L_0x2874060, C4<1>, C4<1>;
L_0x286ef60 .delay 1 (40,40,40) L_0x286ef60/d;
L_0x2872530/d .functor OR 1, L_0x2872270, L_0x286ef60, C4<0>, C4<0>;
L_0x2872530 .delay 1 (40,40,40) L_0x2872530/d;
v0x2770e80_0 .net "AandB", 0 0, L_0x2872270;  1 drivers
v0x2770f60_0 .net "BxorSub", 0 0, L_0x2871e00;  1 drivers
v0x2771020_0 .net "a", 0 0, L_0x2873d50;  alias, 1 drivers
v0x27710f0_0 .net "b", 0 0, L_0x2873eb0;  alias, 1 drivers
v0x27711b0_0 .net "carryin", 0 0, L_0x2874060;  alias, 1 drivers
v0x27712c0_0 .net "carryout", 0 0, L_0x2872530;  alias, 1 drivers
v0x2771380_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2771420_0 .net "res", 0 0, L_0x2872070;  alias, 1 drivers
v0x27714e0_0 .net "xAorB", 0 0, L_0x2871ec0;  1 drivers
v0x2771630_0 .net "xAorBandCin", 0 0, L_0x286ef60;  1 drivers
S_0x2772d10 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2772ed0 .param/l "i" 0 4 165, +C4<011101>;
S_0x2772f90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2772d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2873df0/d .functor AND 1, L_0x2876860, L_0x28769c0, C4<1>, C4<1>;
L_0x2873df0 .delay 1 (40,40,40) L_0x2873df0/d;
L_0x28735d0/d .functor NAND 1, L_0x2876860, L_0x28769c0, C4<1>, C4<1>;
L_0x28735d0 .delay 1 (20,20,20) L_0x28735d0/d;
L_0x28717e0/d .functor OR 1, L_0x2876860, L_0x28769c0, C4<0>, C4<0>;
L_0x28717e0 .delay 1 (40,40,40) L_0x28717e0/d;
L_0x2871a20/d .functor NOR 1, L_0x2876860, L_0x28769c0, C4<0>, C4<0>;
L_0x2871a20 .delay 1 (20,20,20) L_0x2871a20/d;
L_0x2871b30/d .functor XOR 1, L_0x2876860, L_0x28769c0, C4<0>, C4<0>;
L_0x2871b30 .delay 1 (40,40,40) L_0x2871b30/d;
L_0x28751d0/d .functor NOT 1, L_0x284bcc0, C4<0>, C4<0>, C4<0>;
L_0x28751d0 .delay 1 (10,10,10) L_0x28751d0/d;
L_0x2875330/d .functor NOT 1, L_0x284bd60, C4<0>, C4<0>, C4<0>;
L_0x2875330 .delay 1 (10,10,10) L_0x2875330/d;
L_0x28753f0/d .functor NOT 1, L_0x2874230, C4<0>, C4<0>, C4<0>;
L_0x28753f0 .delay 1 (10,10,10) L_0x28753f0/d;
L_0x28755a0/d .functor AND 1, L_0x2874b10, L_0x28751d0, L_0x2875330, L_0x28753f0;
L_0x28755a0 .delay 1 (80,80,80) L_0x28755a0/d;
L_0x2875750/d .functor AND 1, L_0x2874b10, L_0x284bcc0, L_0x2875330, L_0x28753f0;
L_0x2875750 .delay 1 (80,80,80) L_0x2875750/d;
L_0x2875960/d .functor AND 1, L_0x2871b30, L_0x28751d0, L_0x284bd60, L_0x28753f0;
L_0x2875960 .delay 1 (80,80,80) L_0x2875960/d;
L_0x2875b40/d .functor AND 1, L_0x2874b10, L_0x284bcc0, L_0x284bd60, L_0x28753f0;
L_0x2875b40 .delay 1 (80,80,80) L_0x2875b40/d;
L_0x2875d10/d .functor AND 1, L_0x2873df0, L_0x28751d0, L_0x2875330, L_0x2874230;
L_0x2875d10 .delay 1 (80,80,80) L_0x2875d10/d;
L_0x2875ef0/d .functor AND 1, L_0x28735d0, L_0x284bcc0, L_0x2875330, L_0x2874230;
L_0x2875ef0 .delay 1 (80,80,80) L_0x2875ef0/d;
L_0x2875ca0/d .functor AND 1, L_0x2871a20, L_0x28751d0, L_0x284bd60, L_0x2874230;
L_0x2875ca0 .delay 1 (80,80,80) L_0x2875ca0/d;
L_0x28762d0/d .functor AND 1, L_0x28717e0, L_0x284bcc0, L_0x284bd60, L_0x2874230;
L_0x28762d0 .delay 1 (80,80,80) L_0x28762d0/d;
L_0x2876470/0/0 .functor OR 1, L_0x28755a0, L_0x2875750, L_0x2875960, L_0x2875d10;
L_0x2876470/0/4 .functor OR 1, L_0x2875ef0, L_0x2875ca0, L_0x28762d0, L_0x2875b40;
L_0x2876470/d .functor OR 1, L_0x2876470/0/0, L_0x2876470/0/4, C4<0>, C4<0>;
L_0x2876470 .delay 1 (160,160,160) L_0x2876470/d;
v0x2773e90_0 .net "a", 0 0, L_0x2876860;  1 drivers
v0x2773f50_0 .net "addSub", 0 0, L_0x2874b10;  1 drivers
v0x2774020_0 .net "andRes", 0 0, L_0x2873df0;  1 drivers
v0x27740f0_0 .net "b", 0 0, L_0x28769c0;  1 drivers
v0x27741c0_0 .net "carryIn", 0 0, L_0x284bc20;  1 drivers
v0x2774260_0 .net "carryOut", 0 0, L_0x2874fd0;  1 drivers
v0x2774330_0 .net "initialResult", 0 0, L_0x2876470;  1 drivers
v0x27743d0_0 .net "isAdd", 0 0, L_0x28755a0;  1 drivers
v0x2774470_0 .net "isAnd", 0 0, L_0x2875d10;  1 drivers
v0x27745a0_0 .net "isNand", 0 0, L_0x2875ef0;  1 drivers
v0x2774640_0 .net "isNor", 0 0, L_0x2875ca0;  1 drivers
v0x27746e0_0 .net "isOr", 0 0, L_0x28762d0;  1 drivers
v0x27747a0_0 .net "isSLT", 0 0, L_0x2875b40;  1 drivers
v0x2774860_0 .net "isSub", 0 0, L_0x2875750;  1 drivers
v0x2774920_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x27749c0_0 .net "isXor", 0 0, L_0x2875960;  1 drivers
v0x2774a80_0 .net "nandRes", 0 0, L_0x28735d0;  1 drivers
v0x2774c30_0 .net "norRes", 0 0, L_0x2871a20;  1 drivers
v0x2774cd0_0 .net "orRes", 0 0, L_0x28717e0;  1 drivers
v0x2774d70_0 .net "s0", 0 0, L_0x284bcc0;  1 drivers
v0x2774e10_0 .net "s0inv", 0 0, L_0x28751d0;  1 drivers
v0x2774ed0_0 .net "s1", 0 0, L_0x284bd60;  1 drivers
v0x2774f90_0 .net "s1inv", 0 0, L_0x2875330;  1 drivers
v0x2775050_0 .net "s2", 0 0, L_0x2874230;  1 drivers
v0x2775110_0 .net "s2inv", 0 0, L_0x28753f0;  1 drivers
v0x27751d0_0 .net "xorRes", 0 0, L_0x2871b30;  1 drivers
S_0x2773290 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2772f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2874800/d .functor XOR 1, L_0x28769c0, L_0x287f870, C4<0>, C4<0>;
L_0x2874800 .delay 1 (40,40,40) L_0x2874800/d;
L_0x2874960/d .functor XOR 1, L_0x2876860, L_0x2874800, C4<0>, C4<0>;
L_0x2874960 .delay 1 (40,40,40) L_0x2874960/d;
L_0x2874b10/d .functor XOR 1, L_0x2874960, L_0x284bc20, C4<0>, C4<0>;
L_0x2874b10 .delay 1 (40,40,40) L_0x2874b10/d;
L_0x2874d10/d .functor AND 1, L_0x2876860, L_0x2874800, C4<1>, C4<1>;
L_0x2874d10 .delay 1 (40,40,40) L_0x2874d10/d;
L_0x2871850/d .functor AND 1, L_0x2874960, L_0x284bc20, C4<1>, C4<1>;
L_0x2871850 .delay 1 (40,40,40) L_0x2871850/d;
L_0x2874fd0/d .functor OR 1, L_0x2874d10, L_0x2871850, C4<0>, C4<0>;
L_0x2874fd0 .delay 1 (40,40,40) L_0x2874fd0/d;
v0x2773520_0 .net "AandB", 0 0, L_0x2874d10;  1 drivers
v0x2773600_0 .net "BxorSub", 0 0, L_0x2874800;  1 drivers
v0x27736c0_0 .net "a", 0 0, L_0x2876860;  alias, 1 drivers
v0x2773790_0 .net "b", 0 0, L_0x28769c0;  alias, 1 drivers
v0x2773850_0 .net "carryin", 0 0, L_0x284bc20;  alias, 1 drivers
v0x2773960_0 .net "carryout", 0 0, L_0x2874fd0;  alias, 1 drivers
v0x2773a20_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2773ac0_0 .net "res", 0 0, L_0x2874b10;  alias, 1 drivers
v0x2773b80_0 .net "xAorB", 0 0, L_0x2874960;  1 drivers
v0x2773cd0_0 .net "xAorBandCin", 0 0, L_0x2871850;  1 drivers
S_0x27753b0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2775570 .param/l "i" 0 4 165, +C4<011110>;
S_0x2775630 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x27753b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2876900/d .functor AND 1, L_0x28794f0, L_0x2879650, C4<1>, C4<1>;
L_0x2876900 .delay 1 (40,40,40) L_0x2876900/d;
L_0x28760e0/d .functor NAND 1, L_0x28794f0, L_0x2879650, C4<1>, C4<1>;
L_0x28760e0 .delay 1 (20,20,20) L_0x28760e0/d;
L_0x2874370/d .functor OR 1, L_0x28794f0, L_0x2879650, C4<0>, C4<0>;
L_0x2874370 .delay 1 (40,40,40) L_0x2874370/d;
L_0x28745b0/d .functor NOR 1, L_0x28794f0, L_0x2879650, C4<0>, C4<0>;
L_0x28745b0 .delay 1 (20,20,20) L_0x28745b0/d;
L_0x2874670/d .functor XOR 1, L_0x28794f0, L_0x2879650, C4<0>, C4<0>;
L_0x2874670 .delay 1 (40,40,40) L_0x2874670/d;
L_0x2877e60/d .functor NOT 1, L_0x2877020, C4<0>, C4<0>, C4<0>;
L_0x2877e60 .delay 1 (10,10,10) L_0x2877e60/d;
L_0x2877fc0/d .functor NOT 1, L_0x28770c0, C4<0>, C4<0>, C4<0>;
L_0x2877fc0 .delay 1 (10,10,10) L_0x2877fc0/d;
L_0x2878080/d .functor NOT 1, L_0x2877160, C4<0>, C4<0>, C4<0>;
L_0x2878080 .delay 1 (10,10,10) L_0x2878080/d;
L_0x2878230/d .functor AND 1, L_0x28777a0, L_0x2877e60, L_0x2877fc0, L_0x2878080;
L_0x2878230 .delay 1 (80,80,80) L_0x2878230/d;
L_0x28783e0/d .functor AND 1, L_0x28777a0, L_0x2877020, L_0x2877fc0, L_0x2878080;
L_0x28783e0 .delay 1 (80,80,80) L_0x28783e0/d;
L_0x28785f0/d .functor AND 1, L_0x2874670, L_0x2877e60, L_0x28770c0, L_0x2878080;
L_0x28785f0 .delay 1 (80,80,80) L_0x28785f0/d;
L_0x28787d0/d .functor AND 1, L_0x28777a0, L_0x2877020, L_0x28770c0, L_0x2878080;
L_0x28787d0 .delay 1 (80,80,80) L_0x28787d0/d;
L_0x28789a0/d .functor AND 1, L_0x2876900, L_0x2877e60, L_0x2877fc0, L_0x2877160;
L_0x28789a0 .delay 1 (80,80,80) L_0x28789a0/d;
L_0x2878b80/d .functor AND 1, L_0x28760e0, L_0x2877020, L_0x2877fc0, L_0x2877160;
L_0x2878b80 .delay 1 (80,80,80) L_0x2878b80/d;
L_0x2878930/d .functor AND 1, L_0x28745b0, L_0x2877e60, L_0x28770c0, L_0x2877160;
L_0x2878930 .delay 1 (80,80,80) L_0x2878930/d;
L_0x2878f60/d .functor AND 1, L_0x2874370, L_0x2877020, L_0x28770c0, L_0x2877160;
L_0x2878f60 .delay 1 (80,80,80) L_0x2878f60/d;
L_0x2879100/0/0 .functor OR 1, L_0x2878230, L_0x28783e0, L_0x28785f0, L_0x28789a0;
L_0x2879100/0/4 .functor OR 1, L_0x2878b80, L_0x2878930, L_0x2878f60, L_0x28787d0;
L_0x2879100/d .functor OR 1, L_0x2879100/0/0, L_0x2879100/0/4, C4<0>, C4<0>;
L_0x2879100 .delay 1 (160,160,160) L_0x2879100/d;
v0x2776530_0 .net "a", 0 0, L_0x28794f0;  1 drivers
v0x27765f0_0 .net "addSub", 0 0, L_0x28777a0;  1 drivers
v0x27766c0_0 .net "andRes", 0 0, L_0x2876900;  1 drivers
v0x2776790_0 .net "b", 0 0, L_0x2879650;  1 drivers
v0x2776860_0 .net "carryIn", 0 0, L_0x2876f80;  1 drivers
v0x2776900_0 .net "carryOut", 0 0, L_0x2877c60;  1 drivers
v0x27769d0_0 .net "initialResult", 0 0, L_0x2879100;  1 drivers
v0x2776a70_0 .net "isAdd", 0 0, L_0x2878230;  1 drivers
v0x2776b10_0 .net "isAnd", 0 0, L_0x28789a0;  1 drivers
v0x2776c40_0 .net "isNand", 0 0, L_0x2878b80;  1 drivers
v0x2776ce0_0 .net "isNor", 0 0, L_0x2878930;  1 drivers
v0x2776d80_0 .net "isOr", 0 0, L_0x2878f60;  1 drivers
v0x2776e40_0 .net "isSLT", 0 0, L_0x28787d0;  1 drivers
v0x2776f00_0 .net "isSub", 0 0, L_0x28783e0;  1 drivers
v0x2776fc0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2777060_0 .net "isXor", 0 0, L_0x28785f0;  1 drivers
v0x2777120_0 .net "nandRes", 0 0, L_0x28760e0;  1 drivers
v0x27772d0_0 .net "norRes", 0 0, L_0x28745b0;  1 drivers
v0x2777370_0 .net "orRes", 0 0, L_0x2874370;  1 drivers
v0x2777410_0 .net "s0", 0 0, L_0x2877020;  1 drivers
v0x27774b0_0 .net "s0inv", 0 0, L_0x2877e60;  1 drivers
v0x2777570_0 .net "s1", 0 0, L_0x28770c0;  1 drivers
v0x2777630_0 .net "s1inv", 0 0, L_0x2877fc0;  1 drivers
v0x27776f0_0 .net "s2", 0 0, L_0x2877160;  1 drivers
v0x27777b0_0 .net "s2inv", 0 0, L_0x2878080;  1 drivers
v0x2777870_0 .net "xorRes", 0 0, L_0x2874670;  1 drivers
S_0x2775930 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2775630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2877580/d .functor XOR 1, L_0x2879650, L_0x287f870, C4<0>, C4<0>;
L_0x2877580 .delay 1 (40,40,40) L_0x2877580/d;
L_0x2877640/d .functor XOR 1, L_0x28794f0, L_0x2877580, C4<0>, C4<0>;
L_0x2877640 .delay 1 (40,40,40) L_0x2877640/d;
L_0x28777a0/d .functor XOR 1, L_0x2877640, L_0x2876f80, C4<0>, C4<0>;
L_0x28777a0 .delay 1 (40,40,40) L_0x28777a0/d;
L_0x28779a0/d .functor AND 1, L_0x28794f0, L_0x2877580, C4<1>, C4<1>;
L_0x28779a0 .delay 1 (40,40,40) L_0x28779a0/d;
L_0x28743e0/d .functor AND 1, L_0x2877640, L_0x2876f80, C4<1>, C4<1>;
L_0x28743e0 .delay 1 (40,40,40) L_0x28743e0/d;
L_0x2877c60/d .functor OR 1, L_0x28779a0, L_0x28743e0, C4<0>, C4<0>;
L_0x2877c60 .delay 1 (40,40,40) L_0x2877c60/d;
v0x2775bc0_0 .net "AandB", 0 0, L_0x28779a0;  1 drivers
v0x2775ca0_0 .net "BxorSub", 0 0, L_0x2877580;  1 drivers
v0x2775d60_0 .net "a", 0 0, L_0x28794f0;  alias, 1 drivers
v0x2775e30_0 .net "b", 0 0, L_0x2879650;  alias, 1 drivers
v0x2775ef0_0 .net "carryin", 0 0, L_0x2876f80;  alias, 1 drivers
v0x2776000_0 .net "carryout", 0 0, L_0x2877c60;  alias, 1 drivers
v0x27760c0_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2776160_0 .net "res", 0 0, L_0x28777a0;  alias, 1 drivers
v0x2776220_0 .net "xAorB", 0 0, L_0x2877640;  1 drivers
v0x2776370_0 .net "xAorBandCin", 0 0, L_0x28743e0;  1 drivers
S_0x2777a50 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x272c500;
 .timescale 0 0;
P_0x2777c10 .param/l "i" 0 4 165, +C4<011111>;
S_0x2777cd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2777a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2879590/d .functor AND 1, L_0x287cb80, L_0x2879800, C4<1>, C4<1>;
L_0x2879590 .delay 1 (40,40,40) L_0x2879590/d;
L_0x2878d70/d .functor NAND 1, L_0x287cb80, L_0x2879800, C4<1>, C4<1>;
L_0x2878d70 .delay 1 (20,20,20) L_0x2878d70/d;
L_0x2877450/d .functor OR 1, L_0x287cb80, L_0x2879800, C4<0>, C4<0>;
L_0x2877450 .delay 1 (40,40,40) L_0x2877450/d;
L_0x28774c0/d .functor NOR 1, L_0x287cb80, L_0x2879800, C4<0>, C4<0>;
L_0x28774c0 .delay 1 (20,20,20) L_0x28774c0/d;
L_0x2879e70/d .functor XOR 1, L_0x287cb80, L_0x2879800, C4<0>, C4<0>;
L_0x2879e70 .delay 1 (40,40,40) L_0x2879e70/d;
L_0x287a8d0/d .functor NOT 1, L_0x284e7e0, C4<0>, C4<0>, C4<0>;
L_0x287a8d0 .delay 1 (10,10,10) L_0x287a8d0/d;
L_0x287aa30/d .functor NOT 1, L_0x284e880, C4<0>, C4<0>, C4<0>;
L_0x287aa30 .delay 1 (10,10,10) L_0x287aa30/d;
L_0x287aaf0/d .functor NOT 1, L_0x284e920, C4<0>, C4<0>, C4<0>;
L_0x287aaf0 .delay 1 (10,10,10) L_0x287aaf0/d;
L_0x287aca0/d .functor AND 1, L_0x287a1f0, L_0x287a8d0, L_0x287aa30, L_0x287aaf0;
L_0x287aca0 .delay 1 (80,80,80) L_0x287aca0/d;
L_0x287ae50/d .functor AND 1, L_0x287a1f0, L_0x284e7e0, L_0x287aa30, L_0x287aaf0;
L_0x287ae50 .delay 1 (80,80,80) L_0x287ae50/d;
L_0x287b060/d .functor AND 1, L_0x2879e70, L_0x287a8d0, L_0x284e880, L_0x287aaf0;
L_0x287b060 .delay 1 (80,80,80) L_0x287b060/d;
L_0x287b240/d .functor AND 1, L_0x287a1f0, L_0x284e7e0, L_0x284e880, L_0x287aaf0;
L_0x287b240 .delay 1 (80,80,80) L_0x287b240/d;
L_0x287b410/d .functor AND 1, L_0x2879590, L_0x287a8d0, L_0x287aa30, L_0x284e920;
L_0x287b410 .delay 1 (80,80,80) L_0x287b410/d;
L_0x287b5f0/d .functor AND 1, L_0x2878d70, L_0x284e7e0, L_0x287aa30, L_0x284e920;
L_0x287b5f0 .delay 1 (80,80,80) L_0x287b5f0/d;
L_0x287b3a0/d .functor AND 1, L_0x28774c0, L_0x287a8d0, L_0x284e880, L_0x284e920;
L_0x287b3a0 .delay 1 (80,80,80) L_0x287b3a0/d;
L_0x287b9d0/d .functor AND 1, L_0x2877450, L_0x284e7e0, L_0x284e880, L_0x284e920;
L_0x287b9d0 .delay 1 (80,80,80) L_0x287b9d0/d;
L_0x287bb70/0/0 .functor OR 1, L_0x287aca0, L_0x287ae50, L_0x287b060, L_0x287b410;
L_0x287bb70/0/4 .functor OR 1, L_0x287b5f0, L_0x287b3a0, L_0x287b9d0, L_0x287b240;
L_0x287bb70/d .functor OR 1, L_0x287bb70/0/0, L_0x287bb70/0/4, C4<0>, C4<0>;
L_0x287bb70 .delay 1 (160,160,160) L_0x287bb70/d;
v0x2778bd0_0 .net "a", 0 0, L_0x287cb80;  1 drivers
v0x2778c90_0 .net "addSub", 0 0, L_0x287a1f0;  1 drivers
v0x2778d60_0 .net "andRes", 0 0, L_0x2879590;  1 drivers
v0x2778e30_0 .net "b", 0 0, L_0x2879800;  1 drivers
v0x2778f00_0 .net "carryIn", 0 0, L_0x28799b0;  1 drivers
v0x2778fa0_0 .net "carryOut", 0 0, L_0x287a6d0;  1 drivers
v0x2779070_0 .net "initialResult", 0 0, L_0x287bb70;  1 drivers
v0x2779110_0 .net "isAdd", 0 0, L_0x287aca0;  1 drivers
v0x27791b0_0 .net "isAnd", 0 0, L_0x287b410;  1 drivers
v0x27792e0_0 .net "isNand", 0 0, L_0x287b5f0;  1 drivers
v0x2779380_0 .net "isNor", 0 0, L_0x287b3a0;  1 drivers
v0x2779420_0 .net "isOr", 0 0, L_0x287b9d0;  1 drivers
v0x27794e0_0 .net "isSLT", 0 0, L_0x287b240;  1 drivers
v0x27795a0_0 .net "isSub", 0 0, L_0x287ae50;  1 drivers
v0x2779660_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2779700_0 .net "isXor", 0 0, L_0x287b060;  1 drivers
v0x27797c0_0 .net "nandRes", 0 0, L_0x2878d70;  1 drivers
v0x2779970_0 .net "norRes", 0 0, L_0x28774c0;  1 drivers
v0x2779a10_0 .net "orRes", 0 0, L_0x2877450;  1 drivers
v0x2779ab0_0 .net "s0", 0 0, L_0x284e7e0;  1 drivers
v0x2779b50_0 .net "s0inv", 0 0, L_0x287a8d0;  1 drivers
v0x2779c10_0 .net "s1", 0 0, L_0x284e880;  1 drivers
v0x2779cd0_0 .net "s1inv", 0 0, L_0x287aa30;  1 drivers
v0x2779d90_0 .net "s2", 0 0, L_0x284e920;  1 drivers
v0x2779e50_0 .net "s2inv", 0 0, L_0x287aaf0;  1 drivers
v0x2779f10_0 .net "xorRes", 0 0, L_0x2879e70;  1 drivers
S_0x2777fd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2777cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2879fd0/d .functor XOR 1, L_0x2879800, L_0x287f870, C4<0>, C4<0>;
L_0x2879fd0 .delay 1 (40,40,40) L_0x2879fd0/d;
L_0x287a090/d .functor XOR 1, L_0x287cb80, L_0x2879fd0, C4<0>, C4<0>;
L_0x287a090 .delay 1 (40,40,40) L_0x287a090/d;
L_0x287a1f0/d .functor XOR 1, L_0x287a090, L_0x28799b0, C4<0>, C4<0>;
L_0x287a1f0 .delay 1 (40,40,40) L_0x287a1f0/d;
L_0x287a3f0/d .functor AND 1, L_0x287cb80, L_0x2879fd0, C4<1>, C4<1>;
L_0x287a3f0 .delay 1 (40,40,40) L_0x287a3f0/d;
L_0x287a660/d .functor AND 1, L_0x287a090, L_0x28799b0, C4<1>, C4<1>;
L_0x287a660 .delay 1 (40,40,40) L_0x287a660/d;
L_0x287a6d0/d .functor OR 1, L_0x287a3f0, L_0x287a660, C4<0>, C4<0>;
L_0x287a6d0 .delay 1 (40,40,40) L_0x287a6d0/d;
v0x2778260_0 .net "AandB", 0 0, L_0x287a3f0;  1 drivers
v0x2778340_0 .net "BxorSub", 0 0, L_0x2879fd0;  1 drivers
v0x2778400_0 .net "a", 0 0, L_0x287cb80;  alias, 1 drivers
v0x27784d0_0 .net "b", 0 0, L_0x2879800;  alias, 1 drivers
v0x2778590_0 .net "carryin", 0 0, L_0x28799b0;  alias, 1 drivers
v0x27786a0_0 .net "carryout", 0 0, L_0x287a6d0;  alias, 1 drivers
v0x2778760_0 .net "isSubtract", 0 0, L_0x287f870;  alias, 1 drivers
v0x2778800_0 .net "res", 0 0, L_0x287a1f0;  alias, 1 drivers
v0x27788c0_0 .net "xAorB", 0 0, L_0x287a090;  1 drivers
v0x2778a10_0 .net "xAorBandCin", 0 0, L_0x287a660;  1 drivers
S_0x277a0f0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x2753620 .param/l "j" 0 4 207, +C4<00>;
L_0x287b7e0/d .functor AND 1, L_0x2879ae0, L_0x2884bf0, C4<1>, C4<1>;
L_0x287b7e0 .delay 1 (40,40,40) L_0x287b7e0/d;
v0x277a4c0_0 .net *"_s1", 0 0, L_0x2879ae0;  1 drivers
S_0x277a560 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277a770 .param/l "j" 0 4 207, +C4<01>;
L_0x2879c40/d .functor AND 1, L_0x2879d50, L_0x2884bf0, C4<1>, C4<1>;
L_0x2879c40 .delay 1 (40,40,40) L_0x2879c40/d;
v0x277a830_0 .net *"_s1", 0 0, L_0x2879d50;  1 drivers
S_0x277a910 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277ab20 .param/l "j" 0 4 207, +C4<010>;
L_0x287cc70/d .functor AND 1, L_0x287cd30, L_0x2884bf0, C4<1>, C4<1>;
L_0x287cc70 .delay 1 (40,40,40) L_0x287cc70/d;
v0x277abe0_0 .net *"_s1", 0 0, L_0x287cd30;  1 drivers
S_0x277acc0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277aed0 .param/l "j" 0 4 207, +C4<011>;
L_0x287cf20/d .functor AND 1, L_0x287d020, L_0x2884bf0, C4<1>, C4<1>;
L_0x287cf20 .delay 1 (40,40,40) L_0x287cf20/d;
v0x277af90_0 .net *"_s1", 0 0, L_0x287d020;  1 drivers
S_0x277b070 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277b280 .param/l "j" 0 4 207, +C4<0100>;
L_0x287d110/d .functor AND 1, L_0x287dc50, L_0x2884bf0, C4<1>, C4<1>;
L_0x287d110 .delay 1 (40,40,40) L_0x287d110/d;
v0x277b340_0 .net *"_s1", 0 0, L_0x287dc50;  1 drivers
S_0x277b420 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277b630 .param/l "j" 0 4 207, +C4<0101>;
L_0x287d620/d .functor AND 1, L_0x287d6e0, L_0x2884bf0, C4<1>, C4<1>;
L_0x287d620 .delay 1 (40,40,40) L_0x287d620/d;
v0x277b6f0_0 .net *"_s1", 0 0, L_0x287d6e0;  1 drivers
S_0x277b7d0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277b9e0 .param/l "j" 0 4 207, +C4<0110>;
L_0x287d840/d .functor AND 1, L_0x287d900, L_0x2884bf0, C4<1>, C4<1>;
L_0x287d840 .delay 1 (40,40,40) L_0x287d840/d;
v0x277baa0_0 .net *"_s1", 0 0, L_0x287d900;  1 drivers
S_0x277bb80 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277bd90 .param/l "j" 0 4 207, +C4<0111>;
L_0x287ce90/d .functor AND 1, L_0x287e510, L_0x2884bf0, C4<1>, C4<1>;
L_0x287ce90 .delay 1 (40,40,40) L_0x287ce90/d;
v0x277be50_0 .net *"_s1", 0 0, L_0x287e510;  1 drivers
S_0x277bf30 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277c100 .param/l "j" 0 4 207, +C4<01000>;
L_0x287e5b0/d .functor AND 1, L_0x287e670, L_0x2884bf0, C4<1>, C4<1>;
L_0x287e5b0 .delay 1 (40,40,40) L_0x287e5b0/d;
v0x277c1c0_0 .net *"_s1", 0 0, L_0x287e670;  1 drivers
S_0x277c2a0 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277c4b0 .param/l "j" 0 4 207, +C4<01001>;
L_0x287ddb0/d .functor AND 1, L_0x287de70, L_0x2884bf0, C4<1>, C4<1>;
L_0x287ddb0 .delay 1 (40,40,40) L_0x287ddb0/d;
v0x277c570_0 .net *"_s1", 0 0, L_0x287de70;  1 drivers
S_0x277c650 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277c860 .param/l "j" 0 4 207, +C4<01010>;
L_0x287dfd0/d .functor AND 1, L_0x287e090, L_0x2884bf0, C4<1>, C4<1>;
L_0x287dfd0 .delay 1 (40,40,40) L_0x287dfd0/d;
v0x277c920_0 .net *"_s1", 0 0, L_0x287e090;  1 drivers
S_0x277ca00 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277cc10 .param/l "j" 0 4 207, +C4<01011>;
L_0x287e1f0/d .functor AND 1, L_0x287e2b0, L_0x2884bf0, C4<1>, C4<1>;
L_0x287e1f0 .delay 1 (40,40,40) L_0x287e1f0/d;
v0x277ccd0_0 .net *"_s1", 0 0, L_0x287e2b0;  1 drivers
S_0x277cdb0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277cfc0 .param/l "j" 0 4 207, +C4<01100>;
L_0x287ee90/d .functor AND 1, L_0x287ef00, L_0x2884bf0, C4<1>, C4<1>;
L_0x287ee90 .delay 1 (40,40,40) L_0x287ee90/d;
v0x277d080_0 .net *"_s1", 0 0, L_0x287ef00;  1 drivers
S_0x277d160 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277d370 .param/l "j" 0 4 207, +C4<01101>;
L_0x287e7d0/d .functor AND 1, L_0x287e890, L_0x2884bf0, C4<1>, C4<1>;
L_0x287e7d0 .delay 1 (40,40,40) L_0x287e7d0/d;
v0x277d430_0 .net *"_s1", 0 0, L_0x287e890;  1 drivers
S_0x277d510 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277d720 .param/l "j" 0 4 207, +C4<01110>;
L_0x287e9f0/d .functor AND 1, L_0x287eab0, L_0x2884bf0, C4<1>, C4<1>;
L_0x287e9f0 .delay 1 (40,40,40) L_0x287e9f0/d;
v0x277d7e0_0 .net *"_s1", 0 0, L_0x287eab0;  1 drivers
S_0x277d8c0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277dad0 .param/l "j" 0 4 207, +C4<01111>;
L_0x287da60/d .functor AND 1, L_0x287e400, L_0x2884bf0, C4<1>, C4<1>;
L_0x287da60 .delay 1 (40,40,40) L_0x287da60/d;
v0x277db90_0 .net *"_s1", 0 0, L_0x287e400;  1 drivers
S_0x277dc70 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277de80 .param/l "j" 0 4 207, +C4<010000>;
L_0x287f900/d .functor AND 1, L_0x287f9c0, L_0x2884bf0, C4<1>, C4<1>;
L_0x287f900 .delay 1 (40,40,40) L_0x287f900/d;
v0x277df40_0 .net *"_s1", 0 0, L_0x287f9c0;  1 drivers
S_0x277e020 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277e230 .param/l "j" 0 4 207, +C4<010001>;
L_0x287f060/d .functor AND 1, L_0x287f120, L_0x2884bf0, C4<1>, C4<1>;
L_0x287f060 .delay 1 (40,40,40) L_0x287f060/d;
v0x277e2f0_0 .net *"_s1", 0 0, L_0x287f120;  1 drivers
S_0x277e3d0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277e5e0 .param/l "j" 0 4 207, +C4<010010>;
L_0x287f280/d .functor AND 1, L_0x287f340, L_0x2884bf0, C4<1>, C4<1>;
L_0x287f280 .delay 1 (40,40,40) L_0x287f280/d;
v0x277e6a0_0 .net *"_s1", 0 0, L_0x287f340;  1 drivers
S_0x277e780 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277e990 .param/l "j" 0 4 207, +C4<010011>;
L_0x287f4a0/d .functor AND 1, L_0x287f560, L_0x2884bf0, C4<1>, C4<1>;
L_0x287f4a0 .delay 1 (40,40,40) L_0x287f4a0/d;
v0x277ea50_0 .net *"_s1", 0 0, L_0x287f560;  1 drivers
S_0x277eb30 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277ed40 .param/l "j" 0 4 207, +C4<010100>;
L_0x28801d0/d .functor AND 1, L_0x2880290, L_0x2884bf0, C4<1>, C4<1>;
L_0x28801d0 .delay 1 (40,40,40) L_0x28801d0/d;
v0x277ee00_0 .net *"_s1", 0 0, L_0x2880290;  1 drivers
S_0x277eee0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277f0f0 .param/l "j" 0 4 207, +C4<010101>;
L_0x287fb20/d .functor AND 1, L_0x287fbe0, L_0x2884bf0, C4<1>, C4<1>;
L_0x287fb20 .delay 1 (40,40,40) L_0x287fb20/d;
v0x277f1b0_0 .net *"_s1", 0 0, L_0x287fbe0;  1 drivers
S_0x277f290 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277f4a0 .param/l "j" 0 4 207, +C4<010110>;
L_0x287fd40/d .functor AND 1, L_0x287fe00, L_0x2884bf0, C4<1>, C4<1>;
L_0x287fd40 .delay 1 (40,40,40) L_0x287fd40/d;
v0x277f560_0 .net *"_s1", 0 0, L_0x287fe00;  1 drivers
S_0x277f640 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277f850 .param/l "j" 0 4 207, +C4<010111>;
L_0x287ff60/d .functor AND 1, L_0x2880020, L_0x2884bf0, C4<1>, C4<1>;
L_0x287ff60 .delay 1 (40,40,40) L_0x287ff60/d;
v0x277f910_0 .net *"_s1", 0 0, L_0x2880020;  1 drivers
S_0x277f9f0 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277fc00 .param/l "j" 0 4 207, +C4<011000>;
L_0x28800c0/d .functor AND 1, L_0x2880b10, L_0x2884bf0, C4<1>, C4<1>;
L_0x28800c0 .delay 1 (40,40,40) L_0x28800c0/d;
v0x277fcc0_0 .net *"_s1", 0 0, L_0x2880b10;  1 drivers
S_0x277fda0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x277ffb0 .param/l "j" 0 4 207, +C4<011001>;
L_0x28803f0/d .functor AND 1, L_0x28804b0, L_0x2884bf0, C4<1>, C4<1>;
L_0x28803f0 .delay 1 (40,40,40) L_0x28803f0/d;
v0x2780070_0 .net *"_s1", 0 0, L_0x28804b0;  1 drivers
S_0x2780150 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x2780360 .param/l "j" 0 4 207, +C4<011010>;
L_0x2880610/d .functor AND 1, L_0x28806d0, L_0x2884bf0, C4<1>, C4<1>;
L_0x2880610 .delay 1 (40,40,40) L_0x2880610/d;
v0x2780420_0 .net *"_s1", 0 0, L_0x28806d0;  1 drivers
S_0x2780500 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x2780710 .param/l "j" 0 4 207, +C4<011011>;
L_0x2880830/d .functor AND 1, L_0x28808f0, L_0x2884bf0, C4<1>, C4<1>;
L_0x2880830 .delay 1 (40,40,40) L_0x2880830/d;
v0x27807d0_0 .net *"_s1", 0 0, L_0x28808f0;  1 drivers
S_0x27808b0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x2780ac0 .param/l "j" 0 4 207, +C4<011100>;
L_0x2880990/d .functor AND 1, L_0x28813b0, L_0x2884bf0, C4<1>, C4<1>;
L_0x2880990 .delay 1 (40,40,40) L_0x2880990/d;
v0x2780b80_0 .net *"_s1", 0 0, L_0x28813b0;  1 drivers
S_0x2780c60 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x2780e70 .param/l "j" 0 4 207, +C4<011101>;
L_0x2880c70/d .functor AND 1, L_0x2880d30, L_0x2884bf0, C4<1>, C4<1>;
L_0x2880c70 .delay 1 (40,40,40) L_0x2880c70/d;
v0x2780f30_0 .net *"_s1", 0 0, L_0x2880d30;  1 drivers
S_0x2781010 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x2781220 .param/l "j" 0 4 207, +C4<011110>;
L_0x2880e90/d .functor AND 1, L_0x2880f50, L_0x2884bf0, C4<1>, C4<1>;
L_0x2880e90 .delay 1 (40,40,40) L_0x2880e90/d;
v0x27812e0_0 .net *"_s1", 0 0, L_0x2880f50;  1 drivers
S_0x27813c0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x272c500;
 .timescale 0 0;
P_0x27815d0 .param/l "j" 0 4 207, +C4<011111>;
L_0x2882730/d .functor AND 1, L_0x287f710, L_0x2884bf0, C4<1>, C4<1>;
L_0x2882730 .delay 1 (40,40,40) L_0x2882730/d;
v0x2781690_0 .net *"_s1", 0 0, L_0x287f710;  1 drivers
S_0x2781770 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x272c500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2882cf0/d .functor XOR 1, L_0x2883490, L_0x287f870, C4<0>, C4<0>;
L_0x2882cf0 .delay 1 (40,40,40) L_0x2882cf0/d;
L_0x2882db0/d .functor NOT 1, L_0x2884280, C4<0>, C4<0>, C4<0>;
L_0x2882db0 .delay 1 (10,10,10) L_0x2882db0/d;
L_0x2882f10/d .functor NOT 1, L_0x2882cf0, C4<0>, C4<0>, C4<0>;
L_0x2882f10 .delay 1 (10,10,10) L_0x2882f10/d;
L_0x2883020/d .functor NOT 1, L_0x2883580, C4<0>, C4<0>, C4<0>;
L_0x2883020 .delay 1 (10,10,10) L_0x2883020/d;
L_0x2883180/d .functor AND 1, L_0x2884280, L_0x2882cf0, C4<1>, C4<1>;
L_0x2883180 .delay 1 (40,40,40) L_0x2883180/d;
L_0x2883bd0/d .functor AND 1, L_0x2882db0, L_0x2882f10, C4<1>, C4<1>;
L_0x2883bd0 .delay 1 (40,40,40) L_0x2883bd0/d;
L_0x2883ce0/d .functor AND 1, L_0x2883180, L_0x2883020, C4<1>, C4<1>;
L_0x2883ce0 .delay 1 (40,40,40) L_0x2883ce0/d;
L_0x2883e90/d .functor AND 1, L_0x2883bd0, L_0x2883580, C4<1>, C4<1>;
L_0x2883e90 .delay 1 (40,40,40) L_0x2883e90/d;
L_0x2884090/d .functor OR 1, L_0x2883ce0, L_0x2883e90, C4<0>, C4<0>;
L_0x2884090 .delay 1 (40,40,40) L_0x2884090/d;
v0x277a360_0 .net "BxorSub", 0 0, L_0x2882cf0;  1 drivers
v0x2781d50_0 .net "a", 0 0, L_0x2884280;  1 drivers
v0x2781df0_0 .net "aAndB", 0 0, L_0x2883180;  1 drivers
v0x2781e90_0 .net "b", 0 0, L_0x2883490;  1 drivers
v0x2781f30_0 .net "negToPos", 0 0, L_0x2883ce0;  1 drivers
v0x2782040_0 .net "notA", 0 0, L_0x2882db0;  1 drivers
v0x2782100_0 .net "notB", 0 0, L_0x2882f10;  1 drivers
v0x27821c0_0 .net "notS", 0 0, L_0x2883020;  1 drivers
v0x2782280_0 .net "notaAndNotb", 0 0, L_0x2883bd0;  1 drivers
v0x27823d0_0 .net "overflow", 0 0, L_0x2884090;  alias, 1 drivers
v0x2782490_0 .net "posToNeg", 0 0, L_0x2883e90;  1 drivers
v0x2782550_0 .net "s", 0 0, L_0x2883580;  1 drivers
v0x2782610_0 .net "sub", 0 0, L_0x287f870;  alias, 1 drivers
S_0x27542f0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x272c500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2884740/0/0 .functor OR 1, L_0x2884ab0, L_0x28849a0, L_0x2885900, L_0x28859a0;
L_0x2884740/0/4 .functor OR 1, L_0x2885a90, L_0x2885b80, L_0x2885c70, L_0x2885d60;
L_0x2884740/0/8 .functor OR 1, L_0x2885ea0, L_0x2885f90, L_0x2885850, L_0x2886290;
L_0x2884740/0/12 .functor OR 1, L_0x28863f0, L_0x28864e0, L_0x2886650, L_0x2886740;
L_0x2884740/0/16 .functor OR 1, L_0x28868c0, L_0x28869b0, L_0x2886b40, L_0x2886be0;
L_0x2884740/0/20 .functor OR 1, L_0x2886aa0, L_0x2886dd0, L_0x2886cd0, L_0x2886fd0;
L_0x2884740/0/24 .functor OR 1, L_0x2886ec0, L_0x28871e0, L_0x28870c0, L_0x2886160;
L_0x2884740/0/28 .functor OR 1, L_0x2886080, L_0x28877d0, L_0x28876e0, L_0x2887970;
L_0x2884740/1/0 .functor OR 1, L_0x2884740/0/0, L_0x2884740/0/4, L_0x2884740/0/8, L_0x2884740/0/12;
L_0x2884740/1/4 .functor OR 1, L_0x2884740/0/16, L_0x2884740/0/20, L_0x2884740/0/24, L_0x2884740/0/28;
L_0x2884740/d .functor NOR 1, L_0x2884740/1/0, L_0x2884740/1/4, C4<0>, C4<0>;
L_0x2884740 .delay 1 (320,320,320) L_0x2884740/d;
v0x2754520_0 .net *"_s10", 0 0, L_0x2885a90;  1 drivers
v0x2782ec0_0 .net *"_s12", 0 0, L_0x2885b80;  1 drivers
v0x2782f60_0 .net *"_s14", 0 0, L_0x2885c70;  1 drivers
v0x2783000_0 .net *"_s16", 0 0, L_0x2885d60;  1 drivers
v0x27830c0_0 .net *"_s18", 0 0, L_0x2885ea0;  1 drivers
v0x27831f0_0 .net *"_s2", 0 0, L_0x2884ab0;  1 drivers
v0x27832d0_0 .net *"_s20", 0 0, L_0x2885f90;  1 drivers
v0x27833b0_0 .net *"_s22", 0 0, L_0x2885850;  1 drivers
v0x2783490_0 .net *"_s24", 0 0, L_0x2886290;  1 drivers
v0x2783600_0 .net *"_s26", 0 0, L_0x28863f0;  1 drivers
v0x27836e0_0 .net *"_s28", 0 0, L_0x28864e0;  1 drivers
v0x27837c0_0 .net *"_s30", 0 0, L_0x2886650;  1 drivers
v0x27838a0_0 .net *"_s32", 0 0, L_0x2886740;  1 drivers
v0x2783980_0 .net *"_s34", 0 0, L_0x28868c0;  1 drivers
v0x2783a60_0 .net *"_s36", 0 0, L_0x28869b0;  1 drivers
v0x2783b40_0 .net *"_s38", 0 0, L_0x2886b40;  1 drivers
v0x2783c20_0 .net *"_s4", 0 0, L_0x28849a0;  1 drivers
v0x2783dd0_0 .net *"_s40", 0 0, L_0x2886be0;  1 drivers
v0x2783e70_0 .net *"_s42", 0 0, L_0x2886aa0;  1 drivers
v0x2783f50_0 .net *"_s44", 0 0, L_0x2886dd0;  1 drivers
v0x2784030_0 .net *"_s46", 0 0, L_0x2886cd0;  1 drivers
v0x2784110_0 .net *"_s48", 0 0, L_0x2886fd0;  1 drivers
v0x27841f0_0 .net *"_s50", 0 0, L_0x2886ec0;  1 drivers
v0x27842d0_0 .net *"_s52", 0 0, L_0x28871e0;  1 drivers
v0x27843b0_0 .net *"_s54", 0 0, L_0x28870c0;  1 drivers
v0x2784490_0 .net *"_s56", 0 0, L_0x2886160;  1 drivers
v0x2784570_0 .net *"_s58", 0 0, L_0x2886080;  1 drivers
v0x2784650_0 .net *"_s6", 0 0, L_0x2885900;  1 drivers
v0x2784730_0 .net *"_s60", 0 0, L_0x28877d0;  1 drivers
v0x2784810_0 .net *"_s62", 0 0, L_0x28876e0;  1 drivers
v0x27848f0_0 .net *"_s64", 0 0, L_0x2887970;  1 drivers
v0x27849d0_0 .net *"_s8", 0 0, L_0x28859a0;  1 drivers
v0x2784ab0_0 .net8 "bitt", 31 0, RS_0x7fdd9bad9b08;  alias, 2 drivers
v0x2783d00_0 .net "out", 0 0, L_0x2884740;  alias, 1 drivers
L_0x2884ab0 .part RS_0x7fdd9bad9b08, 0, 1;
L_0x28849a0 .part RS_0x7fdd9bad9b08, 1, 1;
L_0x2885900 .part RS_0x7fdd9bad9b08, 2, 1;
L_0x28859a0 .part RS_0x7fdd9bad9b08, 3, 1;
L_0x2885a90 .part RS_0x7fdd9bad9b08, 4, 1;
L_0x2885b80 .part RS_0x7fdd9bad9b08, 5, 1;
L_0x2885c70 .part RS_0x7fdd9bad9b08, 6, 1;
L_0x2885d60 .part RS_0x7fdd9bad9b08, 7, 1;
L_0x2885ea0 .part RS_0x7fdd9bad9b08, 8, 1;
L_0x2885f90 .part RS_0x7fdd9bad9b08, 9, 1;
L_0x2885850 .part RS_0x7fdd9bad9b08, 10, 1;
L_0x2886290 .part RS_0x7fdd9bad9b08, 11, 1;
L_0x28863f0 .part RS_0x7fdd9bad9b08, 12, 1;
L_0x28864e0 .part RS_0x7fdd9bad9b08, 13, 1;
L_0x2886650 .part RS_0x7fdd9bad9b08, 14, 1;
L_0x2886740 .part RS_0x7fdd9bad9b08, 15, 1;
L_0x28868c0 .part RS_0x7fdd9bad9b08, 16, 1;
L_0x28869b0 .part RS_0x7fdd9bad9b08, 17, 1;
L_0x2886b40 .part RS_0x7fdd9bad9b08, 18, 1;
L_0x2886be0 .part RS_0x7fdd9bad9b08, 19, 1;
L_0x2886aa0 .part RS_0x7fdd9bad9b08, 20, 1;
L_0x2886dd0 .part RS_0x7fdd9bad9b08, 21, 1;
L_0x2886cd0 .part RS_0x7fdd9bad9b08, 22, 1;
L_0x2886fd0 .part RS_0x7fdd9bad9b08, 23, 1;
L_0x2886ec0 .part RS_0x7fdd9bad9b08, 24, 1;
L_0x28871e0 .part RS_0x7fdd9bad9b08, 25, 1;
L_0x28870c0 .part RS_0x7fdd9bad9b08, 26, 1;
L_0x2886160 .part RS_0x7fdd9bad9b08, 27, 1;
L_0x2886080 .part RS_0x7fdd9bad9b08, 28, 1;
L_0x28877d0 .part RS_0x7fdd9bad9b08, 29, 1;
L_0x28876e0 .part RS_0x7fdd9bad9b08, 30, 1;
L_0x2887970 .part RS_0x7fdd9bad9b08, 31, 1;
S_0x2788230 .scope module, "datamem" "datamemory" 3 152, 5 8 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x27883b0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x27883f0 .param/l "depth" 0 5 11, +C4<00000000000000001000000000000000>;
P_0x2788430 .param/l "width" 0 5 12, +C4<00000000000000000000000000100000>;
v0x27886f0_0 .net8 "address", 31 0, RS_0x7fdd9bad9b08;  alias, 2 drivers
v0x2788820_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27888e0_0 .net "dataIn", 31 0, L_0x2826c40;  alias, 1 drivers
v0x27889a0_0 .var "dataOut", 31 0;
v0x2788a80 .array "memory", 0 32767, 31 0;
v0x2788b90_0 .net "writeEnable", 0 0, v0x278b0d0_0;  alias, 1 drivers
E_0x2788690 .event posedge, v0x2788820_0;
S_0x2788cf0 .scope module, "decoder" "instructiondecoder" 3 40, 6 2 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "Clk"
L_0x27beca0 .functor BUFZ 32, L_0x27aeac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2789970_0 .net "Clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2789a80_0 .net "FUNCT", 5 0, L_0x27bf1f0;  alias, 1 drivers
v0x2789b60_0 .net "IMM16", 15 0, L_0x27bef00;  alias, 1 drivers
v0x2789c20_0 .net "INSTRUCT", 31 0, L_0x27beca0;  alias, 1 drivers
v0x2789d00_0 .net "OP", 5 0, L_0x27beb60;  alias, 1 drivers
v0x2789e30_0 .net "RD", 4 0, L_0x27bee60;  alias, 1 drivers
v0x2789f10_0 .net "RS", 4 0, L_0x27bed30;  alias, 1 drivers
v0x2789ff0_0 .net "RT", 4 0, L_0x27bec00;  alias, 1 drivers
v0x278a0d0_0 .net "SHAMT", 4 0, L_0x27bf150;  alias, 1 drivers
v0x278a240_0 .net "TA", 25 0, L_0x27befa0;  alias, 1 drivers
v0x278a320_0 .net "instructions", 31 0, L_0x27aeac0;  1 drivers
v0x278a3e0_0 .net "readAddress", 31 0, v0x278fc80_0;  alias, 1 drivers
L_0x27beb60 .part L_0x27aeac0, 26, 6;
L_0x27bec00 .part L_0x27aeac0, 16, 5;
L_0x27bed30 .part L_0x27aeac0, 21, 5;
L_0x27bee60 .part L_0x27aeac0, 11, 5;
L_0x27bef00 .part L_0x27aeac0, 0, 16;
L_0x27befa0 .part L_0x27aeac0, 0, 26;
L_0x27bf150 .part L_0x27aeac0, 6, 5;
L_0x27bf1f0 .part L_0x27aeac0, 0, 6;
S_0x2789030 .scope module, "instructionMem" "memory_test" 6 19, 7 1 0, S_0x2788cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x27aeac0 .functor BUFZ 32, L_0x27ae970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27892a0_0 .net "Addr", 31 0, v0x278fc80_0;  alias, 1 drivers
L_0x7fdd9ba6d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27893a0_0 .net "DataIn", 31 0, L_0x7fdd9ba6d060;  1 drivers
v0x2789480_0 .net "DataOut", 31 0, L_0x27aeac0;  alias, 1 drivers
v0x2789570_0 .net *"_s0", 31 0, L_0x27ae970;  1 drivers
v0x2789650_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2789740 .array "mem", 0 1023, 31 0;
L_0x7fdd9ba6d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27897e0_0 .net "regWE", 0 0, L_0x7fdd9ba6d018;  1 drivers
L_0x27ae970 .array/port v0x2789740, v0x278fc80_0;
S_0x278a620 .scope module, "lut" "instructionLUT" 3 52, 8 19 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x278aa30_0 .var "ALUctrl", 2 0;
v0x278ab40_0 .var "ALUsrc", 0 0;
v0x278abe0_0 .net "FUNCT", 5 0, L_0x27bf1f0;  alias, 1 drivers
v0x278ace0_0 .var "IsBranch", 0 0;
v0x278ad80_0 .var "IsJAL", 0 0;
v0x278ae90_0 .var "IsJR", 0 0;
v0x278af50_0 .var "IsJump", 0 0;
v0x278b010_0 .var "MemToReg", 0 0;
v0x278b0d0_0 .var "MemWr", 0 0;
v0x278b200_0 .net "OP", 5 0, L_0x27beb60;  alias, 1 drivers
v0x278b2d0_0 .var "RegDst", 0 0;
v0x278b370_0 .var "RegWr", 0 0;
v0x278b430_0 .net "overflow", 0 0, L_0x2884090;  alias, 1 drivers
v0x278b4d0_0 .net "zero", 0 0, L_0x2884740;  alias, 1 drivers
E_0x278a9d0 .event edge, v0x27823d0_0, v0x2783d00_0, v0x2789a80_0, v0x2789d00_0;
S_0x278b800 .scope module, "muxalusrc" "mux2" 3 147, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278b9d0 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278ba70_0 .net "in0", 31 0, L_0x2826c40;  alias, 1 drivers
v0x278bb40_0 .net "in1", 31 0, L_0x2887cf0;  alias, 1 drivers
v0x278bbe0_0 .net "out", 31 0, L_0x2888050;  alias, 1 drivers
v0x278bce0_0 .net "sel", 0 0, v0x278ab40_0;  alias, 1 drivers
L_0x2888050 .functor MUXZ 32, L_0x2826c40, L_0x2887cf0, v0x278ab40_0, C4<>;
S_0x278be20 .scope module, "muxisbranch" "mux2" 3 98, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278bff0 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278c130_0 .net "in0", 31 0, L_0x27bf350;  alias, 1 drivers
v0x278c240_0 .net8 "in1", 31 0, RS_0x7fdd9bac7778;  alias, 2 drivers
v0x278c330_0 .net "out", 31 0, L_0x281f8b0;  alias, 1 drivers
v0x278c3f0_0 .net "sel", 0 0, v0x278ace0_0;  alias, 1 drivers
L_0x281f8b0 .functor MUXZ 32, L_0x27bf350, RS_0x7fdd9bac7778, v0x278ace0_0, C4<>;
S_0x278c550 .scope module, "muxisjaldin" "mux2" 3 123, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278c720 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278c860_0 .net "in0", 31 0, L_0x28880f0;  alias, 1 drivers
v0x278c960_0 .net "in1", 31 0, L_0x27bf350;  alias, 1 drivers
v0x278ca70_0 .net "out", 31 0, L_0x2821780;  alias, 1 drivers
v0x278cb30_0 .net "sel", 0 0, v0x278ad80_0;  alias, 1 drivers
L_0x2821780 .functor MUXZ 32, L_0x28880f0, L_0x27bf350, v0x278ad80_0, C4<>;
S_0x278cc90 .scope module, "muxisjr" "mux2" 3 108, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278a7a0 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278cfe0_0 .net "in0", 31 0, L_0x28211a0;  alias, 1 drivers
v0x278d0e0_0 .net "in1", 31 0, L_0x28258f0;  alias, 1 drivers
v0x278d1d0_0 .net "out", 31 0, L_0x28212d0;  alias, 1 drivers
v0x278d2a0_0 .net "sel", 0 0, v0x278ae90_0;  alias, 1 drivers
L_0x28212d0 .functor MUXZ 32, L_0x28211a0, L_0x28258f0, v0x278ae90_0, C4<>;
S_0x278d400 .scope module, "muxisjump" "mux2" 3 103, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278d5d0 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278d710_0 .net "in0", 31 0, L_0x281f8b0;  alias, 1 drivers
v0x278d820_0 .net "in1", 31 0, L_0x27bfc50;  alias, 1 drivers
v0x278d8f0_0 .net "out", 31 0, L_0x28211a0;  alias, 1 drivers
v0x278d9f0_0 .net "sel", 0 0, v0x278af50_0;  alias, 1 drivers
L_0x28211a0 .functor MUXZ 32, L_0x281f8b0, L_0x27bfc50, v0x278af50_0, C4<>;
S_0x278db10 .scope module, "muxixjalaw" "mux2" 3 118, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x278dce0 .param/l "W" 0 9 31, +C4<00000000000000000000000000000101>;
v0x278de20_0 .net "in0", 4 0, L_0x2821400;  alias, 1 drivers
L_0x7fdd9ba6d210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x278df20_0 .net "in1", 4 0, L_0x7fdd9ba6d210;  1 drivers
v0x278e000_0 .net "out", 4 0, L_0x2821530;  alias, 1 drivers
v0x278e0f0_0 .net "sel", 0 0, v0x278ad80_0;  alias, 1 drivers
L_0x2821530 .functor MUXZ 5, L_0x2821400, L_0x7fdd9ba6d210, v0x278ad80_0, C4<>;
S_0x278e260 .scope module, "muxmem2reg" "mux2" 3 158, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278e430 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278e570_0 .net8 "in0", 31 0, RS_0x7fdd9bad9b08;  alias, 2 drivers
v0x278e650_0 .net "in1", 31 0, v0x27889a0_0;  alias, 1 drivers
v0x278e740_0 .net "out", 31 0, L_0x28880f0;  alias, 1 drivers
v0x278e840_0 .net "sel", 0 0, v0x278b010_0;  alias, 1 drivers
L_0x28880f0 .functor MUXZ 32, RS_0x7fdd9bad9b08, v0x27889a0_0, v0x278b010_0, C4<>;
S_0x278e960 .scope module, "muxregdst" "mux2" 3 113, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x278eb30 .param/l "W" 0 9 31, +C4<00000000000000000000000000000101>;
v0x278ec70_0 .net "in0", 4 0, L_0x27bec00;  alias, 1 drivers
v0x278ed80_0 .net "in1", 4 0, L_0x27bee60;  alias, 1 drivers
v0x278ee50_0 .net "out", 4 0, L_0x2821400;  alias, 1 drivers
v0x278ef50_0 .net "sel", 0 0, v0x278b2d0_0;  alias, 1 drivers
L_0x2821400 .functor MUXZ 5, L_0x27bec00, L_0x27bee60, v0x278b2d0_0, C4<>;
S_0x278f070 .scope module, "muxshift2" "mux2" 3 85, 9 31 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x278f240 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x278f380_0 .net "in0", 31 0, L_0x27bf5e0;  alias, 1 drivers
v0x278f480_0 .net "in1", 31 0, L_0x27bfb20;  alias, 1 drivers
v0x278f560_0 .net "out", 31 0, L_0x27bfc50;  alias, 1 drivers
v0x278f680_0 .net "sel", 0 0, v0x278ace0_0;  alias, 1 drivers
L_0x27bfc50 .functor MUXZ 32, L_0x27bf5e0, L_0x27bfb20, v0x278ace0_0, C4<>;
S_0x278f7f0 .scope module, "pccounter" "dff" 3 67, 9 7 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x278f9c0 .param/l "W" 0 9 7, +C4<00000000000000000000000000100000>;
v0x278fad0_0 .net "d", 31 0, L_0x28212d0;  alias, 1 drivers
L_0x7fdd9ba6d0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x278fbe0_0 .net "enable", 0 0, L_0x7fdd9ba6d0a8;  1 drivers
v0x278fc80_0 .var "mem", 31 0;
v0x278fd70_0 .net "q", 31 0, v0x278fc80_0;  alias, 1 drivers
v0x278fe80_0 .net "trigger", 0 0, v0x27ae770_0;  alias, 1 drivers
S_0x278fff0 .scope module, "register" "regfile" 3 128, 10 9 0, S_0x26d5bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x27aae40_0 .net "Clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27aaee0_0 .net "DecoderOutput", 31 0, L_0x28223c0;  1 drivers
v0x27aaf80_0 .net "ReadData1", 31 0, L_0x28258f0;  alias, 1 drivers
v0x27ab020_0 .net "ReadData2", 31 0, L_0x2826c40;  alias, 1 drivers
v0x27ab0c0_0 .net "ReadRegister1", 4 0, L_0x27bed30;  alias, 1 drivers
v0x27ab200_0 .net "ReadRegister2", 4 0, L_0x27bec00;  alias, 1 drivers
v0x27ab2a0_0 .net "RegWrite", 0 0, v0x278b370_0;  alias, 1 drivers
v0x27ab340 .array "RegisterOutput", 0 31;
v0x27ab340_0 .net v0x27ab340 0, 31 0, v0x27aacb0_0; 1 drivers
v0x27ab340_1 .net v0x27ab340 1, 31 0, v0x2791200_0; 1 drivers
v0x27ab340_2 .net v0x27ab340 2, 31 0, v0x2791bd0_0; 1 drivers
v0x27ab340_3 .net v0x27ab340 3, 31 0, v0x2792540_0; 1 drivers
v0x27ab340_4 .net v0x27ab340 4, 31 0, v0x2792fb0_0; 1 drivers
v0x27ab340_5 .net v0x27ab340 5, 31 0, v0x2793a10_0; 1 drivers
v0x27ab340_6 .net v0x27ab340 6, 31 0, v0x2794360_0; 1 drivers
v0x27ab340_7 .net v0x27ab340 7, 31 0, v0x2794d20_0; 1 drivers
v0x27ab340_8 .net v0x27ab340 8, 31 0, v0x2795830_0; 1 drivers
v0x27ab340_9 .net v0x27ab340 9, 31 0, v0x2796160_0; 1 drivers
v0x27ab340_10 .net v0x27ab340 10, 31 0, v0x2796b20_0; 1 drivers
v0x27ab340_11 .net v0x27ab340 11, 31 0, v0x27974e0_0; 1 drivers
v0x27ab340_12 .net v0x27ab340 12, 31 0, v0x2797ea0_0; 1 drivers
v0x27ab340_13 .net v0x27ab340 13, 31 0, v0x27989b0_0; 1 drivers
v0x27ab340_14 .net v0x27ab340 14, 31 0, v0x2799320_0; 1 drivers
v0x27ab340_15 .net v0x27ab340 15, 31 0, v0x2799ce0_0; 1 drivers
v0x27ab340_16 .net v0x27ab340 16, 31 0, v0x2795720_0; 1 drivers
v0x27ab340_17 .net v0x27ab340 17, 31 0, v0x279b1e0_0; 1 drivers
v0x27ab340_18 .net v0x27ab340 18, 31 0, v0x279bba0_0; 1 drivers
v0x27ab340_19 .net v0x27ab340 19, 31 0, v0x279c560_0; 1 drivers
v0x27ab340_20 .net v0x27ab340 20, 31 0, v0x279cf20_0; 1 drivers
v0x27ab340_21 .net v0x27ab340 21, 31 0, v0x279d8e0_0; 1 drivers
v0x27ab340_22 .net v0x27ab340 22, 31 0, v0x279e2a0_0; 1 drivers
v0x27ab340_23 .net v0x27ab340 23, 31 0, v0x279ec60_0; 1 drivers
v0x27ab340_24 .net v0x27ab340 24, 31 0, v0x279f620_0; 1 drivers
v0x27ab340_25 .net v0x27ab340 25, 31 0, v0x279ffe0_0; 1 drivers
v0x27ab340_26 .net v0x27ab340 26, 31 0, v0x27a09a0_0; 1 drivers
v0x27ab340_27 .net v0x27ab340 27, 31 0, v0x27a1360_0; 1 drivers
v0x27ab340_28 .net v0x27ab340 28, 31 0, v0x27a1d20_0; 1 drivers
v0x27ab340_29 .net v0x27ab340 29, 31 0, v0x2798860_0; 1 drivers
v0x27ab340_30 .net v0x27ab340 30, 31 0, v0x27a32b0_0; 1 drivers
v0x27ab340_31 .net v0x27ab340 31, 31 0, v0x27a3c70_0; 1 drivers
v0x27ab4f0_0 .net "WriteData", 31 0, L_0x2821780;  alias, 1 drivers
v0x279a720_0 .net "WriteRegister", 4 0, L_0x2821530;  alias, 1 drivers
L_0x2821820 .part L_0x28223c0, 1, 1;
L_0x28218c0 .part L_0x28223c0, 2, 1;
L_0x2821960 .part L_0x28223c0, 3, 1;
L_0x2821a90 .part L_0x28223c0, 4, 1;
L_0x2821b30 .part L_0x28223c0, 5, 1;
L_0x2821bd0 .part L_0x28223c0, 6, 1;
L_0x2821c70 .part L_0x28223c0, 7, 1;
L_0x2821e20 .part L_0x28223c0, 8, 1;
L_0x2821ec0 .part L_0x28223c0, 9, 1;
L_0x2821f60 .part L_0x28223c0, 10, 1;
L_0x2822000 .part L_0x28223c0, 11, 1;
L_0x28220a0 .part L_0x28223c0, 12, 1;
L_0x2822140 .part L_0x28223c0, 13, 1;
L_0x28221e0 .part L_0x28223c0, 14, 1;
L_0x2822280 .part L_0x28223c0, 15, 1;
L_0x2821d10 .part L_0x28223c0, 16, 1;
L_0x2822530 .part L_0x28223c0, 17, 1;
L_0x28225d0 .part L_0x28223c0, 18, 1;
L_0x2822710 .part L_0x28223c0, 19, 1;
L_0x28227b0 .part L_0x28223c0, 20, 1;
L_0x2822670 .part L_0x28223c0, 21, 1;
L_0x2822900 .part L_0x28223c0, 22, 1;
L_0x2822850 .part L_0x28223c0, 23, 1;
L_0x2822a60 .part L_0x28223c0, 24, 1;
L_0x28229a0 .part L_0x28223c0, 25, 1;
L_0x2822bd0 .part L_0x28223c0, 26, 1;
L_0x2822b00 .part L_0x28223c0, 27, 1;
L_0x2822d50 .part L_0x28223c0, 28, 1;
L_0x2822c70 .part L_0x28223c0, 29, 1;
L_0x2822ee0 .part L_0x28223c0, 30, 1;
L_0x2822df0 .part L_0x28223c0, 31, 1;
S_0x27902e0 .scope module, "decoder" "decoder1to32" 10 24, 10 91 0, S_0x278fff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x2790540_0 .net *"_s0", 31 0, L_0x2822320;  1 drivers
L_0x7fdd9ba6d258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2790640_0 .net *"_s3", 30 0, L_0x7fdd9ba6d258;  1 drivers
v0x2790720_0 .net "address", 4 0, L_0x2821530;  alias, 1 drivers
v0x27907c0_0 .net "enable", 0 0, v0x278b370_0;  alias, 1 drivers
v0x2790890_0 .net "out", 31 0, L_0x28223c0;  alias, 1 drivers
L_0x2822320 .concat [ 1 31 0 0], v0x278b370_0, L_0x7fdd9ba6d258;
L_0x28223c0 .shift/l 32, L_0x2822320, L_0x2821530;
S_0x2790a00 .scope generate, "genblk1[1]" "genblk1[1]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2790bf0 .param/l "i" 0 10 28, +C4<01>;
S_0x2790cb0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2790a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2790e80 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2790fc0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2791110_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2791200_0 .var "q", 31 0;
v0x27912d0_0 .net "wrenable", 0 0, L_0x2821820;  1 drivers
S_0x2791440 .scope generate, "genblk1[2]" "genblk1[2]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2791600 .param/l "i" 0 10 28, +C4<010>;
S_0x27916a0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2791440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2791870 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2791a40_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2791ae0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2791bd0_0 .var "q", 31 0;
v0x2791c70_0 .net "wrenable", 0 0, L_0x28218c0;  1 drivers
S_0x2791de0 .scope generate, "genblk1[3]" "genblk1[3]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2791ff0 .param/l "i" 0 10 28, +C4<011>;
S_0x27920b0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2791de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2792280 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27923c0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2792480_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2792540_0 .var "q", 31 0;
v0x2792630_0 .net "wrenable", 0 0, L_0x2821960;  1 drivers
S_0x27927a0 .scope generate, "genblk1[4]" "genblk1[4]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2792a00 .param/l "i" 0 10 28, +C4<0100>;
S_0x2792ac0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27927a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2792c90 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2792da0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2792e60_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2792fb0_0 .var "q", 31 0;
v0x27930a0_0 .net "wrenable", 0 0, L_0x2821a90;  1 drivers
S_0x2793210 .scope generate, "genblk1[5]" "genblk1[5]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27933d0 .param/l "i" 0 10 28, +C4<0101>;
S_0x2793490 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2793210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2793660 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27937a0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2793970_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2793a10_0 .var "q", 31 0;
v0x2793ab0_0 .net "wrenable", 0 0, L_0x2821b30;  1 drivers
S_0x2793c00 .scope generate, "genblk1[6]" "genblk1[6]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2793e10 .param/l "i" 0 10 28, +C4<0110>;
S_0x2793ed0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2793c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27940a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27941e0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27942a0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2794360_0 .var "q", 31 0;
v0x2794450_0 .net "wrenable", 0 0, L_0x2821bd0;  1 drivers
S_0x27945c0 .scope generate, "genblk1[7]" "genblk1[7]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27947d0 .param/l "i" 0 10 28, +C4<0111>;
S_0x2794890 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27945c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2794a60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2794ba0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2794c60_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2794d20_0 .var "q", 31 0;
v0x2794e10_0 .net "wrenable", 0 0, L_0x2821c70;  1 drivers
S_0x2794f80 .scope generate, "genblk1[8]" "genblk1[8]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27929b0 .param/l "i" 0 10 28, +C4<01000>;
S_0x2795290 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2794f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2795460 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27955a0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2795660_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2795830_0 .var "q", 31 0;
v0x27958d0_0 .net "wrenable", 0 0, L_0x2821e20;  1 drivers
S_0x2795a00 .scope generate, "genblk1[9]" "genblk1[9]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2795c10 .param/l "i" 0 10 28, +C4<01001>;
S_0x2795cd0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2795a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2795ea0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2795fe0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27960a0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2796160_0 .var "q", 31 0;
v0x2796250_0 .net "wrenable", 0 0, L_0x2821ec0;  1 drivers
S_0x27963c0 .scope generate, "genblk1[10]" "genblk1[10]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27965d0 .param/l "i" 0 10 28, +C4<01010>;
S_0x2796690 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27963c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2796860 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27969a0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2796a60_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2796b20_0 .var "q", 31 0;
v0x2796c10_0 .net "wrenable", 0 0, L_0x2821f60;  1 drivers
S_0x2796d80 .scope generate, "genblk1[11]" "genblk1[11]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2796f90 .param/l "i" 0 10 28, +C4<01011>;
S_0x2797050 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2796d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2797220 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2797360_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2797420_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27974e0_0 .var "q", 31 0;
v0x27975d0_0 .net "wrenable", 0 0, L_0x2822000;  1 drivers
S_0x2797740 .scope generate, "genblk1[12]" "genblk1[12]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2797950 .param/l "i" 0 10 28, +C4<01100>;
S_0x2797a10 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2797740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2797be0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2797d20_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2797de0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2797ea0_0 .var "q", 31 0;
v0x2797f90_0 .net "wrenable", 0 0, L_0x28220a0;  1 drivers
S_0x2798100 .scope generate, "genblk1[13]" "genblk1[13]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2798310 .param/l "i" 0 10 28, +C4<01101>;
S_0x27983d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2798100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27985a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27986e0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2793860_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27989b0_0 .var "q", 31 0;
v0x2798a50_0 .net "wrenable", 0 0, L_0x2822140;  1 drivers
S_0x2798bc0 .scope generate, "genblk1[14]" "genblk1[14]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2798dd0 .param/l "i" 0 10 28, +C4<01110>;
S_0x2798e90 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2798bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2799060 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27991a0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2799260_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2799320_0 .var "q", 31 0;
v0x2799410_0 .net "wrenable", 0 0, L_0x28221e0;  1 drivers
S_0x2799580 .scope generate, "genblk1[15]" "genblk1[15]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2799790 .param/l "i" 0 10 28, +C4<01111>;
S_0x2799850 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2799580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2799a20 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2799b60_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x2799c20_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2799ce0_0 .var "q", 31 0;
v0x2799dd0_0 .net "wrenable", 0 0, L_0x2822280;  1 drivers
S_0x2799f40 .scope generate, "genblk1[16]" "genblk1[16]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x2795190 .param/l "i" 0 10 28, +C4<010000>;
S_0x279a2b0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2799f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279a480 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279a5c0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279a660_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2795720_0 .var "q", 31 0;
v0x279a930_0 .net "wrenable", 0 0, L_0x2821d10;  1 drivers
S_0x279aa80 .scope generate, "genblk1[17]" "genblk1[17]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279ac90 .param/l "i" 0 10 28, +C4<010001>;
S_0x279ad50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279aa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279af20 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279b060_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279b120_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279b1e0_0 .var "q", 31 0;
v0x279b2d0_0 .net "wrenable", 0 0, L_0x2822530;  1 drivers
S_0x279b440 .scope generate, "genblk1[18]" "genblk1[18]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279b650 .param/l "i" 0 10 28, +C4<010010>;
S_0x279b710 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279b440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279b8e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279ba20_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279bae0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279bba0_0 .var "q", 31 0;
v0x279bc90_0 .net "wrenable", 0 0, L_0x28225d0;  1 drivers
S_0x279be00 .scope generate, "genblk1[19]" "genblk1[19]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279c010 .param/l "i" 0 10 28, +C4<010011>;
S_0x279c0d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279be00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279c2a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279c3e0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279c4a0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279c560_0 .var "q", 31 0;
v0x279c650_0 .net "wrenable", 0 0, L_0x2822710;  1 drivers
S_0x279c7c0 .scope generate, "genblk1[20]" "genblk1[20]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279c9d0 .param/l "i" 0 10 28, +C4<010100>;
S_0x279ca90 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279c7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279cc60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279cda0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279ce60_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279cf20_0 .var "q", 31 0;
v0x279d010_0 .net "wrenable", 0 0, L_0x28227b0;  1 drivers
S_0x279d180 .scope generate, "genblk1[21]" "genblk1[21]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279d390 .param/l "i" 0 10 28, +C4<010101>;
S_0x279d450 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279d180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279d620 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279d760_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279d820_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279d8e0_0 .var "q", 31 0;
v0x279d9d0_0 .net "wrenable", 0 0, L_0x2822670;  1 drivers
S_0x279db40 .scope generate, "genblk1[22]" "genblk1[22]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279dd50 .param/l "i" 0 10 28, +C4<010110>;
S_0x279de10 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279db40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279dfe0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279e120_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279e1e0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279e2a0_0 .var "q", 31 0;
v0x279e390_0 .net "wrenable", 0 0, L_0x2822900;  1 drivers
S_0x279e500 .scope generate, "genblk1[23]" "genblk1[23]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279e710 .param/l "i" 0 10 28, +C4<010111>;
S_0x279e7d0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279e500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279e9a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279eae0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279eba0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279ec60_0 .var "q", 31 0;
v0x279ed50_0 .net "wrenable", 0 0, L_0x2822850;  1 drivers
S_0x279eec0 .scope generate, "genblk1[24]" "genblk1[24]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279f0d0 .param/l "i" 0 10 28, +C4<011000>;
S_0x279f190 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279f360 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279f4a0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279f560_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279f620_0 .var "q", 31 0;
v0x279f710_0 .net "wrenable", 0 0, L_0x2822a60;  1 drivers
S_0x279f880 .scope generate, "genblk1[25]" "genblk1[25]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x279fa90 .param/l "i" 0 10 28, +C4<011001>;
S_0x279fb50 .scope module, "register" "register32" 10 29, 10 51 0, S_0x279f880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x279fd20 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x279fe60_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x279ff20_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x279ffe0_0 .var "q", 31 0;
v0x27a00d0_0 .net "wrenable", 0 0, L_0x28229a0;  1 drivers
S_0x27a0240 .scope generate, "genblk1[26]" "genblk1[26]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27a0450 .param/l "i" 0 10 28, +C4<011010>;
S_0x27a0510 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27a0240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27a06e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27a0820_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27a08e0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27a09a0_0 .var "q", 31 0;
v0x27a0a90_0 .net "wrenable", 0 0, L_0x2822bd0;  1 drivers
S_0x27a0c00 .scope generate, "genblk1[27]" "genblk1[27]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27a0e10 .param/l "i" 0 10 28, +C4<011011>;
S_0x27a0ed0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27a0c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27a10a0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27a11e0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27a12a0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27a1360_0 .var "q", 31 0;
v0x27a1450_0 .net "wrenable", 0 0, L_0x2822b00;  1 drivers
S_0x27a15c0 .scope generate, "genblk1[28]" "genblk1[28]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27a17d0 .param/l "i" 0 10 28, +C4<011100>;
S_0x27a1890 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27a15c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27a1a60 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27a1ba0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27a1c60_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27a1d20_0 .var "q", 31 0;
v0x27a1e10_0 .net "wrenable", 0 0, L_0x2822d50;  1 drivers
S_0x27a1f80 .scope generate, "genblk1[29]" "genblk1[29]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27a2190 .param/l "i" 0 10 28, +C4<011101>;
S_0x27a2250 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27a1f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27a2420 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27a2560_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27987a0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x2798860_0 .var "q", 31 0;
v0x27a2a30_0 .net "wrenable", 0 0, L_0x2822c70;  1 drivers
S_0x27a2b50 .scope generate, "genblk1[30]" "genblk1[30]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27a2d60 .param/l "i" 0 10 28, +C4<011110>;
S_0x27a2e20 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27a2b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27a2ff0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27a3130_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27a31f0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27a32b0_0 .var "q", 31 0;
v0x27a33a0_0 .net "wrenable", 0 0, L_0x2822ee0;  1 drivers
S_0x27a3510 .scope generate, "genblk1[31]" "genblk1[31]" 10 28, 10 28 0, S_0x278fff0;
 .timescale 0 0;
P_0x27a3720 .param/l "i" 0 10 28, +C4<011111>;
S_0x27a37e0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x27a3510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x27a39b0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x27a3af0_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27a3bb0_0 .net "d", 31 0, L_0x2821780;  alias, 1 drivers
v0x27a3c70_0 .var "q", 31 0;
v0x27a3d60_0 .net "wrenable", 0 0, L_0x2822df0;  1 drivers
S_0x27a3ed0 .scope module, "multiplexer1" "mux32to1by32" 10 33, 10 104 0, S_0x278fff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2821db0 .functor BUFZ 32, v0x27aacb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823490 .functor BUFZ 32, v0x2791200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823590 .functor BUFZ 32, v0x2791bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823690 .functor BUFZ 32, v0x2792540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823790 .functor BUFZ 32, v0x2792fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823890 .functor BUFZ 32, v0x2793a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823990 .functor BUFZ 32, v0x2794360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823a90 .functor BUFZ 32, v0x2794d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823b90 .functor BUFZ 32, v0x2795830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823c90 .functor BUFZ 32, v0x2796160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823d90 .functor BUFZ 32, v0x2796b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823e90 .functor BUFZ 32, v0x27974e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824000 .functor BUFZ 32, v0x2797ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824100 .functor BUFZ 32, v0x27989b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2823f90 .functor BUFZ 32, v0x2799320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824310 .functor BUFZ 32, v0x2799ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28244a0 .functor BUFZ 32, v0x2795720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28245a0 .functor BUFZ 32, v0x279b1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824410 .functor BUFZ 32, v0x279bba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28247d0 .functor BUFZ 32, v0x279c560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28246a0 .functor BUFZ 32, v0x279cf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824a10 .functor BUFZ 32, v0x279d8e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28248d0 .functor BUFZ 32, v0x279e2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824c60 .functor BUFZ 32, v0x279ec60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824b10 .functor BUFZ 32, v0x279f620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824ec0 .functor BUFZ 32, v0x279ffe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824d60 .functor BUFZ 32, v0x27a09a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825130 .functor BUFZ 32, v0x27a1360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2824fc0 .functor BUFZ 32, v0x27a1d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28253b0 .functor BUFZ 32, v0x2798860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825230 .functor BUFZ 32, v0x27a32b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825640 .functor BUFZ 32, v0x27a3c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28258f0 .functor BUFZ 32, L_0x28254b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd9ba6d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x279a150_0 .net *"_s101", 1 0, L_0x7fdd9ba6d2a0;  1 drivers
v0x27a4710_0 .net *"_s96", 31 0, L_0x28254b0;  1 drivers
v0x27a47f0_0 .net *"_s98", 6 0, L_0x2825850;  1 drivers
v0x27a48b0_0 .net "address", 4 0, L_0x27bed30;  alias, 1 drivers
v0x27a49a0_0 .net "input0", 31 0, v0x27aacb0_0;  alias, 1 drivers
v0x27a4ab0_0 .net "input1", 31 0, v0x2791200_0;  alias, 1 drivers
v0x27a4b70_0 .net "input10", 31 0, v0x2796b20_0;  alias, 1 drivers
v0x27a4c40_0 .net "input11", 31 0, v0x27974e0_0;  alias, 1 drivers
v0x27a4d10_0 .net "input12", 31 0, v0x2797ea0_0;  alias, 1 drivers
v0x27a4e70_0 .net "input13", 31 0, v0x27989b0_0;  alias, 1 drivers
v0x27a4f40_0 .net "input14", 31 0, v0x2799320_0;  alias, 1 drivers
v0x27a5010_0 .net "input15", 31 0, v0x2799ce0_0;  alias, 1 drivers
v0x27a50e0_0 .net "input16", 31 0, v0x2795720_0;  alias, 1 drivers
v0x27a51b0_0 .net "input17", 31 0, v0x279b1e0_0;  alias, 1 drivers
v0x27a5280_0 .net "input18", 31 0, v0x279bba0_0;  alias, 1 drivers
v0x27a5350_0 .net "input19", 31 0, v0x279c560_0;  alias, 1 drivers
v0x27a5420_0 .net "input2", 31 0, v0x2791bd0_0;  alias, 1 drivers
v0x27a55d0_0 .net "input20", 31 0, v0x279cf20_0;  alias, 1 drivers
v0x27a5670_0 .net "input21", 31 0, v0x279d8e0_0;  alias, 1 drivers
v0x27a5710_0 .net "input22", 31 0, v0x279e2a0_0;  alias, 1 drivers
v0x27a57e0_0 .net "input23", 31 0, v0x279ec60_0;  alias, 1 drivers
v0x27a58b0_0 .net "input24", 31 0, v0x279f620_0;  alias, 1 drivers
v0x27a5980_0 .net "input25", 31 0, v0x279ffe0_0;  alias, 1 drivers
v0x27a5a50_0 .net "input26", 31 0, v0x27a09a0_0;  alias, 1 drivers
v0x27a5b20_0 .net "input27", 31 0, v0x27a1360_0;  alias, 1 drivers
v0x27a5bf0_0 .net "input28", 31 0, v0x27a1d20_0;  alias, 1 drivers
v0x27a5cc0_0 .net "input29", 31 0, v0x2798860_0;  alias, 1 drivers
v0x27a5d90_0 .net "input3", 31 0, v0x2792540_0;  alias, 1 drivers
v0x27a5e60_0 .net "input30", 31 0, v0x27a32b0_0;  alias, 1 drivers
v0x27a5f30_0 .net "input31", 31 0, v0x27a3c70_0;  alias, 1 drivers
v0x27a6000_0 .net "input4", 31 0, v0x2792fb0_0;  alias, 1 drivers
v0x27a60d0_0 .net "input5", 31 0, v0x2793a10_0;  alias, 1 drivers
v0x27a61a0_0 .net "input6", 31 0, v0x2794360_0;  alias, 1 drivers
v0x27a54f0_0 .net "input7", 31 0, v0x2794d20_0;  alias, 1 drivers
v0x27a6450_0 .net "input8", 31 0, v0x2795830_0;  alias, 1 drivers
v0x27a6520_0 .net "input9", 31 0, v0x2796160_0;  alias, 1 drivers
v0x27a65f0 .array "mux", 0 31;
v0x27a65f0_0 .net v0x27a65f0 0, 31 0, L_0x2821db0; 1 drivers
v0x27a65f0_1 .net v0x27a65f0 1, 31 0, L_0x2823490; 1 drivers
v0x27a65f0_2 .net v0x27a65f0 2, 31 0, L_0x2823590; 1 drivers
v0x27a65f0_3 .net v0x27a65f0 3, 31 0, L_0x2823690; 1 drivers
v0x27a65f0_4 .net v0x27a65f0 4, 31 0, L_0x2823790; 1 drivers
v0x27a65f0_5 .net v0x27a65f0 5, 31 0, L_0x2823890; 1 drivers
v0x27a65f0_6 .net v0x27a65f0 6, 31 0, L_0x2823990; 1 drivers
v0x27a65f0_7 .net v0x27a65f0 7, 31 0, L_0x2823a90; 1 drivers
v0x27a65f0_8 .net v0x27a65f0 8, 31 0, L_0x2823b90; 1 drivers
v0x27a65f0_9 .net v0x27a65f0 9, 31 0, L_0x2823c90; 1 drivers
v0x27a65f0_10 .net v0x27a65f0 10, 31 0, L_0x2823d90; 1 drivers
v0x27a65f0_11 .net v0x27a65f0 11, 31 0, L_0x2823e90; 1 drivers
v0x27a65f0_12 .net v0x27a65f0 12, 31 0, L_0x2824000; 1 drivers
v0x27a65f0_13 .net v0x27a65f0 13, 31 0, L_0x2824100; 1 drivers
v0x27a65f0_14 .net v0x27a65f0 14, 31 0, L_0x2823f90; 1 drivers
v0x27a65f0_15 .net v0x27a65f0 15, 31 0, L_0x2824310; 1 drivers
v0x27a65f0_16 .net v0x27a65f0 16, 31 0, L_0x28244a0; 1 drivers
v0x27a65f0_17 .net v0x27a65f0 17, 31 0, L_0x28245a0; 1 drivers
v0x27a65f0_18 .net v0x27a65f0 18, 31 0, L_0x2824410; 1 drivers
v0x27a65f0_19 .net v0x27a65f0 19, 31 0, L_0x28247d0; 1 drivers
v0x27a65f0_20 .net v0x27a65f0 20, 31 0, L_0x28246a0; 1 drivers
v0x27a65f0_21 .net v0x27a65f0 21, 31 0, L_0x2824a10; 1 drivers
v0x27a65f0_22 .net v0x27a65f0 22, 31 0, L_0x28248d0; 1 drivers
v0x27a65f0_23 .net v0x27a65f0 23, 31 0, L_0x2824c60; 1 drivers
v0x27a65f0_24 .net v0x27a65f0 24, 31 0, L_0x2824b10; 1 drivers
v0x27a65f0_25 .net v0x27a65f0 25, 31 0, L_0x2824ec0; 1 drivers
v0x27a65f0_26 .net v0x27a65f0 26, 31 0, L_0x2824d60; 1 drivers
v0x27a65f0_27 .net v0x27a65f0 27, 31 0, L_0x2825130; 1 drivers
v0x27a65f0_28 .net v0x27a65f0 28, 31 0, L_0x2824fc0; 1 drivers
v0x27a65f0_29 .net v0x27a65f0 29, 31 0, L_0x28253b0; 1 drivers
v0x27a65f0_30 .net v0x27a65f0 30, 31 0, L_0x2825230; 1 drivers
v0x27a65f0_31 .net v0x27a65f0 31, 31 0, L_0x2825640; 1 drivers
v0x27a6ba0_0 .net "out", 31 0, L_0x28258f0;  alias, 1 drivers
L_0x28254b0 .array/port v0x27a65f0, L_0x2825850;
L_0x2825850 .concat [ 5 2 0 0], L_0x27bed30, L_0x7fdd9ba6d2a0;
S_0x27a71c0 .scope module, "multiplexer2" "mux32to1by32" 10 39, 10 104 0, S_0x278fff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2825960 .functor BUFZ 32, v0x27aacb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28259d0 .functor BUFZ 32, v0x2791200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825a40 .functor BUFZ 32, v0x2791bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825ab0 .functor BUFZ 32, v0x2792540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825b20 .functor BUFZ 32, v0x2792fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825b90 .functor BUFZ 32, v0x2793a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825c00 .functor BUFZ 32, v0x2794360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825c70 .functor BUFZ 32, v0x2794d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825ce0 .functor BUFZ 32, v0x2795830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825d50 .functor BUFZ 32, v0x2796160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825dc0 .functor BUFZ 32, v0x2796b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825e30 .functor BUFZ 32, v0x27974e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825f10 .functor BUFZ 32, v0x2797ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825f80 .functor BUFZ 32, v0x27989b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825ea0 .functor BUFZ 32, v0x2799320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2825ff0 .functor BUFZ 32, v0x2799ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28260f0 .functor BUFZ 32, v0x2795720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826160 .functor BUFZ 32, v0x279b1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826060 .functor BUFZ 32, v0x279bba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826270 .functor BUFZ 32, v0x279c560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28261d0 .functor BUFZ 32, v0x279cf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826390 .functor BUFZ 32, v0x279d8e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28262e0 .functor BUFZ 32, v0x279e2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28264c0 .functor BUFZ 32, v0x279ec60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826400 .functor BUFZ 32, v0x279f620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826600 .functor BUFZ 32, v0x279ffe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826530 .functor BUFZ 32, v0x27a09a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826750 .functor BUFZ 32, v0x27a1360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826670 .functor BUFZ 32, v0x27a1d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28268b0 .functor BUFZ 32, v0x2798860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28267c0 .functor BUFZ 32, v0x27a32b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826a20 .functor BUFZ 32, v0x27a3c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2826c40 .functor BUFZ 32, L_0x2826920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd9ba6d2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27a4300_0 .net *"_s101", 1 0, L_0x7fdd9ba6d2e8;  1 drivers
v0x27a77e0_0 .net *"_s96", 31 0, L_0x2826920;  1 drivers
v0x27a78e0_0 .net *"_s98", 6 0, L_0x2826ba0;  1 drivers
v0x27a79a0_0 .net "address", 4 0, L_0x27bec00;  alias, 1 drivers
v0x27a7ab0_0 .net "input0", 31 0, v0x27aacb0_0;  alias, 1 drivers
v0x27a7bc0_0 .net "input1", 31 0, v0x2791200_0;  alias, 1 drivers
v0x27a7cb0_0 .net "input10", 31 0, v0x2796b20_0;  alias, 1 drivers
v0x27a7dc0_0 .net "input11", 31 0, v0x27974e0_0;  alias, 1 drivers
v0x27a7ed0_0 .net "input12", 31 0, v0x2797ea0_0;  alias, 1 drivers
v0x27a8020_0 .net "input13", 31 0, v0x27989b0_0;  alias, 1 drivers
v0x27a8130_0 .net "input14", 31 0, v0x2799320_0;  alias, 1 drivers
v0x27a8240_0 .net "input15", 31 0, v0x2799ce0_0;  alias, 1 drivers
v0x27a8350_0 .net "input16", 31 0, v0x2795720_0;  alias, 1 drivers
v0x27a8460_0 .net "input17", 31 0, v0x279b1e0_0;  alias, 1 drivers
v0x27a8570_0 .net "input18", 31 0, v0x279bba0_0;  alias, 1 drivers
v0x27a8680_0 .net "input19", 31 0, v0x279c560_0;  alias, 1 drivers
v0x27a8790_0 .net "input2", 31 0, v0x2791bd0_0;  alias, 1 drivers
v0x27a8940_0 .net "input20", 31 0, v0x279cf20_0;  alias, 1 drivers
v0x27a8a30_0 .net "input21", 31 0, v0x279d8e0_0;  alias, 1 drivers
v0x27a8b40_0 .net "input22", 31 0, v0x279e2a0_0;  alias, 1 drivers
v0x27a8c50_0 .net "input23", 31 0, v0x279ec60_0;  alias, 1 drivers
v0x27a8d60_0 .net "input24", 31 0, v0x279f620_0;  alias, 1 drivers
v0x27a8e70_0 .net "input25", 31 0, v0x279ffe0_0;  alias, 1 drivers
v0x27a8f80_0 .net "input26", 31 0, v0x27a09a0_0;  alias, 1 drivers
v0x27a9090_0 .net "input27", 31 0, v0x27a1360_0;  alias, 1 drivers
v0x27a91a0_0 .net "input28", 31 0, v0x27a1d20_0;  alias, 1 drivers
v0x27a92b0_0 .net "input29", 31 0, v0x2798860_0;  alias, 1 drivers
v0x27a93c0_0 .net "input3", 31 0, v0x2792540_0;  alias, 1 drivers
v0x27a94d0_0 .net "input30", 31 0, v0x27a32b0_0;  alias, 1 drivers
v0x27a95e0_0 .net "input31", 31 0, v0x27a3c70_0;  alias, 1 drivers
v0x27a96f0_0 .net "input4", 31 0, v0x2792fb0_0;  alias, 1 drivers
v0x27a9800_0 .net "input5", 31 0, v0x2793a10_0;  alias, 1 drivers
v0x27a9910_0 .net "input6", 31 0, v0x2794360_0;  alias, 1 drivers
v0x27a88a0_0 .net "input7", 31 0, v0x2794d20_0;  alias, 1 drivers
v0x27a9c30_0 .net "input8", 31 0, v0x2795830_0;  alias, 1 drivers
v0x27a9d40_0 .net "input9", 31 0, v0x2796160_0;  alias, 1 drivers
v0x27a9e50 .array "mux", 0 31;
v0x27a9e50_0 .net v0x27a9e50 0, 31 0, L_0x2825960; 1 drivers
v0x27a9e50_1 .net v0x27a9e50 1, 31 0, L_0x28259d0; 1 drivers
v0x27a9e50_2 .net v0x27a9e50 2, 31 0, L_0x2825a40; 1 drivers
v0x27a9e50_3 .net v0x27a9e50 3, 31 0, L_0x2825ab0; 1 drivers
v0x27a9e50_4 .net v0x27a9e50 4, 31 0, L_0x2825b20; 1 drivers
v0x27a9e50_5 .net v0x27a9e50 5, 31 0, L_0x2825b90; 1 drivers
v0x27a9e50_6 .net v0x27a9e50 6, 31 0, L_0x2825c00; 1 drivers
v0x27a9e50_7 .net v0x27a9e50 7, 31 0, L_0x2825c70; 1 drivers
v0x27a9e50_8 .net v0x27a9e50 8, 31 0, L_0x2825ce0; 1 drivers
v0x27a9e50_9 .net v0x27a9e50 9, 31 0, L_0x2825d50; 1 drivers
v0x27a9e50_10 .net v0x27a9e50 10, 31 0, L_0x2825dc0; 1 drivers
v0x27a9e50_11 .net v0x27a9e50 11, 31 0, L_0x2825e30; 1 drivers
v0x27a9e50_12 .net v0x27a9e50 12, 31 0, L_0x2825f10; 1 drivers
v0x27a9e50_13 .net v0x27a9e50 13, 31 0, L_0x2825f80; 1 drivers
v0x27a9e50_14 .net v0x27a9e50 14, 31 0, L_0x2825ea0; 1 drivers
v0x27a9e50_15 .net v0x27a9e50 15, 31 0, L_0x2825ff0; 1 drivers
v0x27a9e50_16 .net v0x27a9e50 16, 31 0, L_0x28260f0; 1 drivers
v0x27a9e50_17 .net v0x27a9e50 17, 31 0, L_0x2826160; 1 drivers
v0x27a9e50_18 .net v0x27a9e50 18, 31 0, L_0x2826060; 1 drivers
v0x27a9e50_19 .net v0x27a9e50 19, 31 0, L_0x2826270; 1 drivers
v0x27a9e50_20 .net v0x27a9e50 20, 31 0, L_0x28261d0; 1 drivers
v0x27a9e50_21 .net v0x27a9e50 21, 31 0, L_0x2826390; 1 drivers
v0x27a9e50_22 .net v0x27a9e50 22, 31 0, L_0x28262e0; 1 drivers
v0x27a9e50_23 .net v0x27a9e50 23, 31 0, L_0x28264c0; 1 drivers
v0x27a9e50_24 .net v0x27a9e50 24, 31 0, L_0x2826400; 1 drivers
v0x27a9e50_25 .net v0x27a9e50 25, 31 0, L_0x2826600; 1 drivers
v0x27a9e50_26 .net v0x27a9e50 26, 31 0, L_0x2826530; 1 drivers
v0x27a9e50_27 .net v0x27a9e50 27, 31 0, L_0x2826750; 1 drivers
v0x27a9e50_28 .net v0x27a9e50 28, 31 0, L_0x2826670; 1 drivers
v0x27a9e50_29 .net v0x27a9e50 29, 31 0, L_0x28268b0; 1 drivers
v0x27a9e50_30 .net v0x27a9e50 30, 31 0, L_0x28267c0; 1 drivers
v0x27a9e50_31 .net v0x27a9e50 31, 31 0, L_0x2826a20; 1 drivers
v0x27aa420_0 .net "out", 31 0, L_0x2826c40;  alias, 1 drivers
L_0x2826920 .array/port v0x27a9e50, L_0x2826ba0;
L_0x2826ba0 .concat [ 5 2 0 0], L_0x27bec00, L_0x7fdd9ba6d2e8;
S_0x27aaa90 .scope module, "register0" "register32zero" 10 25, 10 70 0, S_0x278fff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x27a7390 .param/l "W" 0 10 70, +C4<00000000000000000000000000100000>;
v0x27aac10_0 .net "clk", 0 0, v0x27ae770_0;  alias, 1 drivers
v0x27aacb0_0 .var "q", 31 0;
v0x27aad50_0 .net "wrenable", 0 0, v0x278b370_0;  alias, 1 drivers
    .scope S_0x2789030;
T_0 ;
    %wait E_0x2788690;
    %load/vec4 v0x27897e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x27893a0_0;
    %ix/getv 3, v0x27892a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2789740, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2789030;
T_1 ;
    %vpi_call 7 19 "$readmemh", "addN.dat", v0x2789740 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x278a620;
T_2 ;
    %wait E_0x278a9d0;
    %load/vec4 v0x278b200_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 8 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %load/vec4 v0x278b4d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x278b430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %load/vec4 v0x278b4d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x278b430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x278abe0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 8 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b010_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x278aa30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278ace0_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x278f7f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x278fc80_0, 0;
    %end;
    .thread T_3;
    .scope S_0x278f7f0;
T_4 ;
    %wait E_0x2788690;
    %load/vec4 v0x278fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x278fad0_0;
    %assign/vec4 v0x278fc80_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2790cb0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2791200_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x2790cb0;
T_6 ;
    %wait E_0x2788690;
    %load/vec4 v0x27912d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2791110_0;
    %assign/vec4 v0x2791200_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27916a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2791bd0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x27916a0;
T_8 ;
    %wait E_0x2788690;
    %load/vec4 v0x2791c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2791ae0_0;
    %assign/vec4 v0x2791bd0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27920b0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2792540_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x27920b0;
T_10 ;
    %wait E_0x2788690;
    %load/vec4 v0x2792630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2792480_0;
    %assign/vec4 v0x2792540_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2792ac0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2792fb0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x2792ac0;
T_12 ;
    %wait E_0x2788690;
    %load/vec4 v0x27930a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2792e60_0;
    %assign/vec4 v0x2792fb0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2793490;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2793a10_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x2793490;
T_14 ;
    %wait E_0x2788690;
    %load/vec4 v0x2793ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2793970_0;
    %assign/vec4 v0x2793a10_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2793ed0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2794360_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x2793ed0;
T_16 ;
    %wait E_0x2788690;
    %load/vec4 v0x2794450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x27942a0_0;
    %assign/vec4 v0x2794360_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2794890;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2794d20_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x2794890;
T_18 ;
    %wait E_0x2788690;
    %load/vec4 v0x2794e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x2794c60_0;
    %assign/vec4 v0x2794d20_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2795290;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2795830_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x2795290;
T_20 ;
    %wait E_0x2788690;
    %load/vec4 v0x27958d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x2795660_0;
    %assign/vec4 v0x2795830_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2795cd0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2796160_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x2795cd0;
T_22 ;
    %wait E_0x2788690;
    %load/vec4 v0x2796250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x27960a0_0;
    %assign/vec4 v0x2796160_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2796690;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2796b20_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x2796690;
T_24 ;
    %wait E_0x2788690;
    %load/vec4 v0x2796c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x2796a60_0;
    %assign/vec4 v0x2796b20_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2797050;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27974e0_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x2797050;
T_26 ;
    %wait E_0x2788690;
    %load/vec4 v0x27975d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x2797420_0;
    %assign/vec4 v0x27974e0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2797a10;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2797ea0_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x2797a10;
T_28 ;
    %wait E_0x2788690;
    %load/vec4 v0x2797f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x2797de0_0;
    %assign/vec4 v0x2797ea0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x27983d0;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27989b0_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x27983d0;
T_30 ;
    %wait E_0x2788690;
    %load/vec4 v0x2798a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x2793860_0;
    %assign/vec4 v0x27989b0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x2798e90;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2799320_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x2798e90;
T_32 ;
    %wait E_0x2788690;
    %load/vec4 v0x2799410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x2799260_0;
    %assign/vec4 v0x2799320_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x2799850;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2799ce0_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x2799850;
T_34 ;
    %wait E_0x2788690;
    %load/vec4 v0x2799dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x2799c20_0;
    %assign/vec4 v0x2799ce0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x279a2b0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2795720_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x279a2b0;
T_36 ;
    %wait E_0x2788690;
    %load/vec4 v0x279a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x279a660_0;
    %assign/vec4 v0x2795720_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x279ad50;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279b1e0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x279ad50;
T_38 ;
    %wait E_0x2788690;
    %load/vec4 v0x279b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x279b120_0;
    %assign/vec4 v0x279b1e0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x279b710;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279bba0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x279b710;
T_40 ;
    %wait E_0x2788690;
    %load/vec4 v0x279bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x279bae0_0;
    %assign/vec4 v0x279bba0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x279c0d0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279c560_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x279c0d0;
T_42 ;
    %wait E_0x2788690;
    %load/vec4 v0x279c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x279c4a0_0;
    %assign/vec4 v0x279c560_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x279ca90;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279cf20_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x279ca90;
T_44 ;
    %wait E_0x2788690;
    %load/vec4 v0x279d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x279ce60_0;
    %assign/vec4 v0x279cf20_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x279d450;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279d8e0_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0x279d450;
T_46 ;
    %wait E_0x2788690;
    %load/vec4 v0x279d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x279d820_0;
    %assign/vec4 v0x279d8e0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x279de10;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279e2a0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x279de10;
T_48 ;
    %wait E_0x2788690;
    %load/vec4 v0x279e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x279e1e0_0;
    %assign/vec4 v0x279e2a0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x279e7d0;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279ec60_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x279e7d0;
T_50 ;
    %wait E_0x2788690;
    %load/vec4 v0x279ed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x279eba0_0;
    %assign/vec4 v0x279ec60_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x279f190;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279f620_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x279f190;
T_52 ;
    %wait E_0x2788690;
    %load/vec4 v0x279f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x279f560_0;
    %assign/vec4 v0x279f620_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x279fb50;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279ffe0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0x279fb50;
T_54 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x279ff20_0;
    %assign/vec4 v0x279ffe0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x27a0510;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a09a0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x27a0510;
T_56 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a0a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x27a08e0_0;
    %assign/vec4 v0x27a09a0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x27a0ed0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a1360_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x27a0ed0;
T_58 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a1450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x27a12a0_0;
    %assign/vec4 v0x27a1360_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x27a1890;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a1d20_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x27a1890;
T_60 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x27a1c60_0;
    %assign/vec4 v0x27a1d20_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x27a2250;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2798860_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x27a2250;
T_62 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x27987a0_0;
    %assign/vec4 v0x2798860_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x27a2e20;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a32b0_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0x27a2e20;
T_64 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a33a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x27a31f0_0;
    %assign/vec4 v0x27a32b0_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x27a37e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a3c70_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x27a37e0;
T_66 ;
    %wait E_0x2788690;
    %load/vec4 v0x27a3d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x27a3bb0_0;
    %assign/vec4 v0x27a3c70_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x27aaa90;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27aacb0_0, 0, 32;
    %end;
    .thread T_67;
    .scope S_0x27aaa90;
T_68 ;
    %wait E_0x2788690;
    %load/vec4 v0x27aad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27aacb0_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x2788230;
T_69 ;
    %wait E_0x2788690;
    %load/vec4 v0x2788b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x27888e0_0;
    %ix/getv 3, v0x27886f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2788a80, 0, 4;
T_69.0 ;
    %ix/getv 4, v0x27886f0_0;
    %load/vec4a v0x2788a80, 4;
    %assign/vec4 v0x27889a0_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x2507230;
T_70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ae810_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x2507230;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ae770_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x2507230;
T_72 ;
    %delay 10, 0;
    %load/vec4 v0x27ae770_0;
    %nor/r;
    %store/vec4 v0x27ae770_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x2507230;
T_73 ;
    %vpi_call 2 57 "$dumpfile", "cputest.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ae8d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ae8d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ae8d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "Time | PC       | Instruction" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_73.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_73.1, 5;
    %jmp/1 T_73.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 71 "$display", "%4t | %h | %h", $time, v0x27ac470_0, v0x27abd50_0 {0 0 0};
    %delay 20, 0;
    %jmp T_73.0;
T_73.1 ;
    %pop/vec4 1;
    %vpi_call 2 73 "$display", "... more execution (see waveform)" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_73;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "execution.t.v";
    "./execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./memory.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
