{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 07:05:20 2023 " "Info: Processing started: Sat Feb 25 07:05:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "register32.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock8bit " "Info: Found entity 1: clock8bit" {  } { { "clock8bit.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Info: Found entity 1: adder8" {  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32_1 " "Info: Found entity 1: register32_1" {  } { { "register32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder32_1 " "Info: Found entity 1: adder32_1" {  } { { "adder32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 combo " "Info: Found entity 1: combo" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 all_gates " "Info: Found entity 2: all_gates" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Warning: Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 271 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_2.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file adder32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_b " "Info: Found entity 1: adder_b" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 add_submodule_a " "Info: Found entity 2: add_submodule_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 ma123 " "Info: Found entity 3: ma123" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tutorial_a " "Info: Found entity 4: tutorial_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Info: Found entity 5: adder" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "modules.v" "" { Text "D:/SE/RISCV/quartus/modules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_mul_1.v 10 10 " "Info: Found 10 design units, including 10 entities, in source file float_mul_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_general " "Info: Found entity 1: shifter_general" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 shifter_1bit " "Info: Found entity 2: shifter_1bit" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 bfloat_16_mul " "Info: Found entity 3: bfloat_16_mul" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 mul_16bit " "Info: Found entity 4: mul_16bit" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 carry_adder " "Info: Found entity 5: carry_adder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 tree_builder " "Info: Found entity 6: tree_builder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 mul_8bit " "Info: Found entity 7: mul_8bit" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 224 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 full_adder " "Info: Found entity 8: full_adder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 362 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 full_adder_single " "Info: Found entity 9: full_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 381 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 half_adder_single " "Info: Found entity 10: half_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 400 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 float_mul_1.v(357) " "Warning (10236): Verilog HDL Implicit Net warning at float_mul_1.v(357): created implicit net for \"h2\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "bfloat_16_mul " "Info: Elaborating entity \"bfloat_16_mul\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[7\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[7\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[6\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[6\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[5\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[5\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[4\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[4\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[3\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[3\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[2\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[2\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[1\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[1\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_exp\[0\] float_mul_1.v(69) " "Warning (10034): Output port \"out_exp\[0\]\" at float_mul_1.v(69) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_8bit mul_8bit:mul8_xy " "Info: Elaborating entity \"mul_8bit\" for hierarchy \"mul_8bit:mul8_xy\"" {  } { { "float_mul_1.v" "mul8_xy" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tree_builder mul_8bit:mul8_xy\|tree_builder:tree_builder " "Info: Elaborating entity \"tree_builder\" for hierarchy \"mul_8bit:mul8_xy\|tree_builder:tree_builder\"" {  } { { "float_mul_1.v" "tree_builder" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_single mul_8bit:mul8_xy\|half_adder_single:half_adder_b1 " "Info: Elaborating entity \"half_adder_single\" for hierarchy \"mul_8bit:mul8_xy\|half_adder_single:half_adder_b1\"" {  } { { "float_mul_1.v" "half_adder_b1" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mul_8bit:mul8_xy\|full_adder:full_adder_b " "Info: Elaborating entity \"full_adder\" for hierarchy \"mul_8bit:mul8_xy\|full_adder:full_adder_b\"" {  } { { "float_mul_1.v" "full_adder_b" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_single mul_8bit:mul8_xy\|full_adder:full_adder_b\|full_adder_single:ASSIGN_GEN\[0\].fa_single " "Info: Elaborating entity \"full_adder_single\" for hierarchy \"mul_8bit:mul8_xy\|full_adder:full_adder_b\|full_adder_single:ASSIGN_GEN\[0\].fa_single\"" {  } { { "float_mul_1.v" "ASSIGN_GEN\[0\].fa_single" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mul_8bit:mul8_xy\|full_adder:full_adder_c1 " "Info: Elaborating entity \"full_adder\" for hierarchy \"mul_8bit:mul8_xy\|full_adder:full_adder_c1\"" {  } { { "float_mul_1.v" "full_adder_c1" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mul_8bit:mul8_xy\|full_adder:full_adder_c2 " "Info: Elaborating entity \"full_adder\" for hierarchy \"mul_8bit:mul8_xy\|full_adder:full_adder_c2\"" {  } { { "float_mul_1.v" "full_adder_c2" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mul_8bit:mul8_xy\|full_adder:full_adder_d " "Info: Elaborating entity \"full_adder\" for hierarchy \"mul_8bit:mul8_xy\|full_adder:full_adder_d\"" {  } { { "float_mul_1.v" "full_adder_d" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mul_8bit:mul8_xy\|full_adder:full_adder_e " "Info: Elaborating entity \"full_adder\" for hierarchy \"mul_8bit:mul8_xy\|full_adder:full_adder_e\"" {  } { { "float_mul_1.v" "full_adder_e" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_b mul_8bit:mul8_xy\|adder_b:fast_adder_final " "Info: Elaborating entity \"adder_b\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\"" {  } { { "float_mul_1.v" "fast_adder_final" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 357 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[3\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[4\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[5\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[6\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[7\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[8\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[9\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[10\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[11\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[12\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"mul_8bit:mul8_xy\|adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[13\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1bit shifter_1bit:shifter_1bit " "Info: Elaborating entity \"shifter_1bit\" for hierarchy \"shifter_1bit:shifter_1bit\"" {  } { { "float_mul_1.v" "shifter_1bit" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_b adder_b:fast_adder " "Info: Elaborating entity \"adder_b\" for hierarchy \"adder_b:fast_adder\"" {  } { { "float_mul_1.v" "fast_adder" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[0\] GND " "Warning (13410): Pin \"out_exp\[0\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[1\] GND " "Warning (13410): Pin \"out_exp\[1\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[2\] GND " "Warning (13410): Pin \"out_exp\[2\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[3\] GND " "Warning (13410): Pin \"out_exp\[3\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[4\] GND " "Warning (13410): Pin \"out_exp\[4\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[5\] GND " "Warning (13410): Pin \"out_exp\[5\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[6\] GND " "Warning (13410): Pin \"out_exp\[6\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_exp\[7\] GND " "Warning (13410): Pin \"out_exp\[7\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[0\] " "Warning (15610): No output dependent on input pin \"a_exp\[0\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[1\] " "Warning (15610): No output dependent on input pin \"a_exp\[1\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[2\] " "Warning (15610): No output dependent on input pin \"a_exp\[2\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[3\] " "Warning (15610): No output dependent on input pin \"a_exp\[3\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[4\] " "Warning (15610): No output dependent on input pin \"a_exp\[4\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[5\] " "Warning (15610): No output dependent on input pin \"a_exp\[5\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[6\] " "Warning (15610): No output dependent on input pin \"a_exp\[6\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_exp\[7\] " "Warning (15610): No output dependent on input pin \"a_exp\[7\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[0\] " "Warning (15610): No output dependent on input pin \"b_exp\[0\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[1\] " "Warning (15610): No output dependent on input pin \"b_exp\[1\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[2\] " "Warning (15610): No output dependent on input pin \"b_exp\[2\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[3\] " "Warning (15610): No output dependent on input pin \"b_exp\[3\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[4\] " "Warning (15610): No output dependent on input pin \"b_exp\[4\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[5\] " "Warning (15610): No output dependent on input pin \"b_exp\[5\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[6\] " "Warning (15610): No output dependent on input pin \"b_exp\[6\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_exp\[7\] " "Warning (15610): No output dependent on input pin \"b_exp\[7\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Info: Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Info: Implemented 169 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 07:05:22 2023 " "Info: Processing ended: Sat Feb 25 07:05:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
