add r1,r2,r3
add r10,r11,r63
add a1,a2,a3
add a4,v1,v2
add v3,v4,v5
add v6,sb,v7
add sl,v8,fp
add sp,lr,r27
add.l r1,r2,r3
add r1,r2,#2
add r1,r2,#-2
add r10,r11,#2
add r10,r11,#-2
add r10,r11,#100
add r10,r11,#-100
and r1,r2,r3
and.l r1,r2,r3
and r48,r50,r53
asr r3,r5,r7
asr.l r3,r5,r7
asr r48,r50,r53
asr r1,r2,#1
asr.l r1,r2,#1
asr r48,r50,#31
bitr r3,r7
bitr.l r3,r7
bitr r10,r11
eor r1,r2,r3
eor.l r1,r2,r3
eor r63,r2,r3
;fabs r4,r5
fabs.l r4,r5
fabs r41,r5
fadd r1,r2,r1
fadd.l r1,r2,r1
fadd r41,r42,r2
fix r1,r2
fix.l r1,r2
fix r15,r21
float r1,r2
float.l r1,r2
float r19,r20
fmadd r1,r2,r3
fmadd.l r1,r2,r3
fmadd r41,r2,r3
fmsub r3,r4,r5
fmsub.l r3,r4,r5
fmsub r41,r42,r43
fsub r3,r4,r5
fsub.l r3,r4,r5
fsub r41,r42,r43
fmul r1,r4,r5
fmul.l r3,r1,r5
fmul r41,r47,r43
iadd r3,r4,r3
iadd r31,r41,r3
imadd r1,r2,r3
imadd r13,r2,r31
imsub r1,r2,r3
imsub r11,r2,r3
jalr r7
jalr r57
jr r7
jr r57
ldr r1,[r2,#2]
ldr r1,[r2,#-2]
ldrd r8,[r2,#2]
ldr r8,[r2,#-2]
ldrb r1,[r2,#100]
ldrh r1,[r2,#-100]
str r1,[r2,#2]
str r1,[r2,#-2]
strd r8,[r2,#2]
strb r8,[r2,#-2]
strh r1,[r2,#100]
;strd r1,[r2,#-100]
str r1,[r2,#-100]
str r4,[r16,#5]
;ldrd r1,[r2,r3]
;ldrd r1,[r2,-r3]
ldrb r1,[r2,r3]
ldr r1,[r2,-r3]
ldrh r1,[r2,r10]
ldrh r1,[r2,-r10]
strb r2,[r1,r3]
str r2,[r1,-r3]
strh r1,[r2,r10]
strh r1,[r2,-r10]
ldrb r1,[r2],r3
ldr r1,[r2],-r3
ldrh r1,[r2],r10
ldrh r1,[r2],-r10
strb r2,[r1],r3
str r2,[r1],-r3
strh r1,[r2],r10
strh r1,[r2],-r10
ldrb r1,[r2]
ldrb r1,[r2],#1
ldr r1,[r2],#-1
ldr r1,[r2],#100
ldrh r1,[r2],#50
ldrh r1,[r2],#-50
strb r2,[r1],#1023
str r2,[r1],#-1024
strh r1,[r2],#99
strh r1,[r2],#-300
lsl r1,r2,r3
lsl.l r1,r2,r3
lsl r63,r63,r63
lsl r1,r2,#31
lsl.l r1,r2,#31
lsl r63,r63,#31
lsr r1,r2,r3
lsr.l r1,r2,r3
lsr r63,r63,r63
lsr r1,r2,#31
lsr.l r1,r2,#31
lsr r63,r63,#31
moveq r5,r1
movne r1,r2
movgtu r2,r4
movgteu r3,r3
movlteu r4,r1
movltu r5,r7
movgt r6,r3
movgte r7,r2
movlt r1,r1
movlte r0,r4
movbeq r2,r0
movbne r3,r4
movblt r4,r3
movblte r5,r5
mov r5,r1
moveq r31,r13
movne r31,r22
movgtu r22,r4
movgteu r13,r3
movlteu r54,r13
movltu r55,r7
movgt r39,r39
movgte r63,r23
movlt r1,r63
movlte r0,r43
movbeq r23,r0
movbne r31,r43
movblt r43,r33
movblte r52,r5
mov r59,r19
mov r1, #0
mov r1, #0xff
mov r8, #0xff
mov r9, #0xff
movt r1, #0
movt r8, #0xff
movt r8, #0xff
mov r63, #0xffff
orr r1,r2,r3
orr.l r1,r2,r3
orr r48,r50,r53
sub r1,r2,r3
sub.l r1,r2,r3
sub r48,r50,r53
sub r1,r7,#-4
sub r1,r8,#2
sub r1,r8,#-100
sub r10,r8,#100
trap 7
testsetb r3,[r5,-r6]
testset r3,[r5,-r6]
testset r3,[r5,r6]
testseth r3,[r5,r6]
testset r3,[r5,r10]
testset r3,[r5,-r10]
testsetb r3,[r5,-r10]
testseth r3,[r5,-r10]
gie
gid
nop
idle
bkpt
mbkpt
sync
rti
wand
beq 0
beq 4
bne 4
bgtu 4
bgteu 4
blteu 4
bltu 4
bgt 4
bgte 4
blt 4
blte 4
bbeq 4
bbne 4
bblt 4
bblte 4
b 4
bl 4
beq 4000
bne 4000
bgtu 4000
bgteu 4000
blteu 4000
bltu 4000
bgt 4000
bgte 4000
blt 4000
blte 4000
bbeq 4000
bbne 4000
bblt 4000
bblte 4000
b 4000
bl 4000
movts CONFIG, r1
movts.l CONFIG, r1
movfs r0, STATUS
movfs.l r0, STATUS
movfs r31, STATUS
movts PC, r2
;movfs r3, DEBUGSTATUS
movts LC, r4
movfs r5, LS
movts LE, r6
movfs r7, IRET
movts IMASK, r8
movfs r0, ILAT
movts ILATST, r1
movfs r2, ILATCL
movts IPEND, r3
;movfs r4, FSTATUS
movts CTIMER0, r5
movfs r6, CTIMER1
movts MEMSTATUS, r7
movfs r8, MEMPROTECT
movts DMA0CONFIG, r0
movfs r1, DMA0STRIDE
movts DMA0COUNT, r2
movfs r3, DMA0SRCADDR
movts DMA0DSTADDR, r4
movfs r5, DMA0AUTO0
movts DMA0AUTO1, r6
movfs r7, DMA0STATUS
movts DMA1CONFIG, r8
movfs r0, DMA1STRIDE
movts DMA1COUNT, r1
movfs r2, DMA1SRCADDR
movts DMA1DSTADDR, r3
movfs r4, DMA1AUTO0
movts DMA1AUTO1, r5
movfs r6, DMA1STATUS
movts MESHCONFIG, r7
movfs r8, COREID
;movts MULTICAST, r0
;movfs r1, CMESHROUTE
;movts XMESHROUTE, r2
;movfs r3, RMESHROUTE
