// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Fri Oct 23 14:15:58 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_edge_canny_detector_0_0_sim_netlist.v
// Design      : design_1_edge_canny_detector_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_edge_canny_detector_0_0,edge_canny_detector,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "edge_canny_detector,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (src_TVALID,
    src_TREADY,
    src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TVALID,
    dst_TREADY,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST,
    lowthreshold,
    highthreshold,
    ap_clk,
    ap_rst_n);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TVALID" *) input src_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TREADY" *) output src_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDATA" *) input [23:0]src_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TKEEP" *) input [2:0]src_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TSTRB" *) input [2:0]src_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TUSER" *) input [0:0]src_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TLAST" *) input [0:0]src_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TID" *) input [0:0]src_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input [0:0]src_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TVALID" *) output dst_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TREADY" *) input dst_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDATA" *) output [23:0]dst_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TKEEP" *) output [2:0]dst_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TSTRB" *) output [2:0]dst_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TUSER" *) output [0:0]dst_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TLAST" *) output [0:0]dst_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TID" *) output [0:0]dst_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) output [0:0]dst_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 lowthreshold DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME lowthreshold, LAYERED_METADATA undef" *) input [31:0]lowthreshold;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 highthreshold DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME highthreshold, LAYERED_METADATA undef" *) input [31:0]highthreshold;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]dst_TDATA;
  wire [0:0]dst_TDEST;
  wire [0:0]dst_TID;
  wire [2:0]dst_TKEEP;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [2:0]dst_TSTRB;
  wire [0:0]dst_TUSER;
  wire dst_TVALID;
  wire [31:0]highthreshold;
  wire [31:0]lowthreshold;
  wire [23:0]src_TDATA;
  wire [0:0]src_TDEST;
  wire [0:0]src_TID;
  wire [2:0]src_TKEEP;
  wire [0:0]src_TLAST;
  wire src_TREADY;
  wire [2:0]src_TSTRB;
  wire [0:0]src_TUSER;
  wire src_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_TDATA(dst_TDATA),
        .dst_TDEST(dst_TDEST),
        .dst_TID(dst_TID),
        .dst_TKEEP(dst_TKEEP),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .dst_TSTRB(dst_TSTRB),
        .dst_TUSER(dst_TUSER),
        .dst_TVALID(dst_TVALID),
        .highthreshold(highthreshold),
        .lowthreshold(lowthreshold),
        .src_TDATA(src_TDATA),
        .src_TDEST(src_TDEST),
        .src_TID(src_TID),
        .src_TKEEP(src_TKEEP),
        .src_TLAST(src_TLAST),
        .src_TREADY(src_TREADY),
        .src_TSTRB(src_TSTRB),
        .src_TUSER(src_TUSER),
        .src_TVALID(src_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector
   (src_TDATA,
    src_TKEEP,
    src_TSTRB,
    src_TUSER,
    src_TLAST,
    src_TID,
    src_TDEST,
    dst_TDATA,
    dst_TKEEP,
    dst_TSTRB,
    dst_TUSER,
    dst_TLAST,
    dst_TID,
    dst_TDEST,
    lowthreshold,
    highthreshold,
    ap_clk,
    ap_rst_n,
    src_TVALID,
    src_TREADY,
    dst_TVALID,
    dst_TREADY);
  input [23:0]src_TDATA;
  input [2:0]src_TKEEP;
  input [2:0]src_TSTRB;
  input [0:0]src_TUSER;
  input [0:0]src_TLAST;
  input [0:0]src_TID;
  input [0:0]src_TDEST;
  output [23:0]dst_TDATA;
  output [2:0]dst_TKEEP;
  output [2:0]dst_TSTRB;
  output [0:0]dst_TUSER;
  output [0:0]dst_TLAST;
  output [0:0]dst_TID;
  output [0:0]dst_TDEST;
  input [31:0]lowthreshold;
  input [31:0]highthreshold;
  input ap_clk;
  input ap_rst_n;
  input src_TVALID;
  output src_TREADY;
  output dst_TVALID;
  input dst_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Loop_loop_height_proc1719_U0_ap_start;
  wire Loop_loop_height_proc1719_U0_n_7;
  wire Loop_loop_height_proc1821_U0_n_7;
  wire Loop_loop_height_proc1821_U0_n_9;
  wire [23:0]Loop_loop_height_proc1821_U0_rgb_img_src_data_din;
  wire Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]call_ret_ExtractPixel_fu_76_ap_return_1;
  wire [7:0]call_ret_ExtractPixel_fu_76_ap_return_2;
  wire [23:0]dst_TDATA;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [0:0]dst_TUSER;
  wire dst_TVALID;
  wire \empty_82_reg_2106[24]_i_12_n_5 ;
  wire \empty_82_reg_2106[24]_i_13_n_5 ;
  wire \empty_82_reg_2106[24]_i_14_n_5 ;
  wire \empty_82_reg_2106[29]_i_13_n_5 ;
  wire \empty_82_reg_2106[29]_i_14_n_5 ;
  wire \empty_82_reg_2106[29]_i_15_n_5 ;
  wire \empty_82_reg_2106[29]_i_16_n_5 ;
  wire \empty_82_reg_2106[29]_i_17_n_5 ;
  wire \empty_82_reg_2106[29]_i_18_n_5 ;
  wire \empty_82_reg_2106[29]_i_19_n_5 ;
  wire \empty_82_reg_2106[29]_i_21_n_5 ;
  wire \empty_82_reg_2106[29]_i_22_n_5 ;
  wire \empty_82_reg_2106[29]_i_23_n_5 ;
  wire \empty_82_reg_2106[29]_i_24_n_5 ;
  wire \empty_82_reg_2106[29]_i_25_n_5 ;
  wire \empty_82_reg_2106[29]_i_26_n_5 ;
  wire \empty_82_reg_2106[29]_i_27_n_5 ;
  wire \empty_82_reg_2106[29]_i_28_n_5 ;
  wire empty_n;
  wire empty_n_0;
  wire empty_n_1;
  wire gray_img_dst_data_U_n_7;
  wire [7:0]gray_img_dst_data_dout;
  wire gray_img_dst_data_empty_n;
  wire gray_img_dst_data_full_n;
  wire [7:0]gray_img_src_data_dout;
  wire gray_img_src_data_empty_n;
  wire gray_img_src_data_full_n;
  wire [31:0]highthreshold;
  wire [7:0]highthreshold_c_dout;
  wire highthreshold_c_empty_n;
  wire highthreshold_c_full_n;
  wire [31:0]lowthreshold;
  wire [7:0]lowthreshold_c_dout;
  wire lowthreshold_c_empty_n;
  wire lowthreshold_c_full_n;
  wire mem_reg_bram_0_i_109_n_5;
  wire mem_reg_bram_0_i_40_n_5;
  wire mem_reg_bram_0_i_41_n_5;
  wire mem_reg_bram_0_i_42_n_5;
  wire mem_reg_bram_0_i_43_n_5;
  wire mem_reg_bram_0_i_44_n_5;
  wire mem_reg_bram_0_i_45_n_5;
  wire mem_reg_bram_0_i_46_n_5;
  wire mem_reg_bram_0_i_58_n_5;
  wire mem_reg_bram_0_i_59_n_5;
  wire mem_reg_bram_0_i_60_n_5;
  wire mem_reg_bram_0_i_61_n_5;
  wire mem_reg_bram_0_i_62_n_5;
  wire mem_reg_bram_0_i_63_n_5;
  wire mem_reg_bram_0_i_64_n_5;
  wire mem_reg_bram_0_i_65_n_5;
  wire pop;
  wire pop_2;
  wire pop_5;
  wire pop_7;
  wire push;
  wire push_4;
  wire push_6;
  wire \regslice_both_dst_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire rgb_img_dst_data_U_n_10;
  wire rgb_img_dst_data_U_n_11;
  wire rgb_img_dst_data_U_n_12;
  wire rgb_img_dst_data_U_n_13;
  wire rgb_img_dst_data_U_n_14;
  wire rgb_img_dst_data_U_n_15;
  wire rgb_img_dst_data_U_n_16;
  wire rgb_img_dst_data_U_n_17;
  wire rgb_img_dst_data_U_n_18;
  wire rgb_img_dst_data_U_n_19;
  wire rgb_img_dst_data_U_n_20;
  wire rgb_img_dst_data_U_n_21;
  wire rgb_img_dst_data_U_n_22;
  wire rgb_img_dst_data_U_n_23;
  wire rgb_img_dst_data_U_n_24;
  wire rgb_img_dst_data_U_n_25;
  wire rgb_img_dst_data_U_n_26;
  wire rgb_img_dst_data_U_n_27;
  wire rgb_img_dst_data_U_n_28;
  wire rgb_img_dst_data_U_n_29;
  wire rgb_img_dst_data_U_n_30;
  wire rgb_img_dst_data_U_n_31;
  wire rgb_img_dst_data_U_n_8;
  wire rgb_img_dst_data_U_n_9;
  wire rgb_img_dst_data_empty_n;
  wire rgb_img_dst_data_full_n;
  wire rgb_img_src_data_U_n_23;
  wire rgb_img_src_data_U_n_24;
  wire rgb_img_src_data_U_n_25;
  wire rgb_img_src_data_U_n_26;
  wire rgb_img_src_data_U_n_27;
  wire rgb_img_src_data_U_n_28;
  wire rgb_img_src_data_U_n_29;
  wire rgb_img_src_data_U_n_30;
  wire rgb_img_src_data_empty_n;
  wire rgb_img_src_data_full_n;
  wire shiftReg_ce;
  wire [23:0]src_TDATA;
  wire [0:0]src_TLAST;
  wire src_TREADY;
  wire [0:0]src_TUSER;
  wire src_TVALID;
  wire start_for_Loop_loop_height_proc1719_U0_full_n;
  wire start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire [7:0]\xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0/buf_0_V_d1 ;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  wire [7:0]xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_din;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_write;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_25;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_28;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_31;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_33;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_34;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_35;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_36;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_37;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_9;
  wire [31:17]\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 ;
  wire [31:12]\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 ;
  wire \xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0/ap_CS_fsm_pp0_stage4 ;
  wire xfgray2rgb_1080_1920_U0_ap_ready;
  wire xfgray2rgb_1080_1920_U0_ap_start;
  wire xfgray2rgb_1080_1920_U0_n_10;
  wire xfgray2rgb_1080_1920_U0_n_12;
  wire xfgray2rgb_1080_1920_U0_n_13;
  wire xfgray2rgb_1080_1920_U0_n_5;
  wire xfgray2rgb_1080_1920_U0_n_6;
  wire xfgray2rgb_1080_1920_U0_n_8;
  wire xfrgb2gray_1080_1920_U0_ap_ready;
  wire xfrgb2gray_1080_1920_U0_ap_start;
  wire [7:0]xfrgb2gray_1080_1920_U0_gray_img_src_4207_din;
  wire xfrgb2gray_1080_1920_U0_n_14;
  wire xfrgb2gray_1080_1920_U0_n_15;
  wire xfrgb2gray_1080_1920_U0_n_18;
  wire xfrgb2gray_1080_1920_U0_n_19;

  assign dst_TDEST[0] = \<const0> ;
  assign dst_TID[0] = \<const0> ;
  assign dst_TKEEP[2] = \<const1> ;
  assign dst_TKEEP[1] = \<const1> ;
  assign dst_TKEEP[0] = \<const1> ;
  assign dst_TSTRB[2] = \<const0> ;
  assign dst_TSTRB[1] = \<const0> ;
  assign dst_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1719 Loop_loop_height_proc1719_U0
       (.B_V_data_1_sel_wr01_out(\regslice_both_dst_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (dst_TVALID),
        .\B_V_data_1_state_reg[1] (Loop_loop_height_proc1719_U0_n_7),
        .Loop_loop_height_proc1719_U0_ap_start(Loop_loop_height_proc1719_U0_ap_start),
        .Q({rgb_img_dst_data_U_n_8,rgb_img_dst_data_U_n_9,rgb_img_dst_data_U_n_10,rgb_img_dst_data_U_n_11,rgb_img_dst_data_U_n_12,rgb_img_dst_data_U_n_13,rgb_img_dst_data_U_n_14,rgb_img_dst_data_U_n_15,rgb_img_dst_data_U_n_16,rgb_img_dst_data_U_n_17,rgb_img_dst_data_U_n_18,rgb_img_dst_data_U_n_19,rgb_img_dst_data_U_n_20,rgb_img_dst_data_U_n_21,rgb_img_dst_data_U_n_22,rgb_img_dst_data_U_n_23,rgb_img_dst_data_U_n_24,rgb_img_dst_data_U_n_25,rgb_img_dst_data_U_n_26,rgb_img_dst_data_U_n_27,rgb_img_dst_data_U_n_28,rgb_img_dst_data_U_n_29,rgb_img_dst_data_U_n_30,rgb_img_dst_data_U_n_31}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_TDATA(dst_TDATA),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY),
        .dst_TUSER(dst_TUSER),
        .rgb_img_dst_data_empty_n(rgb_img_dst_data_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1821 Loop_loop_height_proc1821_U0
       (.\B_V_data_1_state_reg[1] (src_TREADY),
        .E(Loop_loop_height_proc1821_U0_n_7),
        .Loop_loop_height_proc1821_U0_rgb_img_src_data_write(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .Q(Loop_loop_height_proc1821_U0_rgb_img_src_data_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .highthreshold_c_empty_n(highthreshold_c_empty_n),
        .highthreshold_c_full_n(highthreshold_c_full_n),
        .internal_empty_n_reg(Loop_loop_height_proc1821_U0_n_9),
        .lowthreshold_c_empty_n(lowthreshold_c_empty_n),
        .lowthreshold_c_full_n(lowthreshold_c_full_n),
        .rgb_img_src_data_full_n(rgb_img_src_data_full_n),
        .shiftReg_ce(shiftReg_ce),
        .src_TDATA(src_TDATA),
        .src_TLAST(src_TLAST),
        .src_TUSER(src_TUSER),
        .src_TVALID(src_TVALID),
        .start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_12 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [13]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [14]),
        .O(\empty_82_reg_2106[24]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_13 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [12]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [13]),
        .O(\empty_82_reg_2106[24]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_14 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [12]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [31]),
        .O(\empty_82_reg_2106[24]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_13 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [28]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [29]),
        .O(\empty_82_reg_2106[29]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_14 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [27]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [28]),
        .O(\empty_82_reg_2106[29]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_15 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [26]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [27]),
        .O(\empty_82_reg_2106[29]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_16 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [25]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [26]),
        .O(\empty_82_reg_2106[29]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_17 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [24]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [25]),
        .O(\empty_82_reg_2106[29]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_18 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [23]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [24]),
        .O(\empty_82_reg_2106[29]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_19 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [22]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [23]),
        .O(\empty_82_reg_2106[29]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_21 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [21]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [22]),
        .O(\empty_82_reg_2106[29]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_22 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [20]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [21]),
        .O(\empty_82_reg_2106[29]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_23 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [19]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [20]),
        .O(\empty_82_reg_2106[29]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_24 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [18]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [19]),
        .O(\empty_82_reg_2106[29]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_25 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [17]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [18]),
        .O(\empty_82_reg_2106[29]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_26 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [16]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [17]),
        .O(\empty_82_reg_2106[29]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_27 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [15]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [16]),
        .O(\empty_82_reg_2106[29]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_28 
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [14]),
        .I1(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [15]),
        .O(\empty_82_reg_2106[29]_i_28_n_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A gray_img_dst_data_U
       (.DINADIN(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_din),
        .E(xfgray2rgb_1080_1920_U0_n_6),
        .Q(\xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0/ap_CS_fsm_pp0_stage4 ),
        .WEA(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_buf_reg[7]_0 (gray_img_dst_data_dout),
        .dout_valid_reg_0(xfgray2rgb_1080_1920_U0_n_13),
        .empty_n(empty_n),
        .full_n_reg_0(gray_img_dst_data_U_n_7),
        .gray_img_dst_data_empty_n(gray_img_dst_data_empty_n),
        .gray_img_dst_data_full_n(gray_img_dst_data_full_n),
        .pop(pop_5),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0 gray_img_src_data_U
       (.D(xfrgb2gray_1080_1920_U0_gray_img_src_4207_din),
        .DINADIN(\xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0/buf_0_V_d1 ),
        .E(pop_2),
        .Q(gray_img_src_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_34),
        .empty_n(empty_n_0),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .gray_img_src_data_full_n(gray_img_src_data_full_n),
        .mem_reg_bram_0_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_31),
        .push(push_6),
        .ram_reg_bram_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_9),
        .show_ahead_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30),
        .\usedw_reg[0]_0 (xfrgb2gray_1080_1920_U0_n_18),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S highthreshold_c_U
       (.E(Loop_loop_height_proc1821_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .highthreshold(highthreshold[7:0]),
        .highthreshold_c_empty_n(highthreshold_c_empty_n),
        .highthreshold_c_full_n(highthreshold_c_full_n),
        .internal_full_n_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_28),
        .out(highthreshold_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1 lowthreshold_c_U
       (.E(Loop_loop_height_proc1821_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .lowthreshold(lowthreshold[7:0]),
        .lowthreshold_c_empty_n(lowthreshold_c_empty_n),
        .lowthreshold_c_full_n(lowthreshold_c_full_n),
        .out(lowthreshold_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_109
       (.I0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_25),
        .O(mem_reg_bram_0_i_109_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_40
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [31]),
        .O(mem_reg_bram_0_i_40_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_41
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [30]),
        .O(mem_reg_bram_0_i_41_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_42
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [29]),
        .O(mem_reg_bram_0_i_42_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_43
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [28]),
        .O(mem_reg_bram_0_i_43_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_44
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [27]),
        .O(mem_reg_bram_0_i_44_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_45
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [26]),
        .O(mem_reg_bram_0_i_45_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_46
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [25]),
        .O(mem_reg_bram_0_i_46_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_58
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [24]),
        .O(mem_reg_bram_0_i_58_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_59
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [23]),
        .O(mem_reg_bram_0_i_59_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_60
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [22]),
        .O(mem_reg_bram_0_i_60_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_61
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [21]),
        .O(mem_reg_bram_0_i_61_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_62
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [20]),
        .O(mem_reg_bram_0_i_62_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_63
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [19]),
        .O(mem_reg_bram_0_i_63_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_64
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [18]),
        .O(mem_reg_bram_0_i_64_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_65
       (.I0(\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 [17]),
        .O(mem_reg_bram_0_i_65_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A rgb_img_dst_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_dst_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .E(xfgray2rgb_1080_1920_U0_n_10),
        .Q({rgb_img_dst_data_U_n_8,rgb_img_dst_data_U_n_9,rgb_img_dst_data_U_n_10,rgb_img_dst_data_U_n_11,rgb_img_dst_data_U_n_12,rgb_img_dst_data_U_n_13,rgb_img_dst_data_U_n_14,rgb_img_dst_data_U_n_15,rgb_img_dst_data_U_n_16,rgb_img_dst_data_U_n_17,rgb_img_dst_data_U_n_18,rgb_img_dst_data_U_n_19,rgb_img_dst_data_U_n_20,rgb_img_dst_data_U_n_21,rgb_img_dst_data_U_n_22,rgb_img_dst_data_U_n_23,rgb_img_dst_data_U_n_24,rgb_img_dst_data_U_n_25,rgb_img_dst_data_U_n_26,rgb_img_dst_data_U_n_27,rgb_img_dst_data_U_n_28,rgb_img_dst_data_U_n_29,rgb_img_dst_data_U_n_30,rgb_img_dst_data_U_n_31}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(gray_img_dst_data_dout),
        .pop(pop),
        .push(push_4),
        .rgb_img_dst_data_empty_n(rgb_img_dst_data_empty_n),
        .rgb_img_dst_data_full_n(rgb_img_dst_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2 rgb_img_src_data_U
       (.E(xfrgb2gray_1080_1920_U0_n_15),
        .Loop_loop_height_proc1821_U0_rgb_img_src_data_write(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .Q({call_ret_ExtractPixel_fu_76_ap_return_2,call_ret_ExtractPixel_fu_76_ap_return_1,rgb_img_src_data_U_n_23,rgb_img_src_data_U_n_24,rgb_img_src_data_U_n_25,rgb_img_src_data_U_n_26,rgb_img_src_data_U_n_27,rgb_img_src_data_U_n_28,rgb_img_src_data_U_n_29,rgb_img_src_data_U_n_30}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(xfrgb2gray_1080_1920_U0_n_19),
        .empty_n(empty_n_1),
        .if_din(Loop_loop_height_proc1821_U0_rgb_img_src_data_din),
        .pop(pop_7),
        .rgb_img_src_data_empty_n(rgb_img_src_data_empty_n),
        .rgb_img_src_data_full_n(rgb_img_src_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_Loop_loop_height_proc1719_U0 start_for_Loop_loop_height_proc1719_U0_U
       (.Loop_loop_height_proc1719_U0_ap_start(Loop_loop_height_proc1719_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(xfgray2rgb_1080_1920_U0_n_8),
        .\mOutPtr_reg[0]_0 (Loop_loop_height_proc1719_U0_n_7),
        .\mOutPtr_reg[1]_0 (xfgray2rgb_1080_1920_U0_n_5),
        .start_for_Loop_loop_height_proc1719_U0_full_n(start_for_Loop_loop_height_proc1719_U0_full_n),
        .xfgray2rgb_1080_1920_U0_ap_start(xfgray2rgb_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0 start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_U
       (.E(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_36),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_35),
        .\mOutPtr_reg[1]_0 (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_37),
        .start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfgray2rgb_1080_1920_U0 start_for_xfgray2rgb_1080_1920_U0_U
       (.Q(xfgray2rgb_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_33),
        .internal_full_n_reg_0(xfgray2rgb_1080_1920_U0_n_12),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .xfgray2rgb_1080_1920_U0_ap_start(xfgray2rgb_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfrgb2gray_1080_1920_U0 start_for_xfrgb2gray_1080_1920_U0_U
       (.Q({xfrgb2gray_1080_1920_U0_ap_ready,xfrgb2gray_1080_1920_U0_n_14}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfrgb2gray_1080_1920_U0_ap_start(xfrgb2gray_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_s xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0
       (.DI(mem_reg_bram_0_i_109_n_5),
        .DINADIN(\xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0/buf_0_V_d1 ),
        .E(pop_2),
        .O(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_25),
        .Q(gray_img_src_data_dout),
        .S({mem_reg_bram_0_i_58_n_5,mem_reg_bram_0_i_59_n_5,mem_reg_bram_0_i_60_n_5,mem_reg_bram_0_i_61_n_5,mem_reg_bram_0_i_62_n_5,mem_reg_bram_0_i_63_n_5,mem_reg_bram_0_i_64_n_5,mem_reg_bram_0_i_65_n_5}),
        .\SRL_SIG_reg[1][1] (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_din),
        .WEA(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_dst_data_write),
        .\ap_CS_fsm_reg[3] (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_35),
        .\ap_CS_fsm_reg[3]_0 (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_36),
        .\ap_CS_fsm_reg[3]_1 (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_37),
        .\ap_CS_fsm_reg[6] (\xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0/ap_CS_fsm_pp0_stage4 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i362_i_i_i_i_reg_939_reg[0] (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30),
        .dout_valid_reg(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_31),
        .\empty_82_reg_2106_reg[24] ({\empty_82_reg_2106[24]_i_12_n_5 ,\empty_82_reg_2106[24]_i_13_n_5 ,\empty_82_reg_2106[24]_i_14_n_5 }),
        .\empty_82_reg_2106_reg[27] (\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/R_1_14_fu_1666_p3 ),
        .empty_n(empty_n_0),
        .empty_n_reg(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_34),
        .\empty_reg_2074_reg[27] ({\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [31],\xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/select_ln3450_10_fu_1386_p3 [29:12]}),
        .gray_img_dst_data_full_n(gray_img_dst_data_full_n),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .grp_read_r_fu_76_ap_start_reg_reg(gray_img_dst_data_U_n_7),
        .highthreshold_c_empty_n(highthreshold_c_empty_n),
        .in(highthreshold_c_dout),
        .internal_empty_n_reg(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_28),
        .\low_threshold_read_reg_826_reg[7] (lowthreshold_c_dout),
        .lowthreshold_c_empty_n(lowthreshold_c_empty_n),
        .mem_reg_bram_0({mem_reg_bram_0_i_40_n_5,mem_reg_bram_0_i_41_n_5,mem_reg_bram_0_i_42_n_5,mem_reg_bram_0_i_43_n_5,mem_reg_bram_0_i_44_n_5,mem_reg_bram_0_i_45_n_5,mem_reg_bram_0_i_46_n_5}),
        .\p_load8_reg_952_reg[1] (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_9),
        .push(push),
        .start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_3),
        .start_once_reg_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_33),
        .\tmp_17_reg_2100_reg[0] ({\empty_82_reg_2106[29]_i_21_n_5 ,\empty_82_reg_2106[29]_i_22_n_5 ,\empty_82_reg_2106[29]_i_23_n_5 ,\empty_82_reg_2106[29]_i_24_n_5 ,\empty_82_reg_2106[29]_i_25_n_5 ,\empty_82_reg_2106[29]_i_26_n_5 ,\empty_82_reg_2106[29]_i_27_n_5 ,\empty_82_reg_2106[29]_i_28_n_5 }),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .\xor_ln3471_11_reg_2093_reg[0] ({\empty_82_reg_2106[29]_i_13_n_5 ,\empty_82_reg_2106[29]_i_14_n_5 ,\empty_82_reg_2106[29]_i_15_n_5 ,\empty_82_reg_2106[29]_i_16_n_5 ,\empty_82_reg_2106[29]_i_17_n_5 ,\empty_82_reg_2106[29]_i_18_n_5 ,\empty_82_reg_2106[29]_i_19_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfgray2rgb_1080_1920_s xfgray2rgb_1080_1920_U0
       (.E(xfgray2rgb_1080_1920_U0_n_6),
        .Q(xfgray2rgb_1080_1920_U0_ap_ready),
        .\ap_CS_fsm_reg[1]_0 (xfgray2rgb_1080_1920_U0_n_10),
        .\ap_CS_fsm_reg[1]_1 (xfgray2rgb_1080_1920_U0_n_13),
        .\ap_CS_fsm_reg[2]_0 (xfgray2rgb_1080_1920_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n),
        .gray_img_dst_data_empty_n(gray_img_dst_data_empty_n),
        .pop(pop_5),
        .pop_1(pop),
        .push(push_4),
        .push_0(push),
        .rgb_img_dst_data_full_n(rgb_img_dst_data_full_n),
        .start_for_Loop_loop_height_proc1719_U0_full_n(start_for_Loop_loop_height_proc1719_U0_full_n),
        .start_once_reg_reg_0(xfgray2rgb_1080_1920_U0_n_5),
        .start_once_reg_reg_1(xfgray2rgb_1080_1920_U0_n_8),
        .xfgray2rgb_1080_1920_U0_ap_start(xfgray2rgb_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfrgb2gray_1080_1920_s xfrgb2gray_1080_1920_U0
       (.E(xfrgb2gray_1080_1920_U0_n_15),
        .Loop_loop_height_proc1821_U0_rgb_img_src_data_write(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .P(xfrgb2gray_1080_1920_U0_gray_img_src_4207_din),
        .Q({call_ret_ExtractPixel_fu_76_ap_return_2,call_ret_ExtractPixel_fu_76_ap_return_1,rgb_img_src_data_U_n_23,rgb_img_src_data_U_n_24,rgb_img_src_data_U_n_25,rgb_img_src_data_U_n_26,rgb_img_src_data_U_n_27,rgb_img_src_data_U_n_28,rgb_img_src_data_U_n_29,rgb_img_src_data_U_n_30}),
        .\ap_CS_fsm_reg[2]_0 ({xfrgb2gray_1080_1920_U0_ap_ready,xfrgb2gray_1080_1920_U0_n_14}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(xfrgb2gray_1080_1920_U0_n_19),
        .empty_n(empty_n_1),
        .gray_img_src_data_full_n(gray_img_src_data_full_n),
        .\icmp_ln23_reg_153_reg[0]_0 (xfrgb2gray_1080_1920_U0_n_18),
        .pop(pop_7),
        .push(push_6),
        .rgb_img_src_data_empty_n(rgb_img_src_data_empty_n),
        .\usedw_reg[0] (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_n_30),
        .xfrgb2gray_1080_1920_U0_ap_start(xfrgb2gray_1080_1920_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1719
   (\B_V_data_1_state_reg[0] ,
    B_V_data_1_sel_wr01_out,
    \B_V_data_1_state_reg[1] ,
    dst_TUSER,
    dst_TLAST,
    dst_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    dst_TREADY,
    rgb_img_dst_data_empty_n,
    Loop_loop_height_proc1719_U0_ap_start,
    Q);
  output \B_V_data_1_state_reg[0] ;
  output B_V_data_1_sel_wr01_out;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]dst_TUSER;
  output [0:0]dst_TLAST;
  output [23:0]dst_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input dst_TREADY;
  input rgb_img_dst_data_empty_n;
  input Loop_loop_height_proc1719_U0_ap_start;
  input [23:0]Q;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire Loop_loop_height_proc1719_U0_ap_start;
  wire [23:0]Q;
  wire \ap_CS_fsm[2]_i_3__5_n_5 ;
  wire \ap_CS_fsm[2]_i_4__4_n_5 ;
  wire \ap_CS_fsm[2]_i_5__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]dst_TDATA;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;
  wire [0:0]dst_TUSER;
  wire [10:0]i_4_reg_120;
  wire i_4_reg_120_0;
  wire [10:0]i_fu_163_p2;
  wire [10:0]i_reg_191;
  wire i_reg_1910;
  wire \i_reg_191[10]_i_3_n_5 ;
  wire icmp_ln190_fu_169_p2;
  wire icmp_ln190_reg_1960;
  wire \icmp_ln190_reg_196[0]_i_4_n_5 ;
  wire \icmp_ln190_reg_196[0]_i_5_n_5 ;
  wire icmp_ln190_reg_196_pp0_iter1_reg;
  wire \icmp_ln190_reg_196_reg_n_5_[0] ;
  wire j_5_reg_131;
  wire j_5_reg_1310;
  wire \j_5_reg_131[10]_i_5_n_5 ;
  wire \j_5_reg_131[6]_i_1_n_5 ;
  wire \j_5_reg_131[7]_i_1_n_5 ;
  wire \j_5_reg_131[8]_i_1_n_5 ;
  wire [10:0]j_5_reg_131_reg;
  wire [10:0]j_fu_175_p2;
  wire regslice_both_dst_V_data_V_U_n_13;
  wire regslice_both_dst_V_data_V_U_n_15;
  wire regslice_both_dst_V_data_V_U_n_6;
  wire regslice_both_dst_V_data_V_U_n_7;
  wire regslice_both_dst_V_data_V_U_n_8;
  wire rgb_img_dst_data_empty_n;
  wire sof_2_reg_142;
  wire sof_reg_106;
  wire \sof_reg_106[0]_i_1_n_5 ;
  wire \tmp_last_V_reg_205[0]_i_2_n_5 ;
  wire \tmp_last_V_reg_205[0]_i_3_n_5 ;
  wire \tmp_last_V_reg_205_reg_n_5_[0] ;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[2]_i_3__5 
       (.I0(i_4_reg_120[6]),
        .I1(i_4_reg_120[7]),
        .I2(i_4_reg_120[10]),
        .I3(i_4_reg_120[9]),
        .I4(\ap_CS_fsm[2]_i_4__4_n_5 ),
        .I5(\ap_CS_fsm[2]_i_5__0_n_5 ),
        .O(\ap_CS_fsm[2]_i_3__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(i_4_reg_120[1]),
        .I1(i_4_reg_120[0]),
        .I2(i_4_reg_120[8]),
        .I3(i_4_reg_120[2]),
        .O(\ap_CS_fsm[2]_i_4__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(i_4_reg_120[5]),
        .I1(i_4_reg_120[3]),
        .I2(i_4_reg_120[4]),
        .I3(i_4_reg_120[1]),
        .O(\ap_CS_fsm[2]_i_5__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_13),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_4_reg_120[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[0]),
        .Q(i_4_reg_120[0]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[10]),
        .Q(i_4_reg_120[10]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[1]),
        .Q(i_4_reg_120[1]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[2]),
        .Q(i_4_reg_120[2]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[3]),
        .Q(i_4_reg_120[3]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[4]),
        .Q(i_4_reg_120[4]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[5]),
        .Q(i_4_reg_120[5]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[6]),
        .Q(i_4_reg_120[6]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[7]),
        .Q(i_4_reg_120[7]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[8]),
        .Q(i_4_reg_120[8]),
        .R(i_4_reg_120_0));
  FDRE \i_4_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_191[9]),
        .Q(i_4_reg_120[9]),
        .R(i_4_reg_120_0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_191[0]_i_1 
       (.I0(i_4_reg_120[0]),
        .O(i_fu_163_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_reg_191[10]_i_2 
       (.I0(i_4_reg_120[10]),
        .I1(i_4_reg_120[8]),
        .I2(i_4_reg_120[6]),
        .I3(\i_reg_191[10]_i_3_n_5 ),
        .I4(i_4_reg_120[7]),
        .I5(i_4_reg_120[9]),
        .O(i_fu_163_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_191[10]_i_3 
       (.I0(i_4_reg_120[4]),
        .I1(i_4_reg_120[2]),
        .I2(i_4_reg_120[0]),
        .I3(i_4_reg_120[1]),
        .I4(i_4_reg_120[3]),
        .I5(i_4_reg_120[5]),
        .O(\i_reg_191[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_191[1]_i_1 
       (.I0(i_4_reg_120[0]),
        .I1(i_4_reg_120[1]),
        .O(i_fu_163_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_191[2]_i_1 
       (.I0(i_4_reg_120[2]),
        .I1(i_4_reg_120[0]),
        .I2(i_4_reg_120[1]),
        .O(i_fu_163_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_191[3]_i_1 
       (.I0(i_4_reg_120[3]),
        .I1(i_4_reg_120[1]),
        .I2(i_4_reg_120[0]),
        .I3(i_4_reg_120[2]),
        .O(i_fu_163_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_191[4]_i_1 
       (.I0(i_4_reg_120[4]),
        .I1(i_4_reg_120[2]),
        .I2(i_4_reg_120[0]),
        .I3(i_4_reg_120[1]),
        .I4(i_4_reg_120[3]),
        .O(i_fu_163_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_191[5]_i_1 
       (.I0(i_4_reg_120[5]),
        .I1(i_4_reg_120[3]),
        .I2(i_4_reg_120[1]),
        .I3(i_4_reg_120[0]),
        .I4(i_4_reg_120[2]),
        .I5(i_4_reg_120[4]),
        .O(i_fu_163_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_191[6]_i_1 
       (.I0(\i_reg_191[10]_i_3_n_5 ),
        .I1(i_4_reg_120[6]),
        .O(i_fu_163_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_reg_191[7]_i_1 
       (.I0(i_4_reg_120[7]),
        .I1(\i_reg_191[10]_i_3_n_5 ),
        .I2(i_4_reg_120[6]),
        .O(i_fu_163_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_reg_191[8]_i_1 
       (.I0(i_4_reg_120[8]),
        .I1(i_4_reg_120[6]),
        .I2(\i_reg_191[10]_i_3_n_5 ),
        .I3(i_4_reg_120[7]),
        .O(i_fu_163_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_reg_191[9]_i_1 
       (.I0(i_4_reg_120[9]),
        .I1(i_4_reg_120[7]),
        .I2(\i_reg_191[10]_i_3_n_5 ),
        .I3(i_4_reg_120[6]),
        .I4(i_4_reg_120[8]),
        .O(i_fu_163_p2[9]));
  FDRE \i_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[0]),
        .Q(i_reg_191[0]),
        .R(1'b0));
  FDRE \i_reg_191_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[10]),
        .Q(i_reg_191[10]),
        .R(1'b0));
  FDRE \i_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[1]),
        .Q(i_reg_191[1]),
        .R(1'b0));
  FDRE \i_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[2]),
        .Q(i_reg_191[2]),
        .R(1'b0));
  FDRE \i_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[3]),
        .Q(i_reg_191[3]),
        .R(1'b0));
  FDRE \i_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[4]),
        .Q(i_reg_191[4]),
        .R(1'b0));
  FDRE \i_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[5]),
        .Q(i_reg_191[5]),
        .R(1'b0));
  FDRE \i_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[6]),
        .Q(i_reg_191[6]),
        .R(1'b0));
  FDRE \i_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[7]),
        .Q(i_reg_191[7]),
        .R(1'b0));
  FDRE \i_reg_191_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[8]),
        .Q(i_reg_191[8]),
        .R(1'b0));
  FDRE \i_reg_191_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1910),
        .D(i_fu_163_p2[9]),
        .Q(i_reg_191[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \icmp_ln190_reg_196[0]_i_2 
       (.I0(j_5_reg_131_reg[5]),
        .I1(j_5_reg_131_reg[7]),
        .I2(j_5_reg_131_reg[8]),
        .I3(j_5_reg_131_reg[1]),
        .I4(\icmp_ln190_reg_196[0]_i_4_n_5 ),
        .I5(\icmp_ln190_reg_196[0]_i_5_n_5 ),
        .O(icmp_ln190_fu_169_p2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \icmp_ln190_reg_196[0]_i_4 
       (.I0(j_5_reg_131_reg[10]),
        .I1(j_5_reg_131_reg[9]),
        .I2(j_5_reg_131_reg[1]),
        .I3(j_5_reg_131_reg[0]),
        .O(\icmp_ln190_reg_196[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln190_reg_196[0]_i_5 
       (.I0(j_5_reg_131_reg[4]),
        .I1(j_5_reg_131_reg[2]),
        .I2(j_5_reg_131_reg[6]),
        .I3(j_5_reg_131_reg[3]),
        .O(\icmp_ln190_reg_196[0]_i_5_n_5 ));
  FDRE \icmp_ln190_reg_196_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1960),
        .D(\icmp_ln190_reg_196_reg_n_5_[0] ),
        .Q(icmp_ln190_reg_196_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1960),
        .D(icmp_ln190_fu_169_p2),
        .Q(\icmp_ln190_reg_196_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_5_reg_131[0]_i_1 
       (.I0(j_5_reg_131_reg[0]),
        .O(j_fu_175_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_5_reg_131[10]_i_3 
       (.I0(j_5_reg_131_reg[10]),
        .I1(j_5_reg_131_reg[8]),
        .I2(j_5_reg_131_reg[7]),
        .I3(\j_5_reg_131[10]_i_5_n_5 ),
        .I4(j_5_reg_131_reg[6]),
        .I5(j_5_reg_131_reg[9]),
        .O(j_fu_175_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_5_reg_131[10]_i_5 
       (.I0(j_5_reg_131_reg[4]),
        .I1(j_5_reg_131_reg[2]),
        .I2(j_5_reg_131_reg[0]),
        .I3(j_5_reg_131_reg[1]),
        .I4(j_5_reg_131_reg[3]),
        .I5(j_5_reg_131_reg[5]),
        .O(\j_5_reg_131[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_5_reg_131[1]_i_1 
       (.I0(j_5_reg_131_reg[0]),
        .I1(j_5_reg_131_reg[1]),
        .O(j_fu_175_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_5_reg_131[2]_i_1 
       (.I0(j_5_reg_131_reg[2]),
        .I1(j_5_reg_131_reg[0]),
        .I2(j_5_reg_131_reg[1]),
        .O(j_fu_175_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_5_reg_131[3]_i_1 
       (.I0(j_5_reg_131_reg[3]),
        .I1(j_5_reg_131_reg[1]),
        .I2(j_5_reg_131_reg[0]),
        .I3(j_5_reg_131_reg[2]),
        .O(j_fu_175_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_5_reg_131[4]_i_1 
       (.I0(j_5_reg_131_reg[4]),
        .I1(j_5_reg_131_reg[2]),
        .I2(j_5_reg_131_reg[0]),
        .I3(j_5_reg_131_reg[1]),
        .I4(j_5_reg_131_reg[3]),
        .O(j_fu_175_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_5_reg_131[5]_i_1 
       (.I0(j_5_reg_131_reg[5]),
        .I1(j_5_reg_131_reg[3]),
        .I2(j_5_reg_131_reg[1]),
        .I3(j_5_reg_131_reg[0]),
        .I4(j_5_reg_131_reg[2]),
        .I5(j_5_reg_131_reg[4]),
        .O(j_fu_175_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_5_reg_131[6]_i_1 
       (.I0(j_5_reg_131_reg[6]),
        .I1(\j_5_reg_131[10]_i_5_n_5 ),
        .O(\j_5_reg_131[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_5_reg_131[7]_i_1 
       (.I0(j_5_reg_131_reg[7]),
        .I1(j_5_reg_131_reg[6]),
        .I2(\j_5_reg_131[10]_i_5_n_5 ),
        .O(\j_5_reg_131[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_5_reg_131[8]_i_1 
       (.I0(j_5_reg_131_reg[8]),
        .I1(j_5_reg_131_reg[7]),
        .I2(\j_5_reg_131[10]_i_5_n_5 ),
        .I3(j_5_reg_131_reg[6]),
        .O(\j_5_reg_131[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_5_reg_131[9]_i_1 
       (.I0(j_5_reg_131_reg[9]),
        .I1(j_5_reg_131_reg[6]),
        .I2(\j_5_reg_131[10]_i_5_n_5 ),
        .I3(j_5_reg_131_reg[7]),
        .I4(j_5_reg_131_reg[8]),
        .O(j_fu_175_p2[9]));
  FDRE \j_5_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[0]),
        .Q(j_5_reg_131_reg[0]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[10] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[10]),
        .Q(j_5_reg_131_reg[10]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[1]),
        .Q(j_5_reg_131_reg[1]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[2]),
        .Q(j_5_reg_131_reg[2]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[3]),
        .Q(j_5_reg_131_reg[3]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[4]),
        .Q(j_5_reg_131_reg[4]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[5]),
        .Q(j_5_reg_131_reg[5]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(\j_5_reg_131[6]_i_1_n_5 ),
        .Q(j_5_reg_131_reg[6]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(\j_5_reg_131[7]_i_1_n_5 ),
        .Q(j_5_reg_131_reg[7]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(\j_5_reg_131[8]_i_1_n_5 ),
        .Q(j_5_reg_131_reg[8]),
        .R(j_5_reg_131));
  FDRE \j_5_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(j_5_reg_1310),
        .D(j_fu_175_p2[9]),
        .Q(j_5_reg_131_reg[9]),
        .R(j_5_reg_131));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35 regslice_both_dst_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (Q),
        .B_V_data_1_sel_wr_reg_0(\icmp_ln190_reg_196_reg_n_5_[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(ap_NS_fsm),
        .E(j_5_reg_1310),
        .Loop_loop_height_proc1719_U0_ap_start(Loop_loop_height_proc1719_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .SR(j_5_reg_131),
        .\ap_CS_fsm_reg[1] (i_reg_1910),
        .\ap_CS_fsm_reg[2] (regslice_both_dst_V_data_V_U_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_dst_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_dst_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_TDATA(dst_TDATA),
        .dst_TREADY(dst_TREADY),
        .icmp_ln190_fu_169_p2(icmp_ln190_fu_169_p2),
        .icmp_ln190_reg_1960(icmp_ln190_reg_1960),
        .icmp_ln190_reg_196_pp0_iter1_reg(icmp_ln190_reg_196_pp0_iter1_reg),
        .\icmp_ln190_reg_196_reg[0] (B_V_data_1_sel_wr01_out),
        .\j_5_reg_131_reg[0] (\ap_CS_fsm[2]_i_3__5_n_5 ),
        .rgb_img_dst_data_empty_n(rgb_img_dst_data_empty_n),
        .sof_2_reg_142(sof_2_reg_142),
        .\sof_2_reg_142_reg[0] (regslice_both_dst_V_data_V_U_n_8),
        .sof_reg_106(sof_reg_106),
        .\tmp_last_V_reg_205_reg[0] (regslice_both_dst_V_data_V_U_n_15),
        .\tmp_last_V_reg_205_reg[0]_0 (\tmp_last_V_reg_205_reg_n_5_[0] ),
        .\tmp_last_V_reg_205_reg[0]_1 (j_5_reg_131_reg[8:7]),
        .\tmp_last_V_reg_205_reg[0]_2 (\tmp_last_V_reg_205[0]_i_2_n_5 ),
        .\tmp_last_V_reg_205_reg[0]_3 (\tmp_last_V_reg_205[0]_i_3_n_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36 regslice_both_dst_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_205_reg_n_5_[0] ),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_TLAST(dst_TLAST),
        .dst_TREADY(dst_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37 regslice_both_dst_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_5),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_TREADY(dst_TREADY),
        .dst_TUSER(dst_TUSER),
        .icmp_ln190_reg_196_pp0_iter1_reg(icmp_ln190_reg_196_pp0_iter1_reg),
        .sof_2_reg_142(sof_2_reg_142));
  FDRE \sof_2_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_8),
        .Q(sof_2_reg_142),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_106[0]_i_1 
       (.I0(sof_reg_106),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_106[0]_i_1_n_5 ));
  FDRE \sof_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_106[0]_i_1_n_5 ),
        .Q(sof_reg_106),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_last_V_reg_205[0]_i_2 
       (.I0(j_5_reg_131_reg[9]),
        .I1(j_5_reg_131_reg[10]),
        .O(\tmp_last_V_reg_205[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_last_V_reg_205[0]_i_3 
       (.I0(\j_5_reg_131[10]_i_5_n_5 ),
        .I1(j_5_reg_131_reg[6]),
        .O(\tmp_last_V_reg_205[0]_i_3_n_5 ));
  FDRE \tmp_last_V_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dst_V_data_V_U_n_15),
        .Q(\tmp_last_V_reg_205_reg_n_5_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_Loop_loop_height_proc1821
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    E,
    shiftReg_ce,
    internal_empty_n_reg,
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
    Q,
    ap_rst_n_inv,
    ap_clk,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
    lowthreshold_c_empty_n,
    highthreshold_c_empty_n,
    ap_rst_n,
    src_TVALID,
    rgb_img_src_data_full_n,
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    lowthreshold_c_full_n,
    highthreshold_c_full_n,
    src_TUSER,
    src_TLAST,
    src_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg;
  output Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  input lowthreshold_c_empty_n;
  input highthreshold_c_empty_n;
  input ap_rst_n;
  input src_TVALID;
  input rgb_img_src_data_full_n;
  input start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input lowthreshold_c_full_n;
  input highthreshold_c_full_n;
  input [0:0]src_TUSER;
  input [0:0]src_TLAST;
  input [23:0]src_TDATA;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  wire [23:0]Q;
  wire ack_out116_out;
  wire \ap_CS_fsm[0]_i_2__2_n_5 ;
  wire \ap_CS_fsm[0]_i_3__1_n_5 ;
  wire \ap_CS_fsm[0]_i_4__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_3190;
  wire axi_last_V_1_reg_324;
  wire eol_2_reg_208;
  wire \eol_reg_154_reg_n_5_[0] ;
  wire highthreshold_c_empty_n;
  wire highthreshold_c_full_n;
  wire [10:0]i_3_fu_233_p2;
  wire [10:0]i_3_reg_310;
  wire \i_3_reg_310[10]_i_2_n_5 ;
  wire [10:0]i_reg_143;
  wire i_reg_143_1;
  wire icmp_ln122_fu_243_p2;
  wire icmp_ln122_fu_243_p2_carry__0_n_10;
  wire icmp_ln122_fu_243_p2_carry__0_n_11;
  wire icmp_ln122_fu_243_p2_carry__0_n_12;
  wire icmp_ln122_fu_243_p2_carry__0_n_9;
  wire icmp_ln122_fu_243_p2_carry_i_10_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_11_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_1_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_2_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_3_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_4_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_5_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_6_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_7_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_8_n_5;
  wire icmp_ln122_fu_243_p2_carry_i_9_n_5;
  wire icmp_ln122_fu_243_p2_carry_n_10;
  wire icmp_ln122_fu_243_p2_carry_n_11;
  wire icmp_ln122_fu_243_p2_carry_n_12;
  wire icmp_ln122_fu_243_p2_carry_n_5;
  wire icmp_ln122_fu_243_p2_carry_n_6;
  wire icmp_ln122_fu_243_p2_carry_n_7;
  wire icmp_ln122_fu_243_p2_carry_n_8;
  wire icmp_ln122_fu_243_p2_carry_n_9;
  wire icmp_ln122_reg_315;
  wire [0:0]internal_empty_n_reg;
  wire [31:0]j_5_fu_288_p2;
  wire j_5_fu_288_p2_carry__0_n_10;
  wire j_5_fu_288_p2_carry__0_n_11;
  wire j_5_fu_288_p2_carry__0_n_12;
  wire j_5_fu_288_p2_carry__0_n_5;
  wire j_5_fu_288_p2_carry__0_n_6;
  wire j_5_fu_288_p2_carry__0_n_7;
  wire j_5_fu_288_p2_carry__0_n_8;
  wire j_5_fu_288_p2_carry__0_n_9;
  wire j_5_fu_288_p2_carry__1_n_10;
  wire j_5_fu_288_p2_carry__1_n_11;
  wire j_5_fu_288_p2_carry__1_n_12;
  wire j_5_fu_288_p2_carry__1_n_5;
  wire j_5_fu_288_p2_carry__1_n_6;
  wire j_5_fu_288_p2_carry__1_n_7;
  wire j_5_fu_288_p2_carry__1_n_8;
  wire j_5_fu_288_p2_carry__1_n_9;
  wire j_5_fu_288_p2_carry__2_n_10;
  wire j_5_fu_288_p2_carry__2_n_11;
  wire j_5_fu_288_p2_carry__2_n_12;
  wire j_5_fu_288_p2_carry__2_n_6;
  wire j_5_fu_288_p2_carry__2_n_7;
  wire j_5_fu_288_p2_carry__2_n_8;
  wire j_5_fu_288_p2_carry__2_n_9;
  wire j_5_fu_288_p2_carry_n_10;
  wire j_5_fu_288_p2_carry_n_11;
  wire j_5_fu_288_p2_carry_n_12;
  wire j_5_fu_288_p2_carry_n_5;
  wire j_5_fu_288_p2_carry_n_6;
  wire j_5_fu_288_p2_carry_n_7;
  wire j_5_fu_288_p2_carry_n_8;
  wire j_5_fu_288_p2_carry_n_9;
  wire [31:0]j_reg_166;
  wire j_reg_166_0;
  wire lowthreshold_c_empty_n;
  wire lowthreshold_c_full_n;
  wire or_ln131_fu_269_p2;
  wire or_ln131_reg_329;
  wire or_ln134_reg_333;
  wire p_1_in;
  wire regslice_both_src_V_data_V_U_n_11;
  wire regslice_both_src_V_data_V_U_n_17;
  wire regslice_both_src_V_data_V_U_n_18;
  wire regslice_both_src_V_data_V_U_n_19;
  wire regslice_both_src_V_data_V_U_n_20;
  wire regslice_both_src_V_data_V_U_n_21;
  wire regslice_both_src_V_data_V_U_n_22;
  wire regslice_both_src_V_data_V_U_n_23;
  wire regslice_both_src_V_data_V_U_n_24;
  wire regslice_both_src_V_data_V_U_n_6;
  wire regslice_both_src_V_data_V_U_n_7;
  wire regslice_both_src_V_data_V_U_n_8;
  wire regslice_both_src_V_last_V_U_n_5;
  wire regslice_both_src_V_last_V_U_n_7;
  wire regslice_both_src_V_last_V_U_n_8;
  wire regslice_both_src_V_user_V_U_n_10;
  wire regslice_both_src_V_user_V_U_n_5;
  wire regslice_both_src_V_user_V_U_n_7;
  wire regslice_both_src_V_user_V_U_n_9;
  wire rgb_img_src_data_full_n;
  wire shiftReg_ce;
  wire [23:0]src_TDATA;
  wire [23:0]src_TDATA_int_regslice;
  wire [0:0]src_TLAST;
  wire [0:0]src_TUSER;
  wire src_TVALID;
  wire start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire [0:0]start_fu_86;
  wire start_once_reg;
  wire start_once_reg_i_1__5_n_5;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  wire [7:0]NLW_icmp_ln122_fu_243_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln122_fu_243_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln122_fu_243_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_j_5_fu_288_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF800000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I1(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I2(start_once_reg),
        .I3(lowthreshold_c_full_n),
        .I4(highthreshold_c_full_n),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__2_n_5 ),
        .I2(shiftReg_ce),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(i_reg_143[6]),
        .I1(i_reg_143[7]),
        .I2(i_reg_143[10]),
        .I3(i_reg_143[9]),
        .I4(\ap_CS_fsm[0]_i_3__1_n_5 ),
        .I5(\ap_CS_fsm[0]_i_4__0_n_5 ),
        .O(\ap_CS_fsm[0]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[0]_i_3__1 
       (.I0(i_reg_143[1]),
        .I1(i_reg_143[0]),
        .I2(i_reg_143[8]),
        .I3(i_reg_143[2]),
        .O(\ap_CS_fsm[0]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(i_reg_143[5]),
        .I1(i_reg_143[3]),
        .I2(i_reg_143[4]),
        .I3(i_reg_143[1]),
        .O(\ap_CS_fsm[0]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_CS_fsm_state7),
        .I1(shiftReg_ce),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(eol_2_reg_208),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(eol_2_reg_208),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_11),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_319_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(src_TDATA_int_regslice[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_last_V_U_n_8),
        .Q(axi_last_V_1_reg_324),
        .R(1'b0));
  FDRE \eol_2_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_last_V_U_n_7),
        .Q(eol_2_reg_208),
        .R(1'b0));
  FDRE \eol_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_8),
        .Q(\eol_reg_154_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_310[0]_i_1 
       (.I0(i_reg_143[0]),
        .O(i_3_fu_233_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_3_reg_310[10]_i_1 
       (.I0(i_reg_143[10]),
        .I1(i_reg_143[8]),
        .I2(i_reg_143[6]),
        .I3(\i_3_reg_310[10]_i_2_n_5 ),
        .I4(i_reg_143[7]),
        .I5(i_reg_143[9]),
        .O(i_3_fu_233_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_3_reg_310[10]_i_2 
       (.I0(i_reg_143[4]),
        .I1(i_reg_143[2]),
        .I2(i_reg_143[0]),
        .I3(i_reg_143[1]),
        .I4(i_reg_143[3]),
        .I5(i_reg_143[5]),
        .O(\i_3_reg_310[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_310[1]_i_1 
       (.I0(i_reg_143[0]),
        .I1(i_reg_143[1]),
        .O(i_3_fu_233_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_310[2]_i_1 
       (.I0(i_reg_143[2]),
        .I1(i_reg_143[0]),
        .I2(i_reg_143[1]),
        .O(i_3_fu_233_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_310[3]_i_1 
       (.I0(i_reg_143[3]),
        .I1(i_reg_143[1]),
        .I2(i_reg_143[0]),
        .I3(i_reg_143[2]),
        .O(i_3_fu_233_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_310[4]_i_1 
       (.I0(i_reg_143[4]),
        .I1(i_reg_143[2]),
        .I2(i_reg_143[0]),
        .I3(i_reg_143[1]),
        .I4(i_reg_143[3]),
        .O(i_3_fu_233_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_3_reg_310[5]_i_1 
       (.I0(i_reg_143[5]),
        .I1(i_reg_143[3]),
        .I2(i_reg_143[1]),
        .I3(i_reg_143[0]),
        .I4(i_reg_143[2]),
        .I5(i_reg_143[4]),
        .O(i_3_fu_233_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_3_reg_310[6]_i_1 
       (.I0(i_reg_143[6]),
        .I1(\i_3_reg_310[10]_i_2_n_5 ),
        .O(i_3_fu_233_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_3_reg_310[7]_i_1 
       (.I0(i_reg_143[7]),
        .I1(\i_3_reg_310[10]_i_2_n_5 ),
        .I2(i_reg_143[6]),
        .O(i_3_fu_233_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_3_reg_310[8]_i_1 
       (.I0(i_reg_143[8]),
        .I1(i_reg_143[6]),
        .I2(\i_3_reg_310[10]_i_2_n_5 ),
        .I3(i_reg_143[7]),
        .O(i_3_fu_233_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_3_reg_310[9]_i_1 
       (.I0(i_reg_143[9]),
        .I1(i_reg_143[7]),
        .I2(\i_3_reg_310[10]_i_2_n_5 ),
        .I3(i_reg_143[6]),
        .I4(i_reg_143[8]),
        .O(i_3_fu_233_p2[9]));
  FDRE \i_3_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[0]),
        .Q(i_3_reg_310[0]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[10]),
        .Q(i_3_reg_310[10]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[1]),
        .Q(i_3_reg_310[1]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[2]),
        .Q(i_3_reg_310[2]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[3]),
        .Q(i_3_reg_310[3]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[4]),
        .Q(i_3_reg_310[4]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[5]),
        .Q(i_3_reg_310[5]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[6]),
        .Q(i_3_reg_310[6]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[7]),
        .Q(i_3_reg_310[7]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[8]),
        .Q(i_3_reg_310[8]),
        .R(1'b0));
  FDRE \i_3_reg_310_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_233_p2[9]),
        .Q(i_3_reg_310[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_143[10]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_143_1));
  FDRE \i_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[0]),
        .Q(i_reg_143[0]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[10]),
        .Q(i_reg_143[10]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[1]),
        .Q(i_reg_143[1]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[2]),
        .Q(i_reg_143[2]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[3]),
        .Q(i_reg_143[3]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[4]),
        .Q(i_reg_143[4]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[5]),
        .Q(i_reg_143[5]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[6]),
        .Q(i_reg_143[6]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[7]),
        .Q(i_reg_143[7]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[8]),
        .Q(i_reg_143[8]),
        .R(i_reg_143_1));
  FDRE \i_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_3_reg_310[9]),
        .Q(i_reg_143[9]),
        .R(i_reg_143_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_243_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_243_p2_carry_n_5,icmp_ln122_fu_243_p2_carry_n_6,icmp_ln122_fu_243_p2_carry_n_7,icmp_ln122_fu_243_p2_carry_n_8,icmp_ln122_fu_243_p2_carry_n_9,icmp_ln122_fu_243_p2_carry_n_10,icmp_ln122_fu_243_p2_carry_n_11,icmp_ln122_fu_243_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln122_fu_243_p2_carry_i_1_n_5,icmp_ln122_fu_243_p2_carry_i_2_n_5,icmp_ln122_fu_243_p2_carry_i_3_n_5}),
        .O(NLW_icmp_ln122_fu_243_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln122_fu_243_p2_carry_i_4_n_5,icmp_ln122_fu_243_p2_carry_i_5_n_5,icmp_ln122_fu_243_p2_carry_i_6_n_5,icmp_ln122_fu_243_p2_carry_i_7_n_5,icmp_ln122_fu_243_p2_carry_i_8_n_5,icmp_ln122_fu_243_p2_carry_i_9_n_5,icmp_ln122_fu_243_p2_carry_i_10_n_5,icmp_ln122_fu_243_p2_carry_i_11_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_243_p2_carry__0
       (.CI(icmp_ln122_fu_243_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln122_fu_243_p2_carry__0_CO_UNCONNECTED[7:5],icmp_ln122_fu_243_p2,icmp_ln122_fu_243_p2_carry__0_n_9,icmp_ln122_fu_243_p2_carry__0_n_10,icmp_ln122_fu_243_p2_carry__0_n_11,icmp_ln122_fu_243_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,j_reg_166[31],1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln122_fu_243_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,regslice_both_src_V_data_V_U_n_17,regslice_both_src_V_data_V_U_n_18,regslice_both_src_V_data_V_U_n_19,regslice_both_src_V_data_V_U_n_20,regslice_both_src_V_data_V_U_n_21}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry_i_1
       (.I0(j_reg_166[10]),
        .I1(j_reg_166[11]),
        .O(icmp_ln122_fu_243_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln122_fu_243_p2_carry_i_10
       (.I0(j_reg_166[8]),
        .I1(j_reg_166[9]),
        .O(icmp_ln122_fu_243_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_243_p2_carry_i_11
       (.I0(j_reg_166[7]),
        .I1(j_reg_166[6]),
        .O(icmp_ln122_fu_243_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln122_fu_243_p2_carry_i_2
       (.I0(j_reg_166[9]),
        .I1(j_reg_166[8]),
        .O(icmp_ln122_fu_243_p2_carry_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln122_fu_243_p2_carry_i_3
       (.I0(j_reg_166[7]),
        .O(icmp_ln122_fu_243_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry_i_4
       (.I0(j_reg_166[21]),
        .I1(j_reg_166[20]),
        .O(icmp_ln122_fu_243_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry_i_5
       (.I0(j_reg_166[19]),
        .I1(j_reg_166[18]),
        .O(icmp_ln122_fu_243_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry_i_6
       (.I0(j_reg_166[17]),
        .I1(j_reg_166[16]),
        .O(icmp_ln122_fu_243_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry_i_7
       (.I0(j_reg_166[15]),
        .I1(j_reg_166[14]),
        .O(icmp_ln122_fu_243_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry_i_8
       (.I0(j_reg_166[13]),
        .I1(j_reg_166[12]),
        .O(icmp_ln122_fu_243_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_243_p2_carry_i_9
       (.I0(j_reg_166[10]),
        .I1(j_reg_166[11]),
        .O(icmp_ln122_fu_243_p2_carry_i_9_n_5));
  FDRE \icmp_ln122_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_data_V_U_n_22),
        .Q(icmp_ln122_reg_315),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_5_fu_288_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({j_5_fu_288_p2_carry_n_5,j_5_fu_288_p2_carry_n_6,j_5_fu_288_p2_carry_n_7,j_5_fu_288_p2_carry_n_8,j_5_fu_288_p2_carry_n_9,j_5_fu_288_p2_carry_n_10,j_5_fu_288_p2_carry_n_11,j_5_fu_288_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,j_reg_166[0]}),
        .O(j_5_fu_288_p2[7:0]),
        .S({j_reg_166[7:1],regslice_both_src_V_user_V_U_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_5_fu_288_p2_carry__0
       (.CI(j_5_fu_288_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({j_5_fu_288_p2_carry__0_n_5,j_5_fu_288_p2_carry__0_n_6,j_5_fu_288_p2_carry__0_n_7,j_5_fu_288_p2_carry__0_n_8,j_5_fu_288_p2_carry__0_n_9,j_5_fu_288_p2_carry__0_n_10,j_5_fu_288_p2_carry__0_n_11,j_5_fu_288_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_5_fu_288_p2[15:8]),
        .S(j_reg_166[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_5_fu_288_p2_carry__1
       (.CI(j_5_fu_288_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({j_5_fu_288_p2_carry__1_n_5,j_5_fu_288_p2_carry__1_n_6,j_5_fu_288_p2_carry__1_n_7,j_5_fu_288_p2_carry__1_n_8,j_5_fu_288_p2_carry__1_n_9,j_5_fu_288_p2_carry__1_n_10,j_5_fu_288_p2_carry__1_n_11,j_5_fu_288_p2_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_5_fu_288_p2[23:16]),
        .S(j_reg_166[23:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_5_fu_288_p2_carry__2
       (.CI(j_5_fu_288_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_j_5_fu_288_p2_carry__2_CO_UNCONNECTED[7],j_5_fu_288_p2_carry__2_n_6,j_5_fu_288_p2_carry__2_n_7,j_5_fu_288_p2_carry__2_n_8,j_5_fu_288_p2_carry__2_n_9,j_5_fu_288_p2_carry__2_n_10,j_5_fu_288_p2_carry__2_n_11,j_5_fu_288_p2_carry__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_5_fu_288_p2[31:24]),
        .S(j_reg_166[31:24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_166[31]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__2_n_5 ),
        .O(p_1_in));
  FDRE \j_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[0]),
        .Q(j_reg_166[0]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[10] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[10]),
        .Q(j_reg_166[10]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[11] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[11]),
        .Q(j_reg_166[11]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[12] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[12]),
        .Q(j_reg_166[12]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[13] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[13]),
        .Q(j_reg_166[13]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[14] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[14]),
        .Q(j_reg_166[14]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[15] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[15]),
        .Q(j_reg_166[15]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[16] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[16]),
        .Q(j_reg_166[16]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[17] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[17]),
        .Q(j_reg_166[17]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[18] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[18]),
        .Q(j_reg_166[18]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[19] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[19]),
        .Q(j_reg_166[19]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[1]),
        .Q(j_reg_166[1]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[20] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[20]),
        .Q(j_reg_166[20]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[21] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[21]),
        .Q(j_reg_166[21]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[22] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[22]),
        .Q(j_reg_166[22]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[23] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[23]),
        .Q(j_reg_166[23]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[24] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[24]),
        .Q(j_reg_166[24]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[25] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[25]),
        .Q(j_reg_166[25]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[26] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[26]),
        .Q(j_reg_166[26]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[27] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[27]),
        .Q(j_reg_166[27]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[28] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[28]),
        .Q(j_reg_166[28]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[29] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[29]),
        .Q(j_reg_166[29]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[2]),
        .Q(j_reg_166[2]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[30] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[30]),
        .Q(j_reg_166[30]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[31] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[31]),
        .Q(j_reg_166[31]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[3]),
        .Q(j_reg_166[3]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[4]),
        .Q(j_reg_166[4]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[5] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[5]),
        .Q(j_reg_166[5]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[6] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[6]),
        .Q(j_reg_166[6]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[7] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[7]),
        .Q(j_reg_166[7]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[8] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[8]),
        .Q(j_reg_166[8]),
        .R(j_reg_166_0));
  FDRE \j_reg_166_reg[9] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_5_fu_288_p2[9]),
        .Q(j_reg_166[9]),
        .R(j_reg_166_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I2(lowthreshold_c_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(highthreshold_c_empty_n),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .O(internal_empty_n_reg));
  FDRE \or_ln131_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3190),
        .D(or_ln131_fu_269_p2),
        .Q(or_ln131_reg_329),
        .R(1'b0));
  FDRE \or_ln134_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_user_V_U_n_10),
        .Q(or_ln134_reg_333),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_src_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (src_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_src_V_last_V_U_n_5),
        .B_V_data_1_sel_rd_reg_1(regslice_both_src_V_user_V_U_n_5),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_src_V_data_V_U_n_6),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_src_V_data_V_U_n_23),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_src_V_data_V_U_n_24),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln122_fu_243_p2),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_3190),
        .Loop_loop_height_proc1821_U0_rgb_img_src_data_write(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0}),
        .S({regslice_both_src_V_data_V_U_n_17,regslice_both_src_V_data_V_U_n_18,regslice_both_src_V_data_V_U_n_19,regslice_both_src_V_data_V_U_n_20,regslice_both_src_V_data_V_U_n_21}),
        .SR(j_reg_166_0),
        .ack_out116_out(ack_out116_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_src_V_data_V_U_n_11),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_src_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_324(axi_last_V_1_reg_324),
        .eol_2_reg_208(eol_2_reg_208),
        .\eol_reg_154_reg[0] (regslice_both_src_V_data_V_U_n_8),
        .\eol_reg_154_reg[0]_0 (\eol_reg_154_reg_n_5_[0] ),
        .icmp_ln122_fu_243_p2_carry__0(j_reg_166[31:22]),
        .icmp_ln122_reg_315(icmp_ln122_reg_315),
        .\icmp_ln122_reg_315_reg[0] (regslice_both_src_V_data_V_U_n_22),
        .or_ln131_reg_329(or_ln131_reg_329),
        .or_ln134_reg_333(or_ln134_reg_333),
        .p_1_in(p_1_in),
        .rgb_img_src_data_full_n(rgb_img_src_data_full_n),
        .src_TDATA(src_TDATA),
        .src_TVALID(src_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_src_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_src_V_last_V_U_n_8),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_src_V_data_V_U_n_23),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_src_V_last_V_U_n_5),
        .E(ack_out116_out),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_324(axi_last_V_1_reg_324),
        .eol_2_reg_208(eol_2_reg_208),
        .\eol_2_reg_208_reg[0] (\eol_reg_154_reg_n_5_[0] ),
        .\eol_2_reg_208_reg[0]_0 (regslice_both_src_V_data_V_U_n_6),
        .\eol_reg_154_reg[0] (regslice_both_src_V_last_V_U_n_7),
        .src_TLAST(src_TLAST),
        .src_TVALID(src_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34 regslice_both_src_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_src_V_data_V_U_n_24),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_src_V_user_V_U_n_5),
        .CO(icmp_ln122_fu_243_p2),
        .E(ack_out116_out),
        .Q(j_reg_166[0]),
        .S(regslice_both_src_V_user_V_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .or_ln131_fu_269_p2(or_ln131_fu_269_p2),
        .or_ln134_reg_333(or_ln134_reg_333),
        .\or_ln134_reg_333_reg[0] (axi_data_V_reg_3190),
        .src_TUSER(src_TUSER),
        .src_TVALID(src_TVALID),
        .start_fu_86(start_fu_86),
        .\start_fu_86_reg[0] (regslice_both_src_V_user_V_U_n_7),
        .\start_fu_86_reg[0]_0 (regslice_both_src_V_user_V_U_n_10),
        .\start_fu_86_reg[0]_1 (shiftReg_ce));
  FDRE \start_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_src_V_user_V_U_n_7),
        .Q(start_fu_86),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    start_once_reg_i_1__5
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__2_n_5 ),
        .I2(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I3(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__5_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S
   (gradx1_mat_data_full_n,
    gradx1_mat_data_empty_n,
    A,
    ap_clk,
    ap_rst_n,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    SR,
    E,
    if_din);
  output gradx1_mat_data_full_n;
  output gradx1_mat_data_empty_n;
  output [10:0]A;
  input ap_clk;
  input ap_rst_n;
  input xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input [0:0]SR;
  input [0:0]E;
  input [10:0]if_din;

  wire [10:0]A;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx1_mat_data_empty_n;
  wire gradx1_mat_data_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__4_n_5;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_5;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_2__2_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire shiftReg_addr;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32 U_edge_canny_detector_fifo_w16_d2_S_ram
       (.A(A),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[1][0]_0 (gradx1_mat_data_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .shiftReg_addr(shiftReg_addr),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(gradx1_mat_data_full_n),
        .I2(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I3(gradx1_mat_data_empty_n),
        .I4(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_5),
        .Q(gradx1_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .I3(gradx1_mat_data_empty_n),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I5(gradx1_mat_data_full_n),
        .O(internal_full_n_i_1__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_5),
        .Q(gradx1_mat_data_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .I2(gradx1_mat_data_empty_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(gradx1_mat_data_full_n),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_15
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3
   (A,
    \SRL_SIG_reg[1][13] ,
    gradx2_mat_data_full_n,
    gradx2_mat_data_empty_n,
    SR,
    ap_clk,
    D,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    tmp_21_reg_3350,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
    internal_empty_n_reg_0);
  output [10:0]A;
  output [0:0]\SRL_SIG_reg[1][13] ;
  output gradx2_mat_data_full_n;
  output gradx2_mat_data_empty_n;
  input [0:0]SR;
  input ap_clk;
  input [10:0]D;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input tmp_21_reg_3350;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;
  input internal_empty_n_reg_0;

  wire [10:0]A;
  wire [10:0]D;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[1][13] ;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx2_mat_data_empty_n;
  wire gradx2_mat_data_full_n;
  wire internal_empty_n_i_1__5_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_5;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_2__3_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire shiftReg_addr;
  wire tmp_21_reg_3350;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31 U_edge_canny_detector_fifo_w16_d2_S_ram
       (.A(A),
        .D(D),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[1][0]_0 (gradx2_mat_data_full_n),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .ap_clk(ap_clk),
        .shiftReg_addr(shiftReg_addr),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(gradx2_mat_data_empty_n),
        .I3(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_5),
        .Q(gradx2_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .I3(gradx2_mat_data_empty_n),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I5(gradx2_mat_data_full_n),
        .O(internal_full_n_i_1__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_5),
        .Q(gradx2_mat_data_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I1(gradx2_mat_data_full_n),
        .I2(tmp_21_reg_3350),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(gradx2_mat_data_empty_n),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .I2(gradx2_mat_data_empty_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(gradx2_mat_data_full_n),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_5 ),
        .D(\mOutPtr[1]_i_2__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_i_15
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4
   (gradx_mat_data_full_n,
    gradx_mat_data_empty_n,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    internal_full_n_reg_0,
    gradx1_mat_data_full_n,
    grady2_mat_data_full_n,
    \ap_CS_fsm[3]_i_2 ,
    grady_mat_data_empty_n,
    SR,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][15] );
  output gradx_mat_data_full_n;
  output gradx_mat_data_empty_n;
  output [10:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input internal_full_n_reg_0;
  input gradx1_mat_data_full_n;
  input grady2_mat_data_full_n;
  input \ap_CS_fsm[3]_i_2 ;
  input grady_mat_data_empty_n;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [10:0]\SRL_SIG_reg[0][15] ;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [10:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[3]_i_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx1_mat_data_full_n;
  wire gradx_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire grady2_mat_data_full_n;
  wire grady_mat_data_empty_n;
  wire internal_empty_n_i_1__2_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_2__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30 U_edge_canny_detector_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT5 #(
    .INIT(32'h007F00FF)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(gradx_mat_data_empty_n),
        .I1(gradx1_mat_data_full_n),
        .I2(grady2_mat_data_full_n),
        .I3(\ap_CS_fsm[3]_i_2 ),
        .I4(grady_mat_data_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(gradx_mat_data_empty_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_5),
        .Q(gradx_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(gradx_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(gradx_mat_data_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_5),
        .Q(gradx_mat_data_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I2(gradx_mat_data_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5
   (grady1_mat_data_full_n,
    grady1_mat_data_empty_n,
    p_0_in0_out,
    ap_clk,
    ap_rst_n,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    internal_empty_n_reg_0,
    SR,
    E,
    if_din);
  output grady1_mat_data_full_n;
  output grady1_mat_data_empty_n;
  output [10:0]p_0_in0_out;
  input ap_clk;
  input ap_rst_n;
  input xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input internal_empty_n_reg_0;
  input [0:0]SR;
  input [0:0]E;
  input [10:0]if_din;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grady1_mat_data_empty_n;
  wire grady1_mat_data_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__6_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_5;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_2__4_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire [10:0]p_0_in0_out;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29 U_edge_canny_detector_fifo_w16_d2_S_ram
       (.Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[1][0]_0 (grady1_mat_data_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .p_0_in0_out(p_0_in0_out),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(grady1_mat_data_empty_n),
        .I3(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_5),
        .Q(grady1_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .I3(grady1_mat_data_empty_n),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I5(grady1_mat_data_full_n),
        .O(internal_full_n_i_1__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_5),
        .Q(grady1_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .I2(grady1_mat_data_empty_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(grady1_mat_data_full_n),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6
   (grady2_mat_data_full_n,
    grady2_mat_data_empty_n,
    grady2_mat_data_dout,
    SR,
    ap_clk,
    D,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    tmp_21_reg_3350,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read);
  output grady2_mat_data_full_n;
  output grady2_mat_data_empty_n;
  output [10:0]grady2_mat_data_dout;
  input [0:0]SR;
  input ap_clk;
  input [10:0]D;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input tmp_21_reg_3350;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;

  wire [10:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [10:0]grady2_mat_data_dout;
  wire grady2_mat_data_empty_n;
  wire grady2_mat_data_full_n;
  wire internal_empty_n_i_1__7_n_5;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_5;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_2__5_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire tmp_21_reg_3350;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28 U_edge_canny_detector_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[1][0]_0 (grady2_mat_data_full_n),
        .ap_clk(ap_clk),
        .grady2_mat_data_dout(grady2_mat_data_dout),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(grady2_mat_data_full_n),
        .I2(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I3(grady2_mat_data_empty_n),
        .I4(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_5),
        .Q(grady2_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .I3(grady2_mat_data_empty_n),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I5(grady2_mat_data_full_n),
        .O(internal_full_n_i_1__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_5),
        .Q(grady2_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[1]_i_1__5 
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I1(grady2_mat_data_full_n),
        .I2(tmp_21_reg_3350),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(grady2_mat_data_empty_n),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .I2(grady2_mat_data_empty_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(grady2_mat_data_full_n),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_2__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7
   (grady_mat_data_full_n,
    grady_mat_data_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    internal_full_n_reg_0,
    SR,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][15] );
  output grady_mat_data_full_n;
  output grady_mat_data_empty_n;
  output [10:0]D;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input internal_full_n_reg_0;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [10:0]\SRL_SIG_reg[0][15] ;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [10:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire grady_mat_data_empty_n;
  wire grady_mat_data_full_n;
  wire internal_empty_n_i_1__3_n_5;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_2__1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg U_edge_canny_detector_fifo_w16_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(grady_mat_data_empty_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_5),
        .Q(grady_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(grady_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I4(grady_mat_data_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_5),
        .Q(grady_mat_data_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I2(grady_mat_data_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg
   (D,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [10:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_4 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(\SRL_SIG_reg[0]_4 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_2 
       (.I0(\SRL_SIG_reg[1]_5 [11]),
        .I1(\SRL_SIG_reg[0]_4 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(\SRL_SIG_reg[0]_4 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(\SRL_SIG_reg[0]_4 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(\SRL_SIG_reg[0]_4 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(\SRL_SIG_reg[0]_4 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(\SRL_SIG_reg[0]_4 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(\SRL_SIG_reg[0]_4 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(\SRL_SIG_reg[0]_4 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(\SRL_SIG_reg[0]_4 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(\SRL_SIG_reg[0]_4 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_28
   (grady2_mat_data_dout,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    Q,
    D,
    ap_clk);
  output [10:0]grady2_mat_data_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input [1:0]Q;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_12 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire [10:0]grady2_mat_data_dout;
  wire shiftReg_ce;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_12 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [15]),
        .Q(\SRL_SIG_reg[1]_13 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [13]),
        .I1(\SRL_SIG_reg[0]_12 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [1]),
        .I1(\SRL_SIG_reg[0]_12 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [2]),
        .I1(\SRL_SIG_reg[0]_12 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [3]),
        .I1(\SRL_SIG_reg[0]_12 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [4]),
        .I1(\SRL_SIG_reg[0]_12 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [5]),
        .I1(\SRL_SIG_reg[0]_12 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [6]),
        .I1(\SRL_SIG_reg[0]_12 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [7]),
        .I1(\SRL_SIG_reg[0]_12 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [8]),
        .I1(\SRL_SIG_reg[0]_12 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_8_reg_324[9]_i_2 
       (.I0(\SRL_SIG_reg[1]_13 [9]),
        .I1(\SRL_SIG_reg[0]_12 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady2_mat_data_dout[9]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_29
   (p_0_in0_out,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    Q,
    if_din,
    ap_clk);
  output [10:0]p_0_in0_out;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input [1:0]Q;
  input [10:0]if_din;
  input ap_clk;

  wire [1:0]Q;
  wire [14:0]\SRL_SIG_reg[0]_10 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire [13:13]grady1_mat_data_dout;
  wire [10:0]if_din;
  wire [10:0]p_0_in0_out;
  wire p_reg_reg_i_10__0_n_5;
  wire p_reg_reg_i_11_n_5;
  wire p_reg_reg_i_12__0_n_5;
  wire p_reg_reg_i_13_n_5;
  wire p_reg_reg_i_14__0_n_5;
  wire p_reg_reg_i_2__0_n_12;
  wire p_reg_reg_i_3__0_n_10;
  wire p_reg_reg_i_3__0_n_11;
  wire p_reg_reg_i_3__0_n_12;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_3__0_n_6;
  wire p_reg_reg_i_3__0_n_7;
  wire p_reg_reg_i_3__0_n_8;
  wire p_reg_reg_i_3__0_n_9;
  wire p_reg_reg_i_4__0_n_5;
  wire p_reg_reg_i_5__0_n_5;
  wire p_reg_reg_i_7__0_n_5;
  wire p_reg_reg_i_8__0_n_5;
  wire p_reg_reg_i_9__0_n_5;
  wire shiftReg_ce;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire [7:1]NLW_p_reg_reg_i_2__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_reg_reg_i_2__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_10 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [14]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_10__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [4]),
        .I5(\SRL_SIG_reg[1]_11 [4]),
        .O(p_reg_reg_i_10__0_n_5));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_11
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [3]),
        .I5(\SRL_SIG_reg[1]_11 [3]),
        .O(p_reg_reg_i_11_n_5));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_12__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [2]),
        .I5(\SRL_SIG_reg[1]_11 [2]),
        .O(p_reg_reg_i_12__0_n_5));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_13
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [1]),
        .I5(\SRL_SIG_reg[1]_11 [1]),
        .O(p_reg_reg_i_13_n_5));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_14__0
       (.I0(\SRL_SIG_reg[1]_11 [0]),
        .I1(\SRL_SIG_reg[0]_10 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_reg_reg_i_14__0_n_5));
  CARRY8 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_2__0_CO_UNCONNECTED[7:3],p_0_in0_out[10],NLW_p_reg_reg_i_2__0_CO_UNCONNECTED[1],p_reg_reg_i_2__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2__0_O_UNCONNECTED[7:2],p_0_in0_out[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_4__0_n_5,p_reg_reg_i_5__0_n_5}));
  CARRY8 p_reg_reg_i_3__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_3__0_n_5,p_reg_reg_i_3__0_n_6,p_reg_reg_i_3__0_n_7,p_reg_reg_i_3__0_n_8,p_reg_reg_i_3__0_n_9,p_reg_reg_i_3__0_n_10,p_reg_reg_i_3__0_n_11,p_reg_reg_i_3__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grady1_mat_data_dout}),
        .O(p_0_in0_out[7:0]),
        .S({p_reg_reg_i_7__0_n_5,p_reg_reg_i_8__0_n_5,p_reg_reg_i_9__0_n_5,p_reg_reg_i_10__0_n_5,p_reg_reg_i_11_n_5,p_reg_reg_i_12__0_n_5,p_reg_reg_i_13_n_5,p_reg_reg_i_14__0_n_5}));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_4__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [9]),
        .I5(\SRL_SIG_reg[1]_11 [9]),
        .O(p_reg_reg_i_4__0_n_5));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_5__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [8]),
        .I5(\SRL_SIG_reg[1]_11 [8]),
        .O(p_reg_reg_i_5__0_n_5));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_6__0
       (.I0(\SRL_SIG_reg[1]_11 [10]),
        .I1(\SRL_SIG_reg[0]_10 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(grady1_mat_data_dout));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_7__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [7]),
        .I5(\SRL_SIG_reg[1]_11 [7]),
        .O(p_reg_reg_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_8__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [6]),
        .I5(\SRL_SIG_reg[1]_11 [6]),
        .O(p_reg_reg_i_8__0_n_5));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    p_reg_reg_i_9__0
       (.I0(\SRL_SIG_reg[0]_10 [14]),
        .I1(\SRL_SIG_reg[1]_11 [10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_10 [5]),
        .I5(\SRL_SIG_reg[1]_11 [5]),
        .O(p_reg_reg_i_9__0_n_5));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_30
   (D,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [10:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_2 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(\SRL_SIG_reg[0]_2 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_31
   (A,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    Q,
    D,
    ap_clk,
    shiftReg_addr);
  output [10:0]A;
  output \SRL_SIG_reg[1][13]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input [1:0]Q;
  input [10:0]D;
  input ap_clk;
  input shiftReg_addr;

  wire [10:0]A;
  wire [10:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_8 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [9:7]gradx2_mat_data_dout;
  wire p_reg_i_12_n_5;
  wire p_reg_i_14_n_5;
  wire p_reg_i_18_n_5;
  wire p_reg_i_19_n_5;
  wire p_reg_i_20_n_5;
  wire p_reg_i_21_n_5;
  wire p_reg_i_22_n_5;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000202000202)) 
    p_reg_i_1
       (.I0(p_reg_i_12_n_5),
        .I1(gradx2_mat_data_dout[8]),
        .I2(p_reg_i_14_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [7]),
        .I5(\SRL_SIG_reg[1]_9 [7]),
        .O(A[10]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    p_reg_i_10
       (.I0(\SRL_SIG_reg[1][13]_0 ),
        .I1(\SRL_SIG_reg[1]_9 [0]),
        .I2(\SRL_SIG_reg[0]_8 [0]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [1]),
        .I5(\SRL_SIG_reg[1]_9 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_i_11
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    p_reg_i_12
       (.I0(\SRL_SIG_reg[0]_8 [15]),
        .I1(\SRL_SIG_reg[1]_9 [13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_8 [9]),
        .I5(\SRL_SIG_reg[1]_9 [9]),
        .O(p_reg_i_12_n_5));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_i_13
       (.I0(\SRL_SIG_reg[1]_9 [8]),
        .I1(\SRL_SIG_reg[0]_8 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx2_mat_data_dout[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_i_14
       (.I0(\SRL_SIG_reg[1]_9 [5]),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(p_reg_i_19_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [6]),
        .I5(\SRL_SIG_reg[1]_9 [6]),
        .O(p_reg_i_14_n_5));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_i_16
       (.I0(\SRL_SIG_reg[1]_9 [7]),
        .I1(\SRL_SIG_reg[0]_8 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx2_mat_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_i_17
       (.I0(\SRL_SIG_reg[1]_9 [9]),
        .I1(\SRL_SIG_reg[0]_8 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx2_mat_data_dout[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_i_18
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(p_reg_i_20_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [5]),
        .I5(\SRL_SIG_reg[1]_9 [5]),
        .O(p_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_i_19
       (.I0(\SRL_SIG_reg[1]_9 [3]),
        .I1(\SRL_SIG_reg[0]_8 [3]),
        .I2(p_reg_i_21_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [4]),
        .I5(\SRL_SIG_reg[1]_9 [4]),
        .O(p_reg_i_19_n_5));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    p_reg_i_2
       (.I0(\SRL_SIG_reg[1][13]_0 ),
        .I1(gradx2_mat_data_dout[7]),
        .I2(p_reg_i_14_n_5),
        .I3(gradx2_mat_data_dout[8]),
        .I4(gradx2_mat_data_dout[9]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_i_20
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(p_reg_i_22_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [3]),
        .I5(\SRL_SIG_reg[1]_9 [3]),
        .O(p_reg_i_20_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_i_21
       (.I0(\SRL_SIG_reg[1]_9 [1]),
        .I1(\SRL_SIG_reg[0]_8 [1]),
        .I2(A[0]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [2]),
        .I5(\SRL_SIG_reg[1]_9 [2]),
        .O(p_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    p_reg_i_22
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(\SRL_SIG_reg[1]_9 [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_8 [1]),
        .I5(\SRL_SIG_reg[1]_9 [1]),
        .O(p_reg_i_22_n_5));
  LUT6 #(
    .INIT(64'h55577577AAA88A88)) 
    p_reg_i_3
       (.I0(\SRL_SIG_reg[1][13]_0 ),
        .I1(p_reg_i_14_n_5),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_8 [7]),
        .I4(\SRL_SIG_reg[1]_9 [7]),
        .I5(gradx2_mat_data_dout[8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_i_4
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(p_reg_i_14_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [7]),
        .I5(\SRL_SIG_reg[1]_9 [7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_i_5
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(p_reg_i_18_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [6]),
        .I5(\SRL_SIG_reg[1]_9 [6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_i_6
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(p_reg_i_19_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [5]),
        .I5(\SRL_SIG_reg[1]_9 [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_i_7
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(p_reg_i_20_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [4]),
        .I5(\SRL_SIG_reg[1]_9 [4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_i_8
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(p_reg_i_21_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [3]),
        .I5(\SRL_SIG_reg[1]_9 [3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_i_9
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(p_reg_i_22_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_8 [2]),
        .I5(\SRL_SIG_reg[1]_9 [2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_319[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\SRL_SIG_reg[1][13]_0 ));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w16_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_shiftReg_32
   (A,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    Q,
    if_din,
    ap_clk,
    shiftReg_addr);
  output [10:0]A;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input [1:0]Q;
  input [10:0]if_din;
  input ap_clk;
  input shiftReg_addr;

  wire [10:0]A;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_6 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [15:7]gradx1_mat_data_dout;
  wire [10:0]if_din;
  wire p_reg_reg_i_12_n_5;
  wire p_reg_reg_i_14_n_5;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_21_n_5;
  wire p_reg_reg_i_22_n_5;
  wire p_reg_reg_i_23_n_5;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    p_reg_reg_i_10
       (.I0(gradx1_mat_data_dout[15]),
        .I1(\SRL_SIG_reg[1]_7 [0]),
        .I2(\SRL_SIG_reg[0]_6 [0]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [1]),
        .I5(\SRL_SIG_reg[1]_7 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_11__0
       (.I0(\SRL_SIG_reg[1]_7 [0]),
        .I1(\SRL_SIG_reg[0]_6 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    p_reg_reg_i_12
       (.I0(\SRL_SIG_reg[0]_6 [15]),
        .I1(\SRL_SIG_reg[1]_7 [13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_6 [9]),
        .I5(\SRL_SIG_reg[1]_7 [9]),
        .O(p_reg_reg_i_12_n_5));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_13__0
       (.I0(\SRL_SIG_reg[1]_7 [8]),
        .I1(\SRL_SIG_reg[0]_6 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx1_mat_data_dout[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_reg_i_14
       (.I0(\SRL_SIG_reg[1]_7 [5]),
        .I1(\SRL_SIG_reg[0]_6 [5]),
        .I2(p_reg_reg_i_20_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [6]),
        .I5(\SRL_SIG_reg[1]_7 [6]),
        .O(p_reg_reg_i_14_n_5));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx1_mat_data_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_17
       (.I0(\SRL_SIG_reg[1]_7 [7]),
        .I1(\SRL_SIG_reg[0]_6 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx1_mat_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_18
       (.I0(\SRL_SIG_reg[1]_7 [9]),
        .I1(\SRL_SIG_reg[0]_6 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(gradx1_mat_data_dout[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_reg_i_19
       (.I0(\SRL_SIG_reg[1]_7 [4]),
        .I1(\SRL_SIG_reg[0]_6 [4]),
        .I2(p_reg_reg_i_21_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [5]),
        .I5(\SRL_SIG_reg[1]_7 [5]),
        .O(p_reg_reg_i_19_n_5));
  LUT6 #(
    .INIT(64'h0000000202000202)) 
    p_reg_reg_i_1__0
       (.I0(p_reg_reg_i_12_n_5),
        .I1(gradx1_mat_data_dout[8]),
        .I2(p_reg_reg_i_14_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [7]),
        .I5(\SRL_SIG_reg[1]_7 [7]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    p_reg_reg_i_2
       (.I0(gradx1_mat_data_dout[15]),
        .I1(gradx1_mat_data_dout[7]),
        .I2(p_reg_reg_i_14_n_5),
        .I3(gradx1_mat_data_dout[8]),
        .I4(gradx1_mat_data_dout[9]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_reg_i_20
       (.I0(\SRL_SIG_reg[1]_7 [3]),
        .I1(\SRL_SIG_reg[0]_6 [3]),
        .I2(p_reg_reg_i_22_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [4]),
        .I5(\SRL_SIG_reg[1]_7 [4]),
        .O(p_reg_reg_i_20_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_reg_i_21
       (.I0(\SRL_SIG_reg[1]_7 [2]),
        .I1(\SRL_SIG_reg[0]_6 [2]),
        .I2(p_reg_reg_i_23_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [3]),
        .I5(\SRL_SIG_reg[1]_7 [3]),
        .O(p_reg_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    p_reg_reg_i_22
       (.I0(\SRL_SIG_reg[1]_7 [1]),
        .I1(\SRL_SIG_reg[0]_6 [1]),
        .I2(A[0]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [2]),
        .I5(\SRL_SIG_reg[1]_7 [2]),
        .O(p_reg_reg_i_22_n_5));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    p_reg_reg_i_23
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(\SRL_SIG_reg[1]_7 [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_6 [1]),
        .I5(\SRL_SIG_reg[1]_7 [1]),
        .O(p_reg_reg_i_23_n_5));
  LUT6 #(
    .INIT(64'h55577577AAA88A88)) 
    p_reg_reg_i_3
       (.I0(gradx1_mat_data_dout[15]),
        .I1(p_reg_reg_i_14_n_5),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_6 [7]),
        .I4(\SRL_SIG_reg[1]_7 [7]),
        .I5(gradx1_mat_data_dout[8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(p_reg_reg_i_14_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [7]),
        .I5(\SRL_SIG_reg[1]_7 [7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(p_reg_reg_i_19_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [6]),
        .I5(\SRL_SIG_reg[1]_7 [6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(p_reg_reg_i_20_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [5]),
        .I5(\SRL_SIG_reg[1]_7 [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(p_reg_reg_i_21_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [4]),
        .I5(\SRL_SIG_reg[1]_7 [4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(p_reg_reg_i_22_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [3]),
        .I5(\SRL_SIG_reg[1]_7 [3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'h5F3F5FC0A03FA0C0)) 
    p_reg_reg_i_9
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(p_reg_reg_i_23_n_5),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_6 [2]),
        .I5(\SRL_SIG_reg[1]_7 [2]),
        .O(A[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d5760_A
   (SR,
    Q,
    magnitude_mat_data_full_n,
    dout_valid_reg_0,
    magnitude_mat_data_empty_n,
    \dout_buf_reg[15]_0 ,
    \q_tmp_reg[15]_0 ,
    O,
    mem_reg_bram_0_0,
    mem_reg_bram_0_1,
    ap_rst_n,
    push,
    phase_mat_data_empty_n,
    ap_clk,
    WEA,
    mem_reg_bram_1_0,
    mem_reg_bram_3_0,
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read);
  output [0:0]SR;
  output [0:0]Q;
  output magnitude_mat_data_full_n;
  output dout_valid_reg_0;
  output magnitude_mat_data_empty_n;
  output [15:0]\dout_buf_reg[15]_0 ;
  input [13:0]\q_tmp_reg[15]_0 ;
  input [0:0]O;
  input [0:0]mem_reg_bram_0_0;
  input [0:0]mem_reg_bram_0_1;
  input ap_rst_n;
  input push;
  input phase_mat_data_empty_n;
  input ap_clk;
  input [0:0]WEA;
  input [0:0]mem_reg_bram_1_0;
  input [0:0]mem_reg_bram_3_0;
  input xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;

  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_5 ;
  wire \dout_buf[10]_i_1_n_5 ;
  wire \dout_buf[11]_i_1_n_5 ;
  wire \dout_buf[12]_i_1_n_5 ;
  wire \dout_buf[13]_i_1_n_5 ;
  wire \dout_buf[14]_i_1_n_5 ;
  wire \dout_buf[15]_i_2_n_5 ;
  wire \dout_buf[1]_i_1_n_5 ;
  wire \dout_buf[2]_i_1_n_5 ;
  wire \dout_buf[3]_i_1_n_5 ;
  wire \dout_buf[4]_i_1_n_5 ;
  wire \dout_buf[5]_i_1_n_5 ;
  wire \dout_buf[6]_i_1_n_5 ;
  wire \dout_buf[7]_i_1_n_5 ;
  wire \dout_buf[8]_i_1_n_5 ;
  wire \dout_buf[9]_i_1_n_5 ;
  wire [15:0]\dout_buf_reg[15]_0 ;
  wire dout_valid_i_1_n_5;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2_n_5;
  wire empty_n_i_3_n_5;
  wire empty_n_i_4_n_5;
  wire full_n_i_1_n_5;
  wire full_n_i_3_n_5;
  wire full_n_i_4_n_5;
  wire magnitude_mat_data_empty_n;
  wire magnitude_mat_data_full_n;
  wire [0:0]mem_reg_bram_0_0;
  wire [0:0]mem_reg_bram_0_1;
  wire mem_reg_bram_0_i_19__2_n_5;
  wire mem_reg_bram_0_i_1__3_n_5;
  wire mem_reg_bram_0_i_20__0_n_5;
  wire mem_reg_bram_0_i_21__0_n_5;
  wire mem_reg_bram_0_i_22_n_5;
  wire mem_reg_bram_0_i_23_n_5;
  wire mem_reg_bram_0_i_24_n_5;
  wire mem_reg_bram_0_i_25_n_5;
  wire mem_reg_bram_0_i_29__0_n_5;
  wire mem_reg_bram_0_i_2_n_5;
  wire mem_reg_bram_0_i_30__0_n_5;
  wire mem_reg_bram_0_i_7__4_n_5;
  wire mem_reg_bram_0_n_144;
  wire mem_reg_bram_0_n_5;
  wire mem_reg_bram_0_n_6;
  wire mem_reg_bram_0_n_65;
  wire mem_reg_bram_0_n_66;
  wire mem_reg_bram_0_n_67;
  wire mem_reg_bram_0_n_68;
  wire mem_reg_bram_0_n_69;
  wire mem_reg_bram_0_n_70;
  wire mem_reg_bram_0_n_71;
  wire mem_reg_bram_0_n_72;
  wire [0:0]mem_reg_bram_1_0;
  wire mem_reg_bram_1_i_1_n_5;
  wire [0:0]mem_reg_bram_3_0;
  wire p_1_in;
  wire phase_mat_data_empty_n;
  wire pop;
  wire push;
  wire [15:0]q_buf;
  wire [15:0]q_tmp;
  wire [13:0]\q_tmp_reg[15]_0 ;
  wire [12:0]raddr;
  wire [12:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_5 ;
  wire \usedw[12]_i_1_n_5 ;
  wire \usedw[12]_i_3_n_5 ;
  wire \usedw[12]_i_4_n_5 ;
  wire \usedw[12]_i_5_n_5 ;
  wire \usedw[12]_i_6_n_5 ;
  wire \usedw[8]_i_10__0_n_5 ;
  wire \usedw[8]_i_2_n_5 ;
  wire \usedw[8]_i_3_n_5 ;
  wire \usedw[8]_i_4_n_5 ;
  wire \usedw[8]_i_5_n_5 ;
  wire \usedw[8]_i_6_n_5 ;
  wire \usedw[8]_i_7_n_5 ;
  wire \usedw[8]_i_8_n_5 ;
  wire \usedw[8]_i_9_n_5 ;
  wire [12:0]usedw_reg;
  wire \usedw_reg[12]_i_2_n_10 ;
  wire \usedw_reg[12]_i_2_n_11 ;
  wire \usedw_reg[12]_i_2_n_12 ;
  wire \usedw_reg[12]_i_2_n_17 ;
  wire \usedw_reg[12]_i_2_n_18 ;
  wire \usedw_reg[12]_i_2_n_19 ;
  wire \usedw_reg[12]_i_2_n_20 ;
  wire \usedw_reg[8]_i_1_n_10 ;
  wire \usedw_reg[8]_i_1_n_11 ;
  wire \usedw_reg[8]_i_1_n_12 ;
  wire \usedw_reg[8]_i_1_n_13 ;
  wire \usedw_reg[8]_i_1_n_14 ;
  wire \usedw_reg[8]_i_1_n_15 ;
  wire \usedw_reg[8]_i_1_n_16 ;
  wire \usedw_reg[8]_i_1_n_17 ;
  wire \usedw_reg[8]_i_1_n_18 ;
  wire \usedw_reg[8]_i_1_n_19 ;
  wire \usedw_reg[8]_i_1_n_20 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_8 ;
  wire \usedw_reg[8]_i_1_n_9 ;
  wire [11:0]waddr;
  wire \waddr[0]_i_1__3_n_5 ;
  wire \waddr[10]_i_1_n_5 ;
  wire \waddr[10]_i_2_n_5 ;
  wire \waddr[11]_i_1_n_5 ;
  wire \waddr[12]_i_2_n_5 ;
  wire \waddr[12]_i_3_n_5 ;
  wire \waddr[12]_i_4_n_5 ;
  wire \waddr[12]_i_5_n_5 ;
  wire \waddr[12]_i_6_n_5 ;
  wire \waddr[1]_i_1_n_5 ;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr[4]_i_1_n_5 ;
  wire \waddr[5]_i_1_n_5 ;
  wire \waddr[5]_i_2_n_5 ;
  wire \waddr[6]_i_1_n_5 ;
  wire \waddr[7]_i_1_n_5 ;
  wire \waddr[8]_i_1_n_5 ;
  wire \waddr[9]_i_1_n_5 ;
  wire \waddr[9]_i_2_n_5 ;
  wire [1:0]xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:1]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:1]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:4]NLW_mem_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_3_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_3_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:3]NLW_mem_reg_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire [7:3]\NLW_usedw_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_usedw_reg[12]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[15]_i_1 
       (.I0(mem_reg_bram_0_i_25_n_5),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_2 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_2_n_5 ),
        .Q(\dout_buf_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_5 ),
        .Q(\dout_buf_reg[15]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n),
        .I1(magnitude_mat_data_empty_n),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read),
        .O(dout_valid_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_5),
        .Q(magnitude_mat_data_empty_n),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFF7F007)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_5),
        .I1(usedw_reg[0]),
        .I2(push),
        .I3(mem_reg_bram_0_i_25_n_5),
        .I4(empty_n),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[1]),
        .I4(empty_n_i_3_n_5),
        .I5(empty_n_i_4_n_5),
        .O(empty_n_i_2_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[12]),
        .O(empty_n_i_3_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[11]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[10]),
        .O(empty_n_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_bram_0_i_25_n_5),
        .I3(push),
        .I4(magnitude_mat_data_full_n),
        .O(full_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    full_n_i_2
       (.I0(full_n_i_3_n_5),
        .I1(full_n_i_4_n_5),
        .I2(usedw_reg[0]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[12]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    full_n_i_3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[1]),
        .I4(usedw_reg[11]),
        .I5(usedw_reg[5]),
        .O(full_n_i_3_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[10]),
        .O(full_n_i_4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(magnitude_mat_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92144" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext[11:8],mem_reg_bram_0_i_7__4_n_5,rnext[6:0],1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:8],mem_reg_bram_0_n_65,mem_reg_bram_0_n_66,mem_reg_bram_0_n_67,mem_reg_bram_0_n_68,mem_reg_bram_0_n_69,mem_reg_bram_0_n_70,mem_reg_bram_0_n_71,mem_reg_bram_0_n_72}),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:1],mem_reg_bram_0_n_144}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(mem_reg_bram_0_n_5),
        .CASOUTSBITERR(mem_reg_bram_0_n_6),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[15]_0 [5:0],xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,\q_tmp_reg[15]_0 [6]}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_bram_0_i_1__3_n_5),
        .ENBWREN(mem_reg_bram_0_i_2_n_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_10
       (.I0(raddr[3]),
        .I1(mem_reg_bram_0_i_24_n_5),
        .I2(raddr[4]),
        .I3(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    mem_reg_bram_0_i_11
       (.I0(mem_reg_bram_0_i_25_n_5),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h0000AA6A)) 
    mem_reg_bram_0_i_12__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_25_n_5),
        .I4(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_13
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_25_n_5),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_14
       (.I0(mem_reg_bram_0_i_25_n_5),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_16
       (.I0(mem_reg_bram_0_0),
        .O(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    mem_reg_bram_0_i_17
       (.I0(O),
        .I1(mem_reg_bram_0_0),
        .I2(mem_reg_bram_0_1),
        .O(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_19__2
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_bram_0_i_24_n_5),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[7]),
        .O(mem_reg_bram_0_i_19__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_bram_0_i_1__3
       (.I0(magnitude_mat_data_full_n),
        .I1(Q),
        .O(mem_reg_bram_0_i_1__3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF2000DFFF)) 
    mem_reg_bram_0_i_2
       (.I0(raddr[11]),
        .I1(mem_reg_bram_0_i_19__2_n_5),
        .I2(raddr[8]),
        .I3(mem_reg_bram_0_i_20__0_n_5),
        .I4(raddr[12]),
        .I5(mem_reg_bram_0_i_21__0_n_5),
        .O(mem_reg_bram_0_i_2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_bram_0_i_20__0
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .O(mem_reg_bram_0_i_20__0_n_5));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem_reg_bram_0_i_21__0
       (.I0(mem_reg_bram_0_i_29__0_n_5),
        .I1(raddr[2]),
        .I2(raddr[6]),
        .I3(raddr[12]),
        .I4(mem_reg_bram_0_i_30__0_n_5),
        .I5(mem_reg_bram_0_i_25_n_5),
        .O(mem_reg_bram_0_i_21__0_n_5));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_0_i_22
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_bram_0_i_24_n_5),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(mem_reg_bram_0_i_22_n_5));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_23
       (.I0(raddr[3]),
        .I1(mem_reg_bram_0_i_25_n_5),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_23_n_5));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_24
       (.I0(empty_n),
        .I1(magnitude_mat_data_empty_n),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read),
        .I3(raddr[2]),
        .I4(raddr[0]),
        .I5(raddr[1]),
        .O(mem_reg_bram_0_i_24_n_5));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_bram_0_i_25
       (.I0(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read),
        .I1(magnitude_mat_data_empty_n),
        .I2(empty_n),
        .O(mem_reg_bram_0_i_25_n_5));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_bram_0_i_29__0
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .I4(raddr[11]),
        .I5(raddr[5]),
        .O(mem_reg_bram_0_i_29__0_n_5));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    mem_reg_bram_0_i_3
       (.I0(raddr[11]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_22_n_5),
        .I3(raddr[8]),
        .I4(raddr[9]),
        .I5(raddr[10]),
        .O(rnext[11]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    mem_reg_bram_0_i_30__0
       (.I0(raddr[4]),
        .I1(raddr[7]),
        .I2(raddr[3]),
        .I3(raddr[0]),
        .O(mem_reg_bram_0_i_30__0_n_5));
  LUT6 #(
    .INIT(64'h4444144444444444)) 
    mem_reg_bram_0_i_4
       (.I0(mem_reg_bram_0_i_21__0_n_5),
        .I1(raddr[10]),
        .I2(raddr[9]),
        .I3(raddr[8]),
        .I4(mem_reg_bram_0_i_22_n_5),
        .I5(raddr[7]),
        .O(rnext[10]));
  LUT5 #(
    .INIT(32'h51550400)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_21__0_n_5),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_22_n_5),
        .I3(raddr[8]),
        .I4(raddr[9]),
        .O(rnext[9]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_bram_0_i_6
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_23_n_5),
        .I3(raddr[5]),
        .I4(raddr[7]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_bram_0_i_7__4
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_23_n_5),
        .I3(raddr[5]),
        .O(mem_reg_bram_0_i_7__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_8
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_23_n_5),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_9
       (.I0(mem_reg_bram_0_i_23_n_5),
        .I1(raddr[5]),
        .I2(mem_reg_bram_0_i_21__0_n_5),
        .O(rnext[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92144" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext[11:8],mem_reg_bram_0_i_7__4_n_5,rnext[6:0],1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_bram_0_n_65,mem_reg_bram_0_n_66,mem_reg_bram_0_n_67,mem_reg_bram_0_n_68,mem_reg_bram_0_n_69,mem_reg_bram_0_n_70,mem_reg_bram_0_n_71,mem_reg_bram_0_n_72}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,mem_reg_bram_0_n_144}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(mem_reg_bram_0_i_2_n_5),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(mem_reg_bram_0_n_5),
        .CASINSBITERR(mem_reg_bram_0_n_6),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[15]_0 [5:0],xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,\q_tmp_reg[15]_0 [6]}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:8],q_buf[7:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:1],q_buf[8]}),
        .ECCPARITY(NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_bram_1_i_1_n_5),
        .ENBWREN(rnext[12]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem_reg_bram_1_0,mem_reg_bram_1_0,mem_reg_bram_1_0,mem_reg_bram_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_bram_1_i_1
       (.I0(magnitude_mat_data_full_n),
        .I1(Q),
        .O(mem_reg_bram_1_i_1_n_5));
  LUT6 #(
    .INIT(64'h4444144444444444)) 
    mem_reg_bram_1_i_2
       (.I0(mem_reg_bram_0_i_21__0_n_5),
        .I1(raddr[12]),
        .I2(mem_reg_bram_0_i_20__0_n_5),
        .I3(raddr[8]),
        .I4(mem_reg_bram_0_i_19__2_n_5),
        .I5(raddr[11]),
        .O(rnext[12]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92144" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_bram_2
       (.ADDRARDADDR({Q,waddr,1'b1,1'b1}),
        .ADDRBWRADDR({rnext[12:8],mem_reg_bram_0_i_7__4_n_5,rnext[6:0],1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[15]_0 [10:7]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:4],q_buf[12:9]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(magnitude_mat_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem_reg_bram_3_0,mem_reg_bram_3_0,mem_reg_bram_3_0,mem_reg_bram_3_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92144" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "13" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_bram_3
       (.ADDRARDADDR({Q,waddr,1'b1,1'b1}),
        .ADDRBWRADDR({rnext[12:8],mem_reg_bram_0_i_7__4_n_5,rnext[6:0],1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_3_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_3_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[15]_0 [13:11]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_3_DOUTBDOUT_UNCONNECTED[31:3],q_buf[15:13]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(magnitude_mat_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem_reg_bram_3_0,mem_reg_bram_3_0,mem_reg_bram_3_0,mem_reg_bram_3_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [8]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [9]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [10]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [11]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [12]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [13]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [0]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [1]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [2]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [3]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [4]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [5]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [6]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[15]_0 [7]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[11]),
        .Q(raddr[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[12]),
        .Q(raddr[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_bram_0_i_7__4_n_5),
        .Q(raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_23__3
       (.I0(magnitude_mat_data_empty_n),
        .I1(phase_mat_data_empty_n),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    show_ahead_i_1
       (.I0(empty_n_i_2_n_5),
        .I1(usedw_reg[0]),
        .I2(mem_reg_bram_0_i_25_n_5),
        .I3(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_1 
       (.I0(mem_reg_bram_0_i_25_n_5),
        .I1(push),
        .O(\usedw[12]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_3 
       (.I0(usedw_reg[11]),
        .I1(usedw_reg[12]),
        .O(\usedw[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_4 
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[11]),
        .O(\usedw[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_5 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_6 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[12]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \usedw[8]_i_10__0 
       (.I0(usedw_reg[1]),
        .I1(push),
        .I2(mem_reg_bram_0_i_25_n_5),
        .O(\usedw[8]_i_10__0_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw[0]_i_1_n_5 ),
        .Q(usedw_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[12]_i_2_n_19 ),
        .Q(usedw_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[12]_i_2_n_18 ),
        .Q(usedw_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[12]_i_2_n_17 ),
        .Q(usedw_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[12]_i_2 
       (.CI(\usedw_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[12]_i_2_CO_UNCONNECTED [7:3],\usedw_reg[12]_i_2_n_10 ,\usedw_reg[12]_i_2_n_11 ,\usedw_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[10:8]}),
        .O({\NLW_usedw_reg[12]_i_2_O_UNCONNECTED [7:4],\usedw_reg[12]_i_2_n_17 ,\usedw_reg[12]_i_2_n_18 ,\usedw_reg[12]_i_2_n_19 ,\usedw_reg[12]_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,\usedw[12]_i_3_n_5 ,\usedw[12]_i_4_n_5 ,\usedw[12]_i_5_n_5 ,\usedw[12]_i_6_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_20 ),
        .Q(usedw_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_19 ),
        .Q(usedw_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_18 ),
        .Q(usedw_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_17 ),
        .Q(usedw_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_16 ),
        .Q(usedw_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_15 ),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_14 ),
        .Q(usedw_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[8]_i_1_n_13 ),
        .Q(usedw_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1_n_5 ,\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 ,\usedw_reg[8]_i_1_n_8 ,\usedw_reg[8]_i_1_n_9 ,\usedw_reg[8]_i_1_n_10 ,\usedw_reg[8]_i_1_n_11 ,\usedw_reg[8]_i_1_n_12 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2_n_5 }),
        .O({\usedw_reg[8]_i_1_n_13 ,\usedw_reg[8]_i_1_n_14 ,\usedw_reg[8]_i_1_n_15 ,\usedw_reg[8]_i_1_n_16 ,\usedw_reg[8]_i_1_n_17 ,\usedw_reg[8]_i_1_n_18 ,\usedw_reg[8]_i_1_n_19 ,\usedw_reg[8]_i_1_n_20 }),
        .S({\usedw[8]_i_3_n_5 ,\usedw[8]_i_4_n_5 ,\usedw[8]_i_5_n_5 ,\usedw[8]_i_6_n_5 ,\usedw[8]_i_7_n_5 ,\usedw[8]_i_8_n_5 ,\usedw[8]_i_9_n_5 ,\usedw[8]_i_10__0_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1_n_5 ),
        .D(\usedw_reg[12]_i_2_n_20 ),
        .Q(usedw_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1__3 
       (.I0(\waddr[12]_i_4_n_5 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[10]_i_1 
       (.I0(waddr[10]),
        .I1(\waddr[10]_i_2_n_5 ),
        .I2(\waddr[12]_i_4_n_5 ),
        .O(\waddr[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[10]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[7]),
        .I2(\waddr[9]_i_2_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[8]),
        .O(\waddr[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[11]_i_1 
       (.I0(waddr[11]),
        .I1(\waddr[12]_i_3_n_5 ),
        .I2(\waddr[12]_i_4_n_5 ),
        .O(\waddr[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \waddr[12]_i_2 
       (.I0(Q),
        .I1(waddr[11]),
        .I2(\waddr[12]_i_3_n_5 ),
        .I3(\waddr[12]_i_4_n_5 ),
        .O(\waddr[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[12]_i_3 
       (.I0(waddr[10]),
        .I1(waddr[8]),
        .I2(waddr[6]),
        .I3(\waddr[9]_i_2_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[9]),
        .O(\waddr[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \waddr[12]_i_4 
       (.I0(\waddr[12]_i_5_n_5 ),
        .I1(\waddr[12]_i_6_n_5 ),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[5]),
        .I5(waddr[6]),
        .O(\waddr[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \waddr[12]_i_5 
       (.I0(waddr[0]),
        .I1(waddr[10]),
        .I2(waddr[9]),
        .I3(waddr[3]),
        .I4(Q),
        .O(\waddr[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \waddr[12]_i_6 
       (.I0(waddr[4]),
        .I1(waddr[11]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[12]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[1]_i_1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .I2(\waddr[12]_i_4_n_5 ),
        .O(\waddr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(\waddr[12]_i_4_n_5 ),
        .O(\waddr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(\waddr[12]_i_4_n_5 ),
        .O(\waddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(\waddr[12]_i_4_n_5 ),
        .O(\waddr[4]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[5]_i_2_n_5 ),
        .I2(\waddr[12]_i_4_n_5 ),
        .O(\waddr[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[5]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .O(\waddr[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(\waddr[9]_i_2_n_5 ),
        .I2(\waddr[12]_i_4_n_5 ),
        .O(\waddr[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \waddr[7]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(\waddr[9]_i_2_n_5 ),
        .I3(\waddr[12]_i_4_n_5 ),
        .O(\waddr[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \waddr[8]_i_1 
       (.I0(waddr[8]),
        .I1(waddr[7]),
        .I2(\waddr[9]_i_2_n_5 ),
        .I3(waddr[6]),
        .I4(\waddr[12]_i_4_n_5 ),
        .O(\waddr[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \waddr[9]_i_1 
       (.I0(waddr[9]),
        .I1(waddr[8]),
        .I2(waddr[6]),
        .I3(\waddr[9]_i_2_n_5 ),
        .I4(waddr[7]),
        .I5(\waddr[12]_i_4_n_5 ),
        .O(\waddr[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[9]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[9]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__3_n_5 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1_n_5 ),
        .Q(waddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_1_n_5 ),
        .Q(waddr[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[12]_i_2_n_5 ),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_5 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_5 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_5 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_5 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_5 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_5 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_5 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A
   (rgb_img_dst_data_empty_n,
    rgb_img_dst_data_full_n,
    pop,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    B_V_data_1_sel_wr01_out,
    if_din,
    E);
  output rgb_img_dst_data_empty_n;
  output rgb_img_dst_data_full_n;
  output pop;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input B_V_data_1_sel_wr01_out;
  input [7:0]if_din;
  input [0:0]E;

  wire B_V_data_1_sel_wr01_out;
  wire [0:0]E;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_5 ;
  wire \dout_buf[10]_i_1_n_5 ;
  wire \dout_buf[11]_i_1_n_5 ;
  wire \dout_buf[12]_i_1_n_5 ;
  wire \dout_buf[13]_i_1_n_5 ;
  wire \dout_buf[14]_i_1_n_5 ;
  wire \dout_buf[15]_i_1_n_5 ;
  wire \dout_buf[16]_i_1_n_5 ;
  wire \dout_buf[17]_i_1_n_5 ;
  wire \dout_buf[18]_i_1_n_5 ;
  wire \dout_buf[19]_i_1_n_5 ;
  wire \dout_buf[1]_i_1_n_5 ;
  wire \dout_buf[20]_i_1_n_5 ;
  wire \dout_buf[21]_i_1_n_5 ;
  wire \dout_buf[22]_i_1_n_5 ;
  wire \dout_buf[23]_i_2_n_5 ;
  wire \dout_buf[2]_i_1_n_5 ;
  wire \dout_buf[3]_i_1_n_5 ;
  wire \dout_buf[4]_i_1_n_5 ;
  wire \dout_buf[5]_i_1_n_5 ;
  wire \dout_buf[6]_i_1_n_5 ;
  wire \dout_buf[7]_i_1_n_5 ;
  wire \dout_buf[8]_i_1_n_5 ;
  wire \dout_buf[9]_i_1_n_5 ;
  wire dout_valid_i_1__4_n_5;
  wire empty_n;
  wire empty_n_i_1_n_5;
  wire full_n_i_1__4_n_5;
  wire full_n_i_2__4_n_5;
  wire full_n_i_3__4_n_5;
  wire full_n_i_4__4_n_5;
  wire [7:0]if_din;
  wire mem_reg_bram_0_i_13__4_n_5;
  wire mem_reg_bram_0_i_14__4_n_5;
  wire mem_reg_bram_0_i_15__4_n_5;
  wire mem_reg_bram_0_i_16__4_n_5;
  wire mem_reg_bram_0_i_17__3_n_5;
  wire mem_reg_bram_0_i_18__3_n_5;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire \q_tmp_reg_n_5_[16] ;
  wire \q_tmp_reg_n_5_[17] ;
  wire \q_tmp_reg_n_5_[18] ;
  wire \q_tmp_reg_n_5_[19] ;
  wire \q_tmp_reg_n_5_[20] ;
  wire \q_tmp_reg_n_5_[21] ;
  wire \q_tmp_reg_n_5_[22] ;
  wire \q_tmp_reg_n_5_[23] ;
  wire \raddr[0]_i_1__1_n_5 ;
  wire \raddr[1]_i_1__1_n_5 ;
  wire \raddr[2]_i_1__1_n_5 ;
  wire \raddr[3]_i_1__1_n_5 ;
  wire \raddr[4]_i_1__1_n_5 ;
  wire \raddr[5]_i_1__1_n_5 ;
  wire \raddr[6]_i_1__1_n_5 ;
  wire \raddr[7]_i_1_n_5 ;
  wire \raddr[8]_i_1__0_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[10] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire \raddr_reg_n_5_[5] ;
  wire \raddr_reg_n_5_[6] ;
  wire \raddr_reg_n_5_[7] ;
  wire \raddr_reg_n_5_[8] ;
  wire \raddr_reg_n_5_[9] ;
  wire rgb_img_dst_data_empty_n;
  wire rgb_img_dst_data_full_n;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_5;
  wire show_ahead_i_3__1_n_5;
  wire show_ahead_reg_n_5;
  wire \usedw[0]_i_1__4_n_5 ;
  wire \usedw[10]_i_3__2_n_5 ;
  wire \usedw[10]_i_4__2_n_5 ;
  wire \usedw[8]_i_10__4_n_5 ;
  wire \usedw[8]_i_2__1_n_5 ;
  wire \usedw[8]_i_3__1_n_5 ;
  wire \usedw[8]_i_4__1_n_5 ;
  wire \usedw[8]_i_5__1_n_5 ;
  wire \usedw[8]_i_6__1_n_5 ;
  wire \usedw[8]_i_7__1_n_5 ;
  wire \usedw[8]_i_8__1_n_5 ;
  wire \usedw[8]_i_9__1_n_5 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__2_n_12 ;
  wire \usedw_reg[10]_i_2__2_n_19 ;
  wire \usedw_reg[10]_i_2__2_n_20 ;
  wire \usedw_reg[8]_i_1__4_n_10 ;
  wire \usedw_reg[8]_i_1__4_n_11 ;
  wire \usedw_reg[8]_i_1__4_n_12 ;
  wire \usedw_reg[8]_i_1__4_n_13 ;
  wire \usedw_reg[8]_i_1__4_n_14 ;
  wire \usedw_reg[8]_i_1__4_n_15 ;
  wire \usedw_reg[8]_i_1__4_n_16 ;
  wire \usedw_reg[8]_i_1__4_n_17 ;
  wire \usedw_reg[8]_i_1__4_n_18 ;
  wire \usedw_reg[8]_i_1__4_n_19 ;
  wire \usedw_reg[8]_i_1__4_n_20 ;
  wire \usedw_reg[8]_i_1__4_n_5 ;
  wire \usedw_reg[8]_i_1__4_n_6 ;
  wire \usedw_reg[8]_i_1__4_n_7 ;
  wire \usedw_reg[8]_i_1__4_n_8 ;
  wire \usedw_reg[8]_i_1__4_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__2_n_5 ;
  wire \waddr[10]_i_1__4_n_5 ;
  wire \waddr[10]_i_2__4_n_5 ;
  wire \waddr[1]_i_1__4_n_5 ;
  wire \waddr[2]_i_1__4_n_5 ;
  wire \waddr[2]_i_2__2_n_5 ;
  wire \waddr[2]_i_3__2_n_5 ;
  wire \waddr[3]_i_1__4_n_5 ;
  wire \waddr[4]_i_1__4_n_5 ;
  wire \waddr[4]_i_2__2_n_5 ;
  wire \waddr[5]_i_1__4_n_5 ;
  wire \waddr[5]_i_2__4_n_5 ;
  wire \waddr[5]_i_3__2_n_5 ;
  wire \waddr[5]_i_4__2_n_5 ;
  wire \waddr[6]_i_1__4_n_5 ;
  wire \waddr[6]_i_2__2_n_5 ;
  wire \waddr[6]_i_3__2_n_5 ;
  wire \waddr[7]_i_1__4_n_5 ;
  wire \waddr[7]_i_2__2_n_5 ;
  wire \waddr[8]_i_1__4_n_5 ;
  wire \waddr[9]_i_1__4_n_5 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_5_[16] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_5_[18] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_5_[19] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_5_[20] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_5_[21] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_5_[22] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_5_[23] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_5_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_5_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_5_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_5_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_5_[17] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_5_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[20]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_5_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_5_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[22]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \dout_buf[23]_i_1__0 
       (.I0(empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(rgb_img_dst_data_empty_n),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_2 
       (.I0(\q_tmp_reg_n_5_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[23]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_5_[18] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_5_[19] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_5_[20] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_5_[21] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_5_[22] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_5_[23] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_5_[16] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_5_[17] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_5 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_5 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_5 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_5 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_5 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_5 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_5 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_5 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_5 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_5 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_5 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_5 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_5 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_2_n_5 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_5 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_5 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_5 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__4
       (.I0(rgb_img_dst_data_empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(empty_n),
        .O(dout_valid_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__4_n_5),
        .Q(rgb_img_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(show_ahead_i_2__1_n_5),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_5),
        .I2(push),
        .I3(pop),
        .I4(rgb_img_dst_data_full_n),
        .O(full_n_i_1__4_n_5));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[2]),
        .I3(full_n_i_3__4_n_5),
        .I4(full_n_i_4__4_n_5),
        .O(full_n_i_2__4_n_5));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__4
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__4
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(rgb_img_dst_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "rgb_img_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din,if_din}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[1:0]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(rgb_img_dst_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({push,push,push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_5_[1] ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(pop),
        .I2(\raddr_reg_n_5_[0] ),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    mem_reg_bram_0_i_13__4
       (.I0(\raddr_reg_n_5_[1] ),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(\raddr_reg_n_5_[6] ),
        .I3(mem_reg_bram_0_i_17__3_n_5),
        .I4(mem_reg_bram_0_i_18__3_n_5),
        .O(mem_reg_bram_0_i_13__4_n_5));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    mem_reg_bram_0_i_14__4
       (.I0(\raddr_reg_n_5_[8] ),
        .I1(\raddr_reg_n_5_[6] ),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[5] ),
        .I4(mem_reg_bram_0_i_16__4_n_5),
        .I5(\raddr_reg_n_5_[7] ),
        .O(mem_reg_bram_0_i_14__4_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_15__4
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[3] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[1] ),
        .I4(\raddr_reg_n_5_[5] ),
        .I5(\raddr_reg_n_5_[4] ),
        .O(mem_reg_bram_0_i_15__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_16__4
       (.I0(\raddr_reg_n_5_[1] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[3] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(mem_reg_bram_0_i_16__4_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__3
       (.I0(\raddr_reg_n_5_[5] ),
        .I1(\raddr_reg_n_5_[4] ),
        .I2(\raddr_reg_n_5_[10] ),
        .I3(\raddr_reg_n_5_[9] ),
        .O(mem_reg_bram_0_i_17__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_18__3
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[2] ),
        .I2(\raddr_reg_n_5_[8] ),
        .I3(\raddr_reg_n_5_[0] ),
        .O(mem_reg_bram_0_i_18__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__2
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_14__4_n_5),
        .I2(\raddr_reg_n_5_[9] ),
        .I3(pop),
        .I4(\raddr_reg_n_5_[10] ),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_14__4_n_5),
        .I2(pop),
        .I3(\raddr_reg_n_5_[9] ),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'hA2AAFFFF08000000)) 
    mem_reg_bram_0_i_3__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(mem_reg_bram_0_i_15__4_n_5),
        .I3(\raddr_reg_n_5_[6] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[8] ),
        .O(rnext[8]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    mem_reg_bram_0_i_4__4
       (.I0(mem_reg_bram_0_i_16__4_n_5),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[6] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[7] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h8AAAFFFF20000000)) 
    mem_reg_bram_0_i_5__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_16__4_n_5),
        .I2(\raddr_reg_n_5_[5] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[6] ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h8AFF2000)) 
    mem_reg_bram_0_i_6__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_16__4_n_5),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(pop),
        .I4(\raddr_reg_n_5_[5] ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_7__2
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_16__4_n_5),
        .I2(pop),
        .I3(\raddr_reg_n_5_[4] ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[3] ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__4
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(pop),
        .I4(\raddr_reg_n_5_[2] ),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "rgb_img_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[7:2]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(rgb_img_dst_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\q_tmp_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\q_tmp_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\q_tmp_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\q_tmp_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\q_tmp_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\q_tmp_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\q_tmp_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\q_tmp_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .O(\raddr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(\raddr[2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(\raddr_reg_n_5_[3] ),
        .O(\raddr[3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[3] ),
        .I4(\raddr_reg_n_5_[2] ),
        .I5(\raddr_reg_n_5_[4] ),
        .O(\raddr[4]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \raddr[5]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_16__4_n_5),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[5] ),
        .O(\raddr[5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \raddr[6]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(mem_reg_bram_0_i_16__4_n_5),
        .I2(\raddr_reg_n_5_[5] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[6] ),
        .O(\raddr[6]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \raddr[7]_i_1 
       (.I0(\raddr_reg_n_5_[7] ),
        .I1(mem_reg_bram_0_i_16__4_n_5),
        .I2(\raddr_reg_n_5_[5] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[6] ),
        .O(\raddr[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \raddr[8]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__4_n_5),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(mem_reg_bram_0_i_15__4_n_5),
        .I3(\raddr_reg_n_5_[6] ),
        .I4(\raddr_reg_n_5_[8] ),
        .O(\raddr[8]_i_1__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__4
       (.I0(show_ahead_i_2__1_n_5),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    show_ahead_i_2__1
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[2]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[6]),
        .I4(show_ahead_i_3__1_n_5),
        .O(show_ahead_i_2__1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    show_ahead_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[3]),
        .I5(usedw_reg[7]),
        .O(show_ahead_i_3__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__4 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__2 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__2 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__2_n_5 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__4 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10__4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__1 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__1 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__4_n_5 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_19 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__2 
       (.CI(\usedw_reg[8]_i_1__4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__2_n_19 ,\usedw_reg[10]_i_2__2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__2_n_5 ,\usedw[10]_i_4__2_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_20 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_19 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_18 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_17 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_16 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_15 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_14 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_13 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__4 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__4_n_5 ,\usedw_reg[8]_i_1__4_n_6 ,\usedw_reg[8]_i_1__4_n_7 ,\usedw_reg[8]_i_1__4_n_8 ,\usedw_reg[8]_i_1__4_n_9 ,\usedw_reg[8]_i_1__4_n_10 ,\usedw_reg[8]_i_1__4_n_11 ,\usedw_reg[8]_i_1__4_n_12 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__1_n_5 }),
        .O({\usedw_reg[8]_i_1__4_n_13 ,\usedw_reg[8]_i_1__4_n_14 ,\usedw_reg[8]_i_1__4_n_15 ,\usedw_reg[8]_i_1__4_n_16 ,\usedw_reg[8]_i_1__4_n_17 ,\usedw_reg[8]_i_1__4_n_18 ,\usedw_reg[8]_i_1__4_n_19 ,\usedw_reg[8]_i_1__4_n_20 }),
        .S({\usedw[8]_i_3__1_n_5 ,\usedw[8]_i_4__1_n_5 ,\usedw[8]_i_5__1_n_5 ,\usedw[8]_i_6__1_n_5 ,\usedw[8]_i_7__1_n_5 ,\usedw[8]_i_8__1_n_5 ,\usedw[8]_i_9__1_n_5 ,\usedw[8]_i_10__4_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_20 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__2 
       (.I0(\waddr[10]_i_2__4_n_5 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__4_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__4 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__4 
       (.I0(\waddr[2]_i_2__2_n_5 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__4 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__2_n_5 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__2_n_5 ),
        .O(\waddr[2]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__2_n_5 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__4 
       (.I0(\waddr[4]_i_2__2_n_5 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__4 
       (.I0(\waddr[4]_i_2__2_n_5 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__2_n_5 ),
        .O(\waddr[4]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__4 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__4_n_5 ),
        .I4(\waddr[5]_i_3__2_n_5 ),
        .I5(\waddr[5]_i_4__2_n_5 ),
        .O(\waddr[5]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__4 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__4_n_5 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__2 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__2_n_5 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__4 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__2_n_5 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__2_n_5 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__4_n_5 ),
        .O(\waddr[6]_i_3__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__4 
       (.I0(\waddr[7]_i_2__2_n_5 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__2_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__4 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__4_n_5 ),
        .O(\waddr[8]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__4 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__4_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_5 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__4_n_5 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__4_n_5 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__4_n_5 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__4_n_5 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__4_n_5 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__4_n_5 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__4_n_5 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__4_n_5 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__4_n_5 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__4_n_5 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w24_d1920_A_2
   (rgb_img_src_data_empty_n,
    rgb_img_src_data_full_n,
    Q,
    empty_n,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
    pop,
    if_din,
    E);
  output rgb_img_src_data_empty_n;
  output rgb_img_src_data_full_n;
  output [23:0]Q;
  output empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  input pop;
  input [23:0]if_din;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_5 ;
  wire \dout_buf[10]_i_1_n_5 ;
  wire \dout_buf[11]_i_1_n_5 ;
  wire \dout_buf[12]_i_1_n_5 ;
  wire \dout_buf[13]_i_1_n_5 ;
  wire \dout_buf[14]_i_1_n_5 ;
  wire \dout_buf[15]_i_1_n_5 ;
  wire \dout_buf[16]_i_1_n_5 ;
  wire \dout_buf[17]_i_1_n_5 ;
  wire \dout_buf[18]_i_1_n_5 ;
  wire \dout_buf[19]_i_1_n_5 ;
  wire \dout_buf[1]_i_1_n_5 ;
  wire \dout_buf[20]_i_1_n_5 ;
  wire \dout_buf[21]_i_1_n_5 ;
  wire \dout_buf[22]_i_1_n_5 ;
  wire \dout_buf[23]_i_2_n_5 ;
  wire \dout_buf[2]_i_1_n_5 ;
  wire \dout_buf[3]_i_1_n_5 ;
  wire \dout_buf[4]_i_1_n_5 ;
  wire \dout_buf[5]_i_1_n_5 ;
  wire \dout_buf[6]_i_1_n_5 ;
  wire \dout_buf[7]_i_1_n_5 ;
  wire \dout_buf[8]_i_1_n_5 ;
  wire \dout_buf[9]_i_1_n_5 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_5;
  wire full_n_i_1__3_n_5;
  wire full_n_i_2__1_n_5;
  wire full_n_i_3__1_n_5;
  wire full_n_i_4__1_n_5;
  wire [23:0]if_din;
  wire mem_reg_bram_0_i_13__2_n_5;
  wire mem_reg_bram_0_i_14__2_n_5;
  wire mem_reg_bram_0_i_15__1_n_5;
  wire mem_reg_bram_0_i_16__2_n_5;
  wire mem_reg_bram_0_i_18__0_n_5;
  wire mem_reg_bram_0_i_19__1_n_5;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1_n_5 ;
  wire \raddr[1]_i_1_n_5 ;
  wire \raddr[2]_i_1_n_5 ;
  wire \raddr[3]_i_1_n_5 ;
  wire \raddr[4]_i_1_n_5 ;
  wire \raddr[5]_i_1_n_5 ;
  wire \raddr[6]_i_1_n_5 ;
  wire \raddr[7]_i_1__0_n_5 ;
  wire \raddr[8]_i_1_n_5 ;
  wire rgb_img_src_data_empty_n;
  wire rgb_img_src_data_full_n;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_5;
  wire show_ahead_i_3_n_5;
  wire \usedw[0]_i_1__1_n_5 ;
  wire \usedw[10]_i_3_n_5 ;
  wire \usedw[10]_i_4_n_5 ;
  wire \usedw[8]_i_10__3_n_5 ;
  wire \usedw[8]_i_2__2_n_5 ;
  wire \usedw[8]_i_3__2_n_5 ;
  wire \usedw[8]_i_4__2_n_5 ;
  wire \usedw[8]_i_5__2_n_5 ;
  wire \usedw[8]_i_6__2_n_5 ;
  wire \usedw[8]_i_7__2_n_5 ;
  wire \usedw[8]_i_8__2_n_5 ;
  wire \usedw[8]_i_9__2_n_5 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2_n_12 ;
  wire \usedw_reg[10]_i_2_n_19 ;
  wire \usedw_reg[10]_i_2_n_20 ;
  wire \usedw_reg[8]_i_1__1_n_10 ;
  wire \usedw_reg[8]_i_1__1_n_11 ;
  wire \usedw_reg[8]_i_1__1_n_12 ;
  wire \usedw_reg[8]_i_1__1_n_13 ;
  wire \usedw_reg[8]_i_1__1_n_14 ;
  wire \usedw_reg[8]_i_1__1_n_15 ;
  wire \usedw_reg[8]_i_1__1_n_16 ;
  wire \usedw_reg[8]_i_1__1_n_17 ;
  wire \usedw_reg[8]_i_1__1_n_18 ;
  wire \usedw_reg[8]_i_1__1_n_19 ;
  wire \usedw_reg[8]_i_1__1_n_20 ;
  wire \usedw_reg[8]_i_1__1_n_5 ;
  wire \usedw_reg[8]_i_1__1_n_6 ;
  wire \usedw_reg[8]_i_1__1_n_7 ;
  wire \usedw_reg[8]_i_1__1_n_8 ;
  wire \usedw_reg[8]_i_1__1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_5 ;
  wire \waddr[10]_i_1__2_n_5 ;
  wire \waddr[10]_i_2__1_n_5 ;
  wire \waddr[1]_i_1__1_n_5 ;
  wire \waddr[2]_i_1__1_n_5 ;
  wire \waddr[2]_i_2_n_5 ;
  wire \waddr[2]_i_3_n_5 ;
  wire \waddr[3]_i_1__1_n_5 ;
  wire \waddr[4]_i_1__1_n_5 ;
  wire \waddr[4]_i_2_n_5 ;
  wire \waddr[5]_i_1__1_n_5 ;
  wire \waddr[5]_i_2__1_n_5 ;
  wire \waddr[5]_i_3_n_5 ;
  wire \waddr[5]_i_4_n_5 ;
  wire \waddr[6]_i_1__1_n_5 ;
  wire \waddr[6]_i_2_n_5 ;
  wire \waddr[6]_i_3_n_5 ;
  wire \waddr[7]_i_1__1_n_5 ;
  wire \waddr[7]_i_2_n_5 ;
  wire \waddr[8]_i_1__1_n_5 ;
  wire \waddr[9]_i_1__1_n_5 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_2 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_5 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_5 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_5 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_5 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_5 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_5 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_5 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_5 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_5 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_5 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_5 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_5 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_5 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_2_n_5 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_5 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_5 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_5 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(rgb_img_src_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(show_ahead_i_2_n_5),
        .I2(pop),
        .I3(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .I4(empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_5),
        .I2(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .I3(pop),
        .I4(rgb_img_src_data_full_n),
        .O(full_n_i_1__3_n_5));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__1_n_5),
        .I4(full_n_i_4__1_n_5),
        .O(full_n_i_2__1_n_5));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(rgb_img_src_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "rgb_img_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(rgb_img_src_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc1821_U0_rgb_img_src_data_write,Loop_loop_height_proc1821_U0_rgb_img_src_data_write,Loop_loop_height_proc1821_U0_rgb_img_src_data_write,Loop_loop_height_proc1821_U0_rgb_img_src_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__2
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_18__0_n_5),
        .I4(mem_reg_bram_0_i_19__1_n_5),
        .O(mem_reg_bram_0_i_13__2_n_5));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    mem_reg_bram_0_i_14__2
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .I4(mem_reg_bram_0_i_16__2_n_5),
        .I5(raddr[6]),
        .O(mem_reg_bram_0_i_14__2_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_15__1
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[5]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_16__2
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .O(mem_reg_bram_0_i_16__2_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__0
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_18__0_n_5));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_19__1
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_19__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__0
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_14__2_n_5),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_14__2_n_5),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'hA2AAFFFF08000000)) 
    mem_reg_bram_0_i_3__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__1_n_5),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    mem_reg_bram_0_i_4__2
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_16__2_n_5),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(pop),
        .I5(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h8AAAFFFF20000000)) 
    mem_reg_bram_0_i_5__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_16__2_n_5),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h8AFF2000)) 
    mem_reg_bram_0_i_6__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_16__2_n_5),
        .I2(raddr[4]),
        .I3(pop),
        .I4(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_7__0
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_16__2_n_5),
        .I2(pop),
        .I3(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__2
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "rgb_img_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(rgb_img_src_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc1821_U0_rgb_img_src_data_write,Loop_loop_height_proc1821_U0_rgb_img_src_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \raddr[5]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_16__2_n_5),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(\raddr[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \raddr[6]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(mem_reg_bram_0_i_16__2_n_5),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(\raddr[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \raddr[7]_i_1__0 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_16__2_n_5),
        .I3(raddr[5]),
        .I4(raddr[4]),
        .O(\raddr[7]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \raddr[8]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_5),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__1_n_5),
        .I3(raddr[7]),
        .I4(raddr[8]),
        .O(\raddr[8]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_5 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_5 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_5 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_5 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_5 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_5 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_5 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__0_n_5 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_5 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    show_ahead_i_1__3
       (.I0(pop),
        .I1(usedw_reg[0]),
        .I2(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .I3(show_ahead_i_2_n_5),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    show_ahead_i_2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[4]),
        .I4(show_ahead_i_3_n_5),
        .O(show_ahead_i_2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    show_ahead_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[1]),
        .O(show_ahead_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__3 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .O(\usedw[8]_i_10__3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__2 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__2 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__2 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__2 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__2 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__2 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__2 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__1_n_5 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2_n_19 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2 
       (.CI(\usedw_reg[8]_i_1__1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2_n_19 ,\usedw_reg[10]_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3_n_5 ,\usedw[10]_i_4_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_20 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_19 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_18 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_17 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_16 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_15 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_14 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_13 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__1_n_5 ,\usedw_reg[8]_i_1__1_n_6 ,\usedw_reg[8]_i_1__1_n_7 ,\usedw_reg[8]_i_1__1_n_8 ,\usedw_reg[8]_i_1__1_n_9 ,\usedw_reg[8]_i_1__1_n_10 ,\usedw_reg[8]_i_1__1_n_11 ,\usedw_reg[8]_i_1__1_n_12 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__2_n_5 }),
        .O({\usedw_reg[8]_i_1__1_n_13 ,\usedw_reg[8]_i_1__1_n_14 ,\usedw_reg[8]_i_1__1_n_15 ,\usedw_reg[8]_i_1__1_n_16 ,\usedw_reg[8]_i_1__1_n_17 ,\usedw_reg[8]_i_1__1_n_18 ,\usedw_reg[8]_i_1__1_n_19 ,\usedw_reg[8]_i_1__1_n_20 }),
        .S({\usedw[8]_i_3__2_n_5 ,\usedw[8]_i_4__2_n_5 ,\usedw[8]_i_5__2_n_5 ,\usedw[8]_i_6__2_n_5 ,\usedw[8]_i_7__2_n_5 ,\usedw[8]_i_8__2_n_5 ,\usedw[8]_i_9__2_n_5 ,\usedw[8]_i_10__3_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2_n_20 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_2__1_n_5 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr[2]_i_2_n_5 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_5 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_5 ),
        .O(\waddr[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr[4]_i_2_n_5 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr[4]_i_2_n_5 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_5 ),
        .O(\waddr[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__1_n_5 ),
        .I4(\waddr[5]_i_3_n_5 ),
        .I5(\waddr[5]_i_4_n_5 ),
        .O(\waddr[5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__1_n_5 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_5 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_5 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__1_n_5 ),
        .O(\waddr[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__1_n_5 ),
        .O(\waddr[8]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[0]_i_1_n_5 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[10]_i_1__2_n_5 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[1]_i_1__1_n_5 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[2]_i_1__1_n_5 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[3]_i_1__1_n_5 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[4]_i_1__1_n_5 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[5]_i_1__1_n_5 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[6]_i_1__1_n_5 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[7]_i_1__1_n_5 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[8]_i_1__1_n_5 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .D(\waddr[9]_i_1__1_n_5 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S
   (nms_mat_data_full_n,
    nms_mat_data_empty_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    D,
    E,
    ap_clk,
    grp_read_r_fu_76_ap_start_reg,
    ap_rst_n,
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    Q,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][1] ,
    SR,
    \mOutPtr_reg[1]_0 );
  output nms_mat_data_full_n;
  output nms_mat_data_empty_n;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [1:0]D;
  output [0:0]E;
  input ap_clk;
  input grp_read_r_fu_76_ap_start_reg;
  input ap_rst_n;
  input xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [0:0]Q;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [1:0]\SRL_SIG_reg[0][1] ;
  input [0:0]SR;
  input [0:0]\mOutPtr_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\SRL_SIG_reg[0][1] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_read_r_fu_76_ap_start_reg;
  wire internal_empty_n_i_1__13_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n__0;
  wire internal_full_n_i_1__13_n_5;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_2__10_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire nms_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S_shiftReg U_edge_canny_detector_fifo_w2_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_45_reg_363[12]_i_2 
       (.I0(nms_mat_data_full_n),
        .I1(Q),
        .O(E));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(nms_mat_data_empty_n),
        .I3(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__13_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_5),
        .Q(nms_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n__0),
        .I1(nms_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read),
        .I4(nms_mat_data_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_5),
        .Q(nms_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_64[10]_i_3 
       (.I0(nms_mat_data_empty_n),
        .I1(grp_read_r_fu_76_ap_start_reg),
        .O(internal_empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_6 
       (.I0(nms_mat_data_empty_n),
        .I1(grp_read_r_fu_76_ap_start_reg),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S_shiftReg
   (D,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    ap_clk);
  output [1:0]D;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [1:0]\SRL_SIG_reg[0][1]_0 ;
  input ap_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[0][1]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_5_[0][0] ;
  wire \SRL_SIG_reg_n_5_[0][1] ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][1]_0 [0]),
        .Q(\SRL_SIG_reg_n_5_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][1]_0 [1]),
        .Q(\SRL_SIG_reg_n_5_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_5_[0][0] ),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_5_[0][1] ),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ref_tmp_assign_s_reg_129[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg_n_5_[0][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ref_tmp_assign_s_reg_129[1]_i_2 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg_n_5_[0][1] ),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S
   (highthreshold_c_full_n,
    highthreshold_c_empty_n,
    out,
    ap_clk,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    highthreshold,
    ap_rst_n_inv,
    E);
  output highthreshold_c_full_n;
  output highthreshold_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [7:0]highthreshold;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]highthreshold;
  wire highthreshold_c_empty_n;
  wire highthreshold_c_full_n;
  wire internal_empty_n_i_1__20_n_5;
  wire internal_empty_n_i_2__3_n_5;
  wire internal_full_n_i_1__17_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__17_n_5 ;
  wire \mOutPtr[1]_i_1__17_n_5 ;
  wire \mOutPtr[2]_i_2__1_n_5 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33 U_edge_canny_detector_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .highthreshold(highthreshold),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__20
       (.I0(internal_empty_n_i_2__3_n_5),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(highthreshold_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(highthreshold_c_empty_n),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_5),
        .Q(highthreshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(highthreshold_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__17_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_5),
        .Q(highthreshold_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(highthreshold_c_empty_n),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'h6666A666AAAA9AAA)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(highthreshold_c_empty_n),
        .I3(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__17_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__17_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_1
   (lowthreshold_c_full_n,
    lowthreshold_c_empty_n,
    out,
    ap_clk,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
    shiftReg_ce,
    ap_rst_n,
    lowthreshold,
    ap_rst_n_inv,
    E);
  output lowthreshold_c_full_n;
  output lowthreshold_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [7:0]lowthreshold;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__19_n_5;
  wire internal_empty_n_i_2__2_n_5;
  wire internal_full_n_i_1__16_n_5;
  wire internal_full_n_i_2__9_n_5;
  wire [7:0]lowthreshold;
  wire lowthreshold_c_empty_n;
  wire lowthreshold_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__16_n_5 ;
  wire \mOutPtr[1]_i_1__16_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg U_edge_canny_detector_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .lowthreshold(lowthreshold),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__19
       (.I0(internal_empty_n_i_2__2_n_5),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(lowthreshold_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I2(lowthreshold_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_5),
        .Q(lowthreshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(lowthreshold_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__9_n_5),
        .O(internal_full_n_i_1__16_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__9
       (.I0(lowthreshold_c_empty_n),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .O(internal_full_n_i_2__9_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_5),
        .Q(lowthreshold_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I2(lowthreshold_c_empty_n),
        .I3(shiftReg_ce),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'h6666A666AAAA9AAA)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .I3(lowthreshold_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    lowthreshold,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]lowthreshold;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]lowthreshold;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\lowthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(lowthreshold[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w32_d3_S_shiftReg_33
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    highthreshold,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]highthreshold;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]highthreshold;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\highthreshold_c_U/U_edge_canny_detector_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(highthreshold[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A
   (gray_img_dst_data_full_n,
    gray_img_dst_data_empty_n,
    full_n_reg_0,
    \dout_buf_reg[7]_0 ,
    empty_n,
    ap_clk,
    DINADIN,
    WEA,
    ap_rst_n_inv,
    dout_valid_reg_0,
    Q,
    ap_rst_n,
    push,
    pop,
    E);
  output gray_img_dst_data_full_n;
  output gray_img_dst_data_empty_n;
  output full_n_reg_0;
  output [7:0]\dout_buf_reg[7]_0 ;
  output empty_n;
  input ap_clk;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input [0:0]Q;
  input ap_rst_n;
  input push;
  input pop;
  input [0:0]E;

  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_5 ;
  wire \dout_buf[1]_i_1_n_5 ;
  wire \dout_buf[2]_i_1_n_5 ;
  wire \dout_buf[3]_i_1_n_5 ;
  wire \dout_buf[4]_i_1_n_5 ;
  wire \dout_buf[5]_i_1_n_5 ;
  wire \dout_buf[6]_i_1_n_5 ;
  wire \dout_buf[7]_i_2_n_5 ;
  wire [7:0]\dout_buf_reg[7]_0 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_5;
  wire full_n_i_1__2_n_5;
  wire full_n_i_2__3_n_5;
  wire full_n_i_3__3_n_5;
  wire full_n_i_4__3_n_5;
  wire full_n_reg_0;
  wire gray_img_dst_data_empty_n;
  wire gray_img_dst_data_full_n;
  wire mem_reg_bram_0_i_13__3_n_5;
  wire mem_reg_bram_0_i_14__3_n_5;
  wire mem_reg_bram_0_i_15__3_n_5;
  wire mem_reg_bram_0_i_16__3_n_5;
  wire mem_reg_bram_0_i_17__2_n_5;
  wire mem_reg_bram_0_i_18__2_n_5;
  wire pop;
  wire push;
  wire [7:0]q_buf;
  wire \q_tmp_reg_n_5_[0] ;
  wire \q_tmp_reg_n_5_[1] ;
  wire \q_tmp_reg_n_5_[2] ;
  wire \q_tmp_reg_n_5_[3] ;
  wire \q_tmp_reg_n_5_[4] ;
  wire \q_tmp_reg_n_5_[5] ;
  wire \q_tmp_reg_n_5_[6] ;
  wire \q_tmp_reg_n_5_[7] ;
  wire \raddr[0]_i_1__0_n_5 ;
  wire \raddr[1]_i_1__0_n_5 ;
  wire \raddr[2]_i_1__0_n_5 ;
  wire \raddr[3]_i_1__0_n_5 ;
  wire \raddr[4]_i_1__0_n_5 ;
  wire \raddr[5]_i_1__0_n_5 ;
  wire \raddr[6]_i_1__0_n_5 ;
  wire \raddr[7]_i_1__1_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[10] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire \raddr_reg_n_5_[5] ;
  wire \raddr_reg_n_5_[6] ;
  wire \raddr_reg_n_5_[7] ;
  wire \raddr_reg_n_5_[8] ;
  wire \raddr_reg_n_5_[9] ;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_5;
  wire show_ahead_i_3__0_n_5;
  wire show_ahead_reg_n_5;
  wire \usedw[0]_i_1__3_n_5 ;
  wire \usedw[10]_i_3__1_n_5 ;
  wire \usedw[10]_i_4__1_n_5 ;
  wire \usedw[8]_i_10__2_n_5 ;
  wire \usedw[8]_i_2__4_n_5 ;
  wire \usedw[8]_i_3__4_n_5 ;
  wire \usedw[8]_i_4__4_n_5 ;
  wire \usedw[8]_i_5__4_n_5 ;
  wire \usedw[8]_i_6__4_n_5 ;
  wire \usedw[8]_i_7__4_n_5 ;
  wire \usedw[8]_i_8__4_n_5 ;
  wire \usedw[8]_i_9__4_n_5 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__1_n_12 ;
  wire \usedw_reg[10]_i_2__1_n_19 ;
  wire \usedw_reg[10]_i_2__1_n_20 ;
  wire \usedw_reg[8]_i_1__3_n_10 ;
  wire \usedw_reg[8]_i_1__3_n_11 ;
  wire \usedw_reg[8]_i_1__3_n_12 ;
  wire \usedw_reg[8]_i_1__3_n_13 ;
  wire \usedw_reg[8]_i_1__3_n_14 ;
  wire \usedw_reg[8]_i_1__3_n_15 ;
  wire \usedw_reg[8]_i_1__3_n_16 ;
  wire \usedw_reg[8]_i_1__3_n_17 ;
  wire \usedw_reg[8]_i_1__3_n_18 ;
  wire \usedw_reg[8]_i_1__3_n_19 ;
  wire \usedw_reg[8]_i_1__3_n_20 ;
  wire \usedw_reg[8]_i_1__3_n_5 ;
  wire \usedw_reg[8]_i_1__3_n_6 ;
  wire \usedw_reg[8]_i_1__3_n_7 ;
  wire \usedw_reg[8]_i_1__3_n_8 ;
  wire \usedw_reg[8]_i_1__3_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__1_n_5 ;
  wire \waddr[10]_i_2__3_n_5 ;
  wire \waddr[10]_i_3_n_5 ;
  wire \waddr[1]_i_1__3_n_5 ;
  wire \waddr[2]_i_1__3_n_5 ;
  wire \waddr[2]_i_2__1_n_5 ;
  wire \waddr[2]_i_3__1_n_5 ;
  wire \waddr[3]_i_1__3_n_5 ;
  wire \waddr[4]_i_1__3_n_5 ;
  wire \waddr[4]_i_2__1_n_5 ;
  wire \waddr[5]_i_1__3_n_5 ;
  wire \waddr[5]_i_2__3_n_5 ;
  wire \waddr[5]_i_3__1_n_5 ;
  wire \waddr[5]_i_4__1_n_5 ;
  wire \waddr[6]_i_1__3_n_5 ;
  wire \waddr[6]_i_2__1_n_5 ;
  wire \waddr[6]_i_3__1_n_5 ;
  wire \waddr[7]_i_1__3_n_5 ;
  wire \waddr[7]_i_2__1_n_5 ;
  wire \waddr[8]_i_1__3_n_5 ;
  wire \waddr[9]_i_1__3_n_5 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_5_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_5_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_5_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_5_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_5_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_5_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_5_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_2 
       (.I0(\q_tmp_reg_n_5_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[7]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_2_n_5 ),
        .Q(\dout_buf_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(gray_img_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(show_ahead_i_2__0_n_5),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_5),
        .I2(push),
        .I3(pop),
        .I4(gray_img_dst_data_full_n),
        .O(full_n_i_1__2_n_5));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[2]),
        .I3(full_n_i_3__3_n_5),
        .I4(full_n_i_4__3_n_5),
        .O(full_n_i_2__3_n_5));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__3
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(gray_img_dst_data_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    grp_read_r_fu_76_ap_start_reg_i_8
       (.I0(gray_img_dst_data_full_n),
        .I1(Q),
        .O(full_n_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15352" *) 
  (* RTL_RAM_NAME = "gray_img_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(gray_img_dst_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_5_[1] ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(pop),
        .I2(\raddr_reg_n_5_[0] ),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__3
       (.I0(\raddr_reg_n_5_[9] ),
        .I1(\raddr_reg_n_5_[10] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(mem_reg_bram_0_i_17__2_n_5),
        .I4(mem_reg_bram_0_i_18__2_n_5),
        .O(mem_reg_bram_0_i_13__3_n_5));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_14__3
       (.I0(mem_reg_bram_0_i_16__3_n_5),
        .I1(\raddr_reg_n_5_[3] ),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[5] ),
        .I4(\raddr_reg_n_5_[6] ),
        .I5(\raddr_reg_n_5_[7] ),
        .O(mem_reg_bram_0_i_14__3_n_5));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__3
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[3] ),
        .I4(\raddr_reg_n_5_[4] ),
        .I5(\raddr_reg_n_5_[5] ),
        .O(mem_reg_bram_0_i_15__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_bram_0_i_16__3
       (.I0(\raddr_reg_n_5_[1] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[2] ),
        .O(mem_reg_bram_0_i_16__3_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__2
       (.I0(\raddr_reg_n_5_[6] ),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(\raddr_reg_n_5_[8] ),
        .I3(\raddr_reg_n_5_[1] ),
        .O(mem_reg_bram_0_i_17__2_n_5));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_18__2
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[3] ),
        .O(mem_reg_bram_0_i_18__2_n_5));
  LUT6 #(
    .INIT(64'h8AAAFFFF20000000)) 
    mem_reg_bram_0_i_1__1
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(mem_reg_bram_0_i_14__3_n_5),
        .I2(\raddr_reg_n_5_[8] ),
        .I3(\raddr_reg_n_5_[9] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[10] ),
        .O(rnext[10]));
  LUT5 #(
    .INIT(32'hA2FF0800)) 
    mem_reg_bram_0_i_2__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[8] ),
        .I2(mem_reg_bram_0_i_14__3_n_5),
        .I3(pop),
        .I4(\raddr_reg_n_5_[9] ),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(mem_reg_bram_0_i_15__3_n_5),
        .I2(\raddr_reg_n_5_[6] ),
        .I3(\raddr_reg_n_5_[7] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[8] ),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_bram_0_i_4__3
       (.I0(mem_reg_bram_0_i_15__3_n_5),
        .I1(\raddr_reg_n_5_[6] ),
        .I2(pop),
        .I3(\raddr_reg_n_5_[7] ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_5__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(mem_reg_bram_0_i_15__3_n_5),
        .I2(pop),
        .I3(\raddr_reg_n_5_[6] ),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hA2AAFFFF08000000)) 
    mem_reg_bram_0_i_6__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[3] ),
        .I2(mem_reg_bram_0_i_16__3_n_5),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[5] ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h8AFF2000)) 
    mem_reg_bram_0_i_7__1
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(mem_reg_bram_0_i_16__3_n_5),
        .I2(\raddr_reg_n_5_[3] ),
        .I3(pop),
        .I4(\raddr_reg_n_5_[4] ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(pop),
        .I5(\raddr_reg_n_5_[3] ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__3
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(pop),
        .I4(\raddr_reg_n_5_[2] ),
        .O(rnext[2]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[0]),
        .Q(\q_tmp_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[1]),
        .Q(\q_tmp_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[2]),
        .Q(\q_tmp_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[3]),
        .Q(\q_tmp_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[4]),
        .Q(\q_tmp_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[5]),
        .Q(\q_tmp_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[6]),
        .Q(\q_tmp_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(DINADIN[7]),
        .Q(\q_tmp_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .O(\raddr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(\raddr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(\raddr_reg_n_5_[3] ),
        .O(\raddr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[2] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[1] ),
        .I4(\raddr_reg_n_5_[3] ),
        .I5(\raddr_reg_n_5_[4] ),
        .O(\raddr[4]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \raddr[5]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(\raddr_reg_n_5_[3] ),
        .I2(mem_reg_bram_0_i_16__3_n_5),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[5] ),
        .O(\raddr[5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \raddr[6]_i_1__0 
       (.I0(mem_reg_bram_0_i_13__3_n_5),
        .I1(mem_reg_bram_0_i_16__3_n_5),
        .I2(\raddr_reg_n_5_[3] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[5] ),
        .I5(\raddr_reg_n_5_[6] ),
        .O(\raddr[6]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \raddr[7]_i_1__1 
       (.I0(\raddr_reg_n_5_[7] ),
        .I1(mem_reg_bram_0_i_16__3_n_5),
        .I2(\raddr_reg_n_5_[3] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[5] ),
        .I5(\raddr_reg_n_5_[6] ),
        .O(\raddr[7]_i_1__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(\raddr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__2
       (.I0(show_ahead_i_2__0_n_5),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    show_ahead_i_2__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[8]),
        .I4(show_ahead_i_3__0_n_5),
        .O(show_ahead_i_2__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    show_ahead_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[6]),
        .O(show_ahead_i_3__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__3 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__1 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__1 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__1_n_5 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__2 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10__2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__4 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__4 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__4 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__4 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__4 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__4 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__4 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__3_n_5 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__1_n_19 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__1 
       (.CI(\usedw_reg[8]_i_1__3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__1_n_19 ,\usedw_reg[10]_i_2__1_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__1_n_5 ,\usedw[10]_i_4__1_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_20 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_19 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_18 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_17 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_16 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_15 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_14 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_13 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__3 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__3_n_5 ,\usedw_reg[8]_i_1__3_n_6 ,\usedw_reg[8]_i_1__3_n_7 ,\usedw_reg[8]_i_1__3_n_8 ,\usedw_reg[8]_i_1__3_n_9 ,\usedw_reg[8]_i_1__3_n_10 ,\usedw_reg[8]_i_1__3_n_11 ,\usedw_reg[8]_i_1__3_n_12 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__4_n_5 }),
        .O({\usedw_reg[8]_i_1__3_n_13 ,\usedw_reg[8]_i_1__3_n_14 ,\usedw_reg[8]_i_1__3_n_15 ,\usedw_reg[8]_i_1__3_n_16 ,\usedw_reg[8]_i_1__3_n_17 ,\usedw_reg[8]_i_1__3_n_18 ,\usedw_reg[8]_i_1__3_n_19 ,\usedw_reg[8]_i_1__3_n_20 }),
        .S({\usedw[8]_i_3__4_n_5 ,\usedw[8]_i_4__4_n_5 ,\usedw[8]_i_5__4_n_5 ,\usedw[8]_i_6__4_n_5 ,\usedw[8]_i_7__4_n_5 ,\usedw[8]_i_8__4_n_5 ,\usedw[8]_i_9__4_n_5 ,\usedw[8]_i_10__2_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__1_n_20 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[10]_i_3_n_5 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__3 
       (.I0(\waddr[2]_i_2__1_n_5 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__3 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__1_n_5 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__1_n_5 ),
        .O(\waddr[2]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__3 
       (.I0(\waddr[4]_i_2__1_n_5 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__3 
       (.I0(\waddr[4]_i_2__1_n_5 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__1_n_5 ),
        .O(\waddr[4]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__3 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__3_n_5 ),
        .I4(\waddr[5]_i_3__1_n_5 ),
        .I5(\waddr[5]_i_4__1_n_5 ),
        .O(\waddr[5]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__3 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__1 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__1_n_5 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__3 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__1_n_5 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__1_n_5 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__3_n_5 ),
        .O(\waddr[6]_i_3__1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__3 
       (.I0(\waddr[7]_i_2__1_n_5 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__1_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3_n_5 ),
        .O(\waddr[8]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__3 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_5 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__3_n_5 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__3_n_5 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__3_n_5 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__3_n_5 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__3_n_5 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__3_n_5 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__3_n_5 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__3_n_5 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__3_n_5 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__3_n_5 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w8_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d1920_A_0
   (gray_img_src_data_full_n,
    gray_img_src_data_empty_n,
    DINADIN,
    Q,
    empty_n,
    ap_clk,
    D,
    push,
    ap_rst_n_inv,
    dout_valid_reg_0,
    ram_reg_bram_0,
    show_ahead_reg_0,
    ap_rst_n,
    mem_reg_bram_0_0,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read,
    E,
    \usedw_reg[0]_0 );
  output gray_img_src_data_full_n;
  output gray_img_src_data_empty_n;
  output [7:0]DINADIN;
  output [7:0]Q;
  output empty_n;
  input ap_clk;
  input [7:0]D;
  input push;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input ram_reg_bram_0;
  input show_ahead_reg_0;
  input ap_rst_n;
  input mem_reg_bram_0_0;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  input [0:0]E;
  input [0:0]\usedw_reg[0]_0 ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_5 ;
  wire \dout_buf[1]_i_1_n_5 ;
  wire \dout_buf[2]_i_1_n_5 ;
  wire \dout_buf[3]_i_1_n_5 ;
  wire \dout_buf[4]_i_1_n_5 ;
  wire \dout_buf[5]_i_1_n_5 ;
  wire \dout_buf[6]_i_1_n_5 ;
  wire \dout_buf[7]_i_2_n_5 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__1_n_5;
  wire empty_n_i_3__1_n_5;
  wire empty_n_i_4__1_n_5;
  wire full_n_i_1__1_n_5;
  wire full_n_i_2__2_n_5;
  wire full_n_i_3__2_n_5;
  wire full_n_i_4__2_n_5;
  wire gray_img_src_data_empty_n;
  wire gray_img_src_data_full_n;
  wire mem_reg_bram_0_0;
  wire mem_reg_bram_0_i_13__1_n_5;
  wire mem_reg_bram_0_i_14__1_n_5;
  wire mem_reg_bram_0_i_15__2_n_5;
  wire mem_reg_bram_0_i_16__1_n_5;
  wire mem_reg_bram_0_i_18__1_n_5;
  wire mem_reg_bram_0_i_20__2_n_5;
  wire mem_reg_bram_0_i_22__0_n_5;
  wire push;
  wire [7:0]q_buf;
  wire \q_tmp_reg_n_5_[0] ;
  wire \q_tmp_reg_n_5_[1] ;
  wire \q_tmp_reg_n_5_[2] ;
  wire \q_tmp_reg_n_5_[3] ;
  wire \q_tmp_reg_n_5_[4] ;
  wire \q_tmp_reg_n_5_[5] ;
  wire \q_tmp_reg_n_5_[6] ;
  wire \q_tmp_reg_n_5_[7] ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[10] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire \raddr_reg_n_5_[5] ;
  wire \raddr_reg_n_5_[6] ;
  wire \raddr_reg_n_5_[7] ;
  wire \raddr_reg_n_5_[8] ;
  wire \raddr_reg_n_5_[9] ;
  wire ram_reg_bram_0;
  wire [10:0]rnext;
  wire show_ahead0;
  wire show_ahead_reg_0;
  wire show_ahead_reg_n_5;
  wire \usedw[0]_i_1__2_n_5 ;
  wire \usedw[10]_i_3__0_n_5 ;
  wire \usedw[10]_i_4__0_n_5 ;
  wire \usedw[8]_i_10_n_5 ;
  wire \usedw[8]_i_2__3_n_5 ;
  wire \usedw[8]_i_3__3_n_5 ;
  wire \usedw[8]_i_4__3_n_5 ;
  wire \usedw[8]_i_5__3_n_5 ;
  wire \usedw[8]_i_6__3_n_5 ;
  wire \usedw[8]_i_7__3_n_5 ;
  wire \usedw[8]_i_8__3_n_5 ;
  wire \usedw[8]_i_9__3_n_5 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[0]_0 ;
  wire \usedw_reg[10]_i_2__0_n_12 ;
  wire \usedw_reg[10]_i_2__0_n_19 ;
  wire \usedw_reg[10]_i_2__0_n_20 ;
  wire \usedw_reg[8]_i_1__2_n_10 ;
  wire \usedw_reg[8]_i_1__2_n_11 ;
  wire \usedw_reg[8]_i_1__2_n_12 ;
  wire \usedw_reg[8]_i_1__2_n_13 ;
  wire \usedw_reg[8]_i_1__2_n_14 ;
  wire \usedw_reg[8]_i_1__2_n_15 ;
  wire \usedw_reg[8]_i_1__2_n_16 ;
  wire \usedw_reg[8]_i_1__2_n_17 ;
  wire \usedw_reg[8]_i_1__2_n_18 ;
  wire \usedw_reg[8]_i_1__2_n_19 ;
  wire \usedw_reg[8]_i_1__2_n_20 ;
  wire \usedw_reg[8]_i_1__2_n_5 ;
  wire \usedw_reg[8]_i_1__2_n_6 ;
  wire \usedw_reg[8]_i_1__2_n_7 ;
  wire \usedw_reg[8]_i_1__2_n_8 ;
  wire \usedw_reg[8]_i_1__2_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_5 ;
  wire \waddr[10]_i_1__3_n_5 ;
  wire \waddr[10]_i_2__2_n_5 ;
  wire \waddr[1]_i_1__2_n_5 ;
  wire \waddr[2]_i_1__2_n_5 ;
  wire \waddr[2]_i_2__0_n_5 ;
  wire \waddr[2]_i_3__0_n_5 ;
  wire \waddr[3]_i_1__2_n_5 ;
  wire \waddr[4]_i_1__2_n_5 ;
  wire \waddr[4]_i_2__0_n_5 ;
  wire \waddr[5]_i_1__2_n_5 ;
  wire \waddr[5]_i_2__2_n_5 ;
  wire \waddr[5]_i_3__0_n_5 ;
  wire \waddr[5]_i_4__0_n_5 ;
  wire \waddr[6]_i_1__2_n_5 ;
  wire \waddr[6]_i_2__0_n_5 ;
  wire \waddr[6]_i_3__0_n_5 ;
  wire \waddr[7]_i_1__2_n_5 ;
  wire \waddr[7]_i_2__0_n_5 ;
  wire \waddr[8]_i_1__2_n_5 ;
  wire \waddr[9]_i_1__2_n_5 ;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_5_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_5_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_5_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_5_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_5_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_5_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_5_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_2 
       (.I0(\q_tmp_reg_n_5_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_5),
        .O(\dout_buf[7]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[7]_i_2_n_5 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(gray_img_src_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFDF00D)) 
    empty_n_i_1
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__1_n_5),
        .I2(show_ahead_reg_0),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(empty_n_i_3__1_n_5),
        .I3(empty_n_i_4__1_n_5),
        .O(empty_n_i_2__1_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__1_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[8]),
        .O(empty_n_i_4__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_5),
        .I2(push),
        .I3(show_ahead_reg_0),
        .I4(gray_img_src_data_full_n),
        .O(full_n_i_1__1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__2_n_5),
        .I4(full_n_i_4__2_n_5),
        .O(full_n_i_2__2_n_5));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(gray_img_src_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15352" *) 
  (* RTL_RAM_NAME = "gray_img_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(gray_img_src_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h007FFFFF80800000)) 
    mem_reg_bram_0_i_1
       (.I0(\raddr_reg_n_5_[8] ),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(mem_reg_bram_0_i_13__1_n_5),
        .I3(mem_reg_bram_0_i_14__1_n_5),
        .I4(\raddr_reg_n_5_[9] ),
        .I5(\raddr_reg_n_5_[10] ),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h009C)) 
    mem_reg_bram_0_i_10__1
       (.I0(show_ahead_reg_0),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(mem_reg_bram_0_i_14__1_n_5),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_11__1
       (.I0(show_ahead_reg_0),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(mem_reg_bram_0_i_14__1_n_5),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    mem_reg_bram_0_i_13__1
       (.I0(mem_reg_bram_0_i_18__1_n_5),
        .I1(mem_reg_bram_0_0),
        .I2(empty_n),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(\raddr_reg_n_5_[3] ),
        .I5(mem_reg_bram_0_i_15__2_n_5),
        .O(mem_reg_bram_0_i_13__1_n_5));
  LUT5 #(
    .INIT(32'h20220000)) 
    mem_reg_bram_0_i_14__1
       (.I0(mem_reg_bram_0_i_20__2_n_5),
        .I1(mem_reg_bram_0_i_15__2_n_5),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read),
        .I3(gray_img_src_data_empty_n),
        .I4(empty_n),
        .O(mem_reg_bram_0_i_14__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_bram_0_i_15__2
       (.I0(\raddr_reg_n_5_[5] ),
        .I1(\raddr_reg_n_5_[4] ),
        .I2(\raddr_reg_n_5_[6] ),
        .O(mem_reg_bram_0_i_15__2_n_5));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_bram_0_i_16__1
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[2] ),
        .I2(empty_n),
        .I3(mem_reg_bram_0_0),
        .I4(\raddr_reg_n_5_[1] ),
        .I5(\raddr_reg_n_5_[0] ),
        .O(mem_reg_bram_0_i_16__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_18__1
       (.I0(\raddr_reg_n_5_[0] ),
        .I1(\raddr_reg_n_5_[1] ),
        .O(mem_reg_bram_0_i_18__1_n_5));
  LUT5 #(
    .INIT(32'h00008000)) 
    mem_reg_bram_0_i_20__2
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[8] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[3] ),
        .I4(mem_reg_bram_0_i_22__0_n_5),
        .O(mem_reg_bram_0_i_20__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    mem_reg_bram_0_i_22__0
       (.I0(\raddr_reg_n_5_[10] ),
        .I1(\raddr_reg_n_5_[9] ),
        .I2(\raddr_reg_n_5_[7] ),
        .I3(\raddr_reg_n_5_[0] ),
        .O(mem_reg_bram_0_i_22__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    mem_reg_bram_0_i_2__1
       (.I0(\raddr_reg_n_5_[8] ),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(mem_reg_bram_0_i_15__2_n_5),
        .I3(mem_reg_bram_0_i_16__1_n_5),
        .I4(\raddr_reg_n_5_[9] ),
        .I5(mem_reg_bram_0_i_14__1_n_5),
        .O(rnext[9]));
  LUT5 #(
    .INIT(32'h44144444)) 
    mem_reg_bram_0_i_3__1
       (.I0(mem_reg_bram_0_i_14__1_n_5),
        .I1(\raddr_reg_n_5_[8] ),
        .I2(\raddr_reg_n_5_[7] ),
        .I3(mem_reg_bram_0_i_15__2_n_5),
        .I4(mem_reg_bram_0_i_16__1_n_5),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_bram_0_i_4__1
       (.I0(\raddr_reg_n_5_[7] ),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[6] ),
        .I4(mem_reg_bram_0_i_16__1_n_5),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h14505050)) 
    mem_reg_bram_0_i_5__1
       (.I0(mem_reg_bram_0_i_14__1_n_5),
        .I1(mem_reg_bram_0_i_16__1_n_5),
        .I2(\raddr_reg_n_5_[6] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[5] ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h1450)) 
    mem_reg_bram_0_i_6__1
       (.I0(mem_reg_bram_0_i_14__1_n_5),
        .I1(mem_reg_bram_0_i_16__1_n_5),
        .I2(\raddr_reg_n_5_[5] ),
        .I3(\raddr_reg_n_5_[4] ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h14)) 
    mem_reg_bram_0_i_7
       (.I0(mem_reg_bram_0_i_14__1_n_5),
        .I1(\raddr_reg_n_5_[4] ),
        .I2(mem_reg_bram_0_i_16__1_n_5),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5515555500400000)) 
    mem_reg_bram_0_i_8__1
       (.I0(mem_reg_bram_0_i_14__1_n_5),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(show_ahead_reg_0),
        .I4(\raddr_reg_n_5_[2] ),
        .I5(\raddr_reg_n_5_[3] ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0000BF40)) 
    mem_reg_bram_0_i_9__1
       (.I0(show_ahead_reg_0),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(mem_reg_bram_0_i_14__1_n_5),
        .O(rnext[2]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(\raddr_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(\raddr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(\raddr_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__0
       (.I0(Q[7]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15__0
       (.I0(Q[6]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16__0
       (.I0(Q[5]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17__0
       (.I0(Q[4]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_18__0
       (.I0(Q[3]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19__0
       (.I0(Q[2]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20__0
       (.I0(Q[1]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_21__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    show_ahead_i_1__1
       (.I0(push),
        .I1(empty_n_i_2__1_n_5),
        .I2(usedw_reg[0]),
        .I3(show_ahead_reg_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__0 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__0 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__0_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \usedw[8]_i_10 
       (.I0(usedw_reg[1]),
        .I1(show_ahead_reg_0),
        .I2(push),
        .O(\usedw[8]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__3 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__3 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__3 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__3 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__3 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__3 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__3 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw[0]_i_1__2_n_5 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_19 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__0 
       (.CI(\usedw_reg[8]_i_1__2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__0_n_19 ,\usedw_reg[10]_i_2__0_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__0_n_5 ,\usedw[10]_i_4__0_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_20 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_19 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_18 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_17 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_16 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_15 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_14 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[8]_i_1__2_n_13 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__2 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__2_n_5 ,\usedw_reg[8]_i_1__2_n_6 ,\usedw_reg[8]_i_1__2_n_7 ,\usedw_reg[8]_i_1__2_n_8 ,\usedw_reg[8]_i_1__2_n_9 ,\usedw_reg[8]_i_1__2_n_10 ,\usedw_reg[8]_i_1__2_n_11 ,\usedw_reg[8]_i_1__2_n_12 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__3_n_5 }),
        .O({\usedw_reg[8]_i_1__2_n_13 ,\usedw_reg[8]_i_1__2_n_14 ,\usedw_reg[8]_i_1__2_n_15 ,\usedw_reg[8]_i_1__2_n_16 ,\usedw_reg[8]_i_1__2_n_17 ,\usedw_reg[8]_i_1__2_n_18 ,\usedw_reg[8]_i_1__2_n_19 ,\usedw_reg[8]_i_1__2_n_20 }),
        .S({\usedw[8]_i_3__3_n_5 ,\usedw[8]_i_4__3_n_5 ,\usedw[8]_i_5__3_n_5 ,\usedw[8]_i_6__3_n_5 ,\usedw[8]_i_7__3_n_5 ,\usedw[8]_i_8__3_n_5 ,\usedw[8]_i_9__3_n_5 ,\usedw[8]_i_10_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_20 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_2__2_n_5 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__2_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__2 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__2 
       (.I0(\waddr[2]_i_2__0_n_5 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_5 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_5 ),
        .O(\waddr[2]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__2 
       (.I0(\waddr[4]_i_2__0_n_5 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__2 
       (.I0(\waddr[4]_i_2__0_n_5 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_5 ),
        .O(\waddr[4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__2_n_5 ),
        .I4(\waddr[5]_i_3__0_n_5 ),
        .I5(\waddr[5]_i_4__0_n_5 ),
        .O(\waddr[5]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__2_n_5 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_5 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_5 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__2_n_5 ),
        .O(\waddr[6]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[7]_i_2__0_n_5 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__2_n_5 ),
        .O(\waddr[8]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__2 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__2_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_5 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__3_n_5 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_5 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_5 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_5 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_5 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_5 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_5 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__2_n_5 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__2_n_5 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__2_n_5 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S
   (gaussian_mat_data_full_n,
    gaussian_mat_data_empty_n,
    E,
    DINADIN,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    Q,
    ap_rst_n,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read,
    internal_full_n_reg_0,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    SR,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][0] ,
    D);
  output gaussian_mat_data_full_n;
  output gaussian_mat_data_empty_n;
  output [0:0]E;
  output [7:0]DINADIN;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;
  input internal_full_n_reg_0;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [0:0]SR;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire gaussian_mat_data_empty_n;
  wire gaussian_mat_data_full_n;
  wire internal_empty_n_i_1_n_5;
  wire internal_full_n;
  wire internal_full_n_i_1_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S_shiftReg U_edge_canny_detector_fifo_w8_d2_S_ram
       (.D(D),
        .DINADIN(DINADIN),
        .Q({\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_7(ram_reg_bram_0_7));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_100_reg_310[12]_i_2 
       (.I0(gaussian_mat_data_full_n),
        .I1(Q),
        .O(E));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(gaussian_mat_data_empty_n),
        .I3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_5),
        .Q(gaussian_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(gaussian_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read),
        .I4(gaussian_mat_data_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_5),
        .Q(gaussian_mat_data_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read),
        .I2(gaussian_mat_data_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S_shiftReg
   (DINADIN,
    \SRL_SIG_reg[1][7]_0 ,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk);
  output [7:0]DINADIN;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [1:0]Q;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_13__5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_14__5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_15__5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_16__5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_17__6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_18__5
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_19__5
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_20__5
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_25__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_2),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_3),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_6),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_7),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5760_A
   (Q,
    phase_mat_data_empty_n,
    phase_mat_data_full_n,
    dout_valid_reg_0,
    \dout_buf_reg[7]_0 ,
    ap_clk,
    D,
    WEA,
    mem_reg_bram_1_0,
    SR,
    push,
    ap_rst_n,
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
    magnitude_mat_data_empty_n,
    cmp_i_i161_i_i_reg_879);
  output [0:0]Q;
  output phase_mat_data_empty_n;
  output phase_mat_data_full_n;
  output dout_valid_reg_0;
  output [7:0]\dout_buf_reg[7]_0 ;
  input ap_clk;
  input [5:0]D;
  input [0:0]WEA;
  input [0:0]mem_reg_bram_1_0;
  input [0:0]SR;
  input push;
  input ap_rst_n;
  input xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;
  input magnitude_mat_data_empty_n;
  input cmp_i_i161_i_i_reg_879;

  wire [5:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire cmp_i_i161_i_i_reg_879;
  wire \dout_buf[0]_i_1_n_5 ;
  wire \dout_buf[1]_i_1_n_5 ;
  wire \dout_buf[2]_i_1_n_5 ;
  wire \dout_buf[3]_i_1_n_5 ;
  wire \dout_buf[4]_i_1_n_5 ;
  wire \dout_buf[5]_i_1_n_5 ;
  wire \dout_buf[6]_i_1_n_5 ;
  wire \dout_buf[7]_i_2_n_5 ;
  wire [7:0]\dout_buf_reg[7]_0 ;
  wire dout_valid_i_1__0_n_5;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__0_n_5;
  wire empty_n_i_2__0_n_5;
  wire empty_n_i_3__0_n_5;
  wire empty_n_i_4__0_n_5;
  wire full_n_i_1__0_n_5;
  wire full_n_i_3__0_n_5;
  wire full_n_i_4__0_n_5;
  wire magnitude_mat_data_empty_n;
  wire mem_reg_bram_0_i_1__4_n_5;
  wire mem_reg_bram_0_i_22__1_n_5;
  wire mem_reg_bram_0_i_23__0_n_5;
  wire mem_reg_bram_0_i_24__0_n_5;
  wire mem_reg_bram_0_i_25__0_n_5;
  wire mem_reg_bram_0_i_26__0_n_5;
  wire mem_reg_bram_0_i_27__0_n_5;
  wire mem_reg_bram_0_i_28__0_n_5;
  wire mem_reg_bram_0_i_2__0_n_5;
  wire mem_reg_bram_0_i_31__0_n_5;
  wire mem_reg_bram_0_i_32_n_5;
  wire mem_reg_bram_0_i_7__3_n_5;
  wire mem_reg_bram_0_n_141;
  wire mem_reg_bram_0_n_142;
  wire mem_reg_bram_0_n_143;
  wire mem_reg_bram_0_n_144;
  wire mem_reg_bram_0_n_5;
  wire mem_reg_bram_0_n_6;
  wire mem_reg_bram_0_n_65;
  wire mem_reg_bram_0_n_66;
  wire mem_reg_bram_0_n_67;
  wire mem_reg_bram_0_n_68;
  wire mem_reg_bram_0_n_69;
  wire mem_reg_bram_0_n_70;
  wire mem_reg_bram_0_n_71;
  wire mem_reg_bram_0_n_72;
  wire [0:0]mem_reg_bram_1_0;
  wire mem_reg_bram_1_i_1__0_n_5;
  wire p_1_in;
  wire phase_mat_data_empty_n;
  wire phase_mat_data_full_n;
  wire pop;
  wire push;
  wire [7:0]q_buf;
  wire [7:1]q_tmp;
  wire [12:0]raddr;
  wire [12:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_5 ;
  wire \usedw[12]_i_1__0_n_5 ;
  wire \usedw[12]_i_3__0_n_5 ;
  wire \usedw[12]_i_4__0_n_5 ;
  wire \usedw[12]_i_5__0_n_5 ;
  wire \usedw[12]_i_6__0_n_5 ;
  wire \usedw[8]_i_10__1_n_5 ;
  wire \usedw[8]_i_2__0_n_5 ;
  wire \usedw[8]_i_3__0_n_5 ;
  wire \usedw[8]_i_4__0_n_5 ;
  wire \usedw[8]_i_5__0_n_5 ;
  wire \usedw[8]_i_6__0_n_5 ;
  wire \usedw[8]_i_7__0_n_5 ;
  wire \usedw[8]_i_8__0_n_5 ;
  wire \usedw[8]_i_9__0_n_5 ;
  wire [12:0]usedw_reg;
  wire \usedw_reg[12]_i_2__0_n_10 ;
  wire \usedw_reg[12]_i_2__0_n_11 ;
  wire \usedw_reg[12]_i_2__0_n_12 ;
  wire \usedw_reg[12]_i_2__0_n_17 ;
  wire \usedw_reg[12]_i_2__0_n_18 ;
  wire \usedw_reg[12]_i_2__0_n_19 ;
  wire \usedw_reg[12]_i_2__0_n_20 ;
  wire \usedw_reg[8]_i_1__0_n_10 ;
  wire \usedw_reg[8]_i_1__0_n_11 ;
  wire \usedw_reg[8]_i_1__0_n_12 ;
  wire \usedw_reg[8]_i_1__0_n_13 ;
  wire \usedw_reg[8]_i_1__0_n_14 ;
  wire \usedw_reg[8]_i_1__0_n_15 ;
  wire \usedw_reg[8]_i_1__0_n_16 ;
  wire \usedw_reg[8]_i_1__0_n_17 ;
  wire \usedw_reg[8]_i_1__0_n_18 ;
  wire \usedw_reg[8]_i_1__0_n_19 ;
  wire \usedw_reg[8]_i_1__0_n_20 ;
  wire \usedw_reg[8]_i_1__0_n_5 ;
  wire \usedw_reg[8]_i_1__0_n_6 ;
  wire \usedw_reg[8]_i_1__0_n_7 ;
  wire \usedw_reg[8]_i_1__0_n_8 ;
  wire \usedw_reg[8]_i_1__0_n_9 ;
  wire [11:0]waddr;
  wire \waddr[0]_i_1__4_n_5 ;
  wire \waddr[10]_i_1__0_n_5 ;
  wire \waddr[10]_i_2__0_n_5 ;
  wire \waddr[11]_i_1__0_n_5 ;
  wire \waddr[12]_i_2__0_n_5 ;
  wire \waddr[12]_i_3__0_n_5 ;
  wire \waddr[12]_i_4__0_n_5 ;
  wire \waddr[12]_i_5__0_n_5 ;
  wire \waddr[12]_i_6__0_n_5 ;
  wire \waddr[1]_i_1__0_n_5 ;
  wire \waddr[2]_i_1__0_n_5 ;
  wire \waddr[3]_i_1__0_n_5 ;
  wire \waddr[4]_i_1__0_n_5 ;
  wire \waddr[5]_i_1__0_n_5 ;
  wire \waddr[5]_i_2__0_n_5 ;
  wire \waddr[6]_i_1__0_n_5 ;
  wire \waddr[7]_i_1__0_n_5 ;
  wire \waddr[8]_i_1__0_n_5 ;
  wire \waddr[9]_i_1__0_n_5 ;
  wire \waddr[9]_i_2__0_n_5 ;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire [7:3]\NLW_usedw_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [7:4]\NLW_usedw_reg[12]_i_2__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h8F)) 
    ap_enable_reg_pp1_iter0_i_5
       (.I0(phase_mat_data_empty_n),
        .I1(magnitude_mat_data_empty_n),
        .I2(cmp_i_i161_i_i_reg_879),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[7]_i_1 
       (.I0(mem_reg_bram_0_i_28__0_n_5),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_2 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_5 ),
        .Q(\dout_buf_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_2_n_5 ),
        .Q(\dout_buf_reg[7]_0 [7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n),
        .I1(phase_mat_data_empty_n),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read),
        .O(dout_valid_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_5),
        .Q(phase_mat_data_empty_n),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFF7F007)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_5),
        .I1(usedw_reg[0]),
        .I2(push),
        .I3(mem_reg_bram_0_i_28__0_n_5),
        .I4(empty_n),
        .O(empty_n_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[1]),
        .I4(empty_n_i_3__0_n_5),
        .I5(empty_n_i_4__0_n_5),
        .O(empty_n_i_2__0_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[12]),
        .O(empty_n_i_3__0_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4__0
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[11]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[10]),
        .O(empty_n_i_4__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_bram_0_i_28__0_n_5),
        .I3(push),
        .I4(phase_mat_data_full_n),
        .O(full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    full_n_i_2__0
       (.I0(full_n_i_3__0_n_5),
        .I1(full_n_i_4__0_n_5),
        .I2(usedw_reg[0]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[12]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[9]),
        .I3(usedw_reg[1]),
        .I4(usedw_reg[11]),
        .I5(usedw_reg[5]),
        .O(full_n_i_3__0_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4__0
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[6]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[10]),
        .O(full_n_i_4__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(phase_mat_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46072" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext[11:8],mem_reg_bram_0_i_7__3_n_5,rnext[6:0],1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:8],mem_reg_bram_0_n_65,mem_reg_bram_0_n_66,mem_reg_bram_0_n_67,mem_reg_bram_0_n_68,mem_reg_bram_0_n_69,mem_reg_bram_0_n_70,mem_reg_bram_0_n_71,mem_reg_bram_0_n_72}),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({mem_reg_bram_0_n_141,mem_reg_bram_0_n_142,mem_reg_bram_0_n_143,mem_reg_bram_0_n_144}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(mem_reg_bram_0_n_5),
        .CASOUTSBITERR(mem_reg_bram_0_n_6),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[5:3],D[4],D[2:0],D[1]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_bram_0_i_1__4_n_5),
        .ENBWREN(mem_reg_bram_0_i_2__0_n_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_10__0
       (.I0(raddr[3]),
        .I1(mem_reg_bram_0_i_27__0_n_5),
        .I2(raddr[4]),
        .I3(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    mem_reg_bram_0_i_11__0
       (.I0(mem_reg_bram_0_i_28__0_n_5),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h0000AA6A)) 
    mem_reg_bram_0_i_12__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_28__0_n_5),
        .I4(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_13__0
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_28__0_n_5),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_14__0
       (.I0(mem_reg_bram_0_i_28__0_n_5),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_bram_0_i_1__4
       (.I0(phase_mat_data_full_n),
        .I1(Q),
        .O(mem_reg_bram_0_i_1__4_n_5));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_22__1
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_bram_0_i_27__0_n_5),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[7]),
        .O(mem_reg_bram_0_i_22__1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_bram_0_i_23__0
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .O(mem_reg_bram_0_i_23__0_n_5));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem_reg_bram_0_i_24__0
       (.I0(mem_reg_bram_0_i_31__0_n_5),
        .I1(raddr[2]),
        .I2(raddr[6]),
        .I3(raddr[12]),
        .I4(mem_reg_bram_0_i_32_n_5),
        .I5(mem_reg_bram_0_i_28__0_n_5),
        .O(mem_reg_bram_0_i_24__0_n_5));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_0_i_25__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_bram_0_i_27__0_n_5),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(mem_reg_bram_0_i_25__0_n_5));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_26__0
       (.I0(raddr[3]),
        .I1(mem_reg_bram_0_i_28__0_n_5),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_26__0_n_5));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_27__0
       (.I0(empty_n),
        .I1(phase_mat_data_empty_n),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read),
        .I3(raddr[2]),
        .I4(raddr[0]),
        .I5(raddr[1]),
        .O(mem_reg_bram_0_i_27__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_bram_0_i_28__0
       (.I0(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read),
        .I1(phase_mat_data_empty_n),
        .I2(empty_n),
        .O(mem_reg_bram_0_i_28__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF2000DFFF)) 
    mem_reg_bram_0_i_2__0
       (.I0(raddr[11]),
        .I1(mem_reg_bram_0_i_22__1_n_5),
        .I2(raddr[8]),
        .I3(mem_reg_bram_0_i_23__0_n_5),
        .I4(raddr[12]),
        .I5(mem_reg_bram_0_i_24__0_n_5),
        .O(mem_reg_bram_0_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_bram_0_i_31__0
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .I4(raddr[11]),
        .I5(raddr[5]),
        .O(mem_reg_bram_0_i_31__0_n_5));
  LUT4 #(
    .INIT(16'hFFDF)) 
    mem_reg_bram_0_i_32
       (.I0(raddr[4]),
        .I1(raddr[7]),
        .I2(raddr[3]),
        .I3(raddr[0]),
        .O(mem_reg_bram_0_i_32_n_5));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    mem_reg_bram_0_i_3__0
       (.I0(raddr[11]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_25__0_n_5),
        .I3(raddr[8]),
        .I4(raddr[9]),
        .I5(raddr[10]),
        .O(rnext[11]));
  LUT6 #(
    .INIT(64'h4444144444444444)) 
    mem_reg_bram_0_i_4__0
       (.I0(mem_reg_bram_0_i_24__0_n_5),
        .I1(raddr[10]),
        .I2(raddr[9]),
        .I3(raddr[8]),
        .I4(mem_reg_bram_0_i_25__0_n_5),
        .I5(raddr[7]),
        .O(rnext[10]));
  LUT5 #(
    .INIT(32'h51550400)) 
    mem_reg_bram_0_i_5__0
       (.I0(mem_reg_bram_0_i_24__0_n_5),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_25__0_n_5),
        .I3(raddr[8]),
        .I4(raddr[9]),
        .O(rnext[9]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_bram_0_i_6__0
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_26__0_n_5),
        .I3(raddr[5]),
        .I4(raddr[7]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_bram_0_i_7__3
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_26__0_n_5),
        .I3(raddr[5]),
        .O(mem_reg_bram_0_i_7__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_8__0
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_26__0_n_5),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_9__0
       (.I0(mem_reg_bram_0_i_26__0_n_5),
        .I1(raddr[5]),
        .I2(mem_reg_bram_0_i_24__0_n_5),
        .O(rnext[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46072" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext[11:8],mem_reg_bram_0_i_7__3_n_5,rnext[6:0],1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_bram_0_n_65,mem_reg_bram_0_n_66,mem_reg_bram_0_n_67,mem_reg_bram_0_n_68,mem_reg_bram_0_n_69,mem_reg_bram_0_n_70,mem_reg_bram_0_n_71,mem_reg_bram_0_n_72}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({mem_reg_bram_0_n_141,mem_reg_bram_0_n_142,mem_reg_bram_0_n_143,mem_reg_bram_0_n_144}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(mem_reg_bram_0_i_2__0_n_5),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(mem_reg_bram_0_n_5),
        .CASINSBITERR(mem_reg_bram_0_n_6),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[5:3],D[4],D[2:0],D[1]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_bram_1_i_1__0_n_5),
        .ENBWREN(rnext[12]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem_reg_bram_1_0,mem_reg_bram_1_0,mem_reg_bram_1_0,mem_reg_bram_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_bram_1_i_1__0
       (.I0(phase_mat_data_full_n),
        .I1(Q),
        .O(mem_reg_bram_1_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h4444144444444444)) 
    mem_reg_bram_1_i_2__0
       (.I0(mem_reg_bram_0_i_24__0_n_5),
        .I1(raddr[12]),
        .I2(mem_reg_bram_0_i_23__0_n_5),
        .I3(raddr[8]),
        .I4(mem_reg_bram_0_i_22__1_n_5),
        .I5(raddr[11]),
        .O(rnext[12]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[11]),
        .Q(raddr[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[12]),
        .Q(raddr[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_bram_0_i_7__3_n_5),
        .Q(raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_5),
        .I1(usedw_reg[0]),
        .I2(mem_reg_bram_0_i_28__0_n_5),
        .I3(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_1__0 
       (.I0(mem_reg_bram_0_i_28__0_n_5),
        .I1(push),
        .O(\usedw[12]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_3__0 
       (.I0(usedw_reg[11]),
        .I1(usedw_reg[12]),
        .O(\usedw[12]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_4__0 
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[11]),
        .O(\usedw[12]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_5__0 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[12]_i_5__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[12]_i_6__0 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[12]_i_6__0_n_5 ));
  LUT3 #(
    .INIT(8'h95)) 
    \usedw[8]_i_10__1 
       (.I0(usedw_reg[1]),
        .I1(push),
        .I2(mem_reg_bram_0_i_28__0_n_5),
        .O(\usedw[8]_i_10__1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__0 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw[0]_i_1__0_n_5 ),
        .Q(usedw_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[12]_i_2__0_n_19 ),
        .Q(usedw_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[12]_i_2__0_n_18 ),
        .Q(usedw_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[12] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[12]_i_2__0_n_17 ),
        .Q(usedw_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[12]_i_2__0 
       (.CI(\usedw_reg[8]_i_1__0_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[12]_i_2__0_CO_UNCONNECTED [7:3],\usedw_reg[12]_i_2__0_n_10 ,\usedw_reg[12]_i_2__0_n_11 ,\usedw_reg[12]_i_2__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[10:8]}),
        .O({\NLW_usedw_reg[12]_i_2__0_O_UNCONNECTED [7:4],\usedw_reg[12]_i_2__0_n_17 ,\usedw_reg[12]_i_2__0_n_18 ,\usedw_reg[12]_i_2__0_n_19 ,\usedw_reg[12]_i_2__0_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,\usedw[12]_i_3__0_n_5 ,\usedw[12]_i_4__0_n_5 ,\usedw[12]_i_5__0_n_5 ,\usedw[12]_i_6__0_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_20 ),
        .Q(usedw_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_19 ),
        .Q(usedw_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_18 ),
        .Q(usedw_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_17 ),
        .Q(usedw_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_16 ),
        .Q(usedw_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_15 ),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_14 ),
        .Q(usedw_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[8]_i_1__0_n_13 ),
        .Q(usedw_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__0 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__0_n_5 ,\usedw_reg[8]_i_1__0_n_6 ,\usedw_reg[8]_i_1__0_n_7 ,\usedw_reg[8]_i_1__0_n_8 ,\usedw_reg[8]_i_1__0_n_9 ,\usedw_reg[8]_i_1__0_n_10 ,\usedw_reg[8]_i_1__0_n_11 ,\usedw_reg[8]_i_1__0_n_12 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__0_n_5 }),
        .O({\usedw_reg[8]_i_1__0_n_13 ,\usedw_reg[8]_i_1__0_n_14 ,\usedw_reg[8]_i_1__0_n_15 ,\usedw_reg[8]_i_1__0_n_16 ,\usedw_reg[8]_i_1__0_n_17 ,\usedw_reg[8]_i_1__0_n_18 ,\usedw_reg[8]_i_1__0_n_19 ,\usedw_reg[8]_i_1__0_n_20 }),
        .S({\usedw[8]_i_3__0_n_5 ,\usedw[8]_i_4__0_n_5 ,\usedw[8]_i_5__0_n_5 ,\usedw[8]_i_6__0_n_5 ,\usedw[8]_i_7__0_n_5 ,\usedw[8]_i_8__0_n_5 ,\usedw[8]_i_9__0_n_5 ,\usedw[8]_i_10__1_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[12]_i_1__0_n_5 ),
        .D(\usedw_reg[12]_i_2__0_n_20 ),
        .Q(usedw_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1__4 
       (.I0(\waddr[12]_i_4__0_n_5 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[10]_i_1__0 
       (.I0(waddr[10]),
        .I1(\waddr[10]_i_2__0_n_5 ),
        .I2(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[10]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[7]),
        .I2(\waddr[9]_i_2__0_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[8]),
        .O(\waddr[10]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[11]_i_1__0 
       (.I0(waddr[11]),
        .I1(\waddr[12]_i_3__0_n_5 ),
        .I2(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \waddr[12]_i_2__0 
       (.I0(Q),
        .I1(waddr[11]),
        .I2(\waddr[12]_i_3__0_n_5 ),
        .I3(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[12]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[12]_i_3__0 
       (.I0(waddr[10]),
        .I1(waddr[8]),
        .I2(waddr[6]),
        .I3(\waddr[9]_i_2__0_n_5 ),
        .I4(waddr[7]),
        .I5(waddr[9]),
        .O(\waddr[12]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \waddr[12]_i_4__0 
       (.I0(\waddr[12]_i_5__0_n_5 ),
        .I1(\waddr[12]_i_6__0_n_5 ),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[5]),
        .I5(waddr[6]),
        .O(\waddr[12]_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \waddr[12]_i_5__0 
       (.I0(waddr[0]),
        .I1(waddr[10]),
        .I2(waddr[9]),
        .I3(waddr[3]),
        .I4(Q),
        .O(\waddr[12]_i_5__0_n_5 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \waddr[12]_i_6__0 
       (.I0(waddr[4]),
        .I1(waddr[11]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .O(\waddr[12]_i_6__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .I2(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[4]_i_1__0_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[5]_i_2__0_n_5 ),
        .I2(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[5]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .O(\waddr[5]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(\waddr[9]_i_2__0_n_5 ),
        .I2(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \waddr[7]_i_1__0 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(\waddr[9]_i_2__0_n_5 ),
        .I3(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[8]),
        .I1(waddr[7]),
        .I2(\waddr[9]_i_2__0_n_5 ),
        .I3(waddr[6]),
        .I4(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[8]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[8]),
        .I2(waddr[6]),
        .I3(\waddr[9]_i_2__0_n_5 ),
        .I4(waddr[7]),
        .I5(\waddr[12]_i_4__0_n_5 ),
        .O(\waddr[9]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[9]_i_2__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[9]_i_2__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__4_n_5 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__0_n_5 ),
        .Q(waddr[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_1__0_n_5 ),
        .Q(waddr[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[12]_i_2__0_n_5 ),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_5 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_5 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_5 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_5 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_5 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_5 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_5 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__0_n_5 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__0_n_5 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S
   (p_c1_empty_n,
    p_c1_full_n,
    if_dout,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    \low_threshold_read_reg_826_reg[7] ,
    ap_clk,
    SR,
    ap_rst_n);
  output p_c1_empty_n;
  output p_c1_full_n;
  output [7:0]if_dout;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]\low_threshold_read_reg_826_reg[7] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_5;
  wire [7:0]\low_threshold_read_reg_826_reg[7] ;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__18_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_2__0_n_5 ;
  wire \mOutPtr[3]_i_3_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire p_c1_empty_n;
  wire p_c1_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27 U_edge_canny_detector_fifo_w8_d5_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .if_dout(if_dout),
        .\low_threshold_read_reg_826_reg[0] (p_c1_full_n),
        .\low_threshold_read_reg_826_reg[0]_0 (internal_empty_n_reg_0),
        .\low_threshold_read_reg_826_reg[7] (\low_threshold_read_reg_826_reg[7] ));
  LUT6 #(
    .INIT(64'hA888A000AAAAA000)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_c1_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(p_c1_empty_n),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_5),
        .Q(p_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77FF3333F7FFF3F3)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(p_c1_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(p_c1_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_5),
        .Q(p_c1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[3]_i_3_n_5 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[3]_i_3_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h8788)) 
    \mOutPtr[3]_i_1__0 
       (.I0(internal_empty_n_reg_0),
        .I1(p_c1_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(p_c1_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr[3]_i_3_n_5 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \mOutPtr[3]_i_3 
       (.I0(p_c1_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_c1_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[3]_i_3_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[1]_i_1__18_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_5 ),
        .D(\mOutPtr[3]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w8_d5_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8
   (p_c_empty_n,
    p_c_full_n,
    if_dout,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_clk,
    SR,
    ap_rst_n);
  output p_c_empty_n;
  output p_c_full_n;
  output [7:0]if_dout;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]in;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_dout;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_5;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__19_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[3]_i_2_n_5 ;
  wire \mOutPtr[3]_i_3__0_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire p_c_empty_n;
  wire p_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg U_edge_canny_detector_fifo_w8_d5_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\high_threshold_read_reg_831_reg[0] (p_c_full_n),
        .\high_threshold_read_reg_831_reg[0]_0 (internal_empty_n_reg_0),
        .if_dout(if_dout),
        .in(in));
  LUT6 #(
    .INIT(64'hA888A000AAAAA000)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(p_c_empty_n),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_5),
        .Q(p_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77FF3333F7FFF3F3)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(p_c_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(p_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_5),
        .Q(p_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[3]_i_3__0_n_5 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[3]_i_3__0_n_5 ),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8788)) 
    \mOutPtr[3]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(p_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(p_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr[3]_i_3__0_n_5 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \mOutPtr[3]_i_3__0 
       (.I0(p_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[3]_i_3__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg
   (if_dout,
    \high_threshold_read_reg_831_reg[0] ,
    \high_threshold_read_reg_831_reg[0]_0 ,
    Q,
    in,
    ap_clk);
  output [7:0]if_dout;
  input \high_threshold_read_reg_831_reg[0] ;
  input \high_threshold_read_reg_831_reg[0]_0 ;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \high_threshold_read_reg_831_reg[0] ;
  wire \high_threshold_read_reg_831_reg[0]_0 ;
  wire [7:0]if_dout;
  wire [7:0]in;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\high_threshold_read_reg_831_reg[0] ),
        .I1(\high_threshold_read_reg_831_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(if_dout[7]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_fifo_w8_d5_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_shiftReg_27
   (if_dout,
    \low_threshold_read_reg_826_reg[0] ,
    \low_threshold_read_reg_826_reg[0]_0 ,
    Q,
    \low_threshold_read_reg_826_reg[7] ,
    ap_clk);
  output [7:0]if_dout;
  input \low_threshold_read_reg_826_reg[0] ;
  input \low_threshold_read_reg_826_reg[0]_0 ;
  input [3:0]Q;
  input [7:0]\low_threshold_read_reg_826_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [7:0]if_dout;
  wire \low_threshold_read_reg_826_reg[0] ;
  wire \low_threshold_read_reg_826_reg[0]_0 ;
  wire [7:0]\low_threshold_read_reg_826_reg[7] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\low_threshold_read_reg_826_reg[0] ),
        .I1(\low_threshold_read_reg_826_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/p_c1_U/U_edge_canny_detector_fifo_w8_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_826_reg[7] [7]),
        .Q(if_dout[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1
   (P,
    p_3_in,
    \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ,
    ap_block_pp0_stage0_11001,
    DI,
    xor_ln3471_fu_498_p2,
    select_ln3450_2_fu_654_p3,
    ap_clk,
    p_0_in0_out,
    PCOUT,
    icmp_ln79_reg_1822_pp0_iter4_reg,
    tmpQ_4_fu_784_p6,
    \icmp_ln3471_reg_1858_reg[0] ,
    Q,
    gradx1_mat_data_empty_n,
    grady1_mat_data_empty_n,
    \icmp_ln3471_reg_1858_reg[0]_0 ,
    magnitude_mat_data_full_n,
    \icmp_ln79_reg_1822[0]_i_3 ,
    icmp_ln79_reg_1822_pp0_iter8_reg);
  output [23:0]P;
  output p_3_in;
  output \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ;
  output ap_block_pp0_stage0_11001;
  output [0:0]DI;
  output xor_ln3471_fu_498_p2;
  output [11:0]select_ln3450_2_fu_654_p3;
  input ap_clk;
  input [10:0]p_0_in0_out;
  input [47:0]PCOUT;
  input icmp_ln79_reg_1822_pp0_iter4_reg;
  input [0:0]tmpQ_4_fu_784_p6;
  input \icmp_ln3471_reg_1858_reg[0] ;
  input [0:0]Q;
  input gradx1_mat_data_empty_n;
  input grady1_mat_data_empty_n;
  input \icmp_ln3471_reg_1858_reg[0]_0 ;
  input magnitude_mat_data_full_n;
  input \icmp_ln79_reg_1822[0]_i_3 ;
  input icmp_ln79_reg_1822_pp0_iter8_reg;

  wire [0:0]DI;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire gradx1_mat_data_empty_n;
  wire grady1_mat_data_empty_n;
  wire \icmp_ln3471_reg_1858_reg[0] ;
  wire \icmp_ln3471_reg_1858_reg[0]_0 ;
  wire \icmp_ln79_reg_1822[0]_i_3 ;
  wire icmp_ln79_reg_1822_pp0_iter4_reg;
  wire \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ;
  wire icmp_ln79_reg_1822_pp0_iter8_reg;
  wire magnitude_mat_data_full_n;
  wire [10:0]p_0_in0_out;
  wire p_3_in;
  wire [11:0]select_ln3450_2_fu_654_p3;
  wire [0:0]tmpQ_4_fu_784_p6;
  wire xor_ln3471_fu_498_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4 edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4_U
       (.CEP(p_3_in),
        .DI(DI),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .\icmp_ln3471_reg_1858_reg[0] (\icmp_ln3471_reg_1858_reg[0] ),
        .\icmp_ln3471_reg_1858_reg[0]_0 (\icmp_ln3471_reg_1858_reg[0]_0 ),
        .\icmp_ln79_reg_1822[0]_i_3_0 (\icmp_ln79_reg_1822[0]_i_3 ),
        .icmp_ln79_reg_1822_pp0_iter4_reg(icmp_ln79_reg_1822_pp0_iter4_reg),
        .\icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 (\icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ),
        .icmp_ln79_reg_1822_pp0_iter8_reg(icmp_ln79_reg_1822_pp0_iter8_reg),
        .magnitude_mat_data_full_n(magnitude_mat_data_full_n),
        .p_0_in0_out(p_0_in0_out),
        .select_ln3450_2_fu_654_p3(select_ln3450_2_fu_654_p3),
        .tmpQ_4_fu_784_p6(tmpQ_4_fu_784_p6),
        .xor_ln3471_fu_498_p2(xor_ln3471_fu_498_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1_DSP48_4
   (P,
    CEP,
    \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ,
    ap_block_pp0_stage0_11001,
    DI,
    xor_ln3471_fu_498_p2,
    select_ln3450_2_fu_654_p3,
    ap_clk,
    p_0_in0_out,
    PCOUT,
    icmp_ln79_reg_1822_pp0_iter4_reg,
    tmpQ_4_fu_784_p6,
    \icmp_ln3471_reg_1858_reg[0] ,
    Q,
    gradx1_mat_data_empty_n,
    grady1_mat_data_empty_n,
    \icmp_ln3471_reg_1858_reg[0]_0 ,
    magnitude_mat_data_full_n,
    \icmp_ln79_reg_1822[0]_i_3_0 ,
    icmp_ln79_reg_1822_pp0_iter8_reg);
  output [23:0]P;
  output CEP;
  output \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ;
  output ap_block_pp0_stage0_11001;
  output [0:0]DI;
  output xor_ln3471_fu_498_p2;
  output [11:0]select_ln3450_2_fu_654_p3;
  input ap_clk;
  input [10:0]p_0_in0_out;
  input [47:0]PCOUT;
  input icmp_ln79_reg_1822_pp0_iter4_reg;
  input [0:0]tmpQ_4_fu_784_p6;
  input \icmp_ln3471_reg_1858_reg[0] ;
  input [0:0]Q;
  input gradx1_mat_data_empty_n;
  input grady1_mat_data_empty_n;
  input \icmp_ln3471_reg_1858_reg[0]_0 ;
  input magnitude_mat_data_full_n;
  input \icmp_ln79_reg_1822[0]_i_3_0 ;
  input icmp_ln79_reg_1822_pp0_iter8_reg;

  wire CEP;
  wire [0:0]DI;
  wire [23:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire gradx1_mat_data_empty_n;
  wire grady1_mat_data_empty_n;
  wire \icmp_ln3471_reg_1858_reg[0] ;
  wire \icmp_ln3471_reg_1858_reg[0]_0 ;
  wire \icmp_ln79_reg_1822[0]_i_3_0 ;
  wire \icmp_ln79_reg_1822[0]_i_6_n_5 ;
  wire icmp_ln79_reg_1822_pp0_iter4_reg;
  wire \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ;
  wire icmp_ln79_reg_1822_pp0_iter8_reg;
  wire magnitude_mat_data_full_n;
  wire [10:0]p_0_in0_out;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire q_1_reg_18310;
  wire [8:0]select_ln3450_1_fu_567_p3;
  wire [11:0]select_ln3450_2_fu_654_p3;
  wire \select_ln3450_2_reg_1909[7]_i_10_n_5 ;
  wire \select_ln3450_2_reg_1909[7]_i_11_n_5 ;
  wire \select_ln3450_2_reg_1909[7]_i_3_n_5 ;
  wire \select_ln3450_2_reg_1909[7]_i_6_n_5 ;
  wire \select_ln3450_2_reg_1909[7]_i_7_n_5 ;
  wire \select_ln3450_2_reg_1909[7]_i_8_n_5 ;
  wire \select_ln3450_2_reg_1909[7]_i_9_n_5 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_10 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_11 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_12 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_5 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_6 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_7 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_8 ;
  wire \select_ln3450_2_reg_1909_reg[7]_i_1_n_9 ;
  wire [0:0]tmpQ_4_fu_784_p6;
  wire \tmp_7_reg_1914_reg[0]_i_1_n_10 ;
  wire \tmp_7_reg_1914_reg[0]_i_1_n_11 ;
  wire \tmp_7_reg_1914_reg[0]_i_1_n_12 ;
  wire xor_ln3471_fu_498_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:3]\NLW_tmp_7_reg_1914_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_7_reg_1914_reg[0]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hF1F1F1E0)) 
    \icmp_ln3471_reg_1858[0]_i_1 
       (.I0(icmp_ln79_reg_1822_pp0_iter4_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(tmpQ_4_fu_784_p6),
        .I3(p_reg_reg_n_80),
        .I4(p_reg_reg_n_79),
        .O(\icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln79_reg_1822[0]_i_1 
       (.I0(Q),
        .I1(ap_block_pp0_stage0_11001),
        .O(CEP));
  LUT6 #(
    .INIT(64'h0070FFFF00700070)) 
    \icmp_ln79_reg_1822[0]_i_3 
       (.I0(gradx1_mat_data_empty_n),
        .I1(grady1_mat_data_empty_n),
        .I2(\icmp_ln3471_reg_1858_reg[0]_0 ),
        .I3(\icmp_ln3471_reg_1858_reg[0] ),
        .I4(magnitude_mat_data_full_n),
        .I5(\icmp_ln79_reg_1822[0]_i_6_n_5 ),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln79_reg_1822[0]_i_6 
       (.I0(\icmp_ln79_reg_1822[0]_i_3_0 ),
        .I1(icmp_ln79_reg_1822_pp0_iter8_reg),
        .O(\icmp_ln79_reg_1822[0]_i_6_n_5 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in0_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(q_1_reg_18310),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(q_1_reg_18310),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1
       (.I0(CEP),
        .I1(\icmp_ln3471_reg_1858_reg[0] ),
        .O(q_1_reg_18310));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln3450_2_reg_1909[7]_i_10 
       (.I0(p_reg_reg_n_85),
        .O(\select_ln3450_2_reg_1909[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln3450_2_reg_1909[7]_i_11 
       (.I0(p_reg_reg_n_86),
        .I1(select_ln3450_1_fu_567_p3[8]),
        .O(\select_ln3450_2_reg_1909[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0F0F0F100011FFF1)) 
    \select_ln3450_2_reg_1909[7]_i_2 
       (.I0(p_reg_reg_n_84),
        .I1(p_reg_reg_n_83),
        .I2(p_reg_reg_n_80),
        .I3(p_reg_reg_n_82),
        .I4(p_reg_reg_n_81),
        .I5(p_reg_reg_n_79),
        .O(select_ln3450_1_fu_567_p3[4]));
  LUT3 #(
    .INIT(8'hE1)) 
    \select_ln3450_2_reg_1909[7]_i_3 
       (.I0(p_reg_reg_n_83),
        .I1(p_reg_reg_n_84),
        .I2(p_reg_reg_n_82),
        .O(\select_ln3450_2_reg_1909[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_2_reg_1909[7]_i_4 
       (.I0(p_reg_reg_n_83),
        .I1(p_reg_reg_n_84),
        .O(select_ln3450_1_fu_567_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln3450_2_reg_1909[7]_i_5 
       (.I0(p_reg_reg_n_84),
        .O(select_ln3450_1_fu_567_p3[0]));
  LUT6 #(
    .INIT(64'h01FFFE01FFFEFFFF)) 
    \select_ln3450_2_reg_1909[7]_i_6 
       (.I0(p_reg_reg_n_82),
        .I1(p_reg_reg_n_83),
        .I2(p_reg_reg_n_84),
        .I3(p_reg_reg_n_81),
        .I4(p_reg_reg_n_80),
        .I5(p_reg_reg_n_79),
        .O(\select_ln3450_2_reg_1909[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA9A85603A85657FD)) 
    \select_ln3450_2_reg_1909[7]_i_7 
       (.I0(p_reg_reg_n_82),
        .I1(p_reg_reg_n_84),
        .I2(p_reg_reg_n_83),
        .I3(p_reg_reg_n_81),
        .I4(p_reg_reg_n_80),
        .I5(p_reg_reg_n_79),
        .O(\select_ln3450_2_reg_1909[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hC3C23C3C3DC3C23D)) 
    \select_ln3450_2_reg_1909[7]_i_8 
       (.I0(p_reg_reg_n_82),
        .I1(p_reg_reg_n_84),
        .I2(p_reg_reg_n_83),
        .I3(p_reg_reg_n_81),
        .I4(p_reg_reg_n_80),
        .I5(p_reg_reg_n_79),
        .O(\select_ln3450_2_reg_1909[7]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln3450_2_reg_1909[7]_i_9 
       (.I0(p_reg_reg_n_84),
        .O(\select_ln3450_2_reg_1909[7]_i_9_n_5 ));
  CARRY8 \select_ln3450_2_reg_1909_reg[7]_i_1 
       (.CI(DI),
        .CI_TOP(1'b0),
        .CO({\select_ln3450_2_reg_1909_reg[7]_i_1_n_5 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_6 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_7 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_8 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_9 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_10 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_11 ,\select_ln3450_2_reg_1909_reg[7]_i_1_n_12 }),
        .DI({select_ln3450_1_fu_567_p3[4],select_ln3450_1_fu_567_p3[8],DI,\select_ln3450_2_reg_1909[7]_i_3_n_5 ,select_ln3450_1_fu_567_p3[1:0],p_reg_reg_n_85,p_reg_reg_n_86}),
        .O(select_ln3450_2_fu_654_p3[7:0]),
        .S({1'b1,1'b1,\select_ln3450_2_reg_1909[7]_i_6_n_5 ,\select_ln3450_2_reg_1909[7]_i_7_n_5 ,\select_ln3450_2_reg_1909[7]_i_8_n_5 ,\select_ln3450_2_reg_1909[7]_i_9_n_5 ,\select_ln3450_2_reg_1909[7]_i_10_n_5 ,\select_ln3450_2_reg_1909[7]_i_11_n_5 }));
  LUT6 #(
    .INIT(64'h272727272424247D)) 
    \tmp_7_reg_1914[0]_i_2 
       (.I0(p_reg_reg_n_79),
        .I1(p_reg_reg_n_80),
        .I2(p_reg_reg_n_81),
        .I3(p_reg_reg_n_84),
        .I4(p_reg_reg_n_83),
        .I5(p_reg_reg_n_82),
        .O(select_ln3450_1_fu_567_p3[8]));
  CARRY8 \tmp_7_reg_1914_reg[0]_i_1 
       (.CI(\select_ln3450_2_reg_1909_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_7_reg_1914_reg[0]_i_1_CO_UNCONNECTED [7:3],\tmp_7_reg_1914_reg[0]_i_1_n_10 ,\tmp_7_reg_1914_reg[0]_i_1_n_11 ,\tmp_7_reg_1914_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,select_ln3450_1_fu_567_p3[8],1'b0,DI}),
        .O({\NLW_tmp_7_reg_1914_reg[0]_i_1_O_UNCONNECTED [7:4],select_ln3450_2_fu_654_p3[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}));
  LUT6 #(
    .INIT(64'hD8D8D8D8DBDBDB82)) 
    \xor_ln3471_1_reg_1892[0]_i_1 
       (.I0(p_reg_reg_n_79),
        .I1(p_reg_reg_n_80),
        .I2(p_reg_reg_n_81),
        .I3(p_reg_reg_n_83),
        .I4(p_reg_reg_n_84),
        .I5(p_reg_reg_n_82),
        .O(DI));
  LUT4 #(
    .INIT(16'hAAFC)) 
    \xor_ln3471_reg_1875[0]_i_1 
       (.I0(p_reg_reg_n_79),
        .I1(p_reg_reg_n_81),
        .I2(p_reg_reg_n_82),
        .I3(p_reg_reg_n_80),
        .O(xor_ln3471_fu_498_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1
   (P,
    E,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ,
    CEA2,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \rgb_V_1_reg_162_reg[0] ,
    \rgb_V_1_reg_162_reg[0]_0 ,
    icmp_ln23_reg_153_pp0_iter5_reg,
    \rgb_V_1_reg_162_reg[0]_1 ,
    gray_img_src_data_full_n,
    rgb_img_src_data_empty_n,
    \rgb_V_1_reg_162_reg[0]_2 );
  output [21:0]P;
  output [0:0]E;
  output \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]DSP_ALU_INST;
  input \rgb_V_1_reg_162_reg[0] ;
  input [0:0]\rgb_V_1_reg_162_reg[0]_0 ;
  input icmp_ln23_reg_153_pp0_iter5_reg;
  input \rgb_V_1_reg_162_reg[0]_1 ;
  input gray_img_src_data_full_n;
  input rgb_img_src_data_empty_n;
  input \rgb_V_1_reg_162_reg[0]_2 ;

  wire CEA2;
  wire [21:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire gray_img_src_data_full_n;
  wire icmp_ln23_reg_153_pp0_iter5_reg;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  wire \rgb_V_1_reg_162_reg[0] ;
  wire [0:0]\rgb_V_1_reg_162_reg[0]_0 ;
  wire \rgb_V_1_reg_162_reg[0]_1 ;
  wire \rgb_V_1_reg_162_reg[0]_2 ;
  wire rgb_img_src_data_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1_U
       (.CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .gray_img_src_data_full_n(gray_img_src_data_full_n),
        .icmp_ln23_reg_153_pp0_iter5_reg(icmp_ln23_reg_153_pp0_iter5_reg),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 (\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ),
        .\rgb_V_1_reg_162_reg[0] (\rgb_V_1_reg_162_reg[0] ),
        .\rgb_V_1_reg_162_reg[0]_0 (\rgb_V_1_reg_162_reg[0]_0 ),
        .\rgb_V_1_reg_162_reg[0]_1 (\rgb_V_1_reg_162_reg[0]_1 ),
        .\rgb_V_1_reg_162_reg[0]_2 (\rgb_V_1_reg_162_reg[0]_2 ),
        .rgb_img_src_data_empty_n(rgb_img_src_data_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1
   (P,
    E,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ,
    CEA2,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \rgb_V_1_reg_162_reg[0] ,
    \rgb_V_1_reg_162_reg[0]_0 ,
    icmp_ln23_reg_153_pp0_iter5_reg,
    \rgb_V_1_reg_162_reg[0]_1 ,
    gray_img_src_data_full_n,
    rgb_img_src_data_empty_n,
    \rgb_V_1_reg_162_reg[0]_2 );
  output [21:0]P;
  output [0:0]E;
  output \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]DSP_ALU_INST;
  input \rgb_V_1_reg_162_reg[0] ;
  input [0:0]\rgb_V_1_reg_162_reg[0]_0 ;
  input icmp_ln23_reg_153_pp0_iter5_reg;
  input \rgb_V_1_reg_162_reg[0]_1 ;
  input gray_img_src_data_full_n;
  input rgb_img_src_data_empty_n;
  input \rgb_V_1_reg_162_reg[0]_2 ;

  wire CEA2;
  wire [21:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire gray_img_src_data_full_n;
  wire icmp_ln23_reg_153_pp0_iter5_reg;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  wire \rgb_V_1_reg_162_reg[0] ;
  wire [0:0]\rgb_V_1_reg_162_reg[0]_0 ;
  wire \rgb_V_1_reg_162_reg[0]_1 ;
  wire \rgb_V_1_reg_162_reg[0]_2 ;
  wire rgb_img_src_data_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \dout_buf[23]_i_3 
       (.I0(icmp_ln23_reg_153_pp0_iter5_reg),
        .I1(\rgb_V_1_reg_162_reg[0]_1 ),
        .I2(gray_img_src_data_full_n),
        .I3(rgb_img_src_data_empty_n),
        .I4(\rgb_V_1_reg_162_reg[0]_2 ),
        .I5(\rgb_V_1_reg_162_reg[0] ),
        .O(\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h04)) 
    p_reg_reg_i_1__2
       (.I0(\rgb_V_1_reg_162_reg[0] ),
        .I1(\rgb_V_1_reg_162_reg[0]_0 ),
        .I2(\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1
   (P,
    CEA1,
    CEA2,
    ap_clk,
    Q,
    \q_tmp_reg[7] ,
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ,
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ,
    rgb_img_src_data_empty_n,
    gray_img_src_data_full_n,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ,
    icmp_ln23_reg_153_pp0_iter5_reg);
  output [7:0]P;
  output CEA1;
  output CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]\q_tmp_reg[7] ;
  input [0:0]\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ;
  input \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ;
  input \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  input \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ;
  input rgb_img_src_data_empty_n;
  input gray_img_src_data_full_n;
  input \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ;
  input icmp_ln23_reg_153_pp0_iter5_reg;

  wire CEA1;
  wire CEA2;
  wire [7:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire gray_img_src_data_full_n;
  wire [0:0]\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln23_reg_153_pp0_iter5_reg;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ;
  wire [21:0]\q_tmp_reg[7] ;
  wire rgb_img_src_data_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEP(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .gray_img_src_data_full_n(gray_img_src_data_full_n),
        .\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] (\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ),
        .\icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 (\icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ),
        .icmp_ln23_reg_153_pp0_iter5_reg(icmp_ln23_reg_153_pp0_iter5_reg),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 (\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 (\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 (\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .rgb_img_src_data_empty_n(rgb_img_src_data_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2
   (P,
    CEA1,
    CEP,
    ap_clk,
    Q,
    \q_tmp_reg[7] ,
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ,
    \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ,
    rgb_img_src_data_empty_n,
    gray_img_src_data_full_n,
    \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ,
    icmp_ln23_reg_153_pp0_iter5_reg);
  output [7:0]P;
  output CEA1;
  output CEP;
  input ap_clk;
  input [7:0]Q;
  input [21:0]\q_tmp_reg[7] ;
  input [0:0]\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ;
  input \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ;
  input \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  input \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ;
  input rgb_img_src_data_empty_n;
  input gray_img_src_data_full_n;
  input \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ;
  input icmp_ln23_reg_153_pp0_iter5_reg;

  wire CEA1;
  wire CEP;
  wire [7:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire gray_img_src_data_full_n;
  wire [0:0]\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln23_reg_153_pp0_iter5_reg;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ;
  wire \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [21:0]\q_tmp_reg[7] ;
  wire rgb_img_src_data_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,P,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__1
       (.I0(\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] ),
        .I1(\icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 ),
        .O(CEP));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    p_reg_reg_i_1__3
       (.I0(\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 ),
        .I1(\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 ),
        .I2(rgb_img_src_data_empty_n),
        .I3(gray_img_src_data_full_n),
        .I4(\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 ),
        .I5(icmp_ln23_reg_153_pp0_iter5_reg),
        .O(CEA1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1
   (CEP,
    ap_block_pp0_stage0_11001,
    D,
    ap_clk,
    A,
    Q,
    CO,
    tmp_V_8_reg_324,
    tmp_V_reg_319,
    phase_mat_data_full_n,
    \icmp_ln457_reg_310_reg[0] ,
    grady2_mat_data_empty_n,
    \icmp_ln457_reg_310_reg[0]_0 ,
    gradx2_mat_data_empty_n,
    \icmp_ln457_reg_310[0]_i_3 ,
    icmp_ln457_reg_310_pp0_iter1_reg,
    mem_reg_bram_0_i_30,
    mem_reg_bram_0_i_30_0,
    mem_reg_bram_0_i_30_1,
    mem_reg_bram_0_i_30_2);
  output CEP;
  output ap_block_pp0_stage0_11001;
  output [5:0]D;
  input ap_clk;
  input [10:0]A;
  input [0:0]Q;
  input [0:0]CO;
  input [10:0]tmp_V_8_reg_324;
  input [0:0]tmp_V_reg_319;
  input phase_mat_data_full_n;
  input \icmp_ln457_reg_310_reg[0] ;
  input grady2_mat_data_empty_n;
  input \icmp_ln457_reg_310_reg[0]_0 ;
  input gradx2_mat_data_empty_n;
  input \icmp_ln457_reg_310[0]_i_3 ;
  input icmp_ln457_reg_310_pp0_iter1_reg;
  input mem_reg_bram_0_i_30;
  input mem_reg_bram_0_i_30_0;
  input mem_reg_bram_0_i_30_1;
  input mem_reg_bram_0_i_30_2;

  wire [10:0]A;
  wire CEP;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire gradx2_mat_data_empty_n;
  wire grady2_mat_data_empty_n;
  wire \icmp_ln457_reg_310[0]_i_3 ;
  wire icmp_ln457_reg_310_pp0_iter1_reg;
  wire \icmp_ln457_reg_310_reg[0] ;
  wire \icmp_ln457_reg_310_reg[0]_0 ;
  wire mem_reg_bram_0_i_30;
  wire mem_reg_bram_0_i_30_0;
  wire mem_reg_bram_0_i_30_1;
  wire mem_reg_bram_0_i_30_2;
  wire phase_mat_data_full_n;
  wire [10:0]tmp_V_8_reg_324;
  wire [0:0]tmp_V_reg_319;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0 edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0_U
       (.A(A),
        .CEP(CEP),
        .CO(CO),
        .D(D),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .\icmp_ln457_reg_310[0]_i_3_0 (\icmp_ln457_reg_310[0]_i_3 ),
        .icmp_ln457_reg_310_pp0_iter1_reg(icmp_ln457_reg_310_pp0_iter1_reg),
        .\icmp_ln457_reg_310_reg[0] (\icmp_ln457_reg_310_reg[0] ),
        .\icmp_ln457_reg_310_reg[0]_0 (\icmp_ln457_reg_310_reg[0]_0 ),
        .mem_reg_bram_0_i_30_0(mem_reg_bram_0_i_30),
        .mem_reg_bram_0_i_30_1(mem_reg_bram_0_i_30_0),
        .mem_reg_bram_0_i_30_2(mem_reg_bram_0_i_30_1),
        .mem_reg_bram_0_i_30_3(mem_reg_bram_0_i_30_2),
        .phase_mat_data_full_n(phase_mat_data_full_n),
        .tmp_V_8_reg_324(tmp_V_8_reg_324),
        .tmp_V_reg_319(tmp_V_reg_319));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1_MulnS_0
   (CEP,
    ap_block_pp0_stage0_11001,
    D,
    ap_clk,
    A,
    Q,
    CO,
    tmp_V_8_reg_324,
    tmp_V_reg_319,
    phase_mat_data_full_n,
    \icmp_ln457_reg_310_reg[0] ,
    grady2_mat_data_empty_n,
    \icmp_ln457_reg_310_reg[0]_0 ,
    gradx2_mat_data_empty_n,
    \icmp_ln457_reg_310[0]_i_3_0 ,
    icmp_ln457_reg_310_pp0_iter1_reg,
    mem_reg_bram_0_i_30_0,
    mem_reg_bram_0_i_30_1,
    mem_reg_bram_0_i_30_2,
    mem_reg_bram_0_i_30_3);
  output CEP;
  output ap_block_pp0_stage0_11001;
  output [5:0]D;
  input ap_clk;
  input [10:0]A;
  input [0:0]Q;
  input [0:0]CO;
  input [10:0]tmp_V_8_reg_324;
  input [0:0]tmp_V_reg_319;
  input phase_mat_data_full_n;
  input \icmp_ln457_reg_310_reg[0] ;
  input grady2_mat_data_empty_n;
  input \icmp_ln457_reg_310_reg[0]_0 ;
  input gradx2_mat_data_empty_n;
  input \icmp_ln457_reg_310[0]_i_3_0 ;
  input icmp_ln457_reg_310_pp0_iter1_reg;
  input mem_reg_bram_0_i_30_0;
  input mem_reg_bram_0_i_30_1;
  input mem_reg_bram_0_i_30_2;
  input mem_reg_bram_0_i_30_3;

  wire [10:0]A;
  wire CEP;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire gradx2_mat_data_empty_n;
  wire grady2_mat_data_empty_n;
  wire \icmp_ln457_reg_310[0]_i_3_0 ;
  wire icmp_ln457_reg_310_pp0_iter1_reg;
  wire \icmp_ln457_reg_310_reg[0] ;
  wire \icmp_ln457_reg_310_reg[0]_0 ;
  wire icmp_ln491_fu_221_p2;
  wire mem_reg_bram_0_i_30_0;
  wire mem_reg_bram_0_i_30_1;
  wire mem_reg_bram_0_i_30_2;
  wire mem_reg_bram_0_i_30_3;
  wire mem_reg_bram_0_i_30_n_10;
  wire mem_reg_bram_0_i_30_n_11;
  wire mem_reg_bram_0_i_30_n_12;
  wire mem_reg_bram_0_i_30_n_6;
  wire mem_reg_bram_0_i_30_n_7;
  wire mem_reg_bram_0_i_30_n_8;
  wire mem_reg_bram_0_i_30_n_9;
  wire mem_reg_bram_0_i_35_n_10;
  wire mem_reg_bram_0_i_35_n_11;
  wire mem_reg_bram_0_i_35_n_12;
  wire mem_reg_bram_0_i_35_n_5;
  wire mem_reg_bram_0_i_35_n_6;
  wire mem_reg_bram_0_i_35_n_7;
  wire mem_reg_bram_0_i_35_n_8;
  wire mem_reg_bram_0_i_35_n_9;
  wire mem_reg_bram_0_i_36_n_5;
  wire mem_reg_bram_0_i_37_n_5;
  wire mem_reg_bram_0_i_38_n_5;
  wire mem_reg_bram_0_i_39__0_n_5;
  wire mem_reg_bram_0_i_40__0_n_5;
  wire mem_reg_bram_0_i_41__0_n_5;
  wire mem_reg_bram_0_i_42__0_n_5;
  wire mem_reg_bram_0_i_43__0_n_5;
  wire mem_reg_bram_0_i_44__0_n_5;
  wire mem_reg_bram_0_i_45__0_n_5;
  wire mem_reg_bram_0_i_46__0_n_5;
  wire mem_reg_bram_0_i_47__0_n_5;
  wire mem_reg_bram_0_i_48__0_n_5;
  wire mem_reg_bram_0_i_49_n_5;
  wire mem_reg_bram_0_i_50_n_5;
  wire mem_reg_bram_0_i_51_n_5;
  wire mem_reg_bram_0_i_66__0_n_5;
  wire mem_reg_bram_0_i_67__0_n_5;
  wire mem_reg_bram_0_i_68_n_5;
  wire mem_reg_bram_0_i_69__0_n_5;
  wire mem_reg_bram_0_i_70__0_n_5;
  wire mem_reg_bram_0_i_71__0_n_5;
  wire mem_reg_bram_0_i_72__0_n_5;
  wire mem_reg_bram_0_i_73__0_n_5;
  wire mem_reg_bram_0_i_74__0_n_5;
  wire mem_reg_bram_0_i_75__0_n_5;
  wire mem_reg_bram_0_i_76__0_n_5;
  wire mem_reg_bram_0_i_77_n_5;
  wire mem_reg_bram_0_i_78_n_5;
  wire mem_reg_bram_0_i_79_n_5;
  wire mem_reg_bram_0_i_80_n_5;
  wire mem_reg_bram_0_i_81_n_5;
  wire p_15_in;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_109;
  wire p_reg_n_110;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire phase_mat_data_full_n;
  wire [10:0]tmp_V_8_reg_324;
  wire [0:0]tmp_V_reg_319;
  wire [7:0]NLW_mem_reg_bram_0_i_30_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_35_O_UNCONNECTED;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln457_reg_310[0]_i_1 
       (.I0(Q),
        .I1(ap_block_pp0_stage0_11001),
        .O(CEP));
  LUT6 #(
    .INIT(64'h444444F44444F4F4)) 
    \icmp_ln457_reg_310[0]_i_3 
       (.I0(phase_mat_data_full_n),
        .I1(p_15_in),
        .I2(\icmp_ln457_reg_310_reg[0] ),
        .I3(grady2_mat_data_empty_n),
        .I4(\icmp_ln457_reg_310_reg[0]_0 ),
        .I5(gradx2_mat_data_empty_n),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln457_reg_310[0]_i_5 
       (.I0(\icmp_ln457_reg_310[0]_i_3_0 ),
        .I1(icmp_ln457_reg_310_pp0_iter1_reg),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    mem_reg_bram_0_i_15__0
       (.I0(CO),
        .I1(icmp_ln491_fu_221_p2),
        .I2(tmp_V_8_reg_324[10]),
        .I3(tmp_V_reg_319),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_bram_0_i_16__0
       (.I0(CO),
        .I1(icmp_ln491_fu_221_p2),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    mem_reg_bram_0_i_17__4
       (.I0(CO),
        .I1(icmp_ln491_fu_221_p2),
        .I2(tmp_V_8_reg_324[10]),
        .I3(tmp_V_reg_319),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h2332)) 
    mem_reg_bram_0_i_18
       (.I0(CO),
        .I1(icmp_ln491_fu_221_p2),
        .I2(tmp_V_reg_319),
        .I3(tmp_V_8_reg_324[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_19
       (.I0(icmp_ln491_fu_221_p2),
        .I1(CO),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h3223)) 
    mem_reg_bram_0_i_20
       (.I0(CO),
        .I1(icmp_ln491_fu_221_p2),
        .I2(tmp_V_reg_319),
        .I3(tmp_V_8_reg_324[10]),
        .O(D[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_bram_0_i_30
       (.CI(mem_reg_bram_0_i_35_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln491_fu_221_p2,mem_reg_bram_0_i_30_n_6,mem_reg_bram_0_i_30_n_7,mem_reg_bram_0_i_30_n_8,mem_reg_bram_0_i_30_n_9,mem_reg_bram_0_i_30_n_10,mem_reg_bram_0_i_30_n_11,mem_reg_bram_0_i_30_n_12}),
        .DI({mem_reg_bram_0_i_36_n_5,mem_reg_bram_0_i_37_n_5,mem_reg_bram_0_i_38_n_5,mem_reg_bram_0_i_39__0_n_5,mem_reg_bram_0_i_40__0_n_5,mem_reg_bram_0_i_41__0_n_5,mem_reg_bram_0_i_42__0_n_5,mem_reg_bram_0_i_43__0_n_5}),
        .O(NLW_mem_reg_bram_0_i_30_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_44__0_n_5,mem_reg_bram_0_i_45__0_n_5,mem_reg_bram_0_i_46__0_n_5,mem_reg_bram_0_i_47__0_n_5,mem_reg_bram_0_i_48__0_n_5,mem_reg_bram_0_i_49_n_5,mem_reg_bram_0_i_50_n_5,mem_reg_bram_0_i_51_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_bram_0_i_35
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_35_n_5,mem_reg_bram_0_i_35_n_6,mem_reg_bram_0_i_35_n_7,mem_reg_bram_0_i_35_n_8,mem_reg_bram_0_i_35_n_9,mem_reg_bram_0_i_35_n_10,mem_reg_bram_0_i_35_n_11,mem_reg_bram_0_i_35_n_12}),
        .DI({mem_reg_bram_0_i_66__0_n_5,mem_reg_bram_0_i_67__0_n_5,mem_reg_bram_0_i_68_n_5,mem_reg_bram_0_i_69__0_n_5,mem_reg_bram_0_i_70__0_n_5,mem_reg_bram_0_i_71__0_n_5,mem_reg_bram_0_i_72__0_n_5,mem_reg_bram_0_i_73__0_n_5}),
        .O(NLW_mem_reg_bram_0_i_35_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_74__0_n_5,mem_reg_bram_0_i_75__0_n_5,mem_reg_bram_0_i_76__0_n_5,mem_reg_bram_0_i_77_n_5,mem_reg_bram_0_i_78_n_5,mem_reg_bram_0_i_79_n_5,mem_reg_bram_0_i_80_n_5,mem_reg_bram_0_i_81_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_bram_0_i_36
       (.I0(p_reg_n_80),
        .I1(p_reg_n_79),
        .O(mem_reg_bram_0_i_36_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_37
       (.I0(p_reg_n_82),
        .I1(p_reg_n_81),
        .O(mem_reg_bram_0_i_37_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_38
       (.I0(p_reg_n_84),
        .I1(p_reg_n_83),
        .O(mem_reg_bram_0_i_38_n_5));
  LUT5 #(
    .INIT(32'hEAAFA8AA)) 
    mem_reg_bram_0_i_39__0
       (.I0(p_reg_n_85),
        .I1(mem_reg_bram_0_i_30_3),
        .I2(tmp_V_8_reg_324[9]),
        .I3(tmp_V_8_reg_324[10]),
        .I4(p_reg_n_86),
        .O(mem_reg_bram_0_i_39__0_n_5));
  LUT6 #(
    .INIT(64'hE88B888222BB2222)) 
    mem_reg_bram_0_i_40__0
       (.I0(p_reg_n_87),
        .I1(tmp_V_8_reg_324[8]),
        .I2(mem_reg_bram_0_i_30_2),
        .I3(tmp_V_8_reg_324[7]),
        .I4(p_reg_n_88),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_40__0_n_5));
  LUT6 #(
    .INIT(64'hE88B888222BB2222)) 
    mem_reg_bram_0_i_41__0
       (.I0(p_reg_n_89),
        .I1(tmp_V_8_reg_324[6]),
        .I2(mem_reg_bram_0_i_30_1),
        .I3(tmp_V_8_reg_324[5]),
        .I4(p_reg_n_90),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_41__0_n_5));
  LUT6 #(
    .INIT(64'hE88B888222BB2222)) 
    mem_reg_bram_0_i_42__0
       (.I0(p_reg_n_91),
        .I1(tmp_V_8_reg_324[4]),
        .I2(mem_reg_bram_0_i_30_0),
        .I3(tmp_V_8_reg_324[3]),
        .I4(p_reg_n_92),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_42__0_n_5));
  LUT6 #(
    .INIT(64'hE08AA00AA80E88EE)) 
    mem_reg_bram_0_i_43__0
       (.I0(p_reg_n_93),
        .I1(p_reg_n_94),
        .I2(tmp_V_8_reg_324[10]),
        .I3(tmp_V_8_reg_324[2]),
        .I4(tmp_V_8_reg_324[0]),
        .I5(tmp_V_8_reg_324[1]),
        .O(mem_reg_bram_0_i_43__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_44__0
       (.I0(p_reg_n_80),
        .I1(p_reg_n_79),
        .O(mem_reg_bram_0_i_44__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_45__0
       (.I0(p_reg_n_81),
        .I1(p_reg_n_82),
        .O(mem_reg_bram_0_i_45__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_46__0
       (.I0(p_reg_n_83),
        .I1(p_reg_n_84),
        .O(mem_reg_bram_0_i_46__0_n_5));
  LUT5 #(
    .INIT(32'h00106C83)) 
    mem_reg_bram_0_i_47__0
       (.I0(mem_reg_bram_0_i_30_3),
        .I1(tmp_V_8_reg_324[9]),
        .I2(tmp_V_8_reg_324[10]),
        .I3(p_reg_n_86),
        .I4(p_reg_n_85),
        .O(mem_reg_bram_0_i_47__0_n_5));
  LUT6 #(
    .INIT(64'h1442288182824141)) 
    mem_reg_bram_0_i_48__0
       (.I0(p_reg_n_87),
        .I1(p_reg_n_88),
        .I2(tmp_V_8_reg_324[7]),
        .I3(mem_reg_bram_0_i_30_2),
        .I4(tmp_V_8_reg_324[8]),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_48__0_n_5));
  LUT6 #(
    .INIT(64'h1442288182824141)) 
    mem_reg_bram_0_i_49
       (.I0(p_reg_n_89),
        .I1(p_reg_n_90),
        .I2(tmp_V_8_reg_324[5]),
        .I3(mem_reg_bram_0_i_30_1),
        .I4(tmp_V_8_reg_324[6]),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_49_n_5));
  LUT6 #(
    .INIT(64'h1442288182824141)) 
    mem_reg_bram_0_i_50
       (.I0(p_reg_n_91),
        .I1(p_reg_n_92),
        .I2(tmp_V_8_reg_324[3]),
        .I3(mem_reg_bram_0_i_30_0),
        .I4(tmp_V_8_reg_324[4]),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_50_n_5));
  LUT6 #(
    .INIT(64'h1442288182824141)) 
    mem_reg_bram_0_i_51
       (.I0(p_reg_n_93),
        .I1(p_reg_n_94),
        .I2(tmp_V_8_reg_324[1]),
        .I3(tmp_V_8_reg_324[0]),
        .I4(tmp_V_8_reg_324[2]),
        .I5(tmp_V_8_reg_324[10]),
        .O(mem_reg_bram_0_i_51_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    mem_reg_bram_0_i_66__0
       (.I0(tmp_V_8_reg_324[0]),
        .I1(p_reg_n_95),
        .I2(p_reg_n_96),
        .O(mem_reg_bram_0_i_66__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_67__0
       (.I0(p_reg_n_98),
        .I1(p_reg_n_97),
        .O(mem_reg_bram_0_i_67__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_68
       (.I0(p_reg_n_100),
        .I1(p_reg_n_99),
        .O(mem_reg_bram_0_i_68_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_69__0
       (.I0(p_reg_n_102),
        .I1(p_reg_n_101),
        .O(mem_reg_bram_0_i_69__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_70__0
       (.I0(p_reg_n_104),
        .I1(p_reg_n_103),
        .O(mem_reg_bram_0_i_70__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_71__0
       (.I0(p_reg_n_106),
        .I1(p_reg_n_105),
        .O(mem_reg_bram_0_i_71__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_72__0
       (.I0(p_reg_n_108),
        .I1(p_reg_n_107),
        .O(mem_reg_bram_0_i_72__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_73__0
       (.I0(p_reg_n_110),
        .I1(p_reg_n_109),
        .O(mem_reg_bram_0_i_73__0_n_5));
  LUT3 #(
    .INIT(8'h21)) 
    mem_reg_bram_0_i_74__0
       (.I0(tmp_V_8_reg_324[0]),
        .I1(p_reg_n_96),
        .I2(p_reg_n_95),
        .O(mem_reg_bram_0_i_74__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_75__0
       (.I0(p_reg_n_97),
        .I1(p_reg_n_98),
        .O(mem_reg_bram_0_i_75__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_76__0
       (.I0(p_reg_n_99),
        .I1(p_reg_n_100),
        .O(mem_reg_bram_0_i_76__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_77
       (.I0(p_reg_n_101),
        .I1(p_reg_n_102),
        .O(mem_reg_bram_0_i_77_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_78
       (.I0(p_reg_n_103),
        .I1(p_reg_n_104),
        .O(mem_reg_bram_0_i_78_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_79
       (.I0(p_reg_n_105),
        .I1(p_reg_n_106),
        .O(mem_reg_bram_0_i_79_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_80
       (.I0(p_reg_n_107),
        .I1(p_reg_n_108),
        .O(mem_reg_bram_0_i_80_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_81
       (.I0(p_reg_n_109),
        .I1(p_reg_n_110),
        .O(mem_reg_bram_0_i_81_n_5));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:32],p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1
   (PCOUT,
    p_3_in,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input p_3_in;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_3_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3 edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3_U
       (.A(A),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_3_in(p_3_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1_DSP48_3
   (PCOUT,
    p_3_in,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input p_3_in;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_3_in;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_3_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_3_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_3_in),
        .CEP(p_3_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1
   (P,
    CEA2,
    ap_clk,
    Q);
  output [21:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;

  wire CEA2;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0 edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1_DSP48_0
   (P,
    CEA2,
    ap_clk,
    Q);
  output [21:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;

  wire CEA2;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1
   (D,
    DOUTBDOUT,
    \l00_buf_V_2_reg_930_reg[0] ,
    \l00_buf_V_2_reg_930_reg[15] ,
    \l00_buf_V_2_reg_930_reg[0]_0 ,
    \l00_buf_V_2_reg_930_reg[15]_0 );
  output [15:0]D;
  input [15:0]DOUTBDOUT;
  input \l00_buf_V_2_reg_930_reg[0] ;
  input [15:0]\l00_buf_V_2_reg_930_reg[15] ;
  input \l00_buf_V_2_reg_930_reg[0]_0 ;
  input [15:0]\l00_buf_V_2_reg_930_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]DOUTBDOUT;
  wire \l00_buf_V_2_reg_930_reg[0] ;
  wire \l00_buf_V_2_reg_930_reg[0]_0 ;
  wire [15:0]\l00_buf_V_2_reg_930_reg[15] ;
  wire [15:0]\l00_buf_V_2_reg_930_reg[15]_0 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [0]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[10]_i_1 
       (.I0(DOUTBDOUT[10]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [10]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[11]_i_1 
       (.I0(DOUTBDOUT[11]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [11]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[12]_i_1 
       (.I0(DOUTBDOUT[12]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [12]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[13]_i_1 
       (.I0(DOUTBDOUT[13]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [13]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[14]_i_1 
       (.I0(DOUTBDOUT[14]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [14]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[15]_i_1 
       (.I0(DOUTBDOUT[15]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [15]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [1]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [2]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [3]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [4]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [5]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [6]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [7]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [8]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l00_buf_V_2_reg_930[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(\l00_buf_V_2_reg_930_reg[0] ),
        .I2(\l00_buf_V_2_reg_930_reg[15] [9]),
        .I3(\l00_buf_V_2_reg_930_reg[0]_0 ),
        .I4(\l00_buf_V_2_reg_930_reg[15]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_mux_32_16_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12
   (D,
    DOUTBDOUT,
    empty_42_fu_120,
    \l10_buf_V_2_reg_936_reg[15] ,
    \l10_buf_V_2_reg_936_reg[15]_0 );
  output [15:0]D;
  input [15:0]DOUTBDOUT;
  input [1:0]empty_42_fu_120;
  input [15:0]\l10_buf_V_2_reg_936_reg[15] ;
  input [15:0]\l10_buf_V_2_reg_936_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]DOUTBDOUT;
  wire [1:0]empty_42_fu_120;
  wire [15:0]\l10_buf_V_2_reg_936_reg[15] ;
  wire [15:0]\l10_buf_V_2_reg_936_reg[15]_0 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [0]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[10]_i_1 
       (.I0(DOUTBDOUT[10]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [10]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[11]_i_1 
       (.I0(DOUTBDOUT[11]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [11]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[12]_i_1 
       (.I0(DOUTBDOUT[12]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [12]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[13]_i_1 
       (.I0(DOUTBDOUT[13]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [13]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[14]_i_1 
       (.I0(DOUTBDOUT[14]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [14]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[15]_i_2 
       (.I0(DOUTBDOUT[15]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [15]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [1]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [2]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [3]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [4]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [5]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [6]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [7]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [8]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l10_buf_V_2_reg_936[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(empty_42_fu_120[1]),
        .I2(\l10_buf_V_2_reg_936_reg[15] [9]),
        .I3(empty_42_fu_120[0]),
        .I4(\l10_buf_V_2_reg_936_reg[15]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_mux_32_16_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13
   (D,
    DOUTBDOUT,
    empty_42_fu_120,
    \l20_buf_V_2_reg_942_reg[15] ,
    \l20_buf_V_2_reg_942_reg[0] ,
    \l20_buf_V_2_reg_942_reg[15]_0 );
  output [15:0]D;
  input [15:0]DOUTBDOUT;
  input [0:0]empty_42_fu_120;
  input [15:0]\l20_buf_V_2_reg_942_reg[15] ;
  input \l20_buf_V_2_reg_942_reg[0] ;
  input [15:0]\l20_buf_V_2_reg_942_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]DOUTBDOUT;
  wire [0:0]empty_42_fu_120;
  wire \l20_buf_V_2_reg_942_reg[0] ;
  wire [15:0]\l20_buf_V_2_reg_942_reg[15] ;
  wire [15:0]\l20_buf_V_2_reg_942_reg[15]_0 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [0]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[10]_i_1 
       (.I0(DOUTBDOUT[10]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [10]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[11]_i_1 
       (.I0(DOUTBDOUT[11]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [11]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[12]_i_1 
       (.I0(DOUTBDOUT[12]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [12]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[13]_i_1 
       (.I0(DOUTBDOUT[13]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [13]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[14]_i_1 
       (.I0(DOUTBDOUT[14]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [14]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[15]_i_1 
       (.I0(DOUTBDOUT[15]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [15]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [1]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [2]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [3]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [4]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [5]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [6]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [7]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [8]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \l20_buf_V_2_reg_942[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(empty_42_fu_120),
        .I2(\l20_buf_V_2_reg_942_reg[15] [9]),
        .I3(\l20_buf_V_2_reg_942_reg[0] ),
        .I4(\l20_buf_V_2_reg_942_reg[15]_0 [9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_Loop_loop_height_proc1719_U0
   (start_for_Loop_loop_height_proc1719_U0_full_n,
    Loop_loop_height_proc1719_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    xfgray2rgb_1080_1920_U0_ap_start,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv);
  output start_for_Loop_loop_height_proc1719_U0_full_n;
  output Loop_loop_height_proc1719_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input xfgray2rgb_1080_1920_U0_ap_start;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;

  wire Loop_loop_height_proc1719_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__18_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__20_n_5;
  wire \mOutPtr[0]_i_1__20_n_5 ;
  wire \mOutPtr[1]_i_1__13_n_5 ;
  wire \mOutPtr[1]_i_2__14_n_5 ;
  wire \mOutPtr[1]_i_3__10_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_Loop_loop_height_proc1719_U0_full_n;
  wire xfgray2rgb_1080_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr[1]_i_3__10_n_5 ),
        .I3(internal_empty_n_reg_0),
        .I4(Loop_loop_height_proc1719_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_5),
        .Q(Loop_loop_height_proc1719_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr[1]_i_3__10_n_5 ),
        .O(internal_full_n_i_1__20_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_5),
        .Q(start_for_Loop_loop_height_proc1719_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_5 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \mOutPtr[1]_i_1__13 
       (.I0(xfgray2rgb_1080_1920_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr[1]_i_3__10_n_5 ),
        .O(\mOutPtr[1]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hBF0040FF40FFBF00)) 
    \mOutPtr[1]_i_2__14 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(xfgray2rgb_1080_1920_U0_ap_start),
        .I3(\mOutPtr[1]_i_3__10_n_5 ),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__14_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_3__10 
       (.I0(Loop_loop_height_proc1719_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_3__10_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__13_n_5 ),
        .D(\mOutPtr[0]_i_1__20_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__13_n_5 ),
        .D(\mOutPtr[1]_i_2__14_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0
   (start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start,
    ap_clk,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
    start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
    start_once_reg,
    ap_rst_n,
    SR);
  output start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  output xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start;
  input ap_clk;
  input xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  input start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_5;
  wire internal_full_n_i_1__11_n_5;
  wire internal_full_n_i_2__16_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_2__8_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  wire start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  wire start_once_reg;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__11
       (.I0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .I1(internal_full_n_i_2__16_n_5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__11_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_5),
        .Q(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__16_n_5),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_5));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__16
       (.I0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .I1(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .I2(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I4(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__16_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_5),
        .Q(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[1]_i_1__8 
       (.I0(start_once_reg),
        .I1(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I2(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I3(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I4(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .I5(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__8 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__8_n_5 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[1]_i_3__5 
       (.I0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .I1(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I5(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_5 ),
        .D(\mOutPtr[0]_i_1__13_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_5 ),
        .D(\mOutPtr[1]_i_2__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0
   (start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    start_once_reg,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    internal_full_n_reg_0,
    ap_rst_n,
    ap_rst_n_inv,
    E);
  output start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  output xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__15_n_5;
  wire internal_empty_n_i_2__4_n_5;
  wire internal_full_n_i_1__15_n_5;
  wire internal_full_n_i_2__18_n_5;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__15_n_5 ;
  wire \mOutPtr[1]_i_1__14_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    internal_empty_n_i_1__15
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__4_n_5),
        .O(internal_empty_n_i_1__15_n_5));
  LUT5 #(
    .INIT(32'h75777777)) 
    internal_empty_n_i_2__4
       (.I0(ap_rst_n),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .O(internal_empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_5),
        .Q(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFE0F0FFFFFFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__18_n_5),
        .I1(start_once_reg),
        .I2(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I3(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__18
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__18_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_5),
        .Q(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0
   (start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
    start_once_reg,
    ap_rst_n,
    SR);
  output start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  output xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_5;
  wire internal_full_n_i_1__10_n_5;
  wire internal_full_n_i_2__15_n_5;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_2__7_n_5 ;
  wire \mOutPtr[1]_i_3__11_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  wire start_once_reg;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__10
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I1(internal_full_n_i_2__15_n_5),
        .I2(ap_rst_n),
        .I3(\mOutPtr[1]_i_3__11_n_5 ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_5),
        .Q(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__15_n_5),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_3__11_n_5 ),
        .O(internal_full_n_i_1__10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    internal_full_n_i_2__15
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__15_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_5),
        .Q(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  LUT5 #(
    .INIT(32'h40BF4040)) 
    \mOutPtr[1]_i_1__7 
       (.I0(start_once_reg),
        .I1(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I2(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr[1]_i_3__11_n_5 ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00008AAA)) 
    \mOutPtr[1]_i_3__11 
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I1(start_once_reg),
        .I2(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I3(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_3__11_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_5 ),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_5 ),
        .D(\mOutPtr[1]_i_2__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0
   (start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start,
    ap_clk,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
    start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
    start_once_reg,
    ap_rst_n,
    SR);
  output start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  output xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start;
  input ap_clk;
  input xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  input start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__12_n_5;
  wire internal_full_n_i_1__12_n_5;
  wire internal_full_n_i_2__17_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_2__9_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  wire start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  wire start_once_reg;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__12
       (.I0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .I1(internal_full_n_i_2__17_n_5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_5),
        .Q(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n_i_2__17_n_5),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_5));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__17
       (.I0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .I1(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .I2(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I4(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__17_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_5),
        .Q(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[1]_i_1__9 
       (.I0(start_once_reg),
        .I1(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I2(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I3(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I4(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .I5(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__9_n_5 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[1]_i_3__6 
       (.I0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .I1(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I4(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I5(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_5 ),
        .D(\mOutPtr[0]_i_1__12_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_5 ),
        .D(\mOutPtr[1]_i_2__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0
   (start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    SR,
    E);
  output start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  output xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__14_n_5;
  wire internal_full_n_i_1__14_n_5;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__14_n_5 ;
  wire \mOutPtr[1]_i_2__11_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__14
       (.I0(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .I1(internal_full_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_5),
        .Q(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_5),
        .Q(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__11 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__11_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0
   (start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start,
    ap_clk,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    ap_rst_n,
    SR);
  output start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n;
  output xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;
  input ap_clk;
  input xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]SR;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__9_n_5;
  wire internal_full_n_i_1__9_n_5;
  wire internal_full_n_i_2__14_n_5;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_2__6_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n;
  wire start_once_reg;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__9
       (.I0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I1(internal_full_n_i_2__14_n_5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(internal_empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_5),
        .Q(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__14_n_5),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__14
       (.I0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I1(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready),
        .I2(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__14_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_5),
        .Q(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__6 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .I3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready),
        .I4(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_3__4 
       (.I0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready),
        .I1(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_5 ),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_5 ),
        .D(\mOutPtr[1]_i_2__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0
   (SR,
    internal_empty_n_reg_0,
    start_once_reg_reg,
    internal_empty_n_reg_1,
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
    E,
    lowthreshold_c_empty_n,
    Q,
    highthreshold_c_empty_n,
    p_c_full_n,
    p_c1_full_n,
    \mOutPtr_reg[0]_0 ,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
    start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n,
    start_once_reg,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[3]_0 ,
    ap_clk,
    ap_rst_n);
  output [0:0]SR;
  output internal_empty_n_reg_0;
  output start_once_reg_reg;
  output internal_empty_n_reg_1;
  output xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;
  input [0:0]E;
  input lowthreshold_c_empty_n;
  input [0:0]Q;
  input highthreshold_c_empty_n;
  input p_c_full_n;
  input p_c1_full_n;
  input \mOutPtr_reg[0]_0 ;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  input start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n;
  input start_once_reg;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input [0:0]\mOutPtr_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire highthreshold_c_empty_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_5;
  wire internal_full_n_i_2__19_n_5;
  wire lowthreshold_c_empty_n;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__15_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_2__1_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire p_c1_full_n;
  wire p_c_full_n;
  wire start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n;
  wire start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(start_once_reg_reg),
        .I1(lowthreshold_c_empty_n),
        .I2(Q),
        .I3(highthreshold_c_empty_n),
        .I4(p_c_full_n),
        .I5(p_c1_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \empty_reg_287[10]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(E),
        .O(SR));
  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__8
       (.I0(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I1(internal_full_n_i_2__19_n_5),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_5),
        .Q(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_i_2__19_n_5),
        .I1(internal_full_n),
        .I2(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__10
       (.I0(internal_empty_n_reg_0),
        .I1(highthreshold_c_empty_n),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    internal_full_n_i_2__19
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I3(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n),
        .I4(start_once_reg_reg),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_3__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_5),
        .Q(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h2D2222220F000000)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(start_once_reg),
        .I3(start_once_reg_reg),
        .I4(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n),
        .I5(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h2000202020202020)) 
    \mOutPtr[3]_i_3__1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_once_reg_reg),
        .I5(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_5 ),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_5 ),
        .D(\mOutPtr[1]_i_1__15_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_5 ),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_5 ),
        .D(\mOutPtr[3]_i_2__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0000000)) 
    start_once_reg_i_2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .I3(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_full_n),
        .I4(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfgray2rgb_1080_1920_U0
   (start_for_xfgray2rgb_1080_1920_U0_full_n,
    xfgray2rgb_1080_1920_U0_ap_start,
    ap_clk,
    Q,
    internal_empty_n_reg_0,
    ap_rst_n,
    internal_full_n_reg_0,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_xfgray2rgb_1080_1920_U0_full_n;
  output xfgray2rgb_1080_1920_U0_ap_start;
  input ap_clk;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__16_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__19_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_2__12_n_5 ;
  wire \mOutPtr[1]_i_3__8_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_once_reg;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  wire xfgray2rgb_1080_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(Q),
        .I3(internal_empty_n_reg_0),
        .I4(xfgray2rgb_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_5),
        .Q(xfgray2rgb_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__18_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_5),
        .Q(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_5 ));
  LUT5 #(
    .INIT(32'hF7080808)) 
    \mOutPtr[1]_i_1__11 
       (.I0(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .I4(Q),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__12 
       (.I0(\mOutPtr[1]_i_3__8_n_5 ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__12_n_5 ));
  LUT5 #(
    .INIT(32'h88880888)) 
    \mOutPtr[1]_i_3__8 
       (.I0(xfgray2rgb_1080_1920_U0_ap_start),
        .I1(Q),
        .I2(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I3(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__8_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__11_n_5 ),
        .D(\mOutPtr[0]_i_1__19_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__11_n_5 ),
        .D(\mOutPtr[1]_i_2__12_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xfrgb2gray_1080_1920_U0
   (start_for_xfrgb2gray_1080_1920_U0_full_n,
    xfrgb2gray_1080_1920_U0_ap_start,
    ap_NS_fsm1,
    ap_clk,
    Q,
    ap_rst_n,
    start_once_reg,
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
    ap_rst_n_inv);
  output start_for_xfrgb2gray_1080_1920_U0_full_n;
  output xfrgb2gray_1080_1920_U0_ap_start;
  output ap_NS_fsm1;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input start_once_reg;
  input start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  input ap_rst_n_inv;

  wire [1:0]Q;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__17_n_5;
  wire internal_full_n_i_1__19_n_5;
  wire internal_full_n_i_2__13_n_5;
  wire \mOutPtr[0]_i_1__18_n_5 ;
  wire \mOutPtr[1]_i_1__12_n_5 ;
  wire \mOutPtr[1]_i_2__13_n_5 ;
  wire \mOutPtr[1]_i_3__9_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire xfrgb2gray_1080_1920_U0_ap_start;

  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(Q[0]),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(Q[1]),
        .I3(\mOutPtr[1]_i_3__9_n_5 ),
        .I4(xfrgb2gray_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_5),
        .Q(xfrgb2gray_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr[1]_i_3__9_n_5 ),
        .I5(internal_full_n_i_2__13_n_5),
        .O(internal_full_n_i_1__19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__13
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(Q[1]),
        .O(internal_full_n_i_2__13_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_5),
        .Q(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_5 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__12 
       (.I0(start_once_reg),
        .I1(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I2(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I3(Q[1]),
        .I4(xfrgb2gray_1080_1920_U0_ap_start),
        .O(\mOutPtr[1]_i_1__12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_2__13 
       (.I0(\mOutPtr[1]_i_3__9_n_5 ),
        .I1(xfrgb2gray_1080_1920_U0_ap_start),
        .I2(Q[1]),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__13_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_3__9 
       (.I0(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I1(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I2(start_once_reg),
        .O(\mOutPtr[1]_i_3__9_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__12_n_5 ),
        .D(\mOutPtr[0]_i_1__18_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__12_n_5 ),
        .D(\mOutPtr[1]_i_2__13_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_s
   (tmp_21_reg_3350,
    ap_enable_reg_pp0_iter1_reg_0,
    WEA,
    D,
    ap_enable_reg_pp0_iter2_reg_0,
    push,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read,
    ap_clk,
    A,
    \tmp_V_reg_319_reg[15]_0 ,
    grady2_mat_data_dout,
    Q,
    phase_mat_data_full_n,
    SR,
    ap_rst_n,
    grady2_mat_data_empty_n,
    gradx2_mat_data_empty_n,
    xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start);
  output tmp_21_reg_3350;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]WEA;
  output [5:0]D;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output push;
  output xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready;
  output xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;
  input ap_clk;
  input [10:0]A;
  input [0:0]\tmp_V_reg_319_reg[15]_0 ;
  input [10:0]grady2_mat_data_dout;
  input [0:0]Q;
  input phase_mat_data_full_n;
  input [0:0]SR;
  input ap_rst_n;
  input grady2_mat_data_empty_n;
  input gradx2_mat_data_empty_n;
  input xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start;

  wire [10:0]A;
  wire [5:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire add_ln494_fu_234_p2_n_100;
  wire add_ln494_fu_234_p2_n_101;
  wire add_ln494_fu_234_p2_n_102;
  wire add_ln494_fu_234_p2_n_103;
  wire add_ln494_fu_234_p2_n_104;
  wire add_ln494_fu_234_p2_n_105;
  wire add_ln494_fu_234_p2_n_106;
  wire add_ln494_fu_234_p2_n_107;
  wire add_ln494_fu_234_p2_n_108;
  wire add_ln494_fu_234_p2_n_109;
  wire add_ln494_fu_234_p2_n_110;
  wire add_ln494_fu_234_p2_n_79;
  wire add_ln494_fu_234_p2_n_80;
  wire add_ln494_fu_234_p2_n_81;
  wire add_ln494_fu_234_p2_n_82;
  wire add_ln494_fu_234_p2_n_83;
  wire add_ln494_fu_234_p2_n_84;
  wire add_ln494_fu_234_p2_n_85;
  wire add_ln494_fu_234_p2_n_86;
  wire add_ln494_fu_234_p2_n_87;
  wire add_ln494_fu_234_p2_n_88;
  wire add_ln494_fu_234_p2_n_89;
  wire add_ln494_fu_234_p2_n_90;
  wire add_ln494_fu_234_p2_n_91;
  wire add_ln494_fu_234_p2_n_92;
  wire add_ln494_fu_234_p2_n_93;
  wire add_ln494_fu_234_p2_n_94;
  wire add_ln494_fu_234_p2_n_95;
  wire add_ln494_fu_234_p2_n_96;
  wire add_ln494_fu_234_p2_n_97;
  wire add_ln494_fu_234_p2_n_98;
  wire add_ln494_fu_234_p2_n_99;
  wire [10:0]add_ln695_12_fu_143_p2;
  wire [10:0]add_ln695_fu_131_p2;
  wire [10:0]add_ln695_reg_305;
  wire \add_ln695_reg_305[10]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3__1_n_5 ;
  wire \ap_CS_fsm[2]_i_5__1_n_5 ;
  wire \ap_CS_fsm[3]_i_1__6_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_rst_n;
  wire empty_102_reg_114;
  wire empty_102_reg_1140;
  wire \empty_102_reg_114[10]_i_5_n_5 ;
  wire [10:0]empty_102_reg_114_reg;
  wire empty_reg_103;
  wire \empty_reg_103_reg_n_5_[0] ;
  wire \empty_reg_103_reg_n_5_[10] ;
  wire \empty_reg_103_reg_n_5_[1] ;
  wire \empty_reg_103_reg_n_5_[2] ;
  wire \empty_reg_103_reg_n_5_[3] ;
  wire \empty_reg_103_reg_n_5_[4] ;
  wire \empty_reg_103_reg_n_5_[5] ;
  wire \empty_reg_103_reg_n_5_[6] ;
  wire \empty_reg_103_reg_n_5_[7] ;
  wire \empty_reg_103_reg_n_5_[8] ;
  wire \empty_reg_103_reg_n_5_[9] ;
  wire gradx2_mat_data_empty_n;
  wire [10:0]grady2_mat_data_dout;
  wire grady2_mat_data_empty_n;
  wire icmp_ln450_fu_125_p2;
  wire icmp_ln457_fu_137_p2;
  wire \icmp_ln457_reg_310[0]_i_4_n_5 ;
  wire icmp_ln457_reg_310_pp0_iter1_reg;
  wire \icmp_ln457_reg_310_reg_n_5_[0] ;
  wire icmp_ln495_fu_240_p2;
  wire mem_reg_bram_0_i_33_n_10;
  wire mem_reg_bram_0_i_33_n_11;
  wire mem_reg_bram_0_i_33_n_12;
  wire mem_reg_bram_0_i_33_n_5;
  wire mem_reg_bram_0_i_33_n_6;
  wire mem_reg_bram_0_i_33_n_7;
  wire mem_reg_bram_0_i_33_n_8;
  wire mem_reg_bram_0_i_33_n_9;
  wire mem_reg_bram_0_i_34_n_5;
  wire mem_reg_bram_0_i_52_n_5;
  wire mem_reg_bram_0_i_53_n_5;
  wire mem_reg_bram_0_i_54_n_5;
  wire mem_reg_bram_0_i_55_n_5;
  wire mem_reg_bram_0_i_56_n_5;
  wire mem_reg_bram_0_i_57__0_n_5;
  wire mem_reg_bram_0_i_58__0_n_5;
  wire mem_reg_bram_0_i_59__0_n_5;
  wire mem_reg_bram_0_i_60__0_n_5;
  wire mem_reg_bram_0_i_61__0_n_5;
  wire mem_reg_bram_0_i_62__0_n_5;
  wire mem_reg_bram_0_i_63__0_n_5;
  wire mem_reg_bram_0_i_64__0_n_5;
  wire mem_reg_bram_0_i_65__0_n_5;
  wire mem_reg_bram_0_i_82_n_5;
  wire mem_reg_bram_0_i_83_n_5;
  wire mem_reg_bram_0_i_84_n_5;
  wire mem_reg_bram_0_i_85__0_n_5;
  wire mul_17s_15ns_32_2_1_U60_n_5;
  wire phase_mat_data_full_n;
  wire push;
  wire tmp_21_reg_3350;
  wire [15:0]tmp_V_8_reg_324;
  wire [15:15]tmp_V_reg_319;
  wire [0:0]\tmp_V_reg_319_reg[15]_0 ;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;
  wire NLW_add_ln494_fu_234_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln494_fu_234_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln494_fu_234_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln494_fu_234_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln494_fu_234_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln494_fu_234_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln494_fu_234_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln494_fu_234_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln494_fu_234_p2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_add_ln494_fu_234_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln494_fu_234_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln494_fu_234_p2_XOROUT_UNCONNECTED;
  wire [7:1]NLW_mem_reg_bram_0_i_29_CO_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_29_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_33_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln494_fu_234_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln494_fu_234_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln494_fu_234_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln494_fu_234_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln494_fu_234_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(tmp_21_reg_3350),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_17s_15ns_32_2_1_U60_n_5),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln494_fu_234_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln494_fu_234_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln494_fu_234_p2_P_UNCONNECTED[47:32],add_ln494_fu_234_p2_n_79,add_ln494_fu_234_p2_n_80,add_ln494_fu_234_p2_n_81,add_ln494_fu_234_p2_n_82,add_ln494_fu_234_p2_n_83,add_ln494_fu_234_p2_n_84,add_ln494_fu_234_p2_n_85,add_ln494_fu_234_p2_n_86,add_ln494_fu_234_p2_n_87,add_ln494_fu_234_p2_n_88,add_ln494_fu_234_p2_n_89,add_ln494_fu_234_p2_n_90,add_ln494_fu_234_p2_n_91,add_ln494_fu_234_p2_n_92,add_ln494_fu_234_p2_n_93,add_ln494_fu_234_p2_n_94,add_ln494_fu_234_p2_n_95,add_ln494_fu_234_p2_n_96,add_ln494_fu_234_p2_n_97,add_ln494_fu_234_p2_n_98,add_ln494_fu_234_p2_n_99,add_ln494_fu_234_p2_n_100,add_ln494_fu_234_p2_n_101,add_ln494_fu_234_p2_n_102,add_ln494_fu_234_p2_n_103,add_ln494_fu_234_p2_n_104,add_ln494_fu_234_p2_n_105,add_ln494_fu_234_p2_n_106,add_ln494_fu_234_p2_n_107,add_ln494_fu_234_p2_n_108,add_ln494_fu_234_p2_n_109,add_ln494_fu_234_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln494_fu_234_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln494_fu_234_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln494_fu_234_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln494_fu_234_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln494_fu_234_p2_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln695_reg_305[0]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[0] ),
        .O(add_ln695_fu_131_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln695_reg_305[10]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[8] ),
        .I1(\empty_reg_103_reg_n_5_[6] ),
        .I2(\add_ln695_reg_305[10]_i_2_n_5 ),
        .I3(\empty_reg_103_reg_n_5_[7] ),
        .I4(\empty_reg_103_reg_n_5_[9] ),
        .I5(\empty_reg_103_reg_n_5_[10] ),
        .O(add_ln695_fu_131_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln695_reg_305[10]_i_2 
       (.I0(\empty_reg_103_reg_n_5_[5] ),
        .I1(\empty_reg_103_reg_n_5_[3] ),
        .I2(\empty_reg_103_reg_n_5_[1] ),
        .I3(\empty_reg_103_reg_n_5_[0] ),
        .I4(\empty_reg_103_reg_n_5_[2] ),
        .I5(\empty_reg_103_reg_n_5_[4] ),
        .O(\add_ln695_reg_305[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln695_reg_305[1]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[0] ),
        .I1(\empty_reg_103_reg_n_5_[1] ),
        .O(add_ln695_fu_131_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln695_reg_305[2]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[0] ),
        .I1(\empty_reg_103_reg_n_5_[1] ),
        .I2(\empty_reg_103_reg_n_5_[2] ),
        .O(add_ln695_fu_131_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln695_reg_305[3]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[1] ),
        .I1(\empty_reg_103_reg_n_5_[0] ),
        .I2(\empty_reg_103_reg_n_5_[2] ),
        .I3(\empty_reg_103_reg_n_5_[3] ),
        .O(add_ln695_fu_131_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln695_reg_305[4]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[2] ),
        .I1(\empty_reg_103_reg_n_5_[0] ),
        .I2(\empty_reg_103_reg_n_5_[1] ),
        .I3(\empty_reg_103_reg_n_5_[3] ),
        .I4(\empty_reg_103_reg_n_5_[4] ),
        .O(add_ln695_fu_131_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln695_reg_305[5]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[3] ),
        .I1(\empty_reg_103_reg_n_5_[1] ),
        .I2(\empty_reg_103_reg_n_5_[0] ),
        .I3(\empty_reg_103_reg_n_5_[2] ),
        .I4(\empty_reg_103_reg_n_5_[4] ),
        .I5(\empty_reg_103_reg_n_5_[5] ),
        .O(add_ln695_fu_131_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln695_reg_305[6]_i_1 
       (.I0(\add_ln695_reg_305[10]_i_2_n_5 ),
        .I1(\empty_reg_103_reg_n_5_[6] ),
        .O(add_ln695_fu_131_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln695_reg_305[7]_i_1 
       (.I0(\add_ln695_reg_305[10]_i_2_n_5 ),
        .I1(\empty_reg_103_reg_n_5_[6] ),
        .I2(\empty_reg_103_reg_n_5_[7] ),
        .O(add_ln695_fu_131_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln695_reg_305[8]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[6] ),
        .I1(\add_ln695_reg_305[10]_i_2_n_5 ),
        .I2(\empty_reg_103_reg_n_5_[7] ),
        .I3(\empty_reg_103_reg_n_5_[8] ),
        .O(add_ln695_fu_131_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln695_reg_305[9]_i_1 
       (.I0(\empty_reg_103_reg_n_5_[7] ),
        .I1(\add_ln695_reg_305[10]_i_2_n_5 ),
        .I2(\empty_reg_103_reg_n_5_[6] ),
        .I3(\empty_reg_103_reg_n_5_[8] ),
        .I4(\empty_reg_103_reg_n_5_[9] ),
        .O(add_ln695_fu_131_p2[9]));
  FDRE \add_ln695_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[0]),
        .Q(add_ln695_reg_305[0]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[10]),
        .Q(add_ln695_reg_305[10]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[1]),
        .Q(add_ln695_reg_305[1]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[2]),
        .Q(add_ln695_reg_305[2]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[3]),
        .Q(add_ln695_reg_305[3]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[4]),
        .Q(add_ln695_reg_305[4]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[5]),
        .Q(add_ln695_reg_305[5]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[6]),
        .Q(add_ln695_reg_305[6]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[7]),
        .Q(add_ln695_reg_305[7]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[8]),
        .Q(add_ln695_reg_305[8]),
        .R(1'b0));
  FDRE \add_ln695_reg_305_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_131_p2[9]),
        .Q(add_ln695_reg_305[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[2]_i_3__1_n_5 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln450_fu_125_p2),
        .O(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready));
  LUT5 #(
    .INIT(32'hFFFFFF07)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln457_fu_137_p2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[2]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\empty_reg_103_reg_n_5_[10] ),
        .I1(\empty_reg_103_reg_n_5_[9] ),
        .I2(\empty_reg_103_reg_n_5_[6] ),
        .I3(\ap_CS_fsm[2]_i_5__1_n_5 ),
        .I4(\empty_reg_103_reg_n_5_[8] ),
        .I5(\empty_reg_103_reg_n_5_[7] ),
        .O(icmp_ln450_fu_125_p2));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\empty_reg_103_reg_n_5_[0] ),
        .I1(\empty_reg_103_reg_n_5_[1] ),
        .I2(\empty_reg_103_reg_n_5_[2] ),
        .I3(\empty_reg_103_reg_n_5_[3] ),
        .I4(\empty_reg_103_reg_n_5_[5] ),
        .I5(\empty_reg_103_reg_n_5_[4] ),
        .O(\ap_CS_fsm[2]_i_5__1_n_5 ));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter2_reg_n_5),
        .I4(icmp_ln457_fu_137_p2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_1__6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__6_n_5 ),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(icmp_ln457_fu_137_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_rst_n),
        .I3(icmp_ln457_fu_137_p2),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter00),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_102_reg_114[0]_i_1 
       (.I0(empty_102_reg_114_reg[0]),
        .O(add_ln695_12_fu_143_p2[0]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \empty_102_reg_114[10]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln457_fu_137_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter00),
        .O(empty_102_reg_114));
  LUT4 #(
    .INIT(16'h0400)) 
    \empty_102_reg_114[10]_i_2 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln457_fu_137_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(empty_102_reg_1140));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \empty_102_reg_114[10]_i_3 
       (.I0(empty_102_reg_114_reg[8]),
        .I1(empty_102_reg_114_reg[6]),
        .I2(\empty_102_reg_114[10]_i_5_n_5 ),
        .I3(empty_102_reg_114_reg[7]),
        .I4(empty_102_reg_114_reg[9]),
        .I5(empty_102_reg_114_reg[10]),
        .O(add_ln695_12_fu_143_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \empty_102_reg_114[10]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln450_fu_125_p2),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_102_reg_114[10]_i_5 
       (.I0(empty_102_reg_114_reg[5]),
        .I1(empty_102_reg_114_reg[3]),
        .I2(empty_102_reg_114_reg[1]),
        .I3(empty_102_reg_114_reg[0]),
        .I4(empty_102_reg_114_reg[2]),
        .I5(empty_102_reg_114_reg[4]),
        .O(\empty_102_reg_114[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_102_reg_114[1]_i_1 
       (.I0(empty_102_reg_114_reg[0]),
        .I1(empty_102_reg_114_reg[1]),
        .O(add_ln695_12_fu_143_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_102_reg_114[2]_i_1 
       (.I0(empty_102_reg_114_reg[0]),
        .I1(empty_102_reg_114_reg[1]),
        .I2(empty_102_reg_114_reg[2]),
        .O(add_ln695_12_fu_143_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_102_reg_114[3]_i_1 
       (.I0(empty_102_reg_114_reg[1]),
        .I1(empty_102_reg_114_reg[0]),
        .I2(empty_102_reg_114_reg[2]),
        .I3(empty_102_reg_114_reg[3]),
        .O(add_ln695_12_fu_143_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_102_reg_114[4]_i_1 
       (.I0(empty_102_reg_114_reg[2]),
        .I1(empty_102_reg_114_reg[0]),
        .I2(empty_102_reg_114_reg[1]),
        .I3(empty_102_reg_114_reg[3]),
        .I4(empty_102_reg_114_reg[4]),
        .O(add_ln695_12_fu_143_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \empty_102_reg_114[5]_i_1 
       (.I0(empty_102_reg_114_reg[3]),
        .I1(empty_102_reg_114_reg[1]),
        .I2(empty_102_reg_114_reg[0]),
        .I3(empty_102_reg_114_reg[2]),
        .I4(empty_102_reg_114_reg[4]),
        .I5(empty_102_reg_114_reg[5]),
        .O(add_ln695_12_fu_143_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_102_reg_114[6]_i_1 
       (.I0(\empty_102_reg_114[10]_i_5_n_5 ),
        .I1(empty_102_reg_114_reg[6]),
        .O(add_ln695_12_fu_143_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_102_reg_114[7]_i_1 
       (.I0(\empty_102_reg_114[10]_i_5_n_5 ),
        .I1(empty_102_reg_114_reg[6]),
        .I2(empty_102_reg_114_reg[7]),
        .O(add_ln695_12_fu_143_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_102_reg_114[8]_i_1 
       (.I0(empty_102_reg_114_reg[6]),
        .I1(\empty_102_reg_114[10]_i_5_n_5 ),
        .I2(empty_102_reg_114_reg[7]),
        .I3(empty_102_reg_114_reg[8]),
        .O(add_ln695_12_fu_143_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_102_reg_114[9]_i_1 
       (.I0(empty_102_reg_114_reg[7]),
        .I1(\empty_102_reg_114[10]_i_5_n_5 ),
        .I2(empty_102_reg_114_reg[6]),
        .I3(empty_102_reg_114_reg[8]),
        .I4(empty_102_reg_114_reg[9]),
        .O(add_ln695_12_fu_143_p2[9]));
  FDRE \empty_102_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[0]),
        .Q(empty_102_reg_114_reg[0]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[10] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[10]),
        .Q(empty_102_reg_114_reg[10]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[1]),
        .Q(empty_102_reg_114_reg[1]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[2]),
        .Q(empty_102_reg_114_reg[2]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[3]),
        .Q(empty_102_reg_114_reg[3]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[4]),
        .Q(empty_102_reg_114_reg[4]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[5]),
        .Q(empty_102_reg_114_reg[5]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[6]),
        .Q(empty_102_reg_114_reg[6]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[7]),
        .Q(empty_102_reg_114_reg[7]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[8]),
        .Q(empty_102_reg_114_reg[8]),
        .R(empty_102_reg_114));
  FDRE \empty_102_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(empty_102_reg_1140),
        .D(add_ln695_12_fu_143_p2[9]),
        .Q(empty_102_reg_114_reg[9]),
        .R(empty_102_reg_114));
  LUT3 #(
    .INIT(8'h08)) 
    \empty_reg_103[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(empty_reg_103));
  FDRE \empty_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[0]),
        .Q(\empty_reg_103_reg_n_5_[0] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[10]),
        .Q(\empty_reg_103_reg_n_5_[10] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[1]),
        .Q(\empty_reg_103_reg_n_5_[1] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[2]),
        .Q(\empty_reg_103_reg_n_5_[2] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[3]),
        .Q(\empty_reg_103_reg_n_5_[3] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[4]),
        .Q(\empty_reg_103_reg_n_5_[4] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[5]),
        .Q(\empty_reg_103_reg_n_5_[5] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[6]),
        .Q(\empty_reg_103_reg_n_5_[6] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[7]),
        .Q(\empty_reg_103_reg_n_5_[7] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[8]),
        .Q(\empty_reg_103_reg_n_5_[8] ),
        .R(empty_reg_103));
  FDRE \empty_reg_103_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(add_ln695_reg_305[9]),
        .Q(\empty_reg_103_reg_n_5_[9] ),
        .R(empty_reg_103));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \icmp_ln457_reg_310[0]_i_2 
       (.I0(empty_102_reg_114_reg[10]),
        .I1(empty_102_reg_114_reg[6]),
        .I2(\icmp_ln457_reg_310[0]_i_4_n_5 ),
        .I3(empty_102_reg_114_reg[8]),
        .I4(empty_102_reg_114_reg[7]),
        .I5(empty_102_reg_114_reg[9]),
        .O(icmp_ln457_fu_137_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln457_reg_310[0]_i_4 
       (.I0(empty_102_reg_114_reg[3]),
        .I1(empty_102_reg_114_reg[0]),
        .I2(empty_102_reg_114_reg[1]),
        .I3(empty_102_reg_114_reg[2]),
        .I4(empty_102_reg_114_reg[5]),
        .I5(empty_102_reg_114_reg[4]),
        .O(\icmp_ln457_reg_310[0]_i_4_n_5 ));
  FDRE \icmp_ln457_reg_310_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_17s_15ns_32_2_1_U60_n_5),
        .D(\icmp_ln457_reg_310_reg_n_5_[0] ),
        .Q(icmp_ln457_reg_310_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln457_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(mul_17s_15ns_32_2_1_U60_n_5),
        .D(icmp_ln457_fu_137_p2),
        .Q(\icmp_ln457_reg_310_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(tmp_21_reg_3350),
        .O(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_bram_0_i_21__1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(icmp_ln457_reg_310_pp0_iter1_reg),
        .I3(Q),
        .O(WEA));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_bram_0_i_29
       (.CI(mem_reg_bram_0_i_33_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_mem_reg_bram_0_i_29_CO_UNCONNECTED[7:1],icmp_ln495_fu_240_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln494_fu_234_p2_n_79}),
        .O(NLW_mem_reg_bram_0_i_29_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_bram_0_i_34_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_bram_0_i_33
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_33_n_5,mem_reg_bram_0_i_33_n_6,mem_reg_bram_0_i_33_n_7,mem_reg_bram_0_i_33_n_8,mem_reg_bram_0_i_33_n_9,mem_reg_bram_0_i_33_n_10,mem_reg_bram_0_i_33_n_11,mem_reg_bram_0_i_33_n_12}),
        .DI({1'b0,1'b0,mem_reg_bram_0_i_52_n_5,mem_reg_bram_0_i_53_n_5,mem_reg_bram_0_i_54_n_5,mem_reg_bram_0_i_55_n_5,mem_reg_bram_0_i_56_n_5,mem_reg_bram_0_i_57__0_n_5}),
        .O(NLW_mem_reg_bram_0_i_33_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_58__0_n_5,mem_reg_bram_0_i_59__0_n_5,mem_reg_bram_0_i_60__0_n_5,mem_reg_bram_0_i_61__0_n_5,mem_reg_bram_0_i_62__0_n_5,mem_reg_bram_0_i_63__0_n_5,mem_reg_bram_0_i_64__0_n_5,mem_reg_bram_0_i_65__0_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_34
       (.I0(add_ln494_fu_234_p2_n_80),
        .I1(add_ln494_fu_234_p2_n_79),
        .O(mem_reg_bram_0_i_34_n_5));
  LUT5 #(
    .INIT(32'h01101130)) 
    mem_reg_bram_0_i_52
       (.I0(add_ln494_fu_234_p2_n_86),
        .I1(add_ln494_fu_234_p2_n_85),
        .I2(tmp_V_8_reg_324[15]),
        .I3(tmp_V_8_reg_324[9]),
        .I4(mem_reg_bram_0_i_82_n_5),
        .O(mem_reg_bram_0_i_52_n_5));
  LUT6 #(
    .INIT(64'h000042485A787EFC)) 
    mem_reg_bram_0_i_53
       (.I0(tmp_V_8_reg_324[15]),
        .I1(tmp_V_8_reg_324[7]),
        .I2(tmp_V_8_reg_324[8]),
        .I3(mem_reg_bram_0_i_83_n_5),
        .I4(add_ln494_fu_234_p2_n_88),
        .I5(add_ln494_fu_234_p2_n_87),
        .O(mem_reg_bram_0_i_53_n_5));
  LUT6 #(
    .INIT(64'h000042485A787EFC)) 
    mem_reg_bram_0_i_54
       (.I0(tmp_V_8_reg_324[15]),
        .I1(tmp_V_8_reg_324[5]),
        .I2(tmp_V_8_reg_324[6]),
        .I3(mem_reg_bram_0_i_84_n_5),
        .I4(add_ln494_fu_234_p2_n_90),
        .I5(add_ln494_fu_234_p2_n_89),
        .O(mem_reg_bram_0_i_54_n_5));
  LUT6 #(
    .INIT(64'h000042485A787EFC)) 
    mem_reg_bram_0_i_55
       (.I0(tmp_V_8_reg_324[15]),
        .I1(tmp_V_8_reg_324[3]),
        .I2(tmp_V_8_reg_324[4]),
        .I3(mem_reg_bram_0_i_85__0_n_5),
        .I4(add_ln494_fu_234_p2_n_92),
        .I5(add_ln494_fu_234_p2_n_91),
        .O(mem_reg_bram_0_i_55_n_5));
  LUT6 #(
    .INIT(64'h000042485A787EFC)) 
    mem_reg_bram_0_i_56
       (.I0(tmp_V_8_reg_324[15]),
        .I1(tmp_V_8_reg_324[1]),
        .I2(tmp_V_8_reg_324[2]),
        .I3(tmp_V_8_reg_324[0]),
        .I4(add_ln494_fu_234_p2_n_94),
        .I5(add_ln494_fu_234_p2_n_93),
        .O(mem_reg_bram_0_i_56_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_bram_0_i_57__0
       (.I0(tmp_V_8_reg_324[0]),
        .I1(add_ln494_fu_234_p2_n_95),
        .O(mem_reg_bram_0_i_57__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_58__0
       (.I0(add_ln494_fu_234_p2_n_82),
        .I1(add_ln494_fu_234_p2_n_81),
        .O(mem_reg_bram_0_i_58__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_bram_0_i_59__0
       (.I0(add_ln494_fu_234_p2_n_84),
        .I1(add_ln494_fu_234_p2_n_83),
        .O(mem_reg_bram_0_i_59__0_n_5));
  LUT5 #(
    .INIT(32'h006C0291)) 
    mem_reg_bram_0_i_60__0
       (.I0(tmp_V_8_reg_324[15]),
        .I1(tmp_V_8_reg_324[9]),
        .I2(mem_reg_bram_0_i_82_n_5),
        .I3(add_ln494_fu_234_p2_n_85),
        .I4(add_ln494_fu_234_p2_n_86),
        .O(mem_reg_bram_0_i_60__0_n_5));
  LUT6 #(
    .INIT(64'h1842248148228411)) 
    mem_reg_bram_0_i_61__0
       (.I0(add_ln494_fu_234_p2_n_87),
        .I1(add_ln494_fu_234_p2_n_88),
        .I2(tmp_V_8_reg_324[15]),
        .I3(tmp_V_8_reg_324[7]),
        .I4(tmp_V_8_reg_324[8]),
        .I5(mem_reg_bram_0_i_83_n_5),
        .O(mem_reg_bram_0_i_61__0_n_5));
  LUT6 #(
    .INIT(64'h1842248148228411)) 
    mem_reg_bram_0_i_62__0
       (.I0(add_ln494_fu_234_p2_n_89),
        .I1(add_ln494_fu_234_p2_n_90),
        .I2(tmp_V_8_reg_324[15]),
        .I3(tmp_V_8_reg_324[5]),
        .I4(tmp_V_8_reg_324[6]),
        .I5(mem_reg_bram_0_i_84_n_5),
        .O(mem_reg_bram_0_i_62__0_n_5));
  LUT6 #(
    .INIT(64'h1842248148228411)) 
    mem_reg_bram_0_i_63__0
       (.I0(add_ln494_fu_234_p2_n_91),
        .I1(add_ln494_fu_234_p2_n_92),
        .I2(tmp_V_8_reg_324[15]),
        .I3(tmp_V_8_reg_324[3]),
        .I4(tmp_V_8_reg_324[4]),
        .I5(mem_reg_bram_0_i_85__0_n_5),
        .O(mem_reg_bram_0_i_63__0_n_5));
  LUT6 #(
    .INIT(64'h1842248148228411)) 
    mem_reg_bram_0_i_64__0
       (.I0(add_ln494_fu_234_p2_n_93),
        .I1(add_ln494_fu_234_p2_n_94),
        .I2(tmp_V_8_reg_324[15]),
        .I3(tmp_V_8_reg_324[1]),
        .I4(tmp_V_8_reg_324[2]),
        .I5(tmp_V_8_reg_324[0]),
        .O(mem_reg_bram_0_i_64__0_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    mem_reg_bram_0_i_65__0
       (.I0(add_ln494_fu_234_p2_n_96),
        .I1(add_ln494_fu_234_p2_n_95),
        .I2(tmp_V_8_reg_324[0]),
        .O(mem_reg_bram_0_i_65__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_bram_0_i_82
       (.I0(tmp_V_8_reg_324[7]),
        .I1(tmp_V_8_reg_324[5]),
        .I2(mem_reg_bram_0_i_84_n_5),
        .I3(tmp_V_8_reg_324[6]),
        .I4(tmp_V_8_reg_324[8]),
        .O(mem_reg_bram_0_i_82_n_5));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_bram_0_i_83
       (.I0(tmp_V_8_reg_324[5]),
        .I1(mem_reg_bram_0_i_84_n_5),
        .I2(tmp_V_8_reg_324[6]),
        .O(mem_reg_bram_0_i_83_n_5));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_bram_0_i_84
       (.I0(tmp_V_8_reg_324[3]),
        .I1(tmp_V_8_reg_324[1]),
        .I2(tmp_V_8_reg_324[0]),
        .I3(tmp_V_8_reg_324[2]),
        .I4(tmp_V_8_reg_324[4]),
        .O(mem_reg_bram_0_i_84_n_5));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_bram_0_i_85__0
       (.I0(tmp_V_8_reg_324[1]),
        .I1(tmp_V_8_reg_324[0]),
        .I2(tmp_V_8_reg_324[2]),
        .O(mem_reg_bram_0_i_85__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    mem_reg_bram_1_i_3
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(icmp_ln457_reg_310_pp0_iter1_reg),
        .I3(Q),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_17s_15ns_32_2_1 mul_17s_15ns_32_2_1_U60
       (.A(A),
        .CEP(mul_17s_15ns_32_2_1_U60_n_5),
        .CO(icmp_ln495_fu_240_p2),
        .D(D),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .\icmp_ln457_reg_310[0]_i_3 (ap_enable_reg_pp0_iter2_reg_n_5),
        .icmp_ln457_reg_310_pp0_iter1_reg(icmp_ln457_reg_310_pp0_iter1_reg),
        .\icmp_ln457_reg_310_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\icmp_ln457_reg_310_reg[0]_0 (\icmp_ln457_reg_310_reg_n_5_[0] ),
        .mem_reg_bram_0_i_30(mem_reg_bram_0_i_85__0_n_5),
        .mem_reg_bram_0_i_30_0(mem_reg_bram_0_i_84_n_5),
        .mem_reg_bram_0_i_30_1(mem_reg_bram_0_i_83_n_5),
        .mem_reg_bram_0_i_30_2(mem_reg_bram_0_i_82_n_5),
        .phase_mat_data_full_n(phase_mat_data_full_n),
        .tmp_V_8_reg_324({tmp_V_8_reg_324[15],tmp_V_8_reg_324[9:0]}),
        .tmp_V_reg_319(tmp_V_reg_319));
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_V_8_reg_324[9]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\icmp_ln457_reg_310_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(tmp_21_reg_3350));
  FDRE \tmp_V_8_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[0]),
        .Q(tmp_V_8_reg_324[0]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[15] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[10]),
        .Q(tmp_V_8_reg_324[15]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[1]),
        .Q(tmp_V_8_reg_324[1]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[2]),
        .Q(tmp_V_8_reg_324[2]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[3]),
        .Q(tmp_V_8_reg_324[3]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[4]),
        .Q(tmp_V_8_reg_324[4]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[5] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[5]),
        .Q(tmp_V_8_reg_324[5]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[6] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[6]),
        .Q(tmp_V_8_reg_324[6]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[7] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[7]),
        .Q(tmp_V_8_reg_324[7]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[8] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[8]),
        .Q(tmp_V_8_reg_324[8]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_324_reg[9] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(grady2_mat_data_dout[9]),
        .Q(tmp_V_8_reg_324[9]),
        .R(1'b0));
  FDRE \tmp_V_reg_319_reg[15] 
       (.C(ap_clk),
        .CE(tmp_21_reg_3350),
        .D(\tmp_V_reg_319_reg[15]_0 ),
        .Q(tmp_V_reg_319),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \waddr[12]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(icmp_ln457_reg_310_pp0_iter1_reg),
        .I3(phase_mat_data_full_n),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24
   (start_once_reg_0,
    E,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read,
    Q,
    \p_load8_reg_952_reg[1]_0 ,
    D,
    \cmp_i_i362_i_i_i_i_reg_939_reg[0]_0 ,
    \cmp_i_i362_i_i_i_i_reg_939_reg[0]_1 ,
    dout_valid_reg,
    empty_n_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    internal_full_n_reg,
    \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0 ,
    ap_clk,
    DINADIN,
    SR,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n,
    gray_img_src_data_empty_n,
    \empty_100_reg_310_reg[12]_0 ,
    gaussian_mat_data_full_n,
    \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 ,
    empty_n,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    start_once_reg_reg_0,
    start_once_reg,
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    start_once_reg_reg_1,
    \empty_reg_287_reg[10]_0 );
  output start_once_reg_0;
  output [0:0]E;
  output xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  output [1:0]Q;
  output \p_load8_reg_952_reg[1]_0 ;
  output [7:0]D;
  output [0:0]\cmp_i_i362_i_i_i_i_reg_939_reg[0]_0 ;
  output \cmp_i_i362_i_i_i_i_reg_939_reg[0]_1 ;
  output dout_valid_reg;
  output empty_n_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output [0:0]internal_full_n_reg;
  output \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0 ;
  input ap_clk;
  input [7:0]DINADIN;
  input [0:0]SR;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n;
  input gray_img_src_data_empty_n;
  input [0:0]\empty_100_reg_310_reg[12]_0 ;
  input gaussian_mat_data_full_n;
  input [7:0]\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 ;
  input empty_n;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input start_once_reg_reg_0;
  input start_once_reg;
  input start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input start_once_reg_reg_1;
  input [0:0]\empty_reg_287_reg[10]_0 ;

  wire A00_reg_396;
  wire A00_reg_3960;
  wire \A00_reg_396_reg_n_5_[0] ;
  wire \A00_reg_396_reg_n_5_[1] ;
  wire \A00_reg_396_reg_n_5_[2] ;
  wire \A00_reg_396_reg_n_5_[3] ;
  wire \A00_reg_396_reg_n_5_[4] ;
  wire \A00_reg_396_reg_n_5_[5] ;
  wire \A00_reg_396_reg_n_5_[6] ;
  wire \A00_reg_396_reg_n_5_[7] ;
  wire [7:0]A01_reg_346;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][4]_i_10_n_5 ;
  wire \SRL_SIG[0][4]_i_11_n_5 ;
  wire \SRL_SIG[0][4]_i_12_n_5 ;
  wire \SRL_SIG[0][4]_i_13_n_5 ;
  wire \SRL_SIG[0][4]_i_14_n_5 ;
  wire \SRL_SIG[0][4]_i_15_n_5 ;
  wire \SRL_SIG[0][4]_i_16_n_5 ;
  wire \SRL_SIG[0][4]_i_17_n_5 ;
  wire \SRL_SIG[0][4]_i_18_n_5 ;
  wire \SRL_SIG[0][4]_i_19_n_5 ;
  wire \SRL_SIG[0][4]_i_20_n_5 ;
  wire \SRL_SIG[0][4]_i_21_n_5 ;
  wire \SRL_SIG[0][4]_i_22_n_5 ;
  wire \SRL_SIG[0][4]_i_23_n_5 ;
  wire \SRL_SIG[0][4]_i_24_n_5 ;
  wire \SRL_SIG[0][4]_i_25_n_5 ;
  wire \SRL_SIG[0][4]_i_26_n_5 ;
  wire \SRL_SIG[0][4]_i_27_n_5 ;
  wire \SRL_SIG[0][4]_i_28_n_5 ;
  wire \SRL_SIG[0][4]_i_29_n_5 ;
  wire \SRL_SIG[0][4]_i_30_n_5 ;
  wire \SRL_SIG[0][4]_i_31_n_5 ;
  wire \SRL_SIG[0][4]_i_32_n_5 ;
  wire \SRL_SIG[0][4]_i_33_n_5 ;
  wire \SRL_SIG[0][4]_i_34_n_5 ;
  wire \SRL_SIG[0][4]_i_35_n_5 ;
  wire \SRL_SIG[0][4]_i_36_n_5 ;
  wire \SRL_SIG[0][4]_i_37_n_5 ;
  wire \SRL_SIG[0][4]_i_38_n_5 ;
  wire \SRL_SIG[0][4]_i_39_n_5 ;
  wire \SRL_SIG[0][4]_i_3_n_5 ;
  wire \SRL_SIG[0][4]_i_4_n_5 ;
  wire \SRL_SIG[0][4]_i_5_n_5 ;
  wire \SRL_SIG[0][4]_i_6_n_5 ;
  wire \SRL_SIG[0][4]_i_7_n_5 ;
  wire \SRL_SIG[0][4]_i_8_n_5 ;
  wire \SRL_SIG[0][4]_i_9_n_5 ;
  wire \SRL_SIG[0][7]_i_10_n_5 ;
  wire \SRL_SIG[0][7]_i_11_n_5 ;
  wire \SRL_SIG[0][7]_i_12_n_5 ;
  wire \SRL_SIG[0][7]_i_13_n_5 ;
  wire \SRL_SIG[0][7]_i_14_n_5 ;
  wire \SRL_SIG[0][7]_i_15_n_5 ;
  wire \SRL_SIG[0][7]_i_16_n_5 ;
  wire \SRL_SIG[0][7]_i_4_n_5 ;
  wire \SRL_SIG[0][7]_i_5_n_5 ;
  wire \SRL_SIG[0][7]_i_6_n_5 ;
  wire \SRL_SIG[0][7]_i_7_n_5 ;
  wire \SRL_SIG[0][7]_i_8_n_5 ;
  wire \SRL_SIG[0][7]_i_9_n_5 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_10 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_11 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_12 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_5 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_6 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_7 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_8 ;
  wire \SRL_SIG_reg[0][4]_i_2_n_9 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_12 ;
  wire [9:0]add_ln50_3_fu_714_p2;
  wire [11:4]add_ln52_1_fu_854_p2;
  wire [11:4]add_ln52_3_fu_758_p2;
  wire [12:0]add_ln695_10_fu_871_p2;
  wire [10:0]add_ln695_11_fu_891_p2;
  wire [10:0]add_ln695_9_fu_577_p2;
  wire \add_ln695_9_reg_947[10]_i_3_n_5 ;
  wire \add_ln695_9_reg_947[10]_i_4_n_5 ;
  wire \add_ln695_9_reg_947[10]_i_5_n_5 ;
  wire \add_ln695_9_reg_947[10]_i_6_n_5 ;
  wire \add_ln695_9_reg_947[10]_i_7_n_5 ;
  wire \add_ln695_9_reg_947[2]_i_2_n_5 ;
  wire \add_ln695_9_reg_947[3]_i_2_n_5 ;
  wire \add_ln695_9_reg_947[4]_i_2_n_5 ;
  wire \add_ln695_9_reg_947[5]_i_2_n_5 ;
  wire \add_ln695_9_reg_947[8]_i_2_n_5 ;
  wire [10:0]add_ln695_9_reg_947_reg;
  wire [10:0]add_ln695_fu_473_p2;
  wire \ap_CS_fsm[0]_i_2_n_5 ;
  wire \ap_CS_fsm[1]_i_3_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire ap_CS_fsm_state5;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_204;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_i_2_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3_i_1_n_5;
  wire ap_enable_reg_pp1_iter3_reg_n_5;
  wire ap_enable_reg_pp1_iter4_i_1_n_5;
  wire ap_enable_reg_pp1_iter4_reg_n_5;
  wire [7:0]ap_phi_reg_pp1_iter2_buf2_V_reg_421;
  wire \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ;
  wire [7:0]\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp1_iter3_buf2_V_reg_421;
  wire ap_rst_n;
  wire [7:0]arrayidx10_i_i539_load_01399_i_i_i_reg_371;
  wire [7:0]arrayidx25_i_i494_load_01405_i_i_i_reg_334;
  wire buf_0_V_ce0;
  wire [7:0]buf_0_V_q0;
  wire buf_1_V_U_n_13;
  wire buf_1_V_U_n_14;
  wire buf_1_V_U_n_15;
  wire buf_1_V_U_n_16;
  wire buf_1_V_U_n_17;
  wire buf_1_V_U_n_18;
  wire buf_1_V_U_n_19;
  wire buf_1_V_U_n_20;
  wire buf_1_V_U_n_26;
  wire buf_1_V_U_n_27;
  wire buf_1_V_U_n_28;
  wire buf_1_V_U_n_29;
  wire buf_1_V_U_n_30;
  wire buf_1_V_U_n_31;
  wire [7:0]buf_1_V_q0;
  wire buf_2_V_U_n_12;
  wire buf_2_V_U_n_21;
  wire buf_2_V_U_n_22;
  wire buf_2_V_U_n_23;
  wire buf_2_V_U_n_24;
  wire buf_2_V_U_n_25;
  wire buf_2_V_U_n_26;
  wire buf_2_V_U_n_27;
  wire buf_2_V_U_n_28;
  wire buf_2_V_U_n_29;
  wire buf_2_V_U_n_30;
  wire buf_2_V_U_n_31;
  wire buf_2_V_U_n_32;
  wire buf_2_V_U_n_33;
  wire buf_2_V_U_n_34;
  wire buf_2_V_U_n_35;
  wire buf_2_V_U_n_36;
  wire buf_2_V_U_n_37;
  wire buf_2_V_U_n_38;
  wire buf_2_V_U_n_39;
  wire [6:2]buf_2_V_q0;
  wire [7:0]call_ret_i_i_i_reg_990;
  wire call_ret_i_i_i_reg_9900;
  wire \cmp_i_i362_i_i_i_i_reg_939[0]_i_1_n_5 ;
  wire \cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5 ;
  wire [0:0]\cmp_i_i362_i_i_i_i_reg_939_reg[0]_0 ;
  wire \cmp_i_i362_i_i_i_i_reg_939_reg[0]_1 ;
  wire \cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ;
  wire dout_valid_i_2_n_5;
  wire dout_valid_reg;
  wire [12:0]empty_100_reg_310;
  wire [8:8]empty_100_reg_3100_in;
  wire \empty_100_reg_310[10]_i_2_n_5 ;
  wire \empty_100_reg_310[12]_i_4_n_5 ;
  wire \empty_100_reg_310[12]_i_5_n_5 ;
  wire \empty_100_reg_310[12]_i_6_n_5 ;
  wire \empty_100_reg_310[12]_i_7_n_5 ;
  wire \empty_100_reg_310[12]_i_8_n_5 ;
  wire \empty_100_reg_310[1]_i_1_n_5 ;
  wire \empty_100_reg_310[8]_i_2_n_5 ;
  wire [0:0]\empty_100_reg_310_reg[12]_0 ;
  wire empty_101_reg_322;
  wire empty_101_reg_3220;
  wire [10:0]empty_101_reg_322_pp1_iter1_reg;
  wire \empty_101_reg_322_reg_n_5_[0] ;
  wire \empty_101_reg_322_reg_n_5_[10] ;
  wire \empty_101_reg_322_reg_n_5_[1] ;
  wire \empty_101_reg_322_reg_n_5_[2] ;
  wire \empty_101_reg_322_reg_n_5_[3] ;
  wire \empty_101_reg_322_reg_n_5_[4] ;
  wire \empty_101_reg_322_reg_n_5_[5] ;
  wire \empty_101_reg_322_reg_n_5_[6] ;
  wire \empty_101_reg_322_reg_n_5_[7] ;
  wire \empty_101_reg_322_reg_n_5_[8] ;
  wire \empty_101_reg_322_reg_n_5_[9] ;
  wire empty_96_fu_126;
  wire empty_96_fu_1261;
  wire \empty_96_fu_126_reg_n_5_[0] ;
  wire [1:0]empty_97_fu_130;
  wire \empty_97_fu_130[0]_i_1_n_5 ;
  wire \empty_97_fu_130[0]_i_2_n_5 ;
  wire \empty_97_fu_130[1]_i_2_n_5 ;
  wire \empty_97_fu_130[1]_i_3_n_5 ;
  wire \empty_97_fu_130[1]_i_4_n_5 ;
  wire \empty_97_fu_130[1]_i_5_n_5 ;
  wire \empty_98_fu_134[0]_i_1_n_5 ;
  wire \empty_98_fu_134[1]_i_1_n_5 ;
  wire \empty_98_fu_134_reg_n_5_[0] ;
  wire \empty_98_fu_134_reg_n_5_[1] ;
  wire \empty_99_reg_298[10]_i_2_n_5 ;
  wire \empty_99_reg_298[7]_i_2_n_5 ;
  wire [10:0]empty_99_reg_298_reg;
  wire empty_n;
  wire empty_n_reg;
  wire \empty_reg_287[10]_i_4_n_5 ;
  wire [10:0]empty_reg_287_reg;
  wire [0:0]\empty_reg_287_reg[10]_0 ;
  wire gaussian_mat_data_full_n;
  wire gray_img_src_data_empty_n;
  wire [7:0]i_op_assign_i_reg_384;
  wire icmp_ln874_9_reg_9760;
  wire \icmp_ln874_9_reg_976[0]_i_1_n_5 ;
  wire \icmp_ln874_9_reg_976[0]_i_2_n_5 ;
  wire \icmp_ln874_9_reg_976[0]_i_4_n_5 ;
  wire \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0 ;
  wire \icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0] ;
  wire \icmp_ln874_9_reg_976_reg_n_5_[0] ;
  wire icmp_ln882_7_fu_571_p2;
  wire \icmp_ln882_7_reg_943[0]_i_1_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_3_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_4_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_5_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_6_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_7_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_8_n_5 ;
  wire \icmp_ln882_7_reg_943[0]_i_9_n_5 ;
  wire icmp_ln882_7_reg_943_pp1_iter1_reg;
  wire icmp_ln882_7_reg_943_pp1_iter2_reg;
  wire \icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ;
  wire \icmp_ln882_7_reg_943_reg_n_5_[0] ;
  wire icmp_ln882_fu_467_p2;
  wire \icmp_ln882_reg_897[0]_i_1_n_5 ;
  wire \icmp_ln882_reg_897_reg_n_5_[0] ;
  wire [0:0]internal_full_n_reg;
  wire p_0_in0;
  wire p_1_in7_in;
  wire p_46_in;
  wire [1:0]p_load8_reg_952;
  wire p_load8_reg_9520;
  wire \p_load8_reg_952_reg[1]_0 ;
  wire [7:0]src_buf1_V_2_reg_980;
  wire [7:0]src_buf2_V_2_reg_985;
  wire start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_i_1__4_n_5;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire [7:0]trunc_ln304_1_i_reg_995;
  wire trunc_ln304_1_i_reg_9950;
  wire \trunc_ln304_1_i_reg_995[3]_i_27_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_28_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_11_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_17_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_22_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_28_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_29_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_30_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_50_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_51_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_52_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_53_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_56_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_57_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_58_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_70_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_72_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_73_n_5 ;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  wire [0:0]zext_ln46_1_fu_644_p1;
  wire [7:0]zext_ln46_fu_640_p1;
  wire [1:1]zext_ln47_fu_682_p1;
  wire [9:2]zext_ln52_2_fu_840_p1;
  wire [10:0]zext_ln538_reg_906_reg;
  wire zext_ln538_reg_906_reg0;
  wire [2:0]\NLW_SRL_SIG_reg[0][4]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED ;

  FDRE \A00_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[0]),
        .Q(\A00_reg_396_reg_n_5_[0] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[1]),
        .Q(\A00_reg_396_reg_n_5_[1] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[2]),
        .Q(\A00_reg_396_reg_n_5_[2] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[3]),
        .Q(\A00_reg_396_reg_n_5_[3] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[4]),
        .Q(\A00_reg_396_reg_n_5_[4] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[5]),
        .Q(\A00_reg_396_reg_n_5_[5] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[6]),
        .Q(\A00_reg_396_reg_n_5_[6] ),
        .R(A00_reg_396));
  FDRE \A00_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(i_op_assign_i_reg_384[7]),
        .Q(\A00_reg_396_reg_n_5_[7] ),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .Q(A01_reg_346[0]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .Q(A01_reg_346[1]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .Q(A01_reg_346[2]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[3]),
        .Q(A01_reg_346[3]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[4]),
        .Q(A01_reg_346[4]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .Q(A01_reg_346[5]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .Q(A01_reg_346[6]),
        .R(A00_reg_396));
  FDRE \A01_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .Q(A01_reg_346[7]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[0]),
        .Q(zext_ln52_2_fu_840_p1[2]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[1]),
        .Q(zext_ln52_2_fu_840_p1[3]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[2]),
        .Q(zext_ln52_2_fu_840_p1[4]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[3]),
        .Q(zext_ln52_2_fu_840_p1[5]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[4]),
        .Q(zext_ln52_2_fu_840_p1[6]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[5]),
        .Q(zext_ln52_2_fu_840_p1[7]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[8] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[6]),
        .Q(zext_ln52_2_fu_840_p1[8]),
        .R(A00_reg_396));
  FDRE \A2_reg_409_reg[9] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf2_V_2_reg_985[7]),
        .Q(zext_ln52_2_fu_840_p1[9]),
        .R(A00_reg_396));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(add_ln52_1_fu_854_p2[4]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(add_ln52_1_fu_854_p2[5]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(add_ln52_1_fu_854_p2[6]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(add_ln52_1_fu_854_p2[7]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(add_ln52_1_fu_854_p2[8]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h56A9A956A95656A9)) 
    \SRL_SIG[0][4]_i_10 
       (.I0(\SRL_SIG[0][4]_i_3_n_5 ),
        .I1(\SRL_SIG[0][4]_i_29_n_5 ),
        .I2(\SRL_SIG[0][4]_i_30_n_5 ),
        .I3(zext_ln52_2_fu_840_p1[8]),
        .I4(\SRL_SIG[0][7]_i_10_n_5 ),
        .I5(\SRL_SIG[0][7]_i_9_n_5 ),
        .O(\SRL_SIG[0][4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \SRL_SIG[0][4]_i_11 
       (.I0(\SRL_SIG[0][4]_i_4_n_5 ),
        .I1(A01_reg_346[7]),
        .I2(\SRL_SIG[0][4]_i_18_n_5 ),
        .I3(zext_ln52_2_fu_840_p1[7]),
        .I4(\A00_reg_396_reg_n_5_[7] ),
        .I5(\SRL_SIG[0][7]_i_11_n_5 ),
        .O(\SRL_SIG[0][4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \SRL_SIG[0][4]_i_12 
       (.I0(\SRL_SIG[0][4]_i_5_n_5 ),
        .I1(A01_reg_346[6]),
        .I2(\SRL_SIG[0][4]_i_19_n_5 ),
        .I3(\SRL_SIG[0][4]_i_20_n_5 ),
        .I4(zext_ln52_2_fu_840_p1[6]),
        .I5(\A00_reg_396_reg_n_5_[6] ),
        .O(\SRL_SIG[0][4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \SRL_SIG[0][4]_i_13 
       (.I0(\SRL_SIG[0][4]_i_21_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[5]),
        .I2(\A00_reg_396_reg_n_5_[5] ),
        .I3(\SRL_SIG[0][4]_i_6_n_5 ),
        .I4(A01_reg_346[5]),
        .I5(\SRL_SIG[0][4]_i_22_n_5 ),
        .O(\SRL_SIG[0][4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \SRL_SIG[0][4]_i_14 
       (.I0(\SRL_SIG[0][4]_i_23_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[4]),
        .I2(\A00_reg_396_reg_n_5_[4] ),
        .I3(\SRL_SIG[0][4]_i_7_n_5 ),
        .I4(A01_reg_346[4]),
        .I5(\SRL_SIG[0][4]_i_24_n_5 ),
        .O(\SRL_SIG[0][4]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \SRL_SIG[0][4]_i_15 
       (.I0(\SRL_SIG[0][4]_i_8_n_5 ),
        .I1(A01_reg_346[3]),
        .I2(\SRL_SIG[0][4]_i_25_n_5 ),
        .I3(\A00_reg_396_reg_n_5_[3] ),
        .I4(zext_ln52_2_fu_840_p1[3]),
        .I5(\SRL_SIG[0][4]_i_26_n_5 ),
        .O(\SRL_SIG[0][4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \SRL_SIG[0][4]_i_16 
       (.I0(\SRL_SIG[0][4]_i_9_n_5 ),
        .I1(A01_reg_346[2]),
        .I2(\SRL_SIG[0][4]_i_31_n_5 ),
        .I3(zext_ln52_2_fu_840_p1[2]),
        .I4(\A00_reg_396_reg_n_5_[2] ),
        .I5(\SRL_SIG[0][4]_i_32_n_5 ),
        .O(\SRL_SIG[0][4]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \SRL_SIG[0][4]_i_17 
       (.I0(\A00_reg_396_reg_n_5_[0] ),
        .I1(A01_reg_346[0]),
        .I2(\SRL_SIG[0][4]_i_28_n_5 ),
        .I3(A01_reg_346[1]),
        .O(\SRL_SIG[0][4]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \SRL_SIG[0][4]_i_18 
       (.I0(\A00_reg_396_reg_n_5_[6] ),
        .I1(zext_ln52_2_fu_840_p1[6]),
        .I2(\SRL_SIG[0][7]_i_15_n_5 ),
        .I3(\SRL_SIG[0][4]_i_33_n_5 ),
        .I4(\SRL_SIG[0][7]_i_14_n_5 ),
        .O(\SRL_SIG[0][4]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \SRL_SIG[0][4]_i_19 
       (.I0(\A00_reg_396_reg_n_5_[5] ),
        .I1(zext_ln52_2_fu_840_p1[5]),
        .I2(\SRL_SIG[0][4]_i_21_n_5 ),
        .O(\SRL_SIG[0][4]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \SRL_SIG[0][4]_i_20 
       (.I0(\SRL_SIG[0][7]_i_15_n_5 ),
        .I1(\SRL_SIG[0][4]_i_33_n_5 ),
        .I2(i_op_assign_i_reg_384[4]),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[4]),
        .I4(arrayidx25_i_i494_load_01405_i_i_i_reg_334[4]),
        .O(\SRL_SIG[0][4]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \SRL_SIG[0][4]_i_21 
       (.I0(\SRL_SIG[0][4]_i_34_n_5 ),
        .I1(\SRL_SIG[0][4]_i_35_n_5 ),
        .I2(i_op_assign_i_reg_384[3]),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[3]),
        .I4(arrayidx25_i_i494_load_01405_i_i_i_reg_334[3]),
        .O(\SRL_SIG[0][4]_i_21_n_5 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \SRL_SIG[0][4]_i_22 
       (.I0(\A00_reg_396_reg_n_5_[4] ),
        .I1(zext_ln52_2_fu_840_p1[4]),
        .I2(\SRL_SIG[0][4]_i_23_n_5 ),
        .O(\SRL_SIG[0][4]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \SRL_SIG[0][4]_i_23 
       (.I0(\SRL_SIG[0][4]_i_36_n_5 ),
        .I1(\SRL_SIG[0][4]_i_37_n_5 ),
        .I2(\SRL_SIG[0][4]_i_38_n_5 ),
        .I3(i_op_assign_i_reg_384[2]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[2]),
        .I5(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .O(\SRL_SIG[0][4]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \SRL_SIG[0][4]_i_24 
       (.I0(\SRL_SIG[0][4]_i_26_n_5 ),
        .I1(\A00_reg_396_reg_n_5_[3] ),
        .I2(zext_ln52_2_fu_840_p1[3]),
        .O(\SRL_SIG[0][4]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \SRL_SIG[0][4]_i_25 
       (.I0(\SRL_SIG[0][4]_i_31_n_5 ),
        .I1(\A00_reg_396_reg_n_5_[2] ),
        .I2(zext_ln52_2_fu_840_p1[2]),
        .O(\SRL_SIG[0][4]_i_25_n_5 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \SRL_SIG[0][4]_i_26 
       (.I0(\SRL_SIG[0][4]_i_36_n_5 ),
        .I1(\SRL_SIG[0][4]_i_37_n_5 ),
        .I2(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .I3(i_op_assign_i_reg_384[2]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[2]),
        .O(\SRL_SIG[0][4]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG[0][4]_i_27 
       (.I0(\SRL_SIG[0][4]_i_31_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[2]),
        .I2(\A00_reg_396_reg_n_5_[2] ),
        .O(\SRL_SIG[0][4]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][4]_i_28 
       (.I0(\A00_reg_396_reg_n_5_[1] ),
        .I1(i_op_assign_i_reg_384[0]),
        .I2(arrayidx10_i_i539_load_01399_i_i_i_reg_371[0]),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .O(\SRL_SIG[0][4]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][4]_i_29 
       (.I0(\A00_reg_396_reg_n_5_[7] ),
        .I1(zext_ln52_2_fu_840_p1[7]),
        .O(\SRL_SIG[0][4]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h8EE8E88E)) 
    \SRL_SIG[0][4]_i_3 
       (.I0(\SRL_SIG[0][4]_i_18_n_5 ),
        .I1(A01_reg_346[7]),
        .I2(zext_ln52_2_fu_840_p1[7]),
        .I3(\A00_reg_396_reg_n_5_[7] ),
        .I4(\SRL_SIG[0][7]_i_11_n_5 ),
        .O(\SRL_SIG[0][4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00006A566A566A56)) 
    \SRL_SIG[0][4]_i_30 
       (.I0(\SRL_SIG[0][4]_i_39_n_5 ),
        .I1(\SRL_SIG[0][7]_i_14_n_5 ),
        .I2(\SRL_SIG[0][4]_i_33_n_5 ),
        .I3(\SRL_SIG[0][7]_i_15_n_5 ),
        .I4(zext_ln52_2_fu_840_p1[7]),
        .I5(\A00_reg_396_reg_n_5_[7] ),
        .O(\SRL_SIG[0][4]_i_30_n_5 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \SRL_SIG[0][4]_i_31 
       (.I0(i_op_assign_i_reg_384[1]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[1]),
        .I2(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[0]),
        .I5(i_op_assign_i_reg_384[0]),
        .O(\SRL_SIG[0][4]_i_31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \SRL_SIG[0][4]_i_32 
       (.I0(\A00_reg_396_reg_n_5_[1] ),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[0]),
        .I2(i_op_assign_i_reg_384[0]),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .O(\SRL_SIG[0][4]_i_32_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][4]_i_33 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[5]),
        .I2(i_op_assign_i_reg_384[5]),
        .O(\SRL_SIG[0][4]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'hFDD5D554D5545440)) 
    \SRL_SIG[0][4]_i_34 
       (.I0(\SRL_SIG[0][4]_i_38_n_5 ),
        .I1(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .I2(arrayidx10_i_i539_load_01399_i_i_i_reg_371[2]),
        .I3(i_op_assign_i_reg_384[2]),
        .I4(\SRL_SIG[0][4]_i_37_n_5 ),
        .I5(\SRL_SIG[0][4]_i_36_n_5 ),
        .O(\SRL_SIG[0][4]_i_34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][4]_i_35 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[4]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[4]),
        .I2(i_op_assign_i_reg_384[4]),
        .O(\SRL_SIG[0][4]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \SRL_SIG[0][4]_i_36 
       (.I0(i_op_assign_i_reg_384[1]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[1]),
        .I2(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[0]),
        .I5(i_op_assign_i_reg_384[0]),
        .O(\SRL_SIG[0][4]_i_36_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][4]_i_37 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[1]),
        .I2(i_op_assign_i_reg_384[1]),
        .O(\SRL_SIG[0][4]_i_37_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][4]_i_38 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[3]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[3]),
        .I2(i_op_assign_i_reg_384[3]),
        .O(\SRL_SIG[0][4]_i_38_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][4]_i_39 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[5]),
        .I2(i_op_assign_i_reg_384[5]),
        .I3(i_op_assign_i_reg_384[6]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[6]),
        .I5(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .O(\SRL_SIG[0][4]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'h2BB2B22B)) 
    \SRL_SIG[0][4]_i_4 
       (.I0(A01_reg_346[6]),
        .I1(\SRL_SIG[0][4]_i_19_n_5 ),
        .I2(\SRL_SIG[0][4]_i_20_n_5 ),
        .I3(zext_ln52_2_fu_840_p1[6]),
        .I4(\A00_reg_396_reg_n_5_[6] ),
        .O(\SRL_SIG[0][4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \SRL_SIG[0][4]_i_5 
       (.I0(\SRL_SIG[0][4]_i_21_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[5]),
        .I2(\A00_reg_396_reg_n_5_[5] ),
        .I3(\SRL_SIG[0][4]_i_22_n_5 ),
        .I4(A01_reg_346[5]),
        .O(\SRL_SIG[0][4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6900FF69)) 
    \SRL_SIG[0][4]_i_6 
       (.I0(\SRL_SIG[0][4]_i_23_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[4]),
        .I2(\A00_reg_396_reg_n_5_[4] ),
        .I3(A01_reg_346[4]),
        .I4(\SRL_SIG[0][4]_i_24_n_5 ),
        .O(\SRL_SIG[0][4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \SRL_SIG[0][4]_i_7 
       (.I0(\SRL_SIG[0][4]_i_25_n_5 ),
        .I1(A01_reg_346[3]),
        .I2(\A00_reg_396_reg_n_5_[3] ),
        .I3(zext_ln52_2_fu_840_p1[3]),
        .I4(\SRL_SIG[0][4]_i_26_n_5 ),
        .O(\SRL_SIG[0][4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD44444D444D4D444)) 
    \SRL_SIG[0][4]_i_8 
       (.I0(\SRL_SIG[0][4]_i_27_n_5 ),
        .I1(A01_reg_346[2]),
        .I2(\A00_reg_396_reg_n_5_[1] ),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[0]),
        .I4(i_op_assign_i_reg_384[0]),
        .I5(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .O(\SRL_SIG[0][4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \SRL_SIG[0][4]_i_9 
       (.I0(A01_reg_346[1]),
        .I1(\SRL_SIG[0][4]_i_28_n_5 ),
        .I2(A01_reg_346[0]),
        .I3(\A00_reg_396_reg_n_5_[0] ),
        .O(\SRL_SIG[0][4]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(add_ln52_1_fu_854_p2[9]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(add_ln52_1_fu_854_p2[10]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h8888A888)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(gaussian_mat_data_full_n),
        .I1(Q[1]),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter4_reg_n_5),
        .I4(\icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0] ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[6]),
        .I2(i_op_assign_i_reg_384[6]),
        .I3(i_op_assign_i_reg_384[7]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .I5(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .O(\SRL_SIG[0][7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hB42D2D4B2D4B4BD2)) 
    \SRL_SIG[0][7]_i_11 
       (.I0(\SRL_SIG[0][7]_i_15_n_5 ),
        .I1(\SRL_SIG[0][7]_i_14_n_5 ),
        .I2(\SRL_SIG[0][7]_i_16_n_5 ),
        .I3(i_op_assign_i_reg_384[5]),
        .I4(arrayidx10_i_i539_load_01399_i_i_i_reg_371[5]),
        .I5(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .O(\SRL_SIG[0][7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \SRL_SIG[0][7]_i_12 
       (.I0(i_op_assign_i_reg_384[7]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .I2(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .O(\SRL_SIG[0][7]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][7]_i_13 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .I2(i_op_assign_i_reg_384[7]),
        .O(\SRL_SIG[0][7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h17)) 
    \SRL_SIG[0][7]_i_14 
       (.I0(i_op_assign_i_reg_384[4]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[4]),
        .I2(arrayidx25_i_i494_load_01405_i_i_i_reg_334[4]),
        .O(\SRL_SIG[0][7]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    \SRL_SIG[0][7]_i_15 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[3]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[3]),
        .I2(i_op_assign_i_reg_384[3]),
        .I3(\SRL_SIG[0][4]_i_35_n_5 ),
        .I4(\SRL_SIG[0][4]_i_34_n_5 ),
        .O(\SRL_SIG[0][7]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SRL_SIG[0][7]_i_16 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[6]),
        .I2(i_op_assign_i_reg_384[6]),
        .O(\SRL_SIG[0][7]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(add_ln52_1_fu_854_p2[11]),
        .I1(Q[1]),
        .I2(trunc_ln304_1_i_reg_995[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h088A8AA28AA2A220)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(zext_ln52_2_fu_840_p1[9]),
        .I1(\SRL_SIG[0][7]_i_8_n_5 ),
        .I2(i_op_assign_i_reg_384[7]),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .I4(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .I5(\SRL_SIG[0][7]_i_9_n_5 ),
        .O(\SRL_SIG[0][7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBE282828BEBEBE28)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(zext_ln52_2_fu_840_p1[8]),
        .I1(\SRL_SIG[0][7]_i_10_n_5 ),
        .I2(\SRL_SIG[0][7]_i_9_n_5 ),
        .I3(\A00_reg_396_reg_n_5_[7] ),
        .I4(zext_ln52_2_fu_840_p1[7]),
        .I5(\SRL_SIG[0][7]_i_11_n_5 ),
        .O(\SRL_SIG[0][7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFBBABAA2BAA2A220)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(zext_ln52_2_fu_840_p1[9]),
        .I1(\SRL_SIG[0][7]_i_8_n_5 ),
        .I2(i_op_assign_i_reg_384[7]),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .I4(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .I5(\SRL_SIG[0][7]_i_9_n_5 ),
        .O(\SRL_SIG[0][7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6696969999696966)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(\SRL_SIG[0][7]_i_5_n_5 ),
        .I1(\SRL_SIG[0][7]_i_12_n_5 ),
        .I2(\SRL_SIG[0][7]_i_9_n_5 ),
        .I3(\SRL_SIG[0][7]_i_13_n_5 ),
        .I4(\SRL_SIG[0][7]_i_8_n_5 ),
        .I5(zext_ln52_2_fu_840_p1[9]),
        .O(\SRL_SIG[0][7]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(i_op_assign_i_reg_384[6]),
        .I1(arrayidx10_i_i539_load_01399_i_i_i_reg_371[6]),
        .I2(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .O(\SRL_SIG[0][7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD4404000FFFDFDD4)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(\SRL_SIG[0][7]_i_14_n_5 ),
        .I1(i_op_assign_i_reg_384[5]),
        .I2(arrayidx10_i_i539_load_01399_i_i_i_reg_371[5]),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .I4(\SRL_SIG[0][7]_i_15_n_5 ),
        .I5(\SRL_SIG[0][7]_i_16_n_5 ),
        .O(\SRL_SIG[0][7]_i_9_n_5 ));
  CARRY8 \SRL_SIG_reg[0][4]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SRL_SIG_reg[0][4]_i_2_n_5 ,\SRL_SIG_reg[0][4]_i_2_n_6 ,\SRL_SIG_reg[0][4]_i_2_n_7 ,\SRL_SIG_reg[0][4]_i_2_n_8 ,\SRL_SIG_reg[0][4]_i_2_n_9 ,\SRL_SIG_reg[0][4]_i_2_n_10 ,\SRL_SIG_reg[0][4]_i_2_n_11 ,\SRL_SIG_reg[0][4]_i_2_n_12 }),
        .DI({\SRL_SIG[0][4]_i_3_n_5 ,\SRL_SIG[0][4]_i_4_n_5 ,\SRL_SIG[0][4]_i_5_n_5 ,\SRL_SIG[0][4]_i_6_n_5 ,\SRL_SIG[0][4]_i_7_n_5 ,\SRL_SIG[0][4]_i_8_n_5 ,\SRL_SIG[0][4]_i_9_n_5 ,1'b0}),
        .O({add_ln52_1_fu_854_p2[8:4],\NLW_SRL_SIG_reg[0][4]_i_2_O_UNCONNECTED [2:0]}),
        .S({\SRL_SIG[0][4]_i_10_n_5 ,\SRL_SIG[0][4]_i_11_n_5 ,\SRL_SIG[0][4]_i_12_n_5 ,\SRL_SIG[0][4]_i_13_n_5 ,\SRL_SIG[0][4]_i_14_n_5 ,\SRL_SIG[0][4]_i_15_n_5 ,\SRL_SIG[0][4]_i_16_n_5 ,\SRL_SIG[0][4]_i_17_n_5 }));
  CARRY8 \SRL_SIG_reg[0][7]_i_3 
       (.CI(\SRL_SIG_reg[0][4]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED [7:3],add_ln52_1_fu_854_p2[11],\NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED [1],\SRL_SIG_reg[0][7]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG[0][7]_i_4_n_5 ,\SRL_SIG[0][7]_i_5_n_5 }),
        .O({\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED [7:2],add_ln52_1_fu_854_p2[10:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SRL_SIG[0][7]_i_6_n_5 ,\SRL_SIG[0][7]_i_7_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h551555D5)) 
    \add_ln695_9_reg_947[0]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I4(add_ln695_9_reg_947_reg[0]),
        .O(add_ln695_9_fu_577_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln695_9_reg_947[10]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_condition_204));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln695_9_reg_947[10]_i_2 
       (.I0(\add_ln695_9_reg_947[10]_i_3_n_5 ),
        .I1(\add_ln695_9_reg_947[10]_i_4_n_5 ),
        .I2(\add_ln695_9_reg_947[10]_i_5_n_5 ),
        .I3(\add_ln695_9_reg_947[10]_i_6_n_5 ),
        .I4(\icmp_ln882_7_reg_943[0]_i_5_n_5 ),
        .I5(\add_ln695_9_reg_947[10]_i_7_n_5 ),
        .O(add_ln695_9_fu_577_p2[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln695_9_reg_947[10]_i_3 
       (.I0(add_ln695_9_reg_947_reg[10]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[10] ),
        .O(\add_ln695_9_reg_947[10]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln695_9_reg_947[10]_i_4 
       (.I0(add_ln695_9_reg_947_reg[8]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[8] ),
        .O(\add_ln695_9_reg_947[10]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln695_9_reg_947[10]_i_5 
       (.I0(add_ln695_9_reg_947_reg[6]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[6] ),
        .O(\add_ln695_9_reg_947[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \add_ln695_9_reg_947[10]_i_6 
       (.I0(\empty_101_reg_322_reg_n_5_[5] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I4(add_ln695_9_reg_947_reg[5]),
        .I5(\add_ln695_9_reg_947[5]_i_2_n_5 ),
        .O(\add_ln695_9_reg_947[10]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln695_9_reg_947[10]_i_7 
       (.I0(add_ln695_9_reg_947_reg[9]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[9] ),
        .O(\add_ln695_9_reg_947[10]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln695_9_reg_947[1]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[1] ),
        .I1(add_ln695_9_reg_947_reg[1]),
        .I2(\empty_101_reg_322_reg_n_5_[0] ),
        .I3(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I4(add_ln695_9_reg_947_reg[0]),
        .O(add_ln695_9_fu_577_p2[1]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_9_reg_947[2]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[2] ),
        .I1(add_ln695_9_reg_947_reg[2]),
        .I2(\add_ln695_9_reg_947[2]_i_2_n_5 ),
        .I3(add_ln695_9_reg_947_reg[1]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[1] ),
        .O(add_ln695_9_fu_577_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln695_9_reg_947[2]_i_2 
       (.I0(add_ln695_9_reg_947_reg[0]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[0] ),
        .O(\add_ln695_9_reg_947[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_9_reg_947[3]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[3] ),
        .I1(add_ln695_9_reg_947_reg[3]),
        .I2(\add_ln695_9_reg_947[3]_i_2_n_5 ),
        .I3(add_ln695_9_reg_947_reg[2]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[2] ),
        .O(add_ln695_9_fu_577_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln695_9_reg_947[3]_i_2 
       (.I0(\empty_101_reg_322_reg_n_5_[1] ),
        .I1(add_ln695_9_reg_947_reg[1]),
        .I2(\empty_101_reg_322_reg_n_5_[0] ),
        .I3(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I4(add_ln695_9_reg_947_reg[0]),
        .O(\add_ln695_9_reg_947[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_9_reg_947[4]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[4] ),
        .I1(add_ln695_9_reg_947_reg[4]),
        .I2(\add_ln695_9_reg_947[4]_i_2_n_5 ),
        .I3(add_ln695_9_reg_947_reg[3]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[3] ),
        .O(add_ln695_9_fu_577_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_9_reg_947[4]_i_2 
       (.I0(\empty_101_reg_322_reg_n_5_[2] ),
        .I1(add_ln695_9_reg_947_reg[2]),
        .I2(\add_ln695_9_reg_947[2]_i_2_n_5 ),
        .I3(add_ln695_9_reg_947_reg[1]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[1] ),
        .O(\add_ln695_9_reg_947[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \add_ln695_9_reg_947[5]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[5] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I4(add_ln695_9_reg_947_reg[5]),
        .I5(\add_ln695_9_reg_947[5]_i_2_n_5 ),
        .O(add_ln695_9_fu_577_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_9_reg_947[5]_i_2 
       (.I0(\empty_101_reg_322_reg_n_5_[4] ),
        .I1(add_ln695_9_reg_947_reg[4]),
        .I2(\add_ln695_9_reg_947[4]_i_2_n_5 ),
        .I3(add_ln695_9_reg_947_reg[3]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[3] ),
        .O(\add_ln695_9_reg_947[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \add_ln695_9_reg_947[6]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[6] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I4(add_ln695_9_reg_947_reg[6]),
        .I5(\add_ln695_9_reg_947[10]_i_6_n_5 ),
        .O(add_ln695_9_fu_577_p2[6]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_9_reg_947[7]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[7] ),
        .I1(add_ln695_9_reg_947_reg[7]),
        .I2(\add_ln695_9_reg_947[10]_i_6_n_5 ),
        .I3(add_ln695_9_reg_947_reg[6]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[6] ),
        .O(add_ln695_9_fu_577_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln695_9_reg_947[8]_i_1 
       (.I0(\empty_101_reg_322_reg_n_5_[8] ),
        .I1(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I2(add_ln695_9_reg_947_reg[8]),
        .I3(\add_ln695_9_reg_947[10]_i_5_n_5 ),
        .I4(\add_ln695_9_reg_947[10]_i_6_n_5 ),
        .I5(\icmp_ln882_7_reg_943[0]_i_5_n_5 ),
        .O(add_ln695_9_fu_577_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln695_9_reg_947[8]_i_2 
       (.I0(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\add_ln695_9_reg_947[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln695_9_reg_947[9]_i_1 
       (.I0(\add_ln695_9_reg_947[10]_i_7_n_5 ),
        .I1(\icmp_ln882_7_reg_943[0]_i_5_n_5 ),
        .I2(\add_ln695_9_reg_947[10]_i_6_n_5 ),
        .I3(\add_ln695_9_reg_947[10]_i_5_n_5 ),
        .I4(\add_ln695_9_reg_947[10]_i_4_n_5 ),
        .O(add_ln695_9_fu_577_p2[9]));
  FDRE \add_ln695_9_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[0]),
        .Q(add_ln695_9_reg_947_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[10]),
        .Q(add_ln695_9_reg_947_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[1]),
        .Q(add_ln695_9_reg_947_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[2]),
        .Q(add_ln695_9_reg_947_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[3]),
        .Q(add_ln695_9_reg_947_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[4]),
        .Q(add_ln695_9_reg_947_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[5]),
        .Q(add_ln695_9_reg_947_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[6]),
        .Q(add_ln695_9_reg_947_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[7]),
        .Q(add_ln695_9_reg_947_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[8]),
        .Q(add_ln695_9_reg_947_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_9_reg_947_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_204),
        .D(add_ln695_9_fu_577_p2[9]),
        .Q(add_ln695_9_reg_947_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\empty_99_reg_298[7]_i_2_n_5 ),
        .I1(\cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5 ),
        .I2(empty_99_reg_298_reg[0]),
        .I3(empty_99_reg_298_reg[1]),
        .I4(empty_99_reg_298_reg[10]),
        .I5(empty_99_reg_298_reg[2]),
        .O(\ap_CS_fsm[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3_n_5 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(gray_img_src_data_empty_n),
        .I3(icmp_ln882_fu_467_p2),
        .O(\ap_CS_fsm[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(icmp_ln882_fu_467_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(gray_img_src_data_empty_n),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(p_0_in0),
        .I1(Q[1]),
        .I2(gaussian_mat_data_full_n),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(p_1_in7_in),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter3_reg_n_5),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .O(p_1_in7_in));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(gaussian_mat_data_full_n),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_enable_reg_pp1_iter3_reg_n_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(p_0_in0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[1]_i_3_n_5 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_enable_reg_pp0_iter1_i_2_n_5),
        .I3(\ap_CS_fsm[1]_i_3_n_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(gray_img_src_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln882_7_fu_571_p2),
        .I3(p_1_in7_in),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SR));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter3_i_1
       (.I0(ap_enable_reg_pp1_iter3_reg_n_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_rst_n),
        .I3(p_1_in7_in),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter3_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp1_iter4_i_1
       (.I0(ap_enable_reg_pp1_iter4_reg_n_5),
        .I1(ap_enable_reg_pp1_iter3_reg_n_5),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_rst_n),
        .I4(p_1_in7_in),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter4_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88080000)) 
    \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .I3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .O(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[0]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[1]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[2]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[3]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[4]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[5]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[6]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_2_n_5 ),
        .D(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]),
        .R(\ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[0]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[1]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[2]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[3]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[4]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[5]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[6]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(ap_phi_reg_pp1_iter2_buf2_V_reg_421[7]),
        .Q(ap_phi_reg_pp1_iter3_buf2_V_reg_421[7]),
        .R(1'b0));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[2]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[0]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[3]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[1]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[4]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[2]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[5]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[3]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[6]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[4]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[7]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[5]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[8]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[6]),
        .R(A00_reg_396));
  FDRE \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(zext_ln52_2_fu_840_p1[9]),
        .Q(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[0]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[1]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[2]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[3]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[3]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[4]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[4]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[5]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[6]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .R(A00_reg_396));
  FDRE \arrayidx25_i_i494_load_01405_i_i_i_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(call_ret_i_i_i_reg_990[7]),
        .Q(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .R(A00_reg_396));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21 buf_0_V_U
       (.DINADIN(DINADIN),
        .DOUTBDOUT(buf_0_V_q0),
        .E(E),
        .Q(empty_101_reg_322_pp1_iter1_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\empty_reg_287_reg[0] (ap_enable_reg_pp0_iter1_reg_n_5),
        .\empty_reg_287_reg[0]_0 (\icmp_ln882_reg_897_reg_n_5_[0] ),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .icmp_ln882_fu_467_p2(icmp_ln882_fu_467_p2),
        .p_46_in(p_46_in),
        .\p_load8_reg_952_reg[1] (\p_load8_reg_952_reg[1]_0 ),
        .ram_reg_bram_0(empty_reg_287_reg),
        .ram_reg_bram_0_0({\empty_101_reg_322_reg_n_5_[10] ,\empty_101_reg_322_reg_n_5_[9] ,\empty_101_reg_322_reg_n_5_[8] ,\empty_101_reg_322_reg_n_5_[7] ,\empty_101_reg_322_reg_n_5_[6] ,\empty_101_reg_322_reg_n_5_[5] ,\empty_101_reg_322_reg_n_5_[4] ,\empty_101_reg_322_reg_n_5_[3] ,\empty_101_reg_322_reg_n_5_[2] ,\empty_101_reg_322_reg_n_5_[1] ,\empty_101_reg_322_reg_n_5_[0] }),
        .ram_reg_bram_0_1(p_load8_reg_952),
        .ram_reg_bram_0_2({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ram_reg_bram_0_3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .ram_reg_bram_0_4(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22 buf_1_V_U
       (.D(add_ln52_3_fu_758_p2),
        .DI({buf_2_V_U_n_28,buf_2_V_U_n_29,buf_2_V_U_n_30,buf_2_V_U_n_31}),
        .DOUTBDOUT(buf_1_V_q0),
        .O({buf_1_V_U_n_13,buf_1_V_U_n_14,buf_1_V_U_n_15,buf_1_V_U_n_16,buf_1_V_U_n_17,buf_1_V_U_n_18,buf_1_V_U_n_19,buf_1_V_U_n_20}),
        .Q(empty_101_reg_322_pp1_iter1_reg),
        .S({buf_2_V_U_n_34,buf_2_V_U_n_35}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ({add_ln50_3_fu_714_p2[9:8],add_ln50_3_fu_714_p2[2:0]}),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_97_fu_130(empty_97_fu_130),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .\i_op_assign_i_reg_384_reg[2] (buf_1_V_U_n_31),
        .ram_reg_bram_0(buf_1_V_U_n_26),
        .ram_reg_bram_0_0(buf_1_V_U_n_27),
        .ram_reg_bram_0_1(buf_1_V_U_n_28),
        .ram_reg_bram_0_10(zext_ln538_reg_906_reg),
        .ram_reg_bram_0_11(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .ram_reg_bram_0_12(p_load8_reg_952),
        .ram_reg_bram_0_2(buf_1_V_U_n_29),
        .ram_reg_bram_0_3(buf_1_V_U_n_30),
        .ram_reg_bram_0_4({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ram_reg_bram_0_5(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .ram_reg_bram_0_6(ap_enable_reg_pp0_iter1_reg_n_5),
        .ram_reg_bram_0_7(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 ),
        .ram_reg_bram_0_8(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .ram_reg_bram_0_9({\empty_101_reg_322_reg_n_5_[10] ,\empty_101_reg_322_reg_n_5_[9] ,\empty_101_reg_322_reg_n_5_[8] ,\empty_101_reg_322_reg_n_5_[7] ,\empty_101_reg_322_reg_n_5_[6] ,\empty_101_reg_322_reg_n_5_[5] ,\empty_101_reg_322_reg_n_5_[4] ,\empty_101_reg_322_reg_n_5_[3] ,\empty_101_reg_322_reg_n_5_[2] ,\empty_101_reg_322_reg_n_5_[1] ,\empty_101_reg_322_reg_n_5_[0] }),
        .src_buf2_V_2_reg_985(src_buf2_V_2_reg_985[7:1]),
        .\src_buf2_V_2_reg_985_reg[6] (buf_0_V_q0[6:2]),
        .\src_buf2_V_2_reg_985_reg[6]_0 (buf_2_V_q0),
        .\trunc_ln304_1_i_reg_995[3]_i_16 (\trunc_ln304_1_i_reg_995[7]_i_22_n_5 ),
        .\trunc_ln304_1_i_reg_995[3]_i_16_0 ({\trunc_ln304_1_i_reg_995[7]_i_28_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_29_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_30_n_5 ,zext_ln46_1_fu_644_p1}),
        .\trunc_ln304_1_i_reg_995[7]_i_42 (src_buf1_V_2_reg_980[6:2]),
        .\trunc_ln304_1_i_reg_995[7]_i_42_0 (call_ret_i_i_i_reg_990[6:2]),
        .\trunc_ln304_1_i_reg_995[7]_i_5 (i_op_assign_i_reg_384[7:1]),
        .\trunc_ln304_1_i_reg_995[7]_i_5_0 ({\A00_reg_396_reg_n_5_[7] ,\A00_reg_396_reg_n_5_[6] ,\A00_reg_396_reg_n_5_[5] ,\A00_reg_396_reg_n_5_[4] ,\A00_reg_396_reg_n_5_[3] ,\A00_reg_396_reg_n_5_[2] ,\A00_reg_396_reg_n_5_[1] }),
        .\trunc_ln304_1_i_reg_995_reg[3] (buf_2_V_U_n_25),
        .\trunc_ln304_1_i_reg_995_reg[3]_0 (buf_2_V_U_n_39),
        .\trunc_ln304_1_i_reg_995_reg[3]_1 ({buf_2_V_U_n_36,buf_2_V_U_n_37,buf_2_V_U_n_38}),
        .\trunc_ln304_1_i_reg_995_reg[3]_2 (buf_2_V_U_n_24),
        .\trunc_ln304_1_i_reg_995_reg[3]_3 (buf_2_V_U_n_23),
        .\trunc_ln304_1_i_reg_995_reg[3]_4 (buf_2_V_U_n_22),
        .\trunc_ln304_1_i_reg_995_reg[3]_5 (buf_2_V_U_n_21),
        .\trunc_ln304_1_i_reg_995_reg[7] ({ap_phi_reg_pp1_iter3_buf2_V_reg_421[7:2],ap_phi_reg_pp1_iter3_buf2_V_reg_421[0]}),
        .\trunc_ln304_1_i_reg_995_reg[7]_0 (buf_2_V_U_n_12),
        .\trunc_ln304_1_i_reg_995_reg[7]_1 (\trunc_ln304_1_i_reg_995[7]_i_11_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_2 (\trunc_ln304_1_i_reg_995[7]_i_17_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23 (\trunc_ln304_1_i_reg_995[3]_i_27_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 (buf_2_V_U_n_26),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 (arrayidx10_i_i539_load_01399_i_i_i_reg_371[7:3]),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 (\trunc_ln304_1_i_reg_995[7]_i_70_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_3 (buf_2_V_U_n_32),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_4 (\trunc_ln304_1_i_reg_995[7]_i_72_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_5 (\trunc_ln304_1_i_reg_995[7]_i_73_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3 (ap_enable_reg_pp1_iter4_reg_n_5),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 (\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 (A01_reg_346[7:3]),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 (arrayidx25_i_i494_load_01405_i_i_i_reg_334[7:2]),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7 (\trunc_ln304_1_i_reg_995[7]_i_53_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_0 (\trunc_ln304_1_i_reg_995[7]_i_52_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_1 (\trunc_ln304_1_i_reg_995[7]_i_51_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_2 (\trunc_ln304_1_i_reg_995[7]_i_50_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8 (\trunc_ln304_1_i_reg_995[7]_i_56_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_0 (buf_2_V_U_n_27),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_1 (\trunc_ln304_1_i_reg_995[7]_i_57_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_2 (\trunc_ln304_1_i_reg_995[7]_i_58_n_5 ),
        .zext_ln46_fu_640_p1(zext_ln46_fu_640_p1[7:1]),
        .zext_ln47_fu_682_p1(zext_ln47_fu_682_p1),
        .zext_ln52_2_fu_840_p1(zext_ln52_2_fu_840_p1[9:3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23 buf_2_V_U
       (.\A00_reg_396_reg[2] (buf_2_V_U_n_25),
        .\A00_reg_396_reg[3] (buf_2_V_U_n_24),
        .\A00_reg_396_reg[4] (buf_2_V_U_n_23),
        .\A00_reg_396_reg[5] (buf_2_V_U_n_22),
        .\A00_reg_396_reg[6] (buf_2_V_U_n_21),
        .\A00_reg_396_reg[7] (buf_2_V_U_n_12),
        .D(zext_ln46_fu_640_p1),
        .DI({buf_2_V_U_n_28,buf_2_V_U_n_29,buf_2_V_U_n_30,buf_2_V_U_n_31}),
        .DOUTBDOUT(buf_1_V_q0),
        .O({buf_1_V_U_n_13,buf_1_V_U_n_14,buf_1_V_U_n_15,buf_1_V_U_n_16,buf_1_V_U_n_17,buf_1_V_U_n_18,buf_1_V_U_n_19,buf_1_V_U_n_20}),
        .Q({\empty_101_reg_322_reg_n_5_[10] ,\empty_101_reg_322_reg_n_5_[9] ,\empty_101_reg_322_reg_n_5_[8] ,\empty_101_reg_322_reg_n_5_[7] ,\empty_101_reg_322_reg_n_5_[6] ,\empty_101_reg_322_reg_n_5_[5] ,\empty_101_reg_322_reg_n_5_[4] ,\empty_101_reg_322_reg_n_5_[3] ,\empty_101_reg_322_reg_n_5_[2] ,\empty_101_reg_322_reg_n_5_[1] ,\empty_101_reg_322_reg_n_5_[0] }),
        .S({buf_2_V_U_n_34,buf_2_V_U_n_35}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ({buf_2_V_U_n_36,buf_2_V_U_n_37,buf_2_V_U_n_38}),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_97_fu_130(empty_97_fu_130),
        .gaussian_mat_data_full_n(gaussian_mat_data_full_n),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .\i_op_assign_i_reg_384_reg[1] (buf_2_V_U_n_39),
        .\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] (ap_enable_reg_pp1_iter4_reg_n_5),
        .\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 (\icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0] ),
        .ram_reg_bram_0(buf_2_V_q0),
        .ram_reg_bram_0_0(buf_2_V_U_n_27),
        .ram_reg_bram_0_1(buf_2_V_U_n_32),
        .ram_reg_bram_0_2(buf_2_V_U_n_33),
        .ram_reg_bram_0_3(empty_101_reg_322_pp1_iter1_reg),
        .ram_reg_bram_0_4(p_load8_reg_952[1]),
        .ram_reg_bram_0_5(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .ram_reg_bram_0_6(ap_CS_fsm_pp1_stage0),
        .ram_reg_bram_0_7(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .ram_reg_bram_0_8(\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 ),
        .\src_buf1_V_2_reg_980_reg[7] (buf_2_V_U_n_26),
        .\src_buf1_V_2_reg_980_reg[7]_0 (buf_0_V_q0),
        .\src_buf1_V_2_reg_980_reg[7]_1 (\empty_98_fu_134_reg_n_5_[1] ),
        .\src_buf1_V_2_reg_980_reg[7]_2 (\empty_98_fu_134_reg_n_5_[0] ),
        .\trunc_ln304_1_i_reg_995[3]_i_9 ({\A00_reg_396_reg_n_5_[7] ,\A00_reg_396_reg_n_5_[6] ,\A00_reg_396_reg_n_5_[5] ,\A00_reg_396_reg_n_5_[4] ,\A00_reg_396_reg_n_5_[3] ,\A00_reg_396_reg_n_5_[2] ,\A00_reg_396_reg_n_5_[1] ,\A00_reg_396_reg_n_5_[0] }),
        .\trunc_ln304_1_i_reg_995[3]_i_9_0 (i_op_assign_i_reg_384),
        .\trunc_ln304_1_i_reg_995[7]_i_42 ({src_buf1_V_2_reg_980[7],src_buf1_V_2_reg_980[1:0]}),
        .\trunc_ln304_1_i_reg_995[7]_i_42_0 ({call_ret_i_i_i_reg_990[7],call_ret_i_i_i_reg_990[1:0]}),
        .\trunc_ln304_1_i_reg_995[7]_i_42_1 ({arrayidx25_i_i494_load_01405_i_i_i_reg_334[7],arrayidx25_i_i494_load_01405_i_i_i_reg_334[1:0]}),
        .\trunc_ln304_1_i_reg_995_reg[3] (\trunc_ln304_1_i_reg_995[3]_i_27_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_0 (ap_phi_reg_pp1_iter3_buf2_V_reg_421[2:0]),
        .\trunc_ln304_1_i_reg_995_reg[3]_1 (\trunc_ln304_1_i_reg_995[3]_i_28_n_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23 (\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 (buf_1_V_U_n_31),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 (arrayidx10_i_i539_load_01399_i_i_i_reg_371[2:0]),
        .zext_ln52_2_fu_840_p1(zext_ln52_2_fu_840_p1[4:2]));
  FDRE \call_ret_i_i_i_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[0]),
        .Q(call_ret_i_i_i_reg_990[0]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[1]),
        .Q(call_ret_i_i_i_reg_990[1]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[2] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[2]),
        .Q(call_ret_i_i_i_reg_990[2]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[3] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[3]),
        .Q(call_ret_i_i_i_reg_990[3]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[4] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[4]),
        .Q(call_ret_i_i_i_reg_990[4]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[5] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[5]),
        .Q(call_ret_i_i_i_reg_990[5]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[6] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[6]),
        .Q(call_ret_i_i_i_reg_990[6]),
        .R(1'b0));
  FDRE \call_ret_i_i_i_reg_990_reg[7] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(ap_phi_reg_pp1_iter3_buf2_V_reg_421[7]),
        .Q(call_ret_i_i_i_reg_990[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5DFF5D00)) 
    \cmp_i_i362_i_i_i_i_reg_939[0]_i_1 
       (.I0(empty_99_reg_298_reg[10]),
        .I1(\empty_99_reg_298[7]_i_2_n_5 ),
        .I2(\cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5 ),
        .I3(p_1_in7_in),
        .I4(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .O(\cmp_i_i362_i_i_i_i_reg_939[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i362_i_i_i_i_reg_939[0]_i_2 
       (.I0(empty_99_reg_298_reg[9]),
        .I1(empty_99_reg_298_reg[6]),
        .I2(empty_99_reg_298_reg[8]),
        .I3(empty_99_reg_298_reg[7]),
        .O(\cmp_i_i362_i_i_i_i_reg_939[0]_i_2_n_5 ));
  FDRE \cmp_i_i362_i_i_i_i_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i362_i_i_i_i_reg_939[0]_i_1_n_5 ),
        .Q(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[7]_i_1__0 
       (.I0(\cmp_i_i362_i_i_i_i_reg_939_reg[0]_1 ),
        .O(\cmp_i_i362_i_i_i_i_reg_939_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hAAAAAEEE)) 
    dout_valid_i_1__1
       (.I0(empty_n),
        .I1(gray_img_src_data_empty_n),
        .I2(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .I3(empty_101_reg_3220),
        .I4(dout_valid_i_2_n_5),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    dout_valid_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(gray_img_src_data_empty_n),
        .I3(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .O(dout_valid_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_100_reg_310[0]_i_1 
       (.I0(empty_100_reg_310[0]),
        .O(add_ln695_10_fu_871_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_100_reg_310[10]_i_1 
       (.I0(empty_100_reg_310[10]),
        .I1(empty_100_reg_310[8]),
        .I2(empty_100_reg_310[6]),
        .I3(\empty_100_reg_310[10]_i_2_n_5 ),
        .I4(empty_100_reg_310[7]),
        .I5(empty_100_reg_310[9]),
        .O(add_ln695_10_fu_871_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_100_reg_310[10]_i_2 
       (.I0(empty_100_reg_310[5]),
        .I1(empty_100_reg_310[3]),
        .I2(empty_100_reg_310[2]),
        .I3(empty_100_reg_310[1]),
        .I4(empty_100_reg_310[0]),
        .I5(empty_100_reg_310[4]),
        .O(\empty_100_reg_310[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_100_reg_310[11]_i_1 
       (.I0(empty_100_reg_310[11]),
        .I1(empty_100_reg_310[9]),
        .I2(\empty_100_reg_310[12]_i_5_n_5 ),
        .I3(empty_100_reg_310[10]),
        .O(add_ln695_10_fu_871_p2[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_100_reg_310[12]_i_1 
       (.I0(p_0_in0),
        .I1(\empty_100_reg_310[12]_i_4_n_5 ),
        .O(empty_100_reg_3100_in));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_100_reg_310[12]_i_3 
       (.I0(empty_100_reg_310[11]),
        .I1(empty_100_reg_310[9]),
        .I2(\empty_100_reg_310[12]_i_5_n_5 ),
        .I3(empty_100_reg_310[10]),
        .I4(empty_100_reg_310[12]),
        .O(add_ln695_10_fu_871_p2[12]));
  LUT6 #(
    .INIT(64'h0800000000000001)) 
    \empty_100_reg_310[12]_i_4 
       (.I0(empty_100_reg_310[12]),
        .I1(empty_100_reg_310[10]),
        .I2(\empty_100_reg_310[12]_i_6_n_5 ),
        .I3(empty_100_reg_310[9]),
        .I4(\empty_100_reg_310[12]_i_5_n_5 ),
        .I5(empty_100_reg_310[11]),
        .O(\empty_100_reg_310[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_100_reg_310[12]_i_5 
       (.I0(empty_100_reg_310[8]),
        .I1(empty_100_reg_310[6]),
        .I2(empty_100_reg_310[4]),
        .I3(\empty_100_reg_310[8]_i_2_n_5 ),
        .I4(empty_100_reg_310[5]),
        .I5(empty_100_reg_310[7]),
        .O(\empty_100_reg_310[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFE)) 
    \empty_100_reg_310[12]_i_6 
       (.I0(empty_100_reg_310[8]),
        .I1(empty_100_reg_310[6]),
        .I2(\empty_100_reg_310[12]_i_7_n_5 ),
        .I3(empty_100_reg_310[5]),
        .I4(\empty_100_reg_310[12]_i_8_n_5 ),
        .I5(empty_100_reg_310[7]),
        .O(\empty_100_reg_310[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \empty_100_reg_310[12]_i_7 
       (.I0(empty_100_reg_310[4]),
        .I1(\empty_100_reg_310_reg[12]_0 ),
        .I2(empty_100_reg_310[3]),
        .I3(empty_100_reg_310[2]),
        .I4(empty_100_reg_310[0]),
        .I5(empty_100_reg_310[1]),
        .O(\empty_100_reg_310[12]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \empty_100_reg_310[12]_i_8 
       (.I0(empty_100_reg_310[4]),
        .I1(empty_100_reg_310[0]),
        .I2(empty_100_reg_310[1]),
        .I3(empty_100_reg_310[2]),
        .I4(empty_100_reg_310[3]),
        .O(\empty_100_reg_310[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF12222222)) 
    \empty_100_reg_310[1]_i_1 
       (.I0(empty_100_reg_310[1]),
        .I1(\empty_100_reg_310[12]_i_4_n_5 ),
        .I2(gaussian_mat_data_full_n),
        .I3(Q[1]),
        .I4(empty_100_reg_310[0]),
        .I5(p_0_in0),
        .O(\empty_100_reg_310[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_100_reg_310[2]_i_1 
       (.I0(empty_100_reg_310[2]),
        .I1(empty_100_reg_310[1]),
        .I2(empty_100_reg_310[0]),
        .O(add_ln695_10_fu_871_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_100_reg_310[3]_i_1 
       (.I0(empty_100_reg_310[0]),
        .I1(empty_100_reg_310[1]),
        .I2(empty_100_reg_310[2]),
        .I3(empty_100_reg_310[3]),
        .O(add_ln695_10_fu_871_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_100_reg_310[4]_i_1 
       (.I0(empty_100_reg_310[4]),
        .I1(empty_100_reg_310[0]),
        .I2(empty_100_reg_310[1]),
        .I3(empty_100_reg_310[2]),
        .I4(empty_100_reg_310[3]),
        .O(add_ln695_10_fu_871_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_100_reg_310[5]_i_1 
       (.I0(empty_100_reg_310[5]),
        .I1(empty_100_reg_310[3]),
        .I2(empty_100_reg_310[2]),
        .I3(empty_100_reg_310[1]),
        .I4(empty_100_reg_310[0]),
        .I5(empty_100_reg_310[4]),
        .O(add_ln695_10_fu_871_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_100_reg_310[6]_i_1 
       (.I0(empty_100_reg_310[6]),
        .I1(empty_100_reg_310[4]),
        .I2(\empty_100_reg_310[8]_i_2_n_5 ),
        .I3(empty_100_reg_310[5]),
        .O(add_ln695_10_fu_871_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_100_reg_310[7]_i_1 
       (.I0(empty_100_reg_310[7]),
        .I1(empty_100_reg_310[5]),
        .I2(\empty_100_reg_310[8]_i_2_n_5 ),
        .I3(empty_100_reg_310[4]),
        .I4(empty_100_reg_310[6]),
        .O(add_ln695_10_fu_871_p2[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_100_reg_310[8]_i_1 
       (.I0(empty_100_reg_310[8]),
        .I1(empty_100_reg_310[6]),
        .I2(empty_100_reg_310[4]),
        .I3(\empty_100_reg_310[8]_i_2_n_5 ),
        .I4(empty_100_reg_310[5]),
        .I5(empty_100_reg_310[7]),
        .O(add_ln695_10_fu_871_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \empty_100_reg_310[8]_i_2 
       (.I0(empty_100_reg_310[3]),
        .I1(empty_100_reg_310[2]),
        .I2(empty_100_reg_310[1]),
        .I3(empty_100_reg_310[0]),
        .O(\empty_100_reg_310[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_100_reg_310[9]_i_1 
       (.I0(empty_100_reg_310[9]),
        .I1(empty_100_reg_310[7]),
        .I2(\empty_100_reg_310[10]_i_2_n_5 ),
        .I3(empty_100_reg_310[6]),
        .I4(empty_100_reg_310[8]),
        .O(add_ln695_10_fu_871_p2[9]));
  FDRE \empty_100_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[0]),
        .Q(empty_100_reg_310[0]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[10] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[10]),
        .Q(empty_100_reg_310[10]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[11] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[11]),
        .Q(empty_100_reg_310[11]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[12] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[12]),
        .Q(empty_100_reg_310[12]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_100_reg_310[1]_i_1_n_5 ),
        .Q(empty_100_reg_310[1]),
        .R(1'b0));
  FDRE \empty_100_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[2]),
        .Q(empty_100_reg_310[2]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[3]),
        .Q(empty_100_reg_310[3]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[4]),
        .Q(empty_100_reg_310[4]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[5]),
        .Q(empty_100_reg_310[5]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[6]),
        .Q(empty_100_reg_310[6]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[7]),
        .Q(empty_100_reg_310[7]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[8]),
        .Q(empty_100_reg_310[8]),
        .R(empty_100_reg_3100_in));
  FDRE \empty_100_reg_310_reg[9] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_10_fu_871_p2[9]),
        .Q(empty_100_reg_310[9]),
        .R(empty_100_reg_3100_in));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \empty_101_reg_322[10]_i_1 
       (.I0(p_1_in7_in),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_block_pp1_stage0_subdone),
        .O(empty_101_reg_322));
  LUT4 #(
    .INIT(16'h0080)) 
    \empty_101_reg_322[10]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .O(empty_101_reg_3220));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[0] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[10] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[1] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[2] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[3] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[4] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[5] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[6] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[7] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[8] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_101_reg_322_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\empty_101_reg_322_reg_n_5_[9] ),
        .Q(empty_101_reg_322_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_101_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[0]),
        .Q(\empty_101_reg_322_reg_n_5_[0] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[10] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[10]),
        .Q(\empty_101_reg_322_reg_n_5_[10] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[1]),
        .Q(\empty_101_reg_322_reg_n_5_[1] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[2]),
        .Q(\empty_101_reg_322_reg_n_5_[2] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[3]),
        .Q(\empty_101_reg_322_reg_n_5_[3] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[4]),
        .Q(\empty_101_reg_322_reg_n_5_[4] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[5]),
        .Q(\empty_101_reg_322_reg_n_5_[5] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[6]),
        .Q(\empty_101_reg_322_reg_n_5_[6] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[7]),
        .Q(\empty_101_reg_322_reg_n_5_[7] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[8] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[8]),
        .Q(\empty_101_reg_322_reg_n_5_[8] ),
        .R(empty_101_reg_322));
  FDRE \empty_101_reg_322_reg[9] 
       (.C(ap_clk),
        .CE(empty_101_reg_3220),
        .D(add_ln695_9_reg_947_reg[9]),
        .Q(\empty_101_reg_322_reg_n_5_[9] ),
        .R(empty_101_reg_322));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_96_fu_126[0]_i_1 
       (.I0(empty_100_reg_310[9]),
        .I1(empty_100_reg_310[12]),
        .I2(empty_100_reg_310[10]),
        .I3(empty_100_reg_310[11]),
        .I4(\empty_97_fu_130[1]_i_4_n_5 ),
        .I5(empty_100_reg_310[0]),
        .O(empty_96_fu_1261));
  FDRE \empty_96_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(empty_96_fu_126),
        .D(empty_96_fu_1261),
        .Q(\empty_96_fu_126_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \empty_97_fu_130[0]_i_1 
       (.I0(empty_96_fu_1261),
        .I1(empty_100_reg_310[9]),
        .I2(empty_100_reg_310[11]),
        .I3(empty_100_reg_310[10]),
        .I4(\empty_97_fu_130[0]_i_2_n_5 ),
        .O(\empty_97_fu_130[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \empty_97_fu_130[0]_i_2 
       (.I0(empty_100_reg_310[3]),
        .I1(empty_100_reg_310[2]),
        .I2(empty_100_reg_310[0]),
        .I3(empty_100_reg_310[1]),
        .O(\empty_97_fu_130[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h01030000)) 
    \empty_97_fu_130[1]_i_1 
       (.I0(empty_100_reg_310[1]),
        .I1(\empty_97_fu_130[1]_i_3_n_5 ),
        .I2(\empty_97_fu_130[1]_i_4_n_5 ),
        .I3(empty_100_reg_310[0]),
        .I4(p_1_in7_in),
        .O(empty_96_fu_126));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_97_fu_130[1]_i_2 
       (.I0(empty_100_reg_310[1]),
        .I1(empty_96_fu_1261),
        .O(\empty_97_fu_130[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_97_fu_130[1]_i_3 
       (.I0(empty_100_reg_310[11]),
        .I1(empty_100_reg_310[10]),
        .I2(empty_100_reg_310[12]),
        .I3(empty_100_reg_310[9]),
        .O(\empty_97_fu_130[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_97_fu_130[1]_i_4 
       (.I0(empty_100_reg_310[5]),
        .I1(empty_100_reg_310[6]),
        .I2(empty_100_reg_310[7]),
        .I3(\empty_97_fu_130[1]_i_5_n_5 ),
        .I4(empty_100_reg_310[4]),
        .I5(empty_100_reg_310[8]),
        .O(\empty_97_fu_130[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_97_fu_130[1]_i_5 
       (.I0(empty_100_reg_310[3]),
        .I1(empty_100_reg_310[2]),
        .O(\empty_97_fu_130[1]_i_5_n_5 ));
  FDRE \empty_97_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(empty_96_fu_126),
        .D(\empty_97_fu_130[0]_i_1_n_5 ),
        .Q(empty_97_fu_130[0]),
        .R(1'b0));
  FDRE \empty_97_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(empty_96_fu_126),
        .D(\empty_97_fu_130[1]_i_2_n_5 ),
        .Q(empty_97_fu_130[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8A3A)) 
    \empty_98_fu_134[0]_i_1 
       (.I0(\empty_98_fu_134_reg_n_5_[0] ),
        .I1(empty_100_reg_310[1]),
        .I2(p_1_in7_in),
        .I3(empty_100_reg_310[0]),
        .I4(\empty_97_fu_130[1]_i_4_n_5 ),
        .I5(\empty_97_fu_130[1]_i_3_n_5 ),
        .O(\empty_98_fu_134[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8B8AAAA)) 
    \empty_98_fu_134[1]_i_1 
       (.I0(\empty_98_fu_134_reg_n_5_[1] ),
        .I1(\empty_97_fu_130[1]_i_4_n_5 ),
        .I2(empty_100_reg_310[0]),
        .I3(empty_100_reg_310[1]),
        .I4(p_1_in7_in),
        .I5(\empty_97_fu_130[1]_i_3_n_5 ),
        .O(\empty_98_fu_134[1]_i_1_n_5 ));
  FDRE \empty_98_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_98_fu_134[0]_i_1_n_5 ),
        .Q(\empty_98_fu_134_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \empty_98_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_98_fu_134[1]_i_1_n_5 ),
        .Q(\empty_98_fu_134_reg_n_5_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_99_reg_298[0]_i_1 
       (.I0(empty_99_reg_298_reg[0]),
        .O(add_ln695_11_fu_891_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_99_reg_298[10]_i_1 
       (.I0(empty_99_reg_298_reg[10]),
        .I1(empty_99_reg_298_reg[8]),
        .I2(empty_99_reg_298_reg[6]),
        .I3(\empty_99_reg_298[10]_i_2_n_5 ),
        .I4(empty_99_reg_298_reg[7]),
        .I5(empty_99_reg_298_reg[9]),
        .O(add_ln695_11_fu_891_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_99_reg_298[10]_i_2 
       (.I0(empty_99_reg_298_reg[0]),
        .I1(empty_99_reg_298_reg[1]),
        .I2(empty_99_reg_298_reg[2]),
        .I3(empty_99_reg_298_reg[3]),
        .I4(empty_99_reg_298_reg[4]),
        .I5(empty_99_reg_298_reg[5]),
        .O(\empty_99_reg_298[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_99_reg_298[1]_i_1 
       (.I0(empty_99_reg_298_reg[0]),
        .I1(empty_99_reg_298_reg[1]),
        .O(add_ln695_11_fu_891_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_99_reg_298[2]_i_1 
       (.I0(empty_99_reg_298_reg[2]),
        .I1(empty_99_reg_298_reg[1]),
        .I2(empty_99_reg_298_reg[0]),
        .O(add_ln695_11_fu_891_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_99_reg_298[3]_i_1 
       (.I0(empty_99_reg_298_reg[3]),
        .I1(empty_99_reg_298_reg[0]),
        .I2(empty_99_reg_298_reg[1]),
        .I3(empty_99_reg_298_reg[2]),
        .O(add_ln695_11_fu_891_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_99_reg_298[4]_i_1 
       (.I0(empty_99_reg_298_reg[4]),
        .I1(empty_99_reg_298_reg[2]),
        .I2(empty_99_reg_298_reg[1]),
        .I3(empty_99_reg_298_reg[0]),
        .I4(empty_99_reg_298_reg[3]),
        .O(add_ln695_11_fu_891_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_99_reg_298[5]_i_1 
       (.I0(empty_99_reg_298_reg[5]),
        .I1(empty_99_reg_298_reg[3]),
        .I2(empty_99_reg_298_reg[0]),
        .I3(empty_99_reg_298_reg[1]),
        .I4(empty_99_reg_298_reg[2]),
        .I5(empty_99_reg_298_reg[4]),
        .O(add_ln695_11_fu_891_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \empty_99_reg_298[6]_i_1 
       (.I0(empty_99_reg_298_reg[6]),
        .I1(\empty_99_reg_298[7]_i_2_n_5 ),
        .I2(empty_99_reg_298_reg[2]),
        .I3(empty_99_reg_298_reg[1]),
        .I4(empty_99_reg_298_reg[0]),
        .O(add_ln695_11_fu_891_p2[6]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \empty_99_reg_298[7]_i_1 
       (.I0(empty_99_reg_298_reg[7]),
        .I1(empty_99_reg_298_reg[0]),
        .I2(empty_99_reg_298_reg[1]),
        .I3(empty_99_reg_298_reg[2]),
        .I4(\empty_99_reg_298[7]_i_2_n_5 ),
        .I5(empty_99_reg_298_reg[6]),
        .O(add_ln695_11_fu_891_p2[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_99_reg_298[7]_i_2 
       (.I0(empty_99_reg_298_reg[5]),
        .I1(empty_99_reg_298_reg[4]),
        .I2(empty_99_reg_298_reg[3]),
        .O(\empty_99_reg_298[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_99_reg_298[8]_i_1 
       (.I0(empty_99_reg_298_reg[8]),
        .I1(empty_99_reg_298_reg[6]),
        .I2(\empty_99_reg_298[10]_i_2_n_5 ),
        .I3(empty_99_reg_298_reg[7]),
        .O(add_ln695_11_fu_891_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_99_reg_298[9]_i_1 
       (.I0(empty_99_reg_298_reg[9]),
        .I1(empty_99_reg_298_reg[7]),
        .I2(\empty_99_reg_298[10]_i_2_n_5 ),
        .I3(empty_99_reg_298_reg[6]),
        .I4(empty_99_reg_298_reg[8]),
        .O(add_ln695_11_fu_891_p2[9]));
  FDSE \empty_99_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[0]),
        .Q(empty_99_reg_298_reg[0]),
        .S(p_0_in0));
  FDRE \empty_99_reg_298_reg[10] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[10]),
        .Q(empty_99_reg_298_reg[10]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[1]),
        .Q(empty_99_reg_298_reg[1]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[2]),
        .Q(empty_99_reg_298_reg[2]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[3]),
        .Q(empty_99_reg_298_reg[3]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[4]),
        .Q(empty_99_reg_298_reg[4]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[5]),
        .Q(empty_99_reg_298_reg[5]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[6]),
        .Q(empty_99_reg_298_reg[6]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[7]),
        .Q(empty_99_reg_298_reg[7]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[8] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[8]),
        .Q(empty_99_reg_298_reg[8]),
        .R(p_0_in0));
  FDRE \empty_99_reg_298_reg[9] 
       (.C(ap_clk),
        .CE(\empty_100_reg_310_reg[12]_0 ),
        .D(add_ln695_11_fu_891_p2[9]),
        .Q(empty_99_reg_298_reg[9]),
        .R(p_0_in0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_287[0]_i_1 
       (.I0(empty_reg_287_reg[0]),
        .O(add_ln695_fu_473_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_reg_287[10]_i_3 
       (.I0(empty_reg_287_reg[10]),
        .I1(empty_reg_287_reg[8]),
        .I2(empty_reg_287_reg[6]),
        .I3(\empty_reg_287[10]_i_4_n_5 ),
        .I4(empty_reg_287_reg[7]),
        .I5(empty_reg_287_reg[9]),
        .O(add_ln695_fu_473_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_reg_287[10]_i_4 
       (.I0(empty_reg_287_reg[5]),
        .I1(empty_reg_287_reg[3]),
        .I2(empty_reg_287_reg[0]),
        .I3(empty_reg_287_reg[1]),
        .I4(empty_reg_287_reg[2]),
        .I5(empty_reg_287_reg[4]),
        .O(\empty_reg_287[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_287[1]_i_1 
       (.I0(empty_reg_287_reg[0]),
        .I1(empty_reg_287_reg[1]),
        .O(add_ln695_fu_473_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_reg_287[2]_i_1 
       (.I0(empty_reg_287_reg[2]),
        .I1(empty_reg_287_reg[1]),
        .I2(empty_reg_287_reg[0]),
        .O(add_ln695_fu_473_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_reg_287[3]_i_1 
       (.I0(empty_reg_287_reg[3]),
        .I1(empty_reg_287_reg[0]),
        .I2(empty_reg_287_reg[1]),
        .I3(empty_reg_287_reg[2]),
        .O(add_ln695_fu_473_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_reg_287[4]_i_1 
       (.I0(empty_reg_287_reg[4]),
        .I1(empty_reg_287_reg[2]),
        .I2(empty_reg_287_reg[1]),
        .I3(empty_reg_287_reg[0]),
        .I4(empty_reg_287_reg[3]),
        .O(add_ln695_fu_473_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_reg_287[5]_i_1 
       (.I0(empty_reg_287_reg[5]),
        .I1(empty_reg_287_reg[3]),
        .I2(empty_reg_287_reg[0]),
        .I3(empty_reg_287_reg[1]),
        .I4(empty_reg_287_reg[2]),
        .I5(empty_reg_287_reg[4]),
        .O(add_ln695_fu_473_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_287[6]_i_1 
       (.I0(empty_reg_287_reg[6]),
        .I1(\empty_reg_287[10]_i_4_n_5 ),
        .O(add_ln695_fu_473_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_reg_287[7]_i_1 
       (.I0(empty_reg_287_reg[7]),
        .I1(\empty_reg_287[10]_i_4_n_5 ),
        .I2(empty_reg_287_reg[6]),
        .O(add_ln695_fu_473_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_reg_287[8]_i_1 
       (.I0(empty_reg_287_reg[8]),
        .I1(empty_reg_287_reg[6]),
        .I2(\empty_reg_287[10]_i_4_n_5 ),
        .I3(empty_reg_287_reg[7]),
        .O(add_ln695_fu_473_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_reg_287[9]_i_1 
       (.I0(empty_reg_287_reg[9]),
        .I1(empty_reg_287_reg[7]),
        .I2(\empty_reg_287[10]_i_4_n_5 ),
        .I3(empty_reg_287_reg[6]),
        .I4(empty_reg_287_reg[8]),
        .O(add_ln695_fu_473_p2[9]));
  FDRE \empty_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[0]),
        .Q(empty_reg_287_reg[0]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[10]),
        .Q(empty_reg_287_reg[10]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[1]),
        .Q(empty_reg_287_reg[1]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[2]),
        .Q(empty_reg_287_reg[2]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[3]),
        .Q(empty_reg_287_reg[3]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[4]),
        .Q(empty_reg_287_reg[4]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[5]),
        .Q(empty_reg_287_reg[5]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[6]),
        .Q(empty_reg_287_reg[6]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[7]),
        .Q(empty_reg_287_reg[7]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[8]),
        .Q(empty_reg_287_reg[8]),
        .R(\empty_reg_287_reg[10]_0 ));
  FDRE \empty_reg_287_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_fu_473_p2[9]),
        .Q(empty_reg_287_reg[9]),
        .R(\empty_reg_287_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \i_op_assign_i_reg_384[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter4_reg_n_5),
        .I3(p_1_in7_in),
        .O(A00_reg_396));
  LUT3 #(
    .INIT(8'h20)) 
    \i_op_assign_i_reg_384[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter4_reg_n_5),
        .O(A00_reg_3960));
  FDRE \i_op_assign_i_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[0]),
        .Q(i_op_assign_i_reg_384[0]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[1]),
        .Q(i_op_assign_i_reg_384[1]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[2]),
        .Q(i_op_assign_i_reg_384[2]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[3]),
        .Q(i_op_assign_i_reg_384[3]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[4]),
        .Q(i_op_assign_i_reg_384[4]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[5]),
        .Q(i_op_assign_i_reg_384[5]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[6]),
        .Q(i_op_assign_i_reg_384[6]),
        .R(A00_reg_396));
  FDRE \i_op_assign_i_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(A00_reg_3960),
        .D(src_buf1_V_2_reg_980[7]),
        .Q(i_op_assign_i_reg_384[7]),
        .R(A00_reg_396));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln874_9_reg_976[0]_i_1 
       (.I0(\icmp_ln874_9_reg_976_reg_n_5_[0] ),
        .I1(empty_101_reg_322_pp1_iter1_reg[0]),
        .I2(empty_101_reg_322_pp1_iter1_reg[7]),
        .I3(empty_101_reg_322_pp1_iter1_reg[5]),
        .I4(\icmp_ln874_9_reg_976[0]_i_2_n_5 ),
        .I5(icmp_ln874_9_reg_9760),
        .O(\icmp_ln874_9_reg_976[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln874_9_reg_976[0]_i_2 
       (.I0(empty_101_reg_322_pp1_iter1_reg[3]),
        .I1(empty_101_reg_322_pp1_iter1_reg[9]),
        .I2(empty_101_reg_322_pp1_iter1_reg[2]),
        .I3(empty_101_reg_322_pp1_iter1_reg[10]),
        .I4(\icmp_ln874_9_reg_976[0]_i_4_n_5 ),
        .O(\icmp_ln874_9_reg_976[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln874_9_reg_976[0]_i_3 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln882_7_reg_943_pp1_iter1_reg),
        .O(icmp_ln874_9_reg_9760));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln874_9_reg_976[0]_i_4 
       (.I0(empty_101_reg_322_pp1_iter1_reg[8]),
        .I1(empty_101_reg_322_pp1_iter1_reg[4]),
        .I2(empty_101_reg_322_pp1_iter1_reg[6]),
        .I3(empty_101_reg_322_pp1_iter1_reg[1]),
        .O(\icmp_ln874_9_reg_976[0]_i_4_n_5 ));
  FDRE \icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln874_9_reg_976_reg_n_5_[0] ),
        .Q(\icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln874_9_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln874_9_reg_976[0]_i_1_n_5 ),
        .Q(\icmp_ln874_9_reg_976_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln882_7_reg_943[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\icmp_ln882_7_reg_943[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \icmp_ln882_7_reg_943[0]_i_2 
       (.I0(\icmp_ln882_7_reg_943[0]_i_3_n_5 ),
        .I1(\icmp_ln882_7_reg_943[0]_i_4_n_5 ),
        .I2(\icmp_ln882_7_reg_943[0]_i_5_n_5 ),
        .I3(\icmp_ln882_7_reg_943[0]_i_6_n_5 ),
        .I4(\icmp_ln882_7_reg_943[0]_i_7_n_5 ),
        .I5(\icmp_ln882_7_reg_943[0]_i_8_n_5 ),
        .O(icmp_ln882_7_fu_571_p2));
  LUT6 #(
    .INIT(64'h0030000000305050)) 
    \icmp_ln882_7_reg_943[0]_i_3 
       (.I0(\empty_101_reg_322_reg_n_5_[3] ),
        .I1(add_ln695_9_reg_947_reg[3]),
        .I2(\add_ln695_9_reg_947[10]_i_7_n_5 ),
        .I3(add_ln695_9_reg_947_reg[6]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[6] ),
        .O(\icmp_ln882_7_reg_943[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEFFFEFEFEFFFFFFF)) 
    \icmp_ln882_7_reg_943[0]_i_4 
       (.I0(\add_ln695_9_reg_947[2]_i_2_n_5 ),
        .I1(\icmp_ln882_7_reg_943[0]_i_9_n_5 ),
        .I2(\add_ln695_9_reg_947[10]_i_4_n_5 ),
        .I3(add_ln695_9_reg_947_reg[10]),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\empty_101_reg_322_reg_n_5_[10] ),
        .O(\icmp_ln882_7_reg_943[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln882_7_reg_943[0]_i_5 
       (.I0(add_ln695_9_reg_947_reg[7]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[7] ),
        .O(\icmp_ln882_7_reg_943[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln882_7_reg_943[0]_i_6 
       (.I0(add_ln695_9_reg_947_reg[4]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[4] ),
        .O(\icmp_ln882_7_reg_943[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln882_7_reg_943[0]_i_7 
       (.I0(add_ln695_9_reg_947_reg[2]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[2] ),
        .O(\icmp_ln882_7_reg_943[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln882_7_reg_943[0]_i_8 
       (.I0(add_ln695_9_reg_947_reg[1]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[1] ),
        .O(\icmp_ln882_7_reg_943[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln882_7_reg_943[0]_i_9 
       (.I0(add_ln695_9_reg_947_reg[5]),
        .I1(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_101_reg_322_reg_n_5_[5] ),
        .O(\icmp_ln882_7_reg_943[0]_i_9_n_5 ));
  FDRE \icmp_ln882_7_reg_943_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .Q(icmp_ln882_7_reg_943_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln882_7_reg_943_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln882_7_reg_943_pp1_iter1_reg),
        .Q(icmp_ln882_7_reg_943_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln882_7_reg_943_pp1_iter2_reg),
        .Q(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln882_7_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln882_7_reg_943[0]_i_1_n_5 ),
        .D(icmp_ln882_7_fu_571_p2),
        .Q(\icmp_ln882_7_reg_943_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln882_reg_897[0]_i_1 
       (.I0(icmp_ln882_fu_467_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(gray_img_src_data_empty_n),
        .O(\icmp_ln882_reg_897[0]_i_1_n_5 ));
  FDRE \icmp_ln882_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_897[0]_i_1_n_5 ),
        .Q(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__2
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .O(\ap_CS_fsm_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00BFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(\icmp_ln874_9_reg_976_pp1_iter3_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(Q[1]),
        .I4(gaussian_mat_data_full_n),
        .O(\icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h878888880F000000)) 
    \mOutPtr[2]_i_1__4 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(start_once_reg),
        .I3(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I5(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h7F777777FFFFFFFF)) 
    \mOutPtr[2]_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(start_once_reg),
        .I3(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I5(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .O(\ap_CS_fsm_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h1500FFFF)) 
    mem_reg_bram_0_i_17__0
       (.I0(dout_valid_i_2_n_5),
        .I1(empty_101_reg_3220),
        .I2(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .I3(gray_img_src_data_empty_n),
        .I4(empty_n),
        .O(\cmp_i_i362_i_i_i_i_reg_939_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    mem_reg_bram_0_i_19__0
       (.I0(gray_img_src_data_empty_n),
        .I1(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .I2(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(dout_valid_i_2_n_5),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    mem_reg_bram_0_i_21
       (.I0(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(p_46_in),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(\add_ln695_9_reg_947[8]_i_2_n_5 ),
        .I5(\cmp_i_i362_i_i_i_i_reg_939_reg_n_5_[0] ),
        .O(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_load8_reg_952[1]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln882_7_fu_571_p2),
        .O(p_load8_reg_9520));
  FDRE \p_load8_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(p_load8_reg_9520),
        .D(\empty_96_fu_126_reg_n_5_[0] ),
        .Q(p_load8_reg_952[0]),
        .R(1'b0));
  FDRE \p_load8_reg_952_reg[1] 
       (.C(ap_clk),
        .CE(p_load8_reg_9520),
        .D(empty_97_fu_130[0]),
        .Q(p_load8_reg_952[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ram_reg_bram_0_i_25
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(gray_img_src_data_empty_n),
        .O(p_46_in));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf1_V_2_reg_980[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter3_reg_n_5),
        .I1(icmp_ln882_7_reg_943_pp1_iter2_reg),
        .I2(ap_block_pp1_stage0_subdone),
        .O(call_ret_i_i_i_reg_9900));
  FDRE \src_buf1_V_2_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[0]),
        .Q(src_buf1_V_2_reg_980[0]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[1]),
        .Q(src_buf1_V_2_reg_980[1]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[2]),
        .Q(src_buf1_V_2_reg_980[2]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[3]),
        .Q(src_buf1_V_2_reg_980[3]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[4]),
        .Q(src_buf1_V_2_reg_980[4]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[5]),
        .Q(src_buf1_V_2_reg_980[5]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[6]),
        .Q(src_buf1_V_2_reg_980[6]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(zext_ln46_fu_640_p1[7]),
        .Q(src_buf1_V_2_reg_980[7]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_2_V_U_n_33),
        .Q(src_buf2_V_2_reg_985[0]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_2_V_U_n_32),
        .Q(src_buf2_V_2_reg_985[1]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_1_V_U_n_30),
        .Q(src_buf2_V_2_reg_985[2]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_1_V_U_n_29),
        .Q(src_buf2_V_2_reg_985[3]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[4] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_1_V_U_n_28),
        .Q(src_buf2_V_2_reg_985[4]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[5] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_1_V_U_n_27),
        .Q(src_buf2_V_2_reg_985[5]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[6] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_1_V_U_n_26),
        .Q(src_buf2_V_2_reg_985[6]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_985_reg[7] 
       (.C(ap_clk),
        .CE(call_ret_i_i_i_reg_9900),
        .D(buf_2_V_U_n_27),
        .Q(src_buf2_V_2_reg_985[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    start_once_reg_i_1__3
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .I3(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .I4(start_once_reg_reg_0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h7770)) 
    start_once_reg_i_1__4
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(start_once_reg_reg_1),
        .I3(start_once_reg_0),
        .O(start_once_reg_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_5),
        .Q(start_once_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln304_1_i_reg_995[3]_i_27 
       (.I0(ap_enable_reg_pp1_iter4_reg_n_5),
        .I1(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[3]_i_28 
       (.I0(i_op_assign_i_reg_384[1]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(\A00_reg_396_reg_n_5_[1] ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln304_1_i_reg_995[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln882_7_reg_943_pp1_iter2_reg),
        .O(trunc_ln304_1_i_reg_9950));
  LUT6 #(
    .INIT(64'h04F7FFFFFB080000)) 
    \trunc_ln304_1_i_reg_995[7]_i_11 
       (.I0(src_buf2_V_2_reg_985[7]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(zext_ln52_2_fu_840_p1[9]),
        .I4(add_ln50_3_fu_714_p2[8]),
        .I5(add_ln50_3_fu_714_p2[9]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_17 
       (.I0(i_op_assign_i_reg_384[7]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(\A00_reg_396_reg_n_5_[7] ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hA5A599665A5A9966)) 
    \trunc_ln304_1_i_reg_995[7]_i_22 
       (.I0(add_ln50_3_fu_714_p2[2]),
        .I1(zext_ln52_2_fu_840_p1[3]),
        .I2(src_buf2_V_2_reg_985[1]),
        .I3(A01_reg_346[3]),
        .I4(\trunc_ln304_1_i_reg_995[3]_i_27_n_5 ),
        .I5(arrayidx25_i_i494_load_01405_i_i_i_reg_334[3]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h656AA5AA6A6AAAAA)) 
    \trunc_ln304_1_i_reg_995[7]_i_28 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_22_n_5 ),
        .I1(src_buf2_V_2_reg_985[0]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_27_n_5 ),
        .I3(zext_ln52_2_fu_840_p1[2]),
        .I4(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .I5(A01_reg_346[2]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hB8748B47478B74B8)) 
    \trunc_ln304_1_i_reg_995[7]_i_29 
       (.I0(src_buf2_V_2_reg_985[0]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_27_n_5 ),
        .I2(zext_ln52_2_fu_840_p1[2]),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[2]),
        .I4(A01_reg_346[2]),
        .I5(add_ln50_3_fu_714_p2[1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \trunc_ln304_1_i_reg_995[7]_i_30 
       (.I0(add_ln50_3_fu_714_p2[0]),
        .I1(A01_reg_346[1]),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp1_iter4_reg_n_5),
        .I4(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_31 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[0]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(A01_reg_346[0]),
        .O(zext_ln46_1_fu_644_p1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \trunc_ln304_1_i_reg_995[7]_i_50 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(A01_reg_346[7]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_50_n_5 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \trunc_ln304_1_i_reg_995[7]_i_51 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[6]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(A01_reg_346[6]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_51_n_5 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \trunc_ln304_1_i_reg_995[7]_i_52 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[5]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(A01_reg_346[5]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_52_n_5 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \trunc_ln304_1_i_reg_995[7]_i_53 
       (.I0(arrayidx25_i_i494_load_01405_i_i_i_reg_334[4]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(A01_reg_346[4]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_53_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_56 
       (.I0(zext_ln52_2_fu_840_p1[9]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[7]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_56_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_57 
       (.I0(src_buf1_V_2_reg_980[7]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(i_op_assign_i_reg_384[7]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_57_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_58 
       (.I0(call_ret_i_i_i_reg_990[7]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[7]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_58_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_70 
       (.I0(zext_ln52_2_fu_840_p1[4]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[2]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_70_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_71 
       (.I0(zext_ln52_2_fu_840_p1[3]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(arrayidx10_i_i539_load_01399_i_i_i_reg_371[1]),
        .O(zext_ln47_fu_682_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_72 
       (.I0(call_ret_i_i_i_reg_990[1]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(arrayidx25_i_i494_load_01405_i_i_i_reg_334[1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_72_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_73 
       (.I0(src_buf1_V_2_reg_980[1]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg_n_5_[0] ),
        .I3(i_op_assign_i_reg_384[1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_73_n_5 ));
  FDRE \trunc_ln304_1_i_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[4]),
        .Q(trunc_ln304_1_i_reg_995[0]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[5]),
        .Q(trunc_ln304_1_i_reg_995[1]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[6]),
        .Q(trunc_ln304_1_i_reg_995[2]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[7]),
        .Q(trunc_ln304_1_i_reg_995[3]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[8]),
        .Q(trunc_ln304_1_i_reg_995[4]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[9]),
        .Q(trunc_ln304_1_i_reg_995[5]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[10]),
        .Q(trunc_ln304_1_i_reg_995[6]),
        .R(1'b0));
  FDRE \trunc_ln304_1_i_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln304_1_i_reg_9950),
        .D(add_ln52_3_fu_758_p2[11]),
        .Q(trunc_ln304_1_i_reg_995[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \zext_ln538_reg_906[10]_i_1 
       (.I0(gray_img_src_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln882_reg_897_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln882_fu_467_p2),
        .O(zext_ln538_reg_906_reg0));
  FDRE \zext_ln538_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[0]),
        .Q(zext_ln538_reg_906_reg[0]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[10]),
        .Q(zext_ln538_reg_906_reg[10]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[1]),
        .Q(zext_ln538_reg_906_reg[1]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[2]),
        .Q(zext_ln538_reg_906_reg[2]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[3]),
        .Q(zext_ln538_reg_906_reg[3]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[4]),
        .Q(zext_ln538_reg_906_reg[4]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[5]),
        .Q(zext_ln538_reg_906_reg[5]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[6]),
        .Q(zext_ln538_reg_906_reg[6]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[7]),
        .Q(zext_ln538_reg_906_reg[7]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[8]),
        .Q(zext_ln538_reg_906_reg[8]),
        .R(1'b0));
  FDRE \zext_ln538_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_906_reg0),
        .D(empty_reg_287_reg[9]),
        .Q(zext_ln538_reg_906_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V
   (DOUTBDOUT,
    \and_ln203_reg_1087_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[9] ,
    empty_50_reg_3430,
    ap_clk,
    buf_0_V_ce0,
    ADDRBWRADDR,
    ram_reg_bram_0,
    Q,
    icmp_ln882_4_reg_1017,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    gaussian_mat_data_empty_n,
    \empty_50_reg_343_reg[0] ,
    ap_block_pp3_stage0_subdone,
    and_ln203_reg_1087,
    \empty_50_reg_343_reg[0]_0 ,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_enable_reg_pp2_iter1,
    ram_reg_bram_0_4);
  output [7:0]DOUTBDOUT;
  output \and_ln203_reg_1087_reg[0] ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[9] ;
  output empty_50_reg_3430;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_bram_0;
  input [1:0]Q;
  input icmp_ln882_4_reg_1017;
  input [1:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input gaussian_mat_data_empty_n;
  input [2:0]\empty_50_reg_343_reg[0] ;
  input ap_block_pp3_stage0_subdone;
  input and_ln203_reg_1087;
  input \empty_50_reg_343_reg[0]_0 ;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_2;
  input [10:0]ram_reg_bram_0_3;
  input ap_enable_reg_pp2_iter1;
  input [10:0]ram_reg_bram_0_4;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire and_ln203_reg_1087;
  wire \and_ln203_reg_1087_reg[0] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp3_iter1;
  wire buf_0_V_ce0;
  wire empty_50_reg_3430;
  wire [2:0]\empty_50_reg_343_reg[0] ;
  wire \empty_50_reg_343_reg[0]_0 ;
  wire gaussian_mat_data_empty_n;
  wire icmp_ln882_4_reg_1017;
  wire [7:0]ram_reg_bram_0;
  wire [1:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [10:0]ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20 edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .and_ln203_reg_1087(and_ln203_reg_1087),
        .\and_ln203_reg_1087_reg[0] (\and_ln203_reg_1087_reg[0] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_50_reg_3430(empty_50_reg_3430),
        .\empty_50_reg_343_reg[0] (\empty_50_reg_343_reg[0] ),
        .\empty_50_reg_343_reg[0]_0 (\empty_50_reg_343_reg[0]_0 ),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .icmp_ln882_4_reg_1017(icmp_ln882_4_reg_1017),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17
   (DOUTBDOUT,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    WEA,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    gaussian_mat_data_empty_n,
    ram_reg_bram_0_2);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [1:0]Q;
  input ram_reg_bram_0;
  input [1:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input gaussian_mat_data_empty_n;
  input [0:0]ram_reg_bram_0_2;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire gaussian_mat_data_empty_n;
  wire ram_reg_bram_0;
  wire [1:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19 edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18
   (buf_0_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    WEA,
    ap_block_pp3_stage0_subdone,
    D,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ,
    \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ,
    \src_buf_V_0_1_reg_1120_reg[7] ,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ap_clk,
    DINADIN,
    ram_reg_bram_0_7,
    Q,
    ram_reg_bram_0_8,
    gaussian_mat_data_empty_n,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ap_enable_reg_pp3_iter1,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp3_iter2,
    and_ln203_reg_1087,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ,
    \src_buf_V_1_1_reg_1113_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ,
    \src_buf_V_1_1_reg_1113_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ,
    icmp_ln882_6_reg_1080_pp3_iter2_reg,
    \src_buf_V_0_1_reg_1120_reg[7]_0 ,
    \src_buf_V_0_1_reg_1120_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ,
    \src_buf_V_2_0_2_reg_1127_reg[7] ,
    \src_buf_V_2_0_2_reg_1127_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ,
    \src_buf_V_0_1_reg_1120_reg[7]_2 ,
    \src_buf_V_0_1_reg_1120_reg[7]_3 ,
    gradx_mat_data_full_n,
    grady_mat_data_full_n,
    icmp_ln886_reg_1109_pp3_iter3_reg,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    \src_buf_V_0_1_reg_1120_reg[0] ,
    DOUTBDOUT,
    ram_reg_bram_0_13,
    spec_select971_reg_1056,
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2 ,
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ,
    \src_buf_V_1_1_reg_1113_reg[0] ,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16);
  output buf_0_V_ce0;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output ap_block_pp3_stage0_subdone;
  output [7:0]D;
  output [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ;
  output [7:0]\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ;
  output [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ;
  output [7:0]\src_buf_V_0_1_reg_1120_reg[7] ;
  output [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  input ap_clk;
  input [7:0]DINADIN;
  input ram_reg_bram_0_7;
  input [1:0]Q;
  input ram_reg_bram_0_8;
  input gaussian_mat_data_empty_n;
  input [2:0]ram_reg_bram_0_9;
  input [0:0]ram_reg_bram_0_10;
  input ap_enable_reg_pp3_iter1;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp3_iter2;
  input and_ln203_reg_1087;
  input \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ;
  input [7:0]\src_buf_V_1_1_reg_1113_reg[7] ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ;
  input [7:0]\src_buf_V_1_1_reg_1113_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ;
  input icmp_ln882_6_reg_1080_pp3_iter2_reg;
  input \src_buf_V_0_1_reg_1120_reg[7]_0 ;
  input \src_buf_V_0_1_reg_1120_reg[7]_1 ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ;
  input [7:0]\src_buf_V_2_0_2_reg_1127_reg[7] ;
  input [7:0]\src_buf_V_2_0_2_reg_1127_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ;
  input [7:0]\src_buf_V_0_1_reg_1120_reg[7]_2 ;
  input [7:0]\src_buf_V_0_1_reg_1120_reg[7]_3 ;
  input gradx_mat_data_full_n;
  input grady_mat_data_full_n;
  input icmp_ln886_reg_1109_pp3_iter3_reg;
  input [10:0]ram_reg_bram_0_11;
  input [10:0]ram_reg_bram_0_12;
  input [1:0]\src_buf_V_0_1_reg_1120_reg[0] ;
  input [7:0]DOUTBDOUT;
  input [7:0]ram_reg_bram_0_13;
  input spec_select971_reg_1056;
  input \src_buf_V_2_0_2_reg_1127_reg[0]_i_2 ;
  input \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ;
  input [1:0]\src_buf_V_1_1_reg_1113_reg[0] ;
  input [10:0]ram_reg_bram_0_14;
  input [10:0]ram_reg_bram_0_15;
  input [1:0]ram_reg_bram_0_16;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire and_ln203_reg_1087;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ;
  wire buf_0_V_ce0;
  wire gaussian_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_full_n;
  wire [7:0]\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ;
  wire icmp_ln882_6_reg_1080_pp3_iter2_reg;
  wire [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ;
  wire [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ;
  wire [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ;
  wire \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ;
  wire icmp_ln886_reg_1109_pp3_iter3_reg;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_10;
  wire [10:0]ram_reg_bram_0_11;
  wire [10:0]ram_reg_bram_0_12;
  wire [7:0]ram_reg_bram_0_13;
  wire [10:0]ram_reg_bram_0_14;
  wire [10:0]ram_reg_bram_0_15;
  wire [1:0]ram_reg_bram_0_16;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [2:0]ram_reg_bram_0_9;
  wire spec_select971_reg_1056;
  wire [1:0]\src_buf_V_0_1_reg_1120_reg[0] ;
  wire [7:0]\src_buf_V_0_1_reg_1120_reg[7] ;
  wire \src_buf_V_0_1_reg_1120_reg[7]_0 ;
  wire \src_buf_V_0_1_reg_1120_reg[7]_1 ;
  wire [7:0]\src_buf_V_0_1_reg_1120_reg[7]_2 ;
  wire [7:0]\src_buf_V_0_1_reg_1120_reg[7]_3 ;
  wire [1:0]\src_buf_V_1_1_reg_1113_reg[0] ;
  wire [7:0]\src_buf_V_1_1_reg_1113_reg[7] ;
  wire [7:0]\src_buf_V_1_1_reg_1113_reg[7]_0 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[0]_i_2 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ;
  wire [7:0]\src_buf_V_2_0_2_reg_1127_reg[7] ;
  wire [7:0]\src_buf_V_2_0_2_reg_1127_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .and_ln203_reg_1087(and_ln203_reg_1087),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 (\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] (\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ),
        .buf_0_V_ce0(buf_0_V_ce0),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] (\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ),
        .icmp_ln882_6_reg_1080_pp3_iter2_reg(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] (\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 (\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 (\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 (\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ),
        .icmp_ln886_reg_1109_pp3_iter3_reg(icmp_ln886_reg_1109_pp3_iter3_reg),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_12(ram_reg_bram_0_11),
        .ram_reg_bram_0_13(ram_reg_bram_0_12),
        .ram_reg_bram_0_14(ram_reg_bram_0_13),
        .ram_reg_bram_0_15(ram_reg_bram_0_14),
        .ram_reg_bram_0_16(ram_reg_bram_0_15),
        .ram_reg_bram_0_17(ram_reg_bram_0_16),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .spec_select971_reg_1056(spec_select971_reg_1056),
        .\src_buf_V_0_1_reg_1120_reg[0] (\src_buf_V_0_1_reg_1120_reg[0] ),
        .\src_buf_V_0_1_reg_1120_reg[7] (\src_buf_V_0_1_reg_1120_reg[7] ),
        .\src_buf_V_0_1_reg_1120_reg[7]_0 (\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .\src_buf_V_0_1_reg_1120_reg[7]_1 (\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .\src_buf_V_0_1_reg_1120_reg[7]_2 (\src_buf_V_0_1_reg_1120_reg[7]_2 ),
        .\src_buf_V_0_1_reg_1120_reg[7]_3 (\src_buf_V_0_1_reg_1120_reg[7]_3 ),
        .\src_buf_V_1_1_reg_1113_reg[0] (\src_buf_V_1_1_reg_1113_reg[0] ),
        .\src_buf_V_1_1_reg_1113_reg[7] (\src_buf_V_1_1_reg_1113_reg[7] ),
        .\src_buf_V_1_1_reg_1113_reg[7]_0 (\src_buf_V_1_1_reg_1113_reg[7]_0 ),
        .\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 (\src_buf_V_2_0_2_reg_1127_reg[0]_i_2 ),
        .\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 (\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .\src_buf_V_2_0_2_reg_1127_reg[7] (\src_buf_V_2_0_2_reg_1127_reg[7] ),
        .\src_buf_V_2_0_2_reg_1127_reg[7]_0 (\src_buf_V_2_0_2_reg_1127_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_21
   (DOUTBDOUT,
    E,
    icmp_ln882_fu_467_p2,
    \p_load8_reg_952_reg[1] ,
    ap_clk,
    buf_0_V_ce0,
    Q,
    DINADIN,
    ap_block_pp1_stage0_subdone,
    ram_reg_bram_0,
    ap_enable_reg_pp0_iter0,
    p_46_in,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_4,
    gray_img_src_data_empty_n,
    \empty_reg_287_reg[0] ,
    \empty_reg_287_reg[0]_0 );
  output [7:0]DOUTBDOUT;
  output [0:0]E;
  output icmp_ln882_fu_467_p2;
  output \p_load8_reg_952_reg[1] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [7:0]DINADIN;
  input ap_block_pp1_stage0_subdone;
  input [10:0]ram_reg_bram_0;
  input ap_enable_reg_pp0_iter0;
  input p_46_in;
  input [10:0]ram_reg_bram_0_0;
  input [1:0]ram_reg_bram_0_1;
  input [1:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_4;
  input gray_img_src_data_empty_n;
  input \empty_reg_287_reg[0] ;
  input \empty_reg_287_reg[0]_0 ;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire buf_0_V_ce0;
  wire \empty_reg_287_reg[0] ;
  wire \empty_reg_287_reg[0]_0 ;
  wire gray_img_src_data_empty_n;
  wire icmp_ln882_fu_467_p2;
  wire p_46_in;
  wire \p_load8_reg_952_reg[1] ;
  wire [10:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;
  wire [1:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26 edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U
       (.DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\empty_reg_287_reg[0] (\empty_reg_287_reg[0] ),
        .\empty_reg_287_reg[0]_0 (\empty_reg_287_reg[0]_0 ),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .icmp_ln882_fu_467_p2(icmp_ln882_fu_467_p2),
        .p_46_in(p_46_in),
        .\p_load8_reg_952_reg[1] (\p_load8_reg_952_reg[1] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_22
   (DOUTBDOUT,
    O,
    \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \i_op_assign_i_reg_384_reg[2] ,
    D,
    ap_clk,
    buf_0_V_ce0,
    Q,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    gray_img_src_data_empty_n,
    ap_block_pp1_stage0_subdone,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_12,
    \trunc_ln304_1_i_reg_995[7]_i_5 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ,
    \trunc_ln304_1_i_reg_995[7]_i_5_0 ,
    zext_ln46_fu_640_p1,
    \trunc_ln304_1_i_reg_995_reg[7] ,
    \trunc_ln304_1_i_reg_995_reg[7]_0 ,
    \trunc_ln304_1_i_reg_995_reg[3] ,
    zext_ln52_2_fu_840_p1,
    src_buf2_V_2_reg_985,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ,
    \trunc_ln304_1_i_reg_995[7]_i_42 ,
    \trunc_ln304_1_i_reg_995[7]_i_42_0 ,
    empty_97_fu_130,
    \src_buf2_V_2_reg_985_reg[6] ,
    \src_buf2_V_2_reg_985_reg[6]_0 ,
    DI,
    S,
    \trunc_ln304_1_i_reg_995[3]_i_16 ,
    \trunc_ln304_1_i_reg_995[3]_i_16_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_1 ,
    \trunc_ln304_1_i_reg_995_reg[3]_0 ,
    \trunc_ln304_1_i_reg_995_reg[3]_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ,
    zext_ln47_fu_682_p1,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ,
    \trunc_ln304_1_i_reg_995_reg[7]_2 ,
    \trunc_ln304_1_i_reg_995_reg[3]_2 ,
    \trunc_ln304_1_i_reg_995_reg[3]_3 ,
    \trunc_ln304_1_i_reg_995_reg[3]_4 ,
    \trunc_ln304_1_i_reg_995_reg[3]_5 );
  output [7:0]DOUTBDOUT;
  output [7:0]O;
  output [4:0]\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output \i_op_assign_i_reg_384_reg[2] ;
  output [7:0]D;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [1:0]ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input gray_img_src_data_empty_n;
  input ap_block_pp1_stage0_subdone;
  input [7:0]ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input [10:0]ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input ap_enable_reg_pp1_iter1;
  input [1:0]ram_reg_bram_0_12;
  input [6:0]\trunc_ln304_1_i_reg_995[7]_i_5 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_3 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ;
  input [6:0]\trunc_ln304_1_i_reg_995[7]_i_5_0 ;
  input [6:0]zext_ln46_fu_640_p1;
  input [6:0]\trunc_ln304_1_i_reg_995_reg[7] ;
  input \trunc_ln304_1_i_reg_995_reg[7]_0 ;
  input \trunc_ln304_1_i_reg_995_reg[3] ;
  input [6:0]zext_ln52_2_fu_840_p1;
  input [6:0]src_buf2_V_2_reg_985;
  input [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23 ;
  input [5:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  input [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  input [4:0]\trunc_ln304_1_i_reg_995[7]_i_42 ;
  input [4:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  input [1:0]empty_97_fu_130;
  input [4:0]\src_buf2_V_2_reg_985_reg[6] ;
  input [4:0]\src_buf2_V_2_reg_985_reg[6]_0 ;
  input [3:0]DI;
  input [1:0]S;
  input [0:0]\trunc_ln304_1_i_reg_995[3]_i_16 ;
  input [3:0]\trunc_ln304_1_i_reg_995[3]_i_16_0 ;
  input [0:0]\trunc_ln304_1_i_reg_995_reg[7]_1 ;
  input [0:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995_reg[3]_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ;
  input [0:0]zext_ln47_fu_682_p1;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_2 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_2 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_3 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_4 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_5 ;

  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOUTBDOUT;
  wire [7:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [4:0]\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ;
  wire buf_0_V_ce0;
  wire [1:0]empty_97_fu_130;
  wire gray_img_src_data_empty_n;
  wire \i_op_assign_i_reg_384_reg[2] ;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire [1:0]ram_reg_bram_0_12;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [1:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [10:0]ram_reg_bram_0_9;
  wire [6:0]src_buf2_V_2_reg_985;
  wire [4:0]\src_buf2_V_2_reg_985_reg[6] ;
  wire [4:0]\src_buf2_V_2_reg_985_reg[6]_0 ;
  wire [0:0]\trunc_ln304_1_i_reg_995[3]_i_16 ;
  wire [3:0]\trunc_ln304_1_i_reg_995[3]_i_16_0 ;
  wire [4:0]\trunc_ln304_1_i_reg_995[7]_i_42 ;
  wire [4:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  wire [6:0]\trunc_ln304_1_i_reg_995[7]_i_5 ;
  wire [6:0]\trunc_ln304_1_i_reg_995[7]_i_5_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[3] ;
  wire [0:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995_reg[3]_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_4 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_5 ;
  wire [6:0]\trunc_ln304_1_i_reg_995_reg[7] ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_0 ;
  wire [0:0]\trunc_ln304_1_i_reg_995_reg[7]_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  wire [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ;
  wire [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ;
  wire [5:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ;
  wire [6:0]zext_ln46_fu_640_p1;
  wire [0:0]zext_ln47_fu_682_p1;
  wire [6:0]zext_ln52_2_fu_840_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25 edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U
       (.D(D),
        .DI(DI),
        .DOUTBDOUT(DOUTBDOUT),
        .O(O),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] (\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_97_fu_130(empty_97_fu_130),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .\i_op_assign_i_reg_384_reg[2] (\i_op_assign_i_reg_384_reg[2] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_12(ram_reg_bram_0_11),
        .ram_reg_bram_0_13(ram_reg_bram_0_12),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .src_buf2_V_2_reg_985(src_buf2_V_2_reg_985),
        .\src_buf2_V_2_reg_985_reg[6] (\src_buf2_V_2_reg_985_reg[6] ),
        .\src_buf2_V_2_reg_985_reg[6]_0 (\src_buf2_V_2_reg_985_reg[6]_0 ),
        .\trunc_ln304_1_i_reg_995[3]_i_16 (\trunc_ln304_1_i_reg_995[3]_i_16 ),
        .\trunc_ln304_1_i_reg_995[3]_i_16_0 (\trunc_ln304_1_i_reg_995[3]_i_16_0 ),
        .\trunc_ln304_1_i_reg_995[7]_i_42_0 (\trunc_ln304_1_i_reg_995[7]_i_42 ),
        .\trunc_ln304_1_i_reg_995[7]_i_42_1 (\trunc_ln304_1_i_reg_995[7]_i_42_0 ),
        .\trunc_ln304_1_i_reg_995[7]_i_5_0 (\trunc_ln304_1_i_reg_995[7]_i_5 ),
        .\trunc_ln304_1_i_reg_995[7]_i_5_1 (\trunc_ln304_1_i_reg_995[7]_i_5_0 ),
        .\trunc_ln304_1_i_reg_995_reg[3] (\trunc_ln304_1_i_reg_995_reg[3] ),
        .\trunc_ln304_1_i_reg_995_reg[3]_0 (\trunc_ln304_1_i_reg_995_reg[3]_0 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_1 (\trunc_ln304_1_i_reg_995_reg[3]_1 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_2 (\trunc_ln304_1_i_reg_995_reg[3]_2 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_3 (\trunc_ln304_1_i_reg_995_reg[3]_3 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_4 (\trunc_ln304_1_i_reg_995_reg[3]_4 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_5 (\trunc_ln304_1_i_reg_995_reg[3]_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7] (\trunc_ln304_1_i_reg_995_reg[7] ),
        .\trunc_ln304_1_i_reg_995_reg[7]_0 (\trunc_ln304_1_i_reg_995_reg[7]_0 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_1 (\trunc_ln304_1_i_reg_995_reg[7]_1 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_2 (\trunc_ln304_1_i_reg_995_reg[7]_2 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 (\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_3 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_4 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_5 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_6 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 (\trunc_ln304_1_i_reg_995_reg[7]_i_3 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 (\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 (\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 (\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_0 (\trunc_ln304_1_i_reg_995_reg[7]_i_7 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_1 (\trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_2 (\trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_7_3 (\trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_0 (\trunc_ln304_1_i_reg_995_reg[7]_i_8 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_1 (\trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_2 (\trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_8_3 (\trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ),
        .zext_ln46_fu_640_p1(zext_ln46_fu_640_p1),
        .zext_ln47_fu_682_p1(zext_ln47_fu_682_p1),
        .zext_ln52_2_fu_840_p1(zext_ln52_2_fu_840_p1));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_23
   (ram_reg_bram_0,
    buf_0_V_ce0,
    ap_block_pp1_stage0_subdone,
    \A00_reg_396_reg[7] ,
    D,
    \A00_reg_396_reg[6] ,
    \A00_reg_396_reg[5] ,
    \A00_reg_396_reg[4] ,
    \A00_reg_396_reg[3] ,
    \A00_reg_396_reg[2] ,
    \src_buf1_V_2_reg_980_reg[7] ,
    ram_reg_bram_0_0,
    DI,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    S,
    \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ,
    \i_op_assign_i_reg_384_reg[1] ,
    ap_clk,
    Q,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_6,
    ap_enable_reg_pp1_iter2,
    gray_img_src_data_empty_n,
    ram_reg_bram_0_7,
    gaussian_mat_data_full_n,
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ,
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ,
    O,
    \trunc_ln304_1_i_reg_995[3]_i_9 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23 ,
    \trunc_ln304_1_i_reg_995[3]_i_9_0 ,
    \trunc_ln304_1_i_reg_995[7]_i_42 ,
    \trunc_ln304_1_i_reg_995_reg[3] ,
    \trunc_ln304_1_i_reg_995[7]_i_42_0 ,
    \trunc_ln304_1_i_reg_995[7]_i_42_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ,
    zext_ln52_2_fu_840_p1,
    empty_97_fu_130,
    DOUTBDOUT,
    \src_buf1_V_2_reg_980_reg[7]_0 ,
    \src_buf1_V_2_reg_980_reg[7]_1 ,
    \src_buf1_V_2_reg_980_reg[7]_2 ,
    ram_reg_bram_0_8,
    \trunc_ln304_1_i_reg_995_reg[3]_0 ,
    \trunc_ln304_1_i_reg_995_reg[3]_1 );
  output [4:0]ram_reg_bram_0;
  output buf_0_V_ce0;
  output ap_block_pp1_stage0_subdone;
  output \A00_reg_396_reg[7] ;
  output [7:0]D;
  output \A00_reg_396_reg[6] ;
  output \A00_reg_396_reg[5] ;
  output \A00_reg_396_reg[4] ;
  output \A00_reg_396_reg[3] ;
  output \A00_reg_396_reg[2] ;
  output \src_buf1_V_2_reg_980_reg[7] ;
  output ram_reg_bram_0_0;
  output [3:0]DI;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output [1:0]S;
  output [2:0]\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ;
  output [0:0]\i_op_assign_i_reg_384_reg[1] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_3;
  input [0:0]ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ap_enable_reg_pp1_iter1;
  input [0:0]ram_reg_bram_0_6;
  input ap_enable_reg_pp1_iter2;
  input gray_img_src_data_empty_n;
  input ram_reg_bram_0_7;
  input gaussian_mat_data_full_n;
  input \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ;
  input \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ;
  input [7:0]O;
  input [7:0]\trunc_ln304_1_i_reg_995[3]_i_9 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23 ;
  input [7:0]\trunc_ln304_1_i_reg_995[3]_i_9_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995[7]_i_42 ;
  input \trunc_ln304_1_i_reg_995_reg[3] ;
  input [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  input [2:0]zext_ln52_2_fu_840_p1;
  input [1:0]empty_97_fu_130;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf1_V_2_reg_980_reg[7]_0 ;
  input \src_buf1_V_2_reg_980_reg[7]_1 ;
  input \src_buf1_V_2_reg_980_reg[7]_2 ;
  input [7:0]ram_reg_bram_0_8;
  input [2:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_1 ;

  wire \A00_reg_396_reg[2] ;
  wire \A00_reg_396_reg[3] ;
  wire \A00_reg_396_reg[4] ;
  wire \A00_reg_396_reg[5] ;
  wire \A00_reg_396_reg[6] ;
  wire \A00_reg_396_reg[7] ;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOUTBDOUT;
  wire [7:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire [2:0]\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ;
  wire buf_0_V_ce0;
  wire [1:0]empty_97_fu_130;
  wire gaussian_mat_data_full_n;
  wire gray_img_src_data_empty_n;
  wire [0:0]\i_op_assign_i_reg_384_reg[1] ;
  wire \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ;
  wire \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ;
  wire [4:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [10:0]ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [0:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire \src_buf1_V_2_reg_980_reg[7] ;
  wire [7:0]\src_buf1_V_2_reg_980_reg[7]_0 ;
  wire \src_buf1_V_2_reg_980_reg[7]_1 ;
  wire \src_buf1_V_2_reg_980_reg[7]_2 ;
  wire [7:0]\trunc_ln304_1_i_reg_995[3]_i_9 ;
  wire [7:0]\trunc_ln304_1_i_reg_995[3]_i_9_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995[7]_i_42 ;
  wire [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[3] ;
  wire [2:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  wire [2:0]zext_ln52_2_fu_840_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24 edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U
       (.\A00_reg_396_reg[2] (\A00_reg_396_reg[2] ),
        .\A00_reg_396_reg[3] (\A00_reg_396_reg[3] ),
        .\A00_reg_396_reg[4] (\A00_reg_396_reg[4] ),
        .\A00_reg_396_reg[5] (\A00_reg_396_reg[5] ),
        .\A00_reg_396_reg[6] (\A00_reg_396_reg[6] ),
        .\A00_reg_396_reg[7] (\A00_reg_396_reg[7] ),
        .D(D),
        .DI(DI),
        .DOUTBDOUT(DOUTBDOUT),
        .O(O),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] (\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_97_fu_130(empty_97_fu_130),
        .gaussian_mat_data_full_n(gaussian_mat_data_full_n),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .\i_op_assign_i_reg_384_reg[1] (\i_op_assign_i_reg_384_reg[1] ),
        .\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] (\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 (\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .\src_buf1_V_2_reg_980_reg[7] (\src_buf1_V_2_reg_980_reg[7] ),
        .\src_buf1_V_2_reg_980_reg[7]_0 (\src_buf1_V_2_reg_980_reg[7]_0 ),
        .\src_buf1_V_2_reg_980_reg[7]_1 (\src_buf1_V_2_reg_980_reg[7]_1 ),
        .\src_buf1_V_2_reg_980_reg[7]_2 (\src_buf1_V_2_reg_980_reg[7]_2 ),
        .\trunc_ln304_1_i_reg_995[3]_i_9 (\trunc_ln304_1_i_reg_995[3]_i_9 ),
        .\trunc_ln304_1_i_reg_995[3]_i_9_0 (\trunc_ln304_1_i_reg_995[3]_i_9_0 ),
        .\trunc_ln304_1_i_reg_995[7]_i_42 (\trunc_ln304_1_i_reg_995[7]_i_42 ),
        .\trunc_ln304_1_i_reg_995[7]_i_42_0 (\trunc_ln304_1_i_reg_995[7]_i_42_0 ),
        .\trunc_ln304_1_i_reg_995[7]_i_42_1 (\trunc_ln304_1_i_reg_995[7]_i_42_1 ),
        .\trunc_ln304_1_i_reg_995_reg[3] (\trunc_ln304_1_i_reg_995_reg[3] ),
        .\trunc_ln304_1_i_reg_995_reg[3]_0 (\trunc_ln304_1_i_reg_995_reg[3]_0 ),
        .\trunc_ln304_1_i_reg_995_reg[3]_1 (\trunc_ln304_1_i_reg_995_reg[3]_1 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23 (\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 (\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ),
        .zext_ln52_2_fu_840_p1(zext_ln52_2_fu_840_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram
   (buf_0_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    WEA,
    ap_block_pp3_stage0_subdone,
    D,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ,
    \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ,
    \src_buf_V_0_1_reg_1120_reg[7] ,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ap_clk,
    DINADIN,
    ram_reg_bram_0_8,
    Q,
    ram_reg_bram_0_9,
    gaussian_mat_data_empty_n,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ap_enable_reg_pp3_iter1,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp3_iter2,
    and_ln203_reg_1087,
    \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ,
    \src_buf_V_1_1_reg_1113_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ,
    \src_buf_V_1_1_reg_1113_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ,
    icmp_ln882_6_reg_1080_pp3_iter2_reg,
    \src_buf_V_0_1_reg_1120_reg[7]_0 ,
    \src_buf_V_0_1_reg_1120_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ,
    \src_buf_V_2_0_2_reg_1127_reg[7] ,
    \src_buf_V_2_0_2_reg_1127_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ,
    \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ,
    \src_buf_V_0_1_reg_1120_reg[7]_2 ,
    \src_buf_V_0_1_reg_1120_reg[7]_3 ,
    gradx_mat_data_full_n,
    grady_mat_data_full_n,
    icmp_ln886_reg_1109_pp3_iter3_reg,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    \src_buf_V_0_1_reg_1120_reg[0] ,
    DOUTBDOUT,
    ram_reg_bram_0_14,
    spec_select971_reg_1056,
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ,
    \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ,
    \src_buf_V_1_1_reg_1113_reg[0] ,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17);
  output buf_0_V_ce0;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output ap_block_pp3_stage0_subdone;
  output [7:0]D;
  output [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ;
  output [7:0]\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ;
  output [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ;
  output [7:0]\src_buf_V_0_1_reg_1120_reg[7] ;
  output [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  input ap_clk;
  input [7:0]DINADIN;
  input ram_reg_bram_0_8;
  input [1:0]Q;
  input ram_reg_bram_0_9;
  input gaussian_mat_data_empty_n;
  input [2:0]ram_reg_bram_0_10;
  input [0:0]ram_reg_bram_0_11;
  input ap_enable_reg_pp3_iter1;
  input ap_enable_reg_pp2_iter0;
  input ap_enable_reg_pp3_iter2;
  input and_ln203_reg_1087;
  input \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ;
  input [7:0]\src_buf_V_1_1_reg_1113_reg[7] ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ;
  input [7:0]\src_buf_V_1_1_reg_1113_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ;
  input icmp_ln882_6_reg_1080_pp3_iter2_reg;
  input \src_buf_V_0_1_reg_1120_reg[7]_0 ;
  input \src_buf_V_0_1_reg_1120_reg[7]_1 ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ;
  input [7:0]\src_buf_V_2_0_2_reg_1127_reg[7] ;
  input [7:0]\src_buf_V_2_0_2_reg_1127_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ;
  input \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ;
  input [7:0]\src_buf_V_0_1_reg_1120_reg[7]_2 ;
  input [7:0]\src_buf_V_0_1_reg_1120_reg[7]_3 ;
  input gradx_mat_data_full_n;
  input grady_mat_data_full_n;
  input icmp_ln886_reg_1109_pp3_iter3_reg;
  input [10:0]ram_reg_bram_0_12;
  input [10:0]ram_reg_bram_0_13;
  input [1:0]\src_buf_V_0_1_reg_1120_reg[0] ;
  input [7:0]DOUTBDOUT;
  input [7:0]ram_reg_bram_0_14;
  input spec_select971_reg_1056;
  input \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ;
  input \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ;
  input [1:0]\src_buf_V_1_1_reg_1113_reg[0] ;
  input [10:0]ram_reg_bram_0_15;
  input [10:0]ram_reg_bram_0_16;
  input [1:0]ram_reg_bram_0_17;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire and_ln203_reg_1087;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_2_n_5;
  wire ap_enable_reg_pp3_iter2;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ;
  wire buf_0_V_ce0;
  wire [7:0]buf_2_V_q0;
  wire buf_2_V_we1;
  wire gaussian_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_full_n;
  wire [7:0]\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ;
  wire icmp_ln882_6_reg_1080_pp3_iter2_reg;
  wire [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] ;
  wire [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 ;
  wire [7:0]\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 ;
  wire \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ;
  wire icmp_ln886_reg_1109_pp3_iter3_reg;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_10;
  wire [0:0]ram_reg_bram_0_11;
  wire [10:0]ram_reg_bram_0_12;
  wire [10:0]ram_reg_bram_0_13;
  wire [7:0]ram_reg_bram_0_14;
  wire [10:0]ram_reg_bram_0_15;
  wire [10:0]ram_reg_bram_0_16;
  wire [1:0]ram_reg_bram_0_17;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire spec_select971_reg_1056;
  wire \src_buf_V_0_1_reg_1120[0]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[1]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[2]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[3]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[4]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[5]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[6]_i_2_n_5 ;
  wire \src_buf_V_0_1_reg_1120[7]_i_3_n_5 ;
  wire [1:0]\src_buf_V_0_1_reg_1120_reg[0] ;
  wire [7:0]\src_buf_V_0_1_reg_1120_reg[7] ;
  wire \src_buf_V_0_1_reg_1120_reg[7]_0 ;
  wire \src_buf_V_0_1_reg_1120_reg[7]_1 ;
  wire [7:0]\src_buf_V_0_1_reg_1120_reg[7]_2 ;
  wire [7:0]\src_buf_V_0_1_reg_1120_reg[7]_3 ;
  wire \src_buf_V_1_1_reg_1113[0]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[1]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[2]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[3]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[4]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[5]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[6]_i_2_n_5 ;
  wire \src_buf_V_1_1_reg_1113[7]_i_2_n_5 ;
  wire [1:0]\src_buf_V_1_1_reg_1113_reg[0] ;
  wire [7:0]\src_buf_V_1_1_reg_1113_reg[7] ;
  wire [7:0]\src_buf_V_1_1_reg_1113_reg[7]_0 ;
  wire \src_buf_V_2_0_2_reg_1127[0]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[0]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[1]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[1]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[2]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[2]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[3]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[3]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[4]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[4]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[5]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[5]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[6]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[6]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[7]_i_3_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[7]_i_4_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5 ;
  wire [7:0]\src_buf_V_2_0_2_reg_1127_reg[7] ;
  wire [7:0]\src_buf_V_2_0_2_reg_1127_reg[7]_0 ;
  wire \src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5 ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h55555515)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter1_i_2_n_5),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(and_ln203_reg_1087),
        .I3(gaussian_mat_data_empty_n),
        .I4(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 ),
        .O(ap_block_pp3_stage0_subdone));
  LUT5 #(
    .INIT(32'h00000070)) 
    ap_enable_reg_pp3_iter1_i_2
       (.I0(gradx_mat_data_full_n),
        .I1(grady_mat_data_full_n),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I4(icmp_ln886_reg_1109_pp3_iter3_reg),
        .O(ap_enable_reg_pp3_iter1_i_2_n_5));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[0]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [0]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [0]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [0]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[1]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [1]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [1]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [1]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[2]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [2]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [2]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [2]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[3]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [3]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [3]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [3]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[4]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [4]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [4]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [4]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[5]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [5]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [5]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [5]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[6]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [6]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [6]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [6]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_2 
       (.I0(\src_buf_V_0_1_reg_1120_reg[7]_2 [7]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_3 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [7]),
        .O(\src_buf_V_0_1_reg_1120_reg[7] [7]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[0]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [0]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[1]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [1]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[2]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [2]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[3]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [3]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[4]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [4]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[5]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [5]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[6]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [6]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[7]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113_reg[7] [7]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] ),
        .I2(\src_buf_V_1_1_reg_1113_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I5(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [0]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [1]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [2]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [3]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [4]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [5]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [6]));
  LUT5 #(
    .INIT(32'h51554000)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 ),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5 ),
        .I3(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I4(\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] ),
        .O(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_2_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],buf_2_V_q0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_2_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_12[2]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_0_12[1]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_0_12[0]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__1
       (.I0(ram_reg_bram_0_15[10]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[10]),
        .O(ADDRBWRADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__1
       (.I0(ram_reg_bram_0_15[9]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[9]),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__1
       (.I0(ram_reg_bram_0_15[8]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[8]),
        .O(ADDRBWRADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17__1
       (.I0(ram_reg_bram_0_15[7]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[7]),
        .O(ADDRBWRADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18__1
       (.I0(ram_reg_bram_0_15[6]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[6]),
        .O(ADDRBWRADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__1
       (.I0(ram_reg_bram_0_15[5]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[5]),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0_8),
        .I1(Q[1]),
        .I2(ram_reg_bram_0_9),
        .I3(gaussian_mat_data_empty_n),
        .I4(ram_reg_bram_0_10[0]),
        .I5(ram_reg_bram_0_11),
        .O(buf_2_V_we1));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__1
       (.I0(ram_reg_bram_0_15[4]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[4]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_bram_0_i_21__1
       (.I0(ram_reg_bram_0_10[0]),
        .I1(gaussian_mat_data_empty_n),
        .I2(ram_reg_bram_0_9),
        .I3(ram_reg_bram_0_10[2]),
        .I4(ap_enable_reg_pp3_iter1),
        .I5(ap_block_pp3_stage0_subdone),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21__2
       (.I0(ram_reg_bram_0_15[3]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[3]),
        .O(ADDRBWRADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__2
       (.I0(ram_reg_bram_0_15[2]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[2]),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23__0
       (.I0(ram_reg_bram_0_15[1]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[1]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24__0
       (.I0(ram_reg_bram_0_15[0]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ram_reg_bram_0_16[0]),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_bram_0_i_2__2
       (.I0(ram_reg_bram_0_10[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_enable_reg_pp3_iter2),
        .O(buf_0_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_2__3
       (.I0(ram_reg_bram_0_12[10]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[10]),
        .O(ADDRARDADDR[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_38
       (.I0(buf_2_V_q0[7]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[7]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[7]),
        .O(ram_reg_bram_0_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_39
       (.I0(buf_2_V_q0[6]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[6]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[6]),
        .O(ram_reg_bram_0_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_3__2
       (.I0(ram_reg_bram_0_12[9]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[9]),
        .O(ADDRARDADDR[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_40
       (.I0(buf_2_V_q0[5]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[5]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[5]),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_41
       (.I0(buf_2_V_q0[4]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[4]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[4]),
        .O(ram_reg_bram_0_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_42
       (.I0(buf_2_V_q0[3]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[3]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[3]),
        .O(ram_reg_bram_0_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_43
       (.I0(buf_2_V_q0[2]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[2]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[2]),
        .O(ram_reg_bram_0_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_44
       (.I0(buf_2_V_q0[1]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[1]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[1]),
        .O(ram_reg_bram_0_6));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_45
       (.I0(buf_2_V_q0[0]),
        .I1(ram_reg_bram_0_17[1]),
        .I2(DOUTBDOUT[0]),
        .I3(ram_reg_bram_0_17[0]),
        .I4(ram_reg_bram_0_14[0]),
        .O(ram_reg_bram_0_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_0_12[8]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_5__2
       (.I0(ram_reg_bram_0_12[7]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_0_12[6]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[6]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7__2
       (.I0(ram_reg_bram_0_12[5]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8__2
       (.I0(ram_reg_bram_0_12[4]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9__2
       (.I0(ram_reg_bram_0_12[3]),
        .I1(ram_reg_bram_0_10[2]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_13[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[0]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[0]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [0]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [0]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[0]_i_2 
       (.I0(buf_2_V_q0[0]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[0]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[0]),
        .O(\src_buf_V_0_1_reg_1120[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[1]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[1]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [1]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [1]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[1]_i_2 
       (.I0(buf_2_V_q0[1]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[1]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[1]),
        .O(\src_buf_V_0_1_reg_1120[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[2]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[2]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [2]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [2]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[2]_i_2 
       (.I0(buf_2_V_q0[2]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[2]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[2]),
        .O(\src_buf_V_0_1_reg_1120[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[3]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[3]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [3]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [3]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[3]_i_2 
       (.I0(buf_2_V_q0[3]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[3]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[3]),
        .O(\src_buf_V_0_1_reg_1120[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[4]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[4]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [4]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [4]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[4]_i_2 
       (.I0(buf_2_V_q0[4]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[4]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[4]),
        .O(\src_buf_V_0_1_reg_1120[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[5]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[5]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [5]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [5]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[5]_i_2 
       (.I0(buf_2_V_q0[5]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[5]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[5]),
        .O(\src_buf_V_0_1_reg_1120[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[6]_i_1 
       (.I0(\src_buf_V_0_1_reg_1120[6]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [6]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [6]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[6]_i_2 
       (.I0(buf_2_V_q0[6]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[6]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[6]),
        .O(\src_buf_V_0_1_reg_1120[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_0_1_reg_1120[7]_i_2 
       (.I0(\src_buf_V_0_1_reg_1120[7]_i_3_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_0_1_reg_1120_reg[7]_2 [7]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_0_1_reg_1120_reg[7]_3 [7]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_1_reg_1120[7]_i_3 
       (.I0(buf_2_V_q0[7]),
        .I1(\src_buf_V_0_1_reg_1120_reg[0] [1]),
        .I2(DOUTBDOUT[7]),
        .I3(\src_buf_V_0_1_reg_1120_reg[0] [0]),
        .I4(ram_reg_bram_0_14[7]),
        .O(\src_buf_V_0_1_reg_1120[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[0]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[0]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [0]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [0]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[0]_i_2 
       (.I0(buf_2_V_q0[0]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[0]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[0]),
        .O(\src_buf_V_1_1_reg_1113[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[1]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[1]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [1]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [1]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[1]_i_2 
       (.I0(buf_2_V_q0[1]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[1]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[1]),
        .O(\src_buf_V_1_1_reg_1113[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[2]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[2]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [2]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [2]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[2]_i_2 
       (.I0(buf_2_V_q0[2]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[2]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[2]),
        .O(\src_buf_V_1_1_reg_1113[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[3]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[3]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [3]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [3]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[3]_i_2 
       (.I0(buf_2_V_q0[3]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[3]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[3]),
        .O(\src_buf_V_1_1_reg_1113[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[4]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[4]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [4]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [4]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[4]_i_2 
       (.I0(buf_2_V_q0[4]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[4]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[4]),
        .O(\src_buf_V_1_1_reg_1113[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[5]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[5]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [5]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [5]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[5]_i_2 
       (.I0(buf_2_V_q0[5]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[5]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[5]),
        .O(\src_buf_V_1_1_reg_1113[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[6]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[6]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [6]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [6]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[6]_i_2 
       (.I0(buf_2_V_q0[6]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[6]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[6]),
        .O(\src_buf_V_1_1_reg_1113[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \src_buf_V_1_1_reg_1113[7]_i_1 
       (.I0(\src_buf_V_1_1_reg_1113[7]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_1_1_reg_1113_reg[7] [7]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_1_1_reg_1113_reg[7]_0 [7]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_1_reg_1113[7]_i_2 
       (.I0(buf_2_V_q0[7]),
        .I1(\src_buf_V_1_1_reg_1113_reg[0] [1]),
        .I2(DOUTBDOUT[7]),
        .I3(\src_buf_V_1_1_reg_1113_reg[0] [0]),
        .I4(ram_reg_bram_0_14[7]),
        .O(\src_buf_V_1_1_reg_1113[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[0]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [0]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [0]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[0]_i_3 
       (.I0(buf_2_V_q0[0]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[0]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[0]),
        .O(\src_buf_V_2_0_2_reg_1127[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[0]_i_4 
       (.I0(buf_2_V_q0[0]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[0]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[0]),
        .O(\src_buf_V_2_0_2_reg_1127[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[1]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [1]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [1]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[1]_i_3 
       (.I0(buf_2_V_q0[1]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[1]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[1]),
        .O(\src_buf_V_2_0_2_reg_1127[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[1]_i_4 
       (.I0(buf_2_V_q0[1]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[1]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[1]),
        .O(\src_buf_V_2_0_2_reg_1127[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[2]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [2]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [2]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[2]_i_3 
       (.I0(buf_2_V_q0[2]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[2]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[2]),
        .O(\src_buf_V_2_0_2_reg_1127[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[2]_i_4 
       (.I0(buf_2_V_q0[2]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[2]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[2]),
        .O(\src_buf_V_2_0_2_reg_1127[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[3]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [3]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [3]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[3]_i_3 
       (.I0(buf_2_V_q0[3]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[3]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[3]),
        .O(\src_buf_V_2_0_2_reg_1127[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[3]_i_4 
       (.I0(buf_2_V_q0[3]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[3]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[3]),
        .O(\src_buf_V_2_0_2_reg_1127[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[4]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [4]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [4]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[4]_i_3 
       (.I0(buf_2_V_q0[4]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[4]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[4]),
        .O(\src_buf_V_2_0_2_reg_1127[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[4]_i_4 
       (.I0(buf_2_V_q0[4]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[4]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[4]),
        .O(\src_buf_V_2_0_2_reg_1127[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[5]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [5]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [5]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[5]_i_3 
       (.I0(buf_2_V_q0[5]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[5]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[5]),
        .O(\src_buf_V_2_0_2_reg_1127[5]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[5]_i_4 
       (.I0(buf_2_V_q0[5]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[5]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[5]),
        .O(\src_buf_V_2_0_2_reg_1127[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[6]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [6]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [6]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[6]_i_3 
       (.I0(buf_2_V_q0[6]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[6]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[6]),
        .O(\src_buf_V_2_0_2_reg_1127[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[6]_i_4 
       (.I0(buf_2_V_q0[6]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[6]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[6]),
        .O(\src_buf_V_2_0_2_reg_1127[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B888B8)) 
    \src_buf_V_2_0_2_reg_1127[7]_i_1 
       (.I0(\src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5 ),
        .I1(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .I2(\src_buf_V_2_0_2_reg_1127_reg[7] [7]),
        .I3(\src_buf_V_0_1_reg_1120_reg[7]_0 ),
        .I4(\src_buf_V_0_1_reg_1120_reg[7]_1 ),
        .I5(\src_buf_V_2_0_2_reg_1127_reg[7]_0 [7]),
        .O(\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[7]_i_3 
       (.I0(buf_2_V_q0[7]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[7]),
        .I3(Q[0]),
        .I4(ram_reg_bram_0_14[7]),
        .O(\src_buf_V_2_0_2_reg_1127[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[7]_i_4 
       (.I0(buf_2_V_q0[7]),
        .I1(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 ),
        .I2(DOUTBDOUT[7]),
        .I3(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_1 ),
        .I4(ram_reg_bram_0_14[7]),
        .O(\src_buf_V_2_0_2_reg_1127[7]_i_4_n_5 ));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[0]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[0]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[0]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[1]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[1]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[1]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[1]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[2]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[2]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[2]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[2]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[3]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[3]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[3]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[3]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[4]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[4]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[4]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[4]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[5]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[5]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[5]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[5]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[6]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[6]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[6]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[6]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
  MUXF7 \src_buf_V_2_0_2_reg_1127_reg[7]_i_2 
       (.I0(\src_buf_V_2_0_2_reg_1127[7]_i_3_n_5 ),
        .I1(\src_buf_V_2_0_2_reg_1127[7]_i_4_n_5 ),
        .O(\src_buf_V_2_0_2_reg_1127_reg[7]_i_2_n_5 ),
        .S(spec_select971_reg_1056));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_19
   (DOUTBDOUT,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    WEA,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    gaussian_mat_data_empty_n,
    ram_reg_bram_0_3);
  output [7:0]DOUTBDOUT;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [1:0]Q;
  input ram_reg_bram_0_0;
  input [1:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input gaussian_mat_data_empty_n;
  input [0:0]ram_reg_bram_0_3;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_1_V_we1;
  wire gaussian_mat_data_empty_n;
  wire ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_i_22__1_n_5;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_1_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_bram_0_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_reg_bram_0_0),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_i_22__1_n_5),
        .I5(ram_reg_bram_0_1[0]),
        .O(buf_1_V_we1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_0_i_22__1
       (.I0(ram_reg_bram_0_2),
        .I1(gaussian_mat_data_empty_n),
        .I2(ram_reg_bram_0_3),
        .O(ram_reg_bram_0_i_22__1_n_5));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_20
   (DOUTBDOUT,
    \and_ln203_reg_1087_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[9] ,
    empty_50_reg_3430,
    ap_clk,
    buf_0_V_ce0,
    ADDRBWRADDR,
    ram_reg_bram_0_0,
    Q,
    icmp_ln882_4_reg_1017,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    gaussian_mat_data_empty_n,
    \empty_50_reg_343_reg[0] ,
    ap_block_pp3_stage0_subdone,
    and_ln203_reg_1087,
    \empty_50_reg_343_reg[0]_0 ,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_enable_reg_pp2_iter1,
    ram_reg_bram_0_5);
  output [7:0]DOUTBDOUT;
  output \and_ln203_reg_1087_reg[0] ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[9] ;
  output empty_50_reg_3430;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_bram_0_0;
  input [1:0]Q;
  input icmp_ln882_4_reg_1017;
  input [1:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input gaussian_mat_data_empty_n;
  input [2:0]\empty_50_reg_343_reg[0] ;
  input ap_block_pp3_stage0_subdone;
  input and_ln203_reg_1087;
  input \empty_50_reg_343_reg[0]_0 ;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_3;
  input [10:0]ram_reg_bram_0_4;
  input ap_enable_reg_pp2_iter1;
  input [10:0]ram_reg_bram_0_5;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire and_ln203_reg_1087;
  wire \and_ln203_reg_1087_reg[0] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp3_iter1;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire buf_0_V_we1;
  wire empty_50_reg_3430;
  wire [2:0]\empty_50_reg_343_reg[0] ;
  wire \empty_50_reg_343_reg[0]_0 ;
  wire gaussian_mat_data_empty_n;
  wire icmp_ln882_4_reg_1017;
  wire [7:0]ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [10:0]ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_36_n_5;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \empty_50_reg_343[10]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\empty_50_reg_343_reg[0]_0 ),
        .I2(\empty_50_reg_343_reg[0] [2]),
        .I3(ap_enable_reg_pp3_iter1),
        .O(empty_50_reg_3430));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({buf_0_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({buf_0_V_ce1,buf_0_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_10__2
       (.I0(ram_reg_bram_0_3[3]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[3]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[3]),
        .O(buf_0_V_address1[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_11__2
       (.I0(ram_reg_bram_0_3[2]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[2]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[2]),
        .O(buf_0_V_address1[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_12__2
       (.I0(ram_reg_bram_0_3[1]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[1]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[1]),
        .O(buf_0_V_address1[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_3[0]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[0]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[0]),
        .O(buf_0_V_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
    ram_reg_bram_0_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\and_ln203_reg_1087_reg[0] ),
        .I3(\ap_CS_fsm_reg[6] ),
        .I4(icmp_ln882_4_reg_1017),
        .I5(ram_reg_bram_0_i_36_n_5),
        .O(buf_0_V_we1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    ram_reg_bram_0_i_33
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_2),
        .I3(gaussian_mat_data_empty_n),
        .I4(\empty_50_reg_343_reg[0] [0]),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(buf_0_V_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_34
       (.I0(and_ln203_reg_1087),
        .I1(empty_50_reg_3430),
        .O(\and_ln203_reg_1087_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_35
       (.I0(\empty_50_reg_343_reg[0] [1]),
        .I1(ap_enable_reg_pp2_iter1),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_2),
        .I2(gaussian_mat_data_empty_n),
        .I3(\empty_50_reg_343_reg[0] [0]),
        .I4(ram_reg_bram_0_1[1]),
        .O(ram_reg_bram_0_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_37
       (.I0(\empty_50_reg_343_reg[0] [2]),
        .I1(ap_enable_reg_pp3_iter1),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_3__3
       (.I0(ram_reg_bram_0_3[10]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[10]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[10]),
        .O(buf_0_V_address1[10]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_4__3
       (.I0(ram_reg_bram_0_3[9]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[9]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[9]),
        .O(buf_0_V_address1[9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_0_3[8]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[8]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[8]),
        .O(buf_0_V_address1[8]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_0_3[7]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[7]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[7]),
        .O(buf_0_V_address1[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_7__3
       (.I0(ram_reg_bram_0_3[6]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[6]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[6]),
        .O(buf_0_V_address1[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_8__3
       (.I0(ram_reg_bram_0_3[5]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[5]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[5]),
        .O(buf_0_V_address1[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_bram_0_i_9__3
       (.I0(ram_reg_bram_0_3[4]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ram_reg_bram_0_4[4]),
        .I3(\empty_50_reg_343_reg[0] [1]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(ram_reg_bram_0_5[4]),
        .O(buf_0_V_address1[4]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_24
   (ram_reg_bram_0_0,
    buf_0_V_ce0,
    ap_block_pp1_stage0_subdone,
    \A00_reg_396_reg[7] ,
    D,
    \A00_reg_396_reg[6] ,
    \A00_reg_396_reg[5] ,
    \A00_reg_396_reg[4] ,
    \A00_reg_396_reg[3] ,
    \A00_reg_396_reg[2] ,
    \src_buf1_V_2_reg_980_reg[7] ,
    ram_reg_bram_0_1,
    DI,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    S,
    \ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ,
    \i_op_assign_i_reg_384_reg[1] ,
    ap_clk,
    Q,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_7,
    ap_enable_reg_pp1_iter2,
    gray_img_src_data_empty_n,
    ram_reg_bram_0_8,
    gaussian_mat_data_full_n,
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ,
    \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ,
    O,
    \trunc_ln304_1_i_reg_995[3]_i_9 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23 ,
    \trunc_ln304_1_i_reg_995[3]_i_9_0 ,
    \trunc_ln304_1_i_reg_995[7]_i_42 ,
    \trunc_ln304_1_i_reg_995_reg[3] ,
    \trunc_ln304_1_i_reg_995[7]_i_42_0 ,
    \trunc_ln304_1_i_reg_995[7]_i_42_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ,
    zext_ln52_2_fu_840_p1,
    empty_97_fu_130,
    DOUTBDOUT,
    \src_buf1_V_2_reg_980_reg[7]_0 ,
    \src_buf1_V_2_reg_980_reg[7]_1 ,
    \src_buf1_V_2_reg_980_reg[7]_2 ,
    ram_reg_bram_0_9,
    \trunc_ln304_1_i_reg_995_reg[3]_0 ,
    \trunc_ln304_1_i_reg_995_reg[3]_1 );
  output [4:0]ram_reg_bram_0_0;
  output buf_0_V_ce0;
  output ap_block_pp1_stage0_subdone;
  output \A00_reg_396_reg[7] ;
  output [7:0]D;
  output \A00_reg_396_reg[6] ;
  output \A00_reg_396_reg[5] ;
  output \A00_reg_396_reg[4] ;
  output \A00_reg_396_reg[3] ;
  output \A00_reg_396_reg[2] ;
  output \src_buf1_V_2_reg_980_reg[7] ;
  output ram_reg_bram_0_1;
  output [3:0]DI;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output [1:0]S;
  output [2:0]\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ;
  output [0:0]\i_op_assign_i_reg_384_reg[1] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_4;
  input [0:0]ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ap_enable_reg_pp1_iter1;
  input [0:0]ram_reg_bram_0_7;
  input ap_enable_reg_pp1_iter2;
  input gray_img_src_data_empty_n;
  input ram_reg_bram_0_8;
  input gaussian_mat_data_full_n;
  input \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ;
  input \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ;
  input [7:0]O;
  input [7:0]\trunc_ln304_1_i_reg_995[3]_i_9 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23 ;
  input [7:0]\trunc_ln304_1_i_reg_995[3]_i_9_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995[7]_i_42 ;
  input \trunc_ln304_1_i_reg_995_reg[3] ;
  input [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  input [2:0]zext_ln52_2_fu_840_p1;
  input [1:0]empty_97_fu_130;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf1_V_2_reg_980_reg[7]_0 ;
  input \src_buf1_V_2_reg_980_reg[7]_1 ;
  input \src_buf1_V_2_reg_980_reg[7]_2 ;
  input [7:0]ram_reg_bram_0_9;
  input [2:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_1 ;

  wire \A00_reg_396_reg[2] ;
  wire \A00_reg_396_reg[3] ;
  wire \A00_reg_396_reg[4] ;
  wire \A00_reg_396_reg[5] ;
  wire \A00_reg_396_reg[6] ;
  wire \A00_reg_396_reg[7] ;
  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOUTBDOUT;
  wire [7:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_2_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire [2:0]\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] ;
  wire buf_0_V_ce0;
  wire buf_2_V_ce1;
  wire [7:0]buf_2_V_q0;
  wire [1:0]empty_97_fu_130;
  wire gaussian_mat_data_full_n;
  wire gray_img_src_data_empty_n;
  wire [0:0]\i_op_assign_i_reg_384_reg[1] ;
  wire \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ;
  wire \icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ;
  wire [4:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [0:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [7:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_1__1_n_5;
  wire ram_reg_bram_0_i_2__1_n_5;
  wire ram_reg_bram_0_i_3__1_n_5;
  wire ram_reg_bram_0_i_4__1_n_5;
  wire ram_reg_bram_0_i_5__1_n_5;
  wire ram_reg_bram_0_i_6__1_n_5;
  wire ram_reg_bram_0_i_7__1_n_5;
  wire ram_reg_bram_0_i_8__1_n_5;
  wire \src_buf1_V_2_reg_980_reg[7] ;
  wire [7:0]\src_buf1_V_2_reg_980_reg[7]_0 ;
  wire \src_buf1_V_2_reg_980_reg[7]_1 ;
  wire \src_buf1_V_2_reg_980_reg[7]_2 ;
  wire [7:0]\trunc_ln304_1_i_reg_995[3]_i_9 ;
  wire [7:0]\trunc_ln304_1_i_reg_995[3]_i_9_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995[7]_i_42 ;
  wire [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995[7]_i_42_1 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_67_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_69_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_74_n_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[3] ;
  wire [2:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  wire [2:0]zext_ln52_2_fu_840_p1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBFBFBFBFBF00BFBF)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(gray_img_src_data_empty_n),
        .I1(ram_reg_bram_0_8),
        .I2(ap_enable_reg_pp1_iter1_i_2_n_5),
        .I3(gaussian_mat_data_full_n),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0]_0 ),
        .O(ap_block_pp1_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ram_reg_bram_0_6),
        .O(ap_enable_reg_pp1_iter1_i_2_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_4,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_1__1_n_5,ram_reg_bram_0_i_2__1_n_5,ram_reg_bram_0_i_3__1_n_5,ram_reg_bram_0_i_4__1_n_5,ram_reg_bram_0_i_5__1_n_5,ram_reg_bram_0_i_6__1_n_5,ram_reg_bram_0_i_7__1_n_5,ram_reg_bram_0_i_8__1_n_5}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],buf_2_V_q0[7],ram_reg_bram_0_0,buf_2_V_q0[1:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({buf_2_V_ce1,buf_2_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[7]),
        .O(ram_reg_bram_0_i_1__1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_block_pp1_stage0_subdone),
        .O(buf_0_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[6]),
        .O(ram_reg_bram_0_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[5]),
        .O(ram_reg_bram_0_i_3__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[4]),
        .O(ram_reg_bram_0_i_4__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[3]),
        .O(ram_reg_bram_0_i_5__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[2]),
        .O(ram_reg_bram_0_i_6__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[1]),
        .O(ram_reg_bram_0_i_7__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_8),
        .I1(ram_reg_bram_0_9[0]),
        .O(ram_reg_bram_0_i_8__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_bram_0_7),
        .I4(ap_block_pp1_stage0_subdone),
        .O(buf_2_V_ce1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[0]_i_1 
       (.I0(buf_2_V_q0[0]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[0]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[1]_i_1 
       (.I0(buf_2_V_q0[1]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[1]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[2]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[2]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[3]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[3]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[4]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[4]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[5]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[5]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[6]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[6]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_V_2_reg_980[7]_i_2 
       (.I0(buf_2_V_q0[7]),
        .I1(\src_buf1_V_2_reg_980_reg[7]_1 ),
        .I2(DOUTBDOUT[7]),
        .I3(\src_buf1_V_2_reg_980_reg[7]_2 ),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_V_2_reg_985[0]_i_1 
       (.I0(buf_2_V_q0[0]),
        .I1(empty_97_fu_130[1]),
        .I2(DOUTBDOUT[0]),
        .I3(empty_97_fu_130[0]),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [0]),
        .O(ram_reg_bram_0_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_V_2_reg_985[1]_i_1 
       (.I0(buf_2_V_q0[1]),
        .I1(empty_97_fu_130[1]),
        .I2(DOUTBDOUT[1]),
        .I3(empty_97_fu_130[0]),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [1]),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_V_2_reg_985[7]_i_1 
       (.I0(buf_2_V_q0[7]),
        .I1(empty_97_fu_130[1]),
        .I2(DOUTBDOUT[7]),
        .I3(empty_97_fu_130[0]),
        .I4(\src_buf1_V_2_reg_980_reg[7]_0 [7]),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \trunc_ln304_1_i_reg_995[3]_i_14 
       (.I0(\trunc_ln304_1_i_reg_995_reg[3]_0 [2]),
        .I1(\A00_reg_396_reg[2] ),
        .I2(D[1]),
        .I3(O[1]),
        .I4(\trunc_ln304_1_i_reg_995_reg[3]_1 ),
        .I5(\trunc_ln304_1_i_reg_995_reg[3]_0 [1]),
        .O(\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] [2]));
  LUT6 #(
    .INIT(64'h5656566A6A6A566A)) 
    \trunc_ln304_1_i_reg_995[3]_i_15 
       (.I0(\i_op_assign_i_reg_384_reg[1] ),
        .I1(D[0]),
        .I2(O[0]),
        .I3(\trunc_ln304_1_i_reg_995[3]_i_9 [0]),
        .I4(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [0]),
        .O(\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] [1]));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \trunc_ln304_1_i_reg_995[3]_i_16 
       (.I0(O[0]),
        .I1(D[0]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9_0 [0]),
        .I3(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I4(\trunc_ln304_1_i_reg_995[3]_i_9 [0]),
        .I5(\trunc_ln304_1_i_reg_995_reg[3]_0 [0]),
        .O(\ap_phi_reg_pp1_iter3_buf2_V_reg_421_reg[2] [0]));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \trunc_ln304_1_i_reg_995[3]_i_18 
       (.I0(D[6]),
        .I1(O[6]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [6]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [6]),
        .O(\A00_reg_396_reg[6] ));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \trunc_ln304_1_i_reg_995[3]_i_20 
       (.I0(D[5]),
        .I1(O[5]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [5]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [5]),
        .O(\A00_reg_396_reg[5] ));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \trunc_ln304_1_i_reg_995[3]_i_22 
       (.I0(D[4]),
        .I1(O[4]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [4]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [4]),
        .O(\A00_reg_396_reg[4] ));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \trunc_ln304_1_i_reg_995[3]_i_24 
       (.I0(D[3]),
        .I1(O[3]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [3]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [3]),
        .O(\A00_reg_396_reg[3] ));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \trunc_ln304_1_i_reg_995[3]_i_26 
       (.I0(D[2]),
        .I1(O[2]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [2]),
        .O(\A00_reg_396_reg[2] ));
  LUT6 #(
    .INIT(64'h47B8B847B84747B8)) 
    \trunc_ln304_1_i_reg_995[3]_i_8 
       (.I0(\trunc_ln304_1_i_reg_995[3]_i_9_0 [1]),
        .I1(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [1]),
        .I3(O[1]),
        .I4(D[1]),
        .I5(\trunc_ln304_1_i_reg_995_reg[3]_0 [1]),
        .O(\i_op_assign_i_reg_384_reg[1] ));
  LUT6 #(
    .INIT(64'h9699969696669696)) 
    \trunc_ln304_1_i_reg_995[7]_i_15 
       (.I0(D[7]),
        .I1(O[7]),
        .I2(\trunc_ln304_1_i_reg_995[3]_i_9 [7]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [7]),
        .O(\A00_reg_396_reg[7] ));
  LUT6 #(
    .INIT(64'hB2BBB2B2B222B2B2)) 
    \trunc_ln304_1_i_reg_995[7]_i_38 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_67_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I4(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I5(zext_ln52_2_fu_840_p1[2]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h6666696699996999)) 
    \trunc_ln304_1_i_reg_995[7]_i_39 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_67_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I2(zext_ln52_2_fu_840_p1[2]),
        .I3(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I5(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 [2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \trunc_ln304_1_i_reg_995[7]_i_40 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_69_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 [1]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I3(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I4(zext_ln52_2_fu_840_p1[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \trunc_ln304_1_i_reg_995[7]_i_41 
       (.I0(ram_reg_bram_0_3),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [0]),
        .I2(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_42_1 [0]),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42 [0]),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hFB0804F704F7FB08)) 
    \trunc_ln304_1_i_reg_995[7]_i_48 
       (.I0(zext_ln52_2_fu_840_p1[1]),
        .I1(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 [1]),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_69_n_5 ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_74_n_5 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \trunc_ln304_1_i_reg_995[7]_i_49 
       (.I0(DI[0]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 [0]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23 ),
        .I3(\icmp_ln882_7_reg_943_pp1_iter3_reg_reg[0] ),
        .I4(zext_ln52_2_fu_840_p1[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \trunc_ln304_1_i_reg_995[7]_i_55 
       (.I0(ram_reg_bram_0_1),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42 [2]),
        .I2(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I3(\trunc_ln304_1_i_reg_995[3]_i_9_0 [7]),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42_0 [2]),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_1 [2]),
        .O(\src_buf1_V_2_reg_980_reg[7] ));
  LUT6 #(
    .INIT(64'hFAFAEE88A0A0EE88)) 
    \trunc_ln304_1_i_reg_995[7]_i_67 
       (.I0(ram_reg_bram_0_2),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_9_0 [1]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42 [1]),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_42_1 [1]),
        .I4(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_0 [1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_67_n_5 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \trunc_ln304_1_i_reg_995[7]_i_69 
       (.I0(ram_reg_bram_0_2),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [1]),
        .I2(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_42_1 [1]),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42 [1]),
        .I5(\trunc_ln304_1_i_reg_995[3]_i_9_0 [1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_69_n_5 ));
  LUT6 #(
    .INIT(64'hFAFAEE88A0A0EE88)) 
    \trunc_ln304_1_i_reg_995[7]_i_74 
       (.I0(ram_reg_bram_0_3),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_9_0 [0]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42 [0]),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_42_1 [0]),
        .I4(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_0 [0]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_74_n_5 ));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_25
   (DOUTBDOUT,
    O,
    \arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    \i_op_assign_i_reg_384_reg[2] ,
    D,
    ap_clk,
    buf_0_V_ce0,
    Q,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    gray_img_src_data_empty_n,
    ap_block_pp1_stage0_subdone,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_13,
    \trunc_ln304_1_i_reg_995[7]_i_5_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ,
    \trunc_ln304_1_i_reg_995[7]_i_5_1 ,
    zext_ln46_fu_640_p1,
    \trunc_ln304_1_i_reg_995_reg[7] ,
    \trunc_ln304_1_i_reg_995_reg[7]_0 ,
    \trunc_ln304_1_i_reg_995_reg[3] ,
    zext_ln52_2_fu_840_p1,
    src_buf2_V_2_reg_985,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_3_3 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ,
    \trunc_ln304_1_i_reg_995[7]_i_42_0 ,
    \trunc_ln304_1_i_reg_995[7]_i_42_1 ,
    empty_97_fu_130,
    \src_buf2_V_2_reg_985_reg[6] ,
    \src_buf2_V_2_reg_985_reg[6]_0 ,
    DI,
    S,
    \trunc_ln304_1_i_reg_995[3]_i_16 ,
    \trunc_ln304_1_i_reg_995[3]_i_16_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_1 ,
    \trunc_ln304_1_i_reg_995_reg[3]_0 ,
    \trunc_ln304_1_i_reg_995_reg[3]_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ,
    zext_ln47_fu_682_p1,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_23_6 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_8_3 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ,
    \trunc_ln304_1_i_reg_995_reg[7]_i_7_3 ,
    \trunc_ln304_1_i_reg_995_reg[7]_2 ,
    \trunc_ln304_1_i_reg_995_reg[3]_2 ,
    \trunc_ln304_1_i_reg_995_reg[3]_3 ,
    \trunc_ln304_1_i_reg_995_reg[3]_4 ,
    \trunc_ln304_1_i_reg_995_reg[3]_5 );
  output [7:0]DOUTBDOUT;
  output [7:0]O;
  output [4:0]\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output \i_op_assign_i_reg_384_reg[2] ;
  output [7:0]D;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [1:0]ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input gray_img_src_data_empty_n;
  input ap_block_pp1_stage0_subdone;
  input [7:0]ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_0_10;
  input [10:0]ram_reg_bram_0_11;
  input ram_reg_bram_0_12;
  input ap_enable_reg_pp1_iter1;
  input [1:0]ram_reg_bram_0_13;
  input [6:0]\trunc_ln304_1_i_reg_995[7]_i_5_0 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ;
  input [6:0]\trunc_ln304_1_i_reg_995[7]_i_5_1 ;
  input [6:0]zext_ln46_fu_640_p1;
  input [6:0]\trunc_ln304_1_i_reg_995_reg[7] ;
  input \trunc_ln304_1_i_reg_995_reg[7]_0 ;
  input \trunc_ln304_1_i_reg_995_reg[3] ;
  input [6:0]zext_ln52_2_fu_840_p1;
  input [6:0]src_buf2_V_2_reg_985;
  input [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  input [5:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  input [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ;
  input [4:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  input [4:0]\trunc_ln304_1_i_reg_995[7]_i_42_1 ;
  input [1:0]empty_97_fu_130;
  input [4:0]\src_buf2_V_2_reg_985_reg[6] ;
  input [4:0]\src_buf2_V_2_reg_985_reg[6]_0 ;
  input [3:0]DI;
  input [1:0]S;
  input [0:0]\trunc_ln304_1_i_reg_995[3]_i_16 ;
  input [3:0]\trunc_ln304_1_i_reg_995[3]_i_16_0 ;
  input [0:0]\trunc_ln304_1_i_reg_995_reg[7]_1 ;
  input [0:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  input [2:0]\trunc_ln304_1_i_reg_995_reg[3]_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ;
  input [0:0]zext_ln47_fu_682_p1;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_23_6 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_8_3 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_i_7_3 ;
  input \trunc_ln304_1_i_reg_995_reg[7]_2 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_2 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_3 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_4 ;
  input \trunc_ln304_1_i_reg_995_reg[3]_5 ;

  wire [7:0]D;
  wire [3:0]DI;
  wire [7:0]DOUTBDOUT;
  wire [7:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire [7:3]add_ln50_3_fu_714_p2;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [4:0]\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] ;
  wire buf_0_V_ce0;
  wire [10:0]buf_1_V_address1;
  wire buf_1_V_ce1;
  wire [7:0]buf_1_V_d1;
  wire buf_1_V_we1;
  wire [1:0]empty_97_fu_130;
  wire gray_img_src_data_empty_n;
  wire \i_op_assign_i_reg_384_reg[2] ;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_10;
  wire [10:0]ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire [1:0]ram_reg_bram_0_13;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [1:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_22__0_n_5;
  wire [6:0]src_buf2_V_2_reg_985;
  wire [4:0]\src_buf2_V_2_reg_985_reg[6] ;
  wire [4:0]\src_buf2_V_2_reg_985_reg[6]_0 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_10_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_11_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_12_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_13_n_5 ;
  wire [0:0]\trunc_ln304_1_i_reg_995[3]_i_16 ;
  wire [3:0]\trunc_ln304_1_i_reg_995[3]_i_16_0 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_17_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_19_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_21_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_23_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_25_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_2_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_3_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_4_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_5_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_6_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_7_n_5 ;
  wire \trunc_ln304_1_i_reg_995[3]_i_9_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_10_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_12_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_13_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_14_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_16_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_18_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_19_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_20_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_21_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_24_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_25_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_26_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_27_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_32_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_33_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_34_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_35_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_36_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_37_n_5 ;
  wire [4:0]\trunc_ln304_1_i_reg_995[7]_i_42_0 ;
  wire [4:0]\trunc_ln304_1_i_reg_995[7]_i_42_1 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_42_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_43_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_44_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_45_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_46_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_47_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_4_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_54_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_59_n_5 ;
  wire [6:0]\trunc_ln304_1_i_reg_995[7]_i_5_0 ;
  wire [6:0]\trunc_ln304_1_i_reg_995[7]_i_5_1 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_5_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_60_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_61_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_62_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_63_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_64_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_65_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_66_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_6_n_5 ;
  wire \trunc_ln304_1_i_reg_995[7]_i_9_n_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[3] ;
  wire [0:0]\trunc_ln304_1_i_reg_995_reg[3]_0 ;
  wire [2:0]\trunc_ln304_1_i_reg_995_reg[3]_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_4 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_10 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_11 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_12 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_6 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_7 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_8 ;
  wire \trunc_ln304_1_i_reg_995_reg[3]_i_1_n_9 ;
  wire [6:0]\trunc_ln304_1_i_reg_995_reg[7] ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_0 ;
  wire [0:0]\trunc_ln304_1_i_reg_995_reg[7]_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ;
  wire [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_6 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_10 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_11 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_12 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_6 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_7 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_8 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_23_n_9 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_10 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_11 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_2_n_12 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ;
  wire [4:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 ;
  wire [5:0]\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_11 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_12 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_18 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_3_n_9 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_3 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_10 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_11 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_12 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_5 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_6 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_7 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_8 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_7_n_9 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ;
  wire \trunc_ln304_1_i_reg_995_reg[7]_i_8_3 ;
  wire [6:0]zext_ln46_fu_640_p1;
  wire [0:0]zext_ln47_fu_682_p1;
  wire [6:0]zext_ln52_2_fu_840_p1;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [3:0]\NLW_trunc_ln304_1_i_reg_995_reg[3]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_CO_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({buf_1_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_1_V_d1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({buf_1_V_ce1,buf_1_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_10[2]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[2]),
        .O(buf_1_V_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_10[1]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[1]),
        .O(buf_1_V_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_10[0]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[0]),
        .O(buf_1_V_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_8[7]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[7]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_8[6]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_8[5]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_8[4]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_8[3]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_8[2]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_8[1]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[1]));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    ram_reg_bram_0_i_1__0
       (.I0(ram_reg_bram_0_6),
        .I1(gray_img_src_data_empty_n),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_5[0]),
        .I4(ram_reg_bram_0_i_22__0_n_5),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_1_V_we1));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_8[0]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_i_22__0_n_5),
        .O(buf_1_V_d1[0]));
  LUT6 #(
    .INIT(64'hFFFFA080A080A080)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_5[0]),
        .I1(ram_reg_bram_0_6),
        .I2(ram_reg_bram_0_7),
        .I3(gray_img_src_data_empty_n),
        .I4(ram_reg_bram_0_i_22__0_n_5),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_1_V_ce1));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_22__0
       (.I0(ram_reg_bram_0_12),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ram_reg_bram_0_13[0]),
        .I3(ram_reg_bram_0_13[1]),
        .I4(ram_reg_bram_0_5[1]),
        .O(ram_reg_bram_0_i_22__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0_10[10]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[10]),
        .O(buf_1_V_address1[10]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_10[9]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[9]),
        .O(buf_1_V_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_10[8]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[8]),
        .O(buf_1_V_address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_10[7]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[7]),
        .O(buf_1_V_address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_10[6]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[6]),
        .O(buf_1_V_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_10[5]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[5]),
        .O(buf_1_V_address1[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_10[4]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[4]),
        .O(buf_1_V_address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_10[3]),
        .I1(ram_reg_bram_0_i_22__0_n_5),
        .I2(ram_reg_bram_0_11[3]),
        .O(buf_1_V_address1[3]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \src_buf2_V_2_reg_985[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(empty_97_fu_130[0]),
        .I2(\src_buf2_V_2_reg_985_reg[6] [0]),
        .I3(empty_97_fu_130[1]),
        .I4(\src_buf2_V_2_reg_985_reg[6]_0 [0]),
        .O(ram_reg_bram_0_4));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \src_buf2_V_2_reg_985[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(empty_97_fu_130[0]),
        .I2(\src_buf2_V_2_reg_985_reg[6] [1]),
        .I3(empty_97_fu_130[1]),
        .I4(\src_buf2_V_2_reg_985_reg[6]_0 [1]),
        .O(ram_reg_bram_0_3));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \src_buf2_V_2_reg_985[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(empty_97_fu_130[0]),
        .I2(\src_buf2_V_2_reg_985_reg[6] [2]),
        .I3(empty_97_fu_130[1]),
        .I4(\src_buf2_V_2_reg_985_reg[6]_0 [2]),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \src_buf2_V_2_reg_985[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(empty_97_fu_130[0]),
        .I2(\src_buf2_V_2_reg_985_reg[6] [3]),
        .I3(empty_97_fu_130[1]),
        .I4(\src_buf2_V_2_reg_985_reg[6]_0 [3]),
        .O(ram_reg_bram_0_1));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \src_buf2_V_2_reg_985[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(empty_97_fu_130[0]),
        .I2(\src_buf2_V_2_reg_985_reg[6] [4]),
        .I3(empty_97_fu_130[1]),
        .I4(\src_buf2_V_2_reg_985_reg[6]_0 [4]),
        .O(ram_reg_bram_0_0));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln304_1_i_reg_995[3]_i_10 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [5]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_17_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_5 ),
        .I3(\trunc_ln304_1_i_reg_995[3]_i_3_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln304_1_i_reg_995[3]_i_11 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [4]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_19_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_4 ),
        .I3(\trunc_ln304_1_i_reg_995[3]_i_4_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln304_1_i_reg_995[3]_i_12 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [3]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_21_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_3 ),
        .I3(\trunc_ln304_1_i_reg_995[3]_i_5_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_12_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln304_1_i_reg_995[3]_i_13 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [2]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_23_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_2 ),
        .I3(\trunc_ln304_1_i_reg_995[3]_i_6_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[3]_i_17 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [4]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [4]),
        .I4(O[5]),
        .I5(zext_ln46_fu_640_p1[4]),
        .O(\trunc_ln304_1_i_reg_995[3]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[3]_i_19 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [3]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [3]),
        .I4(O[4]),
        .I5(zext_ln46_fu_640_p1[3]),
        .O(\trunc_ln304_1_i_reg_995[3]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln304_1_i_reg_995[3]_i_2 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [5]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_17_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_5 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[3]_i_21 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [2]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [2]),
        .I4(O[3]),
        .I5(zext_ln46_fu_640_p1[2]),
        .O(\trunc_ln304_1_i_reg_995[3]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[3]_i_23 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [1]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [1]),
        .I4(O[2]),
        .I5(zext_ln46_fu_640_p1[1]),
        .O(\trunc_ln304_1_i_reg_995[3]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[3]_i_25 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [0]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [0]),
        .I4(O[1]),
        .I5(zext_ln46_fu_640_p1[0]),
        .O(\trunc_ln304_1_i_reg_995[3]_i_25_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln304_1_i_reg_995[3]_i_3 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [4]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_19_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_4 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln304_1_i_reg_995[3]_i_4 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [3]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_21_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_3 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln304_1_i_reg_995[3]_i_5 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [2]),
        .I1(\trunc_ln304_1_i_reg_995[3]_i_23_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[3]_2 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln304_1_i_reg_995[3]_i_6 
       (.I0(\trunc_ln304_1_i_reg_995[3]_i_25_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7] [1]),
        .I2(\trunc_ln304_1_i_reg_995_reg[3] ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln304_1_i_reg_995[3]_i_7 
       (.I0(\trunc_ln304_1_i_reg_995[3]_i_25_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[3] ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7] [1]),
        .O(\trunc_ln304_1_i_reg_995[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln304_1_i_reg_995[3]_i_9 
       (.I0(\trunc_ln304_1_i_reg_995[3]_i_2_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7] [6]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_0 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_14_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_10 
       (.I0(zext_ln52_2_fu_840_p1[4]),
        .I1(src_buf2_V_2_reg_985[4]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 [4]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [5]),
        .I5(add_ln50_3_fu_714_p2[6]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAA9A55955565AA6A)) 
    \trunc_ln304_1_i_reg_995[7]_i_12 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_9_n_5 ),
        .I1(src_buf2_V_2_reg_985[6]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(zext_ln52_2_fu_840_p1[6]),
        .I5(\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [3]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAA9A55955565AA6A)) 
    \trunc_ln304_1_i_reg_995[7]_i_13 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_10_n_5 ),
        .I1(src_buf2_V_2_reg_985[5]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(zext_ln52_2_fu_840_p1[5]),
        .I5(add_ln50_3_fu_714_p2[7]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[7]_i_14 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [5]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [5]),
        .I4(O[6]),
        .I5(zext_ln46_fu_640_p1[5]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFB08FB080000)) 
    \trunc_ln304_1_i_reg_995[7]_i_16 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [6]),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995[7]_i_5_1 [6]),
        .I4(O[7]),
        .I5(zext_ln46_fu_640_p1[6]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_18 
       (.I0(zext_ln52_2_fu_840_p1[3]),
        .I1(src_buf2_V_2_reg_985[3]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 [3]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [4]),
        .I5(add_ln50_3_fu_714_p2[5]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_19 
       (.I0(zext_ln52_2_fu_840_p1[2]),
        .I1(src_buf2_V_2_reg_985[2]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [3]),
        .I5(add_ln50_3_fu_714_p2[4]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_20 
       (.I0(zext_ln52_2_fu_840_p1[1]),
        .I1(src_buf2_V_2_reg_985[1]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 [1]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [2]),
        .I5(add_ln50_3_fu_714_p2[3]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_21 
       (.I0(zext_ln52_2_fu_840_p1[0]),
        .I1(src_buf2_V_2_reg_985[0]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_2 [0]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [1]),
        .I5(\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [2]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    \trunc_ln304_1_i_reg_995[7]_i_24 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_18_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[4]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I3(src_buf2_V_2_reg_985[4]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_7_3 ),
        .I5(add_ln50_3_fu_714_p2[6]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    \trunc_ln304_1_i_reg_995[7]_i_25 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_19_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[3]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I3(src_buf2_V_2_reg_985[3]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_7_2 ),
        .I5(add_ln50_3_fu_714_p2[5]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    \trunc_ln304_1_i_reg_995[7]_i_26 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_20_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[2]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I3(src_buf2_V_2_reg_985[2]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_7_1 ),
        .I5(add_ln50_3_fu_714_p2[4]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    \trunc_ln304_1_i_reg_995[7]_i_27 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_21_n_5 ),
        .I1(zext_ln52_2_fu_840_p1[1]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I3(src_buf2_V_2_reg_985[1]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_7_0 ),
        .I5(add_ln50_3_fu_714_p2[3]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hE8EEE8E8E888E8E8)) 
    \trunc_ln304_1_i_reg_995[7]_i_32 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_54_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [4]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I5(zext_ln52_2_fu_840_p1[6]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_32_n_5 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \trunc_ln304_1_i_reg_995[7]_i_33 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7]_i_8_0 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_54_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_8_1 ),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_8_2 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_8_3 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'hB2BBB2B2B222B2B2)) 
    \trunc_ln304_1_i_reg_995[7]_i_34 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_59_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_60_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [3]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I5(zext_ln52_2_fu_840_p1[5]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'hB2BBB2B2B222B2B2)) 
    \trunc_ln304_1_i_reg_995[7]_i_35 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_61_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_62_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I5(zext_ln52_2_fu_840_p1[4]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'hB2BBB2B2B222B2B2)) 
    \trunc_ln304_1_i_reg_995[7]_i_36 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_63_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_64_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [1]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I5(zext_ln52_2_fu_840_p1[3]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'hB2BBB2B2B222B2B2)) 
    \trunc_ln304_1_i_reg_995[7]_i_37 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_65_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_66_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [0]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I5(zext_ln52_2_fu_840_p1[2]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_37_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln304_1_i_reg_995[7]_i_4 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7] [6]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_14_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_0 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    \trunc_ln304_1_i_reg_995[7]_i_42 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_34_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_54_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_1 ),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [4]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I5(zext_ln52_2_fu_840_p1[6]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_42_n_5 ));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    \trunc_ln304_1_i_reg_995[7]_i_43 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_35_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_59_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [3]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(zext_ln52_2_fu_840_p1[5]),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_60_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_43_n_5 ));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    \trunc_ln304_1_i_reg_995[7]_i_44 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_36_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_61_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(zext_ln52_2_fu_840_p1[4]),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_62_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_44_n_5 ));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    \trunc_ln304_1_i_reg_995[7]_i_45 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_37_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_63_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [1]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(zext_ln52_2_fu_840_p1[3]),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_64_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_45_n_5 ));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    \trunc_ln304_1_i_reg_995[7]_i_46 
       (.I0(DI[3]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_65_n_5 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_23_2 [0]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(zext_ln52_2_fu_840_p1[2]),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_66_n_5 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'h9666666966696999)) 
    \trunc_ln304_1_i_reg_995[7]_i_47 
       (.I0(\trunc_ln304_1_i_reg_995_reg[7]_i_23_3 ),
        .I1(\i_op_assign_i_reg_384_reg[2] ),
        .I2(zext_ln47_fu_682_p1),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_4 ),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_5 ),
        .I5(\trunc_ln304_1_i_reg_995_reg[7]_i_23_6 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_47_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \trunc_ln304_1_i_reg_995[7]_i_5 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_16_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20 ),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_54 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [5]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [4]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [4]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42_1 [4]),
        .I5(ram_reg_bram_0_0),
        .O(\trunc_ln304_1_i_reg_995[7]_i_54_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_59 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [4]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [3]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [3]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42_1 [3]),
        .I5(ram_reg_bram_0_1),
        .O(\trunc_ln304_1_i_reg_995[7]_i_59_n_5 ));
  LUT6 #(
    .INIT(64'hE8818117177E7EE8)) 
    \trunc_ln304_1_i_reg_995[7]_i_6 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_14_n_5 ),
        .I1(\trunc_ln304_1_i_reg_995_reg[7] [6]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_2 ),
        .I3(O[7]),
        .I4(zext_ln46_fu_640_p1[6]),
        .I5(\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20 ),
        .O(\trunc_ln304_1_i_reg_995[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A6699A5A56699)) 
    \trunc_ln304_1_i_reg_995[7]_i_60 
       (.I0(ram_reg_bram_0_0),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_5_0 [5]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42_0 [4]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [4]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_1 [4]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_60_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_61 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [3]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [2]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42_1 [2]),
        .I5(ram_reg_bram_0_2),
        .O(\trunc_ln304_1_i_reg_995[7]_i_61_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A6699A5A56699)) 
    \trunc_ln304_1_i_reg_995[7]_i_62 
       (.I0(ram_reg_bram_0_1),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_5_0 [4]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42_0 [3]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [3]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_1 [3]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_62_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_63 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [2]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [1]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [1]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42_1 [1]),
        .I5(ram_reg_bram_0_3),
        .O(\trunc_ln304_1_i_reg_995[7]_i_63_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A6699A5A56699)) 
    \trunc_ln304_1_i_reg_995[7]_i_64 
       (.I0(ram_reg_bram_0_2),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_5_0 [3]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42_0 [2]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [2]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_1 [2]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_64_n_5 ));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    \trunc_ln304_1_i_reg_995[7]_i_65 
       (.I0(\trunc_ln304_1_i_reg_995[7]_i_5_0 [1]),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_42_0 [0]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [0]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I4(\trunc_ln304_1_i_reg_995[7]_i_42_1 [0]),
        .I5(ram_reg_bram_0_4),
        .O(\trunc_ln304_1_i_reg_995[7]_i_65_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A6699A5A56699)) 
    \trunc_ln304_1_i_reg_995[7]_i_66 
       (.I0(ram_reg_bram_0_3),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_5_0 [2]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42_0 [1]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [1]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_1 [1]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_66_n_5 ));
  LUT6 #(
    .INIT(64'h5A5A6699A5A56699)) 
    \trunc_ln304_1_i_reg_995[7]_i_68 
       (.I0(ram_reg_bram_0_4),
        .I1(\trunc_ln304_1_i_reg_995[7]_i_5_0 [1]),
        .I2(\trunc_ln304_1_i_reg_995[7]_i_42_0 [0]),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_3 [0]),
        .I4(\trunc_ln304_1_i_reg_995_reg[7]_i_23_0 ),
        .I5(\trunc_ln304_1_i_reg_995[7]_i_42_1 [0]),
        .O(\i_op_assign_i_reg_384_reg[2] ));
  LUT5 #(
    .INIT(32'h8A888088)) 
    \trunc_ln304_1_i_reg_995[7]_i_9 
       (.I0(add_ln50_3_fu_714_p2[7]),
        .I1(zext_ln52_2_fu_840_p1[5]),
        .I2(\trunc_ln304_1_i_reg_995_reg[7]_i_3_1 ),
        .I3(\trunc_ln304_1_i_reg_995_reg[7]_i_3_0 ),
        .I4(src_buf2_V_2_reg_985[5]),
        .O(\trunc_ln304_1_i_reg_995[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln304_1_i_reg_995_reg[3]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_5 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_6 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_7 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_8 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_9 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_10 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_11 ,\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_12 }),
        .DI({\trunc_ln304_1_i_reg_995[3]_i_2_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_3_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_4_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_5_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_6_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_7_n_5 ,\trunc_ln304_1_i_reg_995_reg[3]_0 ,\trunc_ln304_1_i_reg_995_reg[7] [0]}),
        .O({D[3:0],\NLW_trunc_ln304_1_i_reg_995_reg[3]_i_1_O_UNCONNECTED [3:0]}),
        .S({\trunc_ln304_1_i_reg_995[3]_i_9_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_10_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_11_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_12_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_13_n_5 ,\trunc_ln304_1_i_reg_995_reg[3]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln304_1_i_reg_995_reg[7]_i_2 
       (.CI(\trunc_ln304_1_i_reg_995_reg[3]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_CO_UNCONNECTED [7:3],\trunc_ln304_1_i_reg_995_reg[7]_i_2_n_10 ,\trunc_ln304_1_i_reg_995_reg[7]_i_2_n_11 ,\trunc_ln304_1_i_reg_995_reg[7]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19 ,\trunc_ln304_1_i_reg_995[7]_i_4_n_5 }),
        .O({\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_2_O_UNCONNECTED [7:4],D[7:4]}),
        .S({1'b0,1'b0,1'b0,1'b0,\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_9 ,\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_18 ,\trunc_ln304_1_i_reg_995[7]_i_5_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_6_n_5 }));
  CARRY8 \trunc_ln304_1_i_reg_995_reg[7]_i_23 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_5 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_6 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_7 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_8 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_9 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_10 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_11 ,\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_12 }),
        .DI({\trunc_ln304_1_i_reg_995[7]_i_34_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_35_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_36_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_37_n_5 ,DI}),
        .O({add_ln50_3_fu_714_p2,\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [2:0]}),
        .S({\trunc_ln304_1_i_reg_995[7]_i_42_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_43_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_44_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_45_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_46_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_47_n_5 ,S}));
  CARRY8 \trunc_ln304_1_i_reg_995_reg[7]_i_3 
       (.CI(\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_CO_UNCONNECTED [7:4],\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_9 ,\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_CO_UNCONNECTED [2],\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_11 ,\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [4],\trunc_ln304_1_i_reg_995[7]_i_9_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_10_n_5 }),
        .O({\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_3_O_UNCONNECTED [7:3],\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_18 ,\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_19 ,\trunc_ln304_1_i_reg_995_reg[7]_i_3_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\trunc_ln304_1_i_reg_995_reg[7]_1 ,\trunc_ln304_1_i_reg_995[7]_i_12_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_13_n_5 }));
  CARRY8 \trunc_ln304_1_i_reg_995_reg[7]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_5 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_6 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_7 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_8 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_9 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_10 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_11 ,\trunc_ln304_1_i_reg_995_reg[7]_i_7_n_12 }),
        .DI({\trunc_ln304_1_i_reg_995[7]_i_18_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_19_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_20_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_21_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_16 ,\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [1:0],1'b0}),
        .O(O),
        .S({\trunc_ln304_1_i_reg_995[7]_i_24_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_25_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_26_n_5 ,\trunc_ln304_1_i_reg_995[7]_i_27_n_5 ,\trunc_ln304_1_i_reg_995[3]_i_16_0 }));
  CARRY8 \trunc_ln304_1_i_reg_995_reg[7]_i_8 
       (.CI(\trunc_ln304_1_i_reg_995_reg[7]_i_23_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_CO_UNCONNECTED [7:2],\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [4],\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln304_1_i_reg_995[7]_i_32_n_5 }),
        .O({\NLW_trunc_ln304_1_i_reg_995_reg[7]_i_8_O_UNCONNECTED [7:1],\arrayidx10_i_i539_load_01399_i_i_i_reg_371_reg[7] [3]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\trunc_ln304_1_i_reg_995[7]_i_33_n_5 }));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_26
   (DOUTBDOUT,
    E,
    icmp_ln882_fu_467_p2,
    \p_load8_reg_952_reg[1] ,
    ap_clk,
    buf_0_V_ce0,
    Q,
    DINADIN,
    ap_block_pp1_stage0_subdone,
    ram_reg_bram_0_0,
    ap_enable_reg_pp0_iter0,
    p_46_in,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_5,
    gray_img_src_data_empty_n,
    \empty_reg_287_reg[0] ,
    \empty_reg_287_reg[0]_0 );
  output [7:0]DOUTBDOUT;
  output [0:0]E;
  output icmp_ln882_fu_467_p2;
  output \p_load8_reg_952_reg[1] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [7:0]DINADIN;
  input ap_block_pp1_stage0_subdone;
  input [10:0]ram_reg_bram_0_0;
  input ap_enable_reg_pp0_iter0;
  input p_46_in;
  input [10:0]ram_reg_bram_0_1;
  input [1:0]ram_reg_bram_0_2;
  input [1:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_5;
  input gray_img_src_data_empty_n;
  input \empty_reg_287_reg[0] ;
  input \empty_reg_287_reg[0]_0 ;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire buf_0_V_we1;
  wire \empty_reg_287_reg[0] ;
  wire \empty_reg_287_reg[0]_0 ;
  wire gray_img_src_data_empty_n;
  wire icmp_ln882_fu_467_p2;
  wire p_46_in;
  wire \p_load8_reg_952_reg[1] ;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [1:0]ram_reg_bram_0_2;
  wire [1:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_23_n_5;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_0[4]),
        .I2(ram_reg_bram_0_0[8]),
        .I3(ram_reg_bram_0_0[9]),
        .I4(\ap_CS_fsm[2]_i_3_n_5 ),
        .I5(\ap_CS_fsm[2]_i_4_n_5 ),
        .O(icmp_ln882_fu_467_p2));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(ram_reg_bram_0_0[0]),
        .I2(ram_reg_bram_0_0[6]),
        .I3(ram_reg_bram_0_0[3]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(ram_reg_bram_0_0[5]),
        .I2(ram_reg_bram_0_0[10]),
        .I3(ram_reg_bram_0_0[1]),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \empty_reg_287[10]_i_2 
       (.I0(gray_img_src_data_empty_n),
        .I1(\empty_reg_287_reg[0] ),
        .I2(\empty_reg_287_reg[0]_0 ),
        .I3(ram_reg_bram_0_3[0]),
        .I4(icmp_ln882_fu_467_p2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(E));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({buf_0_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({buf_0_V_ce1,buf_0_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_bram_0_i_1
       (.I0(E),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ap_block_pp1_stage0_subdone),
        .O(buf_0_V_we1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_0[3]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[3]),
        .O(buf_0_V_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[2]),
        .O(buf_0_V_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0_0[1]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[1]),
        .O(buf_0_V_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__0
       (.I0(ram_reg_bram_0_0[0]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[0]),
        .O(buf_0_V_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ram_reg_bram_0_i_22
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_46_in),
        .I2(ram_reg_bram_0_i_23_n_5),
        .I3(ap_block_pp1_stage0_subdone),
        .O(buf_0_V_ce1));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_2[1]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_2[0]),
        .I3(ram_reg_bram_0_4),
        .I4(ap_enable_reg_pp1_iter1),
        .O(ram_reg_bram_0_i_23_n_5));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_2[1]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_2[0]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_4),
        .I5(ram_reg_bram_0_5),
        .O(\p_load8_reg_952_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_0[10]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[10]),
        .O(buf_0_V_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_0[9]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[9]),
        .O(buf_0_V_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_0[8]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[8]),
        .O(buf_0_V_address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_0[7]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[7]),
        .O(buf_0_V_address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_0[6]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[6]),
        .O(buf_0_V_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_0[5]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[5]),
        .O(buf_0_V_address1[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_0[4]),
        .I1(ram_reg_bram_0_i_23_n_5),
        .I2(ram_reg_bram_0_1[4]),
        .O(buf_0_V_address1[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_s
   (ap_rst_n_inv,
    start_once_reg_0,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read,
    \p_load8_reg_952_reg[1] ,
    \empty_82_reg_2106_reg[27] ,
    O,
    \ap_CS_fsm_reg[6] ,
    WEA,
    internal_empty_n_reg,
    E,
    \cmp_i_i362_i_i_i_i_reg_939_reg[0] ,
    dout_valid_reg,
    push,
    start_once_reg_reg_0,
    empty_n_reg,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \SRL_SIG_reg[1][1] ,
    \empty_reg_2074_reg[27] ,
    ap_clk,
    DINADIN,
    ap_rst_n,
    lowthreshold_c_empty_n,
    highthreshold_c_empty_n,
    start_for_xfgray2rgb_1080_1920_U0_full_n,
    xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start,
    gray_img_src_data_empty_n,
    Q,
    S,
    mem_reg_bram_0,
    DI,
    gray_img_dst_data_full_n,
    grp_read_r_fu_76_ap_start_reg_reg,
    empty_n,
    start_once_reg,
    start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    \empty_82_reg_2106_reg[24] ,
    \tmp_17_reg_2100_reg[0] ,
    \xor_ln3471_11_reg_2093_reg[0] ,
    in,
    \low_threshold_read_reg_826_reg[7] );
  output ap_rst_n_inv;
  output start_once_reg_0;
  output xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  output xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  output \p_load8_reg_952_reg[1] ;
  output [14:0]\empty_82_reg_2106_reg[27] ;
  output [0:0]O;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]WEA;
  output internal_empty_n_reg;
  output [0:0]E;
  output \cmp_i_i362_i_i_i_i_reg_939_reg[0] ;
  output dout_valid_reg;
  output push;
  output start_once_reg_reg_0;
  output empty_n_reg;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [7:0]\SRL_SIG_reg[1][1] ;
  output [18:0]\empty_reg_2074_reg[27] ;
  input ap_clk;
  input [7:0]DINADIN;
  input ap_rst_n;
  input lowthreshold_c_empty_n;
  input highthreshold_c_empty_n;
  input start_for_xfgray2rgb_1080_1920_U0_full_n;
  input xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  input gray_img_src_data_empty_n;
  input [7:0]Q;
  input [7:0]S;
  input [6:0]mem_reg_bram_0;
  input [0:0]DI;
  input gray_img_dst_data_full_n;
  input grp_read_r_fu_76_ap_start_reg_reg;
  input empty_n;
  input start_once_reg;
  input start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input [2:0]\empty_82_reg_2106_reg[24] ;
  input [7:0]\tmp_17_reg_2100_reg[0] ;
  input [6:0]\xor_ln3471_11_reg_2093_reg[0] ;
  input [7:0]in;
  input [7:0]\low_threshold_read_reg_826_reg[7] ;

  wire [10:1]A;
  wire [10:1]A_0;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [7:0]S;
  wire [7:0]\SRL_SIG_reg[1][1] ;
  wire [0:0]WEA;
  wire [31:31]add_ln3469_14_fu_1722_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state11_11;
  wire ap_CS_fsm_state5;
  wire ap_NS_fsm147_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp_i_i161_i_i_reg_879;
  wire \cmp_i_i362_i_i_i_i_reg_939_reg[0] ;
  wire dout_valid_reg;
  wire [2:0]\empty_82_reg_2106_reg[24] ;
  wire [14:0]\empty_82_reg_2106_reg[27] ;
  wire empty_n;
  wire empty_n_reg;
  wire [18:0]\empty_reg_2074_reg[27] ;
  wire empty_reg_287;
  wire [7:0]gaussian_mat_data_dout;
  wire gaussian_mat_data_empty_n;
  wire gaussian_mat_data_full_n;
  wire [0:0]gradx1_mat_data_dout;
  wire gradx1_mat_data_empty_n;
  wire gradx1_mat_data_full_n;
  wire [15:0]gradx2_mat_data_dout;
  wire gradx2_mat_data_empty_n;
  wire gradx2_mat_data_full_n;
  wire gradx_mat_data_U_n_18;
  wire [15:0]gradx_mat_data_dout;
  wire gradx_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire grady1_mat_data_U_n_10;
  wire grady1_mat_data_U_n_11;
  wire grady1_mat_data_U_n_12;
  wire grady1_mat_data_U_n_13;
  wire grady1_mat_data_U_n_14;
  wire grady1_mat_data_U_n_15;
  wire grady1_mat_data_U_n_16;
  wire grady1_mat_data_U_n_17;
  wire grady1_mat_data_U_n_7;
  wire grady1_mat_data_U_n_8;
  wire grady1_mat_data_U_n_9;
  wire grady1_mat_data_empty_n;
  wire grady1_mat_data_full_n;
  wire [15:0]grady2_mat_data_dout;
  wire grady2_mat_data_empty_n;
  wire grady2_mat_data_full_n;
  wire [15:0]grady_mat_data_dout;
  wire grady_mat_data_empty_n;
  wire grady_mat_data_full_n;
  wire gray_img_dst_data_full_n;
  wire gray_img_src_data_empty_n;
  wire grp_read_r_fu_76_ap_start_reg;
  wire grp_read_r_fu_76_ap_start_reg_reg;
  wire [7:0]\grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_d1 ;
  wire highthreshold_c_empty_n;
  wire [7:0]in;
  wire internal_empty_n_reg;
  wire [7:0]\low_threshold_read_reg_826_reg[7] ;
  wire lowthreshold_c_empty_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_6;
  wire magnitude_mat_data_U_n_8;
  wire [15:0]magnitude_mat_data_dout;
  wire magnitude_mat_data_empty_n;
  wire magnitude_mat_data_full_n;
  wire [6:0]mem_reg_bram_0;
  wire nms_mat_data_U_n_7;
  wire nms_mat_data_U_n_8;
  wire nms_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire [7:0]p_c1_dout;
  wire p_c1_empty_n;
  wire p_c1_full_n;
  wire [7:0]p_c_dout;
  wire p_c_empty_n;
  wire p_c_full_n;
  wire \p_load8_reg_952_reg[1] ;
  wire phase_mat_data_U_n_8;
  wire [7:0]phase_mat_data_dout;
  wire phase_mat_data_empty_n;
  wire phase_mat_data_full_n;
  wire push;
  wire push_2;
  wire push_5;
  wire sel;
  wire shiftReg_ce;
  wire shiftReg_ce_10;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  wire start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n;
  wire start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  wire start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  wire start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  wire start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n;
  wire start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7;
  wire start_for_xfgray2rgb_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_12;
  wire start_once_reg_3;
  wire start_once_reg_4;
  wire start_once_reg_9;
  wire start_once_reg_reg_0;
  wire [31:31]sub_ln3459_14_fu_1706_p2;
  wire [7:0]\tmp_17_reg_2100_reg[0] ;
  wire tmp_21_reg_3350;
  wire [12:12]waddr;
  wire [12:12]waddr_1;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_10;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_14;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6;
  wire xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_7;
  wire [7:1]xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din;
  wire [7:0]xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_gaussian_mat_data_din;
  wire xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_23;
  wire xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28;
  wire xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_6;
  wire xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_9;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read;
  wire xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_10;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_6;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_7;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_9;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;
  wire [15:2]xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_write;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_37;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_39;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_40;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_41;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_11;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_12;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_13;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;
  wire [15:0]xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din;
  wire [15:0]xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_28;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_29;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_30;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_32;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_33;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_35;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_38;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_39;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_40;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_41;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_42;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_43;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_44;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_45;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_9;
  wire [1:0]xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_nms_mat_410_din;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;
  wire [6:0]\xor_ln3471_11_reg_2093_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d2_S gaussian_mat_data_U
       (.D(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_gaussian_mat_data_din),
        .DINADIN(gaussian_mat_data_dout),
        .E(ap_NS_fsm147_out),
        .Q(ap_CS_fsm_state11),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[1][0] (shiftReg_ce),
        .\SRL_SIG_reg[1][7] (\grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_d1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .gaussian_mat_data_full_n(gaussian_mat_data_full_n),
        .internal_full_n_reg_0(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28),
        .\mOutPtr_reg[1]_0 (xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_28),
        .ram_reg_bram_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_38),
        .ram_reg_bram_0_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_35),
        .ram_reg_bram_0_1(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_39),
        .ram_reg_bram_0_2(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_40),
        .ram_reg_bram_0_3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_41),
        .ram_reg_bram_0_4(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_42),
        .ram_reg_bram_0_5(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_43),
        .ram_reg_bram_0_6(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_44),
        .ram_reg_bram_0_7(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_45),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S gradx1_mat_data_U
       (.A({A,gradx1_mat_data_dout}),
        .E(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_40),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .gradx1_mat_data_full_n(gradx1_mat_data_full_n),
        .if_din({gradx_mat_data_dout[15],gradx_mat_data_dout[9:0]}),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_3 gradx2_mat_data_U
       (.A({A_0,gradx2_mat_data_dout[0]}),
        .D({gradx_mat_data_dout[15],gradx_mat_data_dout[9:0]}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[1][13] (gradx2_mat_data_dout[15]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .gradx2_mat_data_full_n(gradx2_mat_data_full_n),
        .internal_empty_n_reg_0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_9),
        .\mOutPtr_reg[0]_0 (xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6),
        .tmp_21_reg_3350(tmp_21_reg_3350),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_4 gradx_mat_data_U
       (.D({gradx_mat_data_dout[15],gradx_mat_data_dout[9:0]}),
        .E(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_29),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][15] ({xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din[15],xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din[9:0]}),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_8),
        .\ap_CS_fsm[3]_i_2 (xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_data_full_n(gradx1_mat_data_full_n),
        .gradx_mat_data_empty_n(gradx_mat_data_empty_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady2_mat_data_full_n(grady2_mat_data_full_n),
        .grady_mat_data_empty_n(grady_mat_data_empty_n),
        .internal_empty_n_reg_0(gradx_mat_data_U_n_18),
        .internal_full_n_reg_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_30),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_5 grady1_mat_data_U
       (.E(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_41),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .grady1_mat_data_full_n(grady1_mat_data_full_n),
        .if_din({grady_mat_data_dout[15],grady_mat_data_dout[9:0]}),
        .internal_empty_n_reg_0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_10),
        .p_0_in0_out({grady1_mat_data_U_n_7,grady1_mat_data_U_n_8,grady1_mat_data_U_n_9,grady1_mat_data_U_n_10,grady1_mat_data_U_n_11,grady1_mat_data_U_n_12,grady1_mat_data_U_n_13,grady1_mat_data_U_n_14,grady1_mat_data_U_n_15,grady1_mat_data_U_n_16,grady1_mat_data_U_n_17}),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_6 grady2_mat_data_U
       (.D({grady_mat_data_dout[15],grady_mat_data_dout[9:0]}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady2_mat_data_dout({grady2_mat_data_dout[15],grady2_mat_data_dout[9:0]}),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .grady2_mat_data_full_n(grady2_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6),
        .tmp_21_reg_3350(tmp_21_reg_3350),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d2_S_7 grady_mat_data_U
       (.D({grady_mat_data_dout[15],grady_mat_data_dout[9:0]}),
        .E(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_32),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][15] ({xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din[15],xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din[9:0]}),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady_mat_data_empty_n(grady_mat_data_empty_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .internal_full_n_reg_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_33),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_2__11
       (.I0(start_once_reg_0),
        .I1(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .I2(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .O(start_once_reg_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w16_d5760_A magnitude_mat_data_U
       (.O(sub_ln3459_14_fu_1706_p2),
        .Q(waddr),
        .SR(ap_rst_n_inv),
        .WEA(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_39),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[15]_0 (magnitude_mat_data_dout),
        .dout_valid_reg_0(magnitude_mat_data_U_n_8),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .magnitude_mat_data_full_n(magnitude_mat_data_full_n),
        .mem_reg_bram_0_0(O),
        .mem_reg_bram_0_1(add_ln3469_14_fu_1722_p2),
        .mem_reg_bram_1_0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_37),
        .mem_reg_bram_3_0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_write),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .push(push_5),
        .\q_tmp_reg[15]_0 (xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din),
        .xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w2_d2_S nms_mat_data_U
       (.D(\SRL_SIG_reg[1][1] [7:6]),
        .E(sel),
        .Q(ap_CS_fsm_state11_11),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][1] (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_nms_mat_410_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_read_r_fu_76_ap_start_reg(grp_read_r_fu_76_ap_start_reg),
        .internal_empty_n_reg_0(nms_mat_data_U_n_7),
        .internal_empty_n_reg_1(nms_mat_data_U_n_8),
        .internal_full_n_reg_0(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1]_0 (xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_13),
        .nms_mat_data_empty_n(nms_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S p_c1_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_dout(p_c1_dout),
        .internal_empty_n_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .\low_threshold_read_reg_826_reg[7] (\low_threshold_read_reg_826_reg[7] ),
        .\mOutPtr_reg[0]_0 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12),
        .p_c1_empty_n(p_c1_empty_n),
        .p_c1_full_n(p_c1_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5_S_8 p_c_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_dout(p_c_dout),
        .in(in),
        .internal_empty_n_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .\mOutPtr_reg[0]_0 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12),
        .p_c_empty_n(p_c_empty_n),
        .p_c_full_n(p_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_fifo_w8_d5760_A phase_mat_data_U
       (.D({xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din[7:6],xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_10,xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din[3:1]}),
        .Q(waddr_1),
        .SR(ap_rst_n_inv),
        .WEA(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cmp_i_i161_i_i_reg_879(cmp_i_i161_i_i_reg_879),
        .\dout_buf_reg[7]_0 (phase_mat_data_dout),
        .dout_valid_reg_0(phase_mat_data_U_n_8),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .mem_reg_bram_1_0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_14),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .phase_mat_data_full_n(phase_mat_data_full_n),
        .push(push_2),
        .xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0 start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0 start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_7),
        .start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .start_once_reg(start_once_reg_9),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0 start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0 start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_U
       (.E(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_12),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_6),
        .start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0 start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_U
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7),
        .start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0 start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U
       (.E(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_6),
        .Q(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_9),
        .SR(empty_reg_287),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .highthreshold_c_empty_n(highthreshold_c_empty_n),
        .internal_empty_n_reg_0(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .internal_empty_n_reg_1(internal_empty_n_reg),
        .lowthreshold_c_empty_n(lowthreshold_c_empty_n),
        .\mOutPtr_reg[0]_0 (start_once_reg_0),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state5),
        .\mOutPtr_reg[0]_2 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_9),
        .\mOutPtr_reg[3]_0 (ap_rst_n_inv),
        .p_c1_full_n(p_c1_full_n),
        .p_c_full_n(p_c_full_n),
        .start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n(start_for_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_full_n),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_reg(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_23),
        .Q(start_once_reg_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_s xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0
       (.A({A_0,gradx2_mat_data_dout[0]}),
        .D({xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din[7:6],xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_10,xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_phase_mat_49_din[3:1]}),
        .Q(waddr_1),
        .SR(ap_rst_n_inv),
        .WEA(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_6),
        .ap_enable_reg_pp0_iter2_reg_0(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_n_14),
        .ap_rst_n(ap_rst_n),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .grady2_mat_data_dout({grady2_mat_data_dout[15],grady2_mat_data_dout[9:0]}),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .phase_mat_data_full_n(phase_mat_data_full_n),
        .push(push_2),
        .tmp_21_reg_3350(tmp_21_reg_3350),
        .\tmp_V_reg_319_reg[15]_0 (gradx2_mat_data_dout[15]),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_ready),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_ap_start),
        .xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read(xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_gradx2_mat_44_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24 xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0
       (.D(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_gaussian_mat_data_din),
        .DINADIN(DINADIN),
        .E(xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_6),
        .Q({ap_CS_fsm_state11,xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_9}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_lowthreshold_read),
        .\ap_CS_fsm_reg[3]_0 (xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_23),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_1 ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp1_iter2_buf2_V_reg_421_reg[7]_0 (Q),
        .ap_rst_n(ap_rst_n),
        .\cmp_i_i362_i_i_i_i_reg_939_reg[0]_0 (E),
        .\cmp_i_i362_i_i_i_i_reg_939_reg[0]_1 (\cmp_i_i362_i_i_i_i_reg_939_reg[0] ),
        .dout_valid_reg(dout_valid_reg),
        .\empty_100_reg_310_reg[12]_0 (ap_NS_fsm147_out),
        .empty_n(empty_n),
        .empty_n_reg(empty_n_reg),
        .\empty_reg_287_reg[10]_0 (empty_reg_287),
        .gaussian_mat_data_full_n(gaussian_mat_data_full_n),
        .gray_img_src_data_empty_n(gray_img_src_data_empty_n),
        .\icmp_ln874_9_reg_976_pp1_iter3_reg_reg[0]_0 (xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28),
        .internal_full_n_reg(shiftReg_ce),
        .\p_load8_reg_952_reg[1]_0 (\p_load8_reg_952_reg[1] ),
        .start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n(start_for_xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_full_n),
        .start_for_xfgray2rgb_1080_1920_U0_full_n(start_for_xfgray2rgb_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_3),
        .start_once_reg_reg_0(start_once_reg_0),
        .start_once_reg_reg_1(start_for_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_U_n_7),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_ap_start),
        .xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read(xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0_gray_img_src_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0
       (.SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_0 (xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_9),
        .\ap_CS_fsm_reg[2]_1 (xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\empty_reg_94_reg[0]_0 (xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_7),
        .gradx2_mat_data_full_n(gradx2_mat_data_full_n),
        .grady1_mat_data_full_n(grady1_mat_data_full_n),
        .\icmp_ln882_1_reg_149_reg[0]_0 (xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_n_6),
        .\icmp_ln882_1_reg_149_reg[0]_1 (gradx_mat_data_U_n_18),
        .start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0
       (.A({A,gradx1_mat_data_dout}),
        .DI(DI),
        .E(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_40),
        .O(sub_ln3459_14_fu_1706_p2),
        .Q(waddr),
        .S(S),
        .SR(ap_rst_n_inv),
        .WEA(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_39),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\empty_82_reg_2106_reg[24]_0 (\empty_82_reg_2106_reg[24] ),
        .\empty_82_reg_2106_reg[27]_0 (\empty_82_reg_2106_reg[27] ),
        .\empty_82_reg_2106_reg[27]_1 (O),
        .\empty_82_reg_2106_reg[27]_2 (add_ln3469_14_fu_1722_p2),
        .\empty_reg_2074_reg[27]_0 (\empty_reg_2074_reg[27] ),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .gradx1_mat_data_full_n(gradx1_mat_data_full_n),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .grady1_mat_data_full_n(grady1_mat_data_full_n),
        .\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 (xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_din),
        .\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0 (xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_37),
        .\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1 (xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_magnitude_mat_48_write),
        .internal_full_n_reg(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_n_41),
        .magnitude_mat_data_full_n(magnitude_mat_data_full_n),
        .mem_reg_bram_0(mem_reg_bram_0),
        .p_0_in0_out({grady1_mat_data_U_n_7,grady1_mat_data_U_n_8,grady1_mat_data_U_n_9,grady1_mat_data_U_n_10,grady1_mat_data_U_n_11,grady1_mat_data_U_n_12,grady1_mat_data_U_n_13,grady1_mat_data_U_n_14,grady1_mat_data_U_n_15,grady1_mat_data_U_n_16,grady1_mat_data_U_n_17}),
        .push(push_5),
        .\tmp_17_reg_2100_reg[0]_0 (\tmp_17_reg_2100_reg[0] ),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read),
        .\xor_ln3471_11_reg_2093_reg[0]_0 (\xor_ln3471_11_reg_2093_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_s xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0
       (.D(\SRL_SIG_reg[1][1] [7:6]),
        .E(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_12),
        .Q(\ap_CS_fsm_reg[6] ),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 (xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gray_img_dst_data_full_n(gray_img_dst_data_full_n),
        .grp_read_r_fu_76_ap_start_reg(grp_read_r_fu_76_ap_start_reg),
        .grp_read_r_fu_76_ap_start_reg_reg_0(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_n_13),
        .grp_read_r_fu_76_ap_start_reg_reg_1(grp_read_r_fu_76_ap_start_reg_reg),
        .\icmp_ln104_reg_125_reg[0]_0 (nms_mat_data_U_n_7),
        .mOutPtr110_out(mOutPtr110_out_6),
        .mOutPtr110_out_0(mOutPtr110_out),
        .\mOutPtr_reg[1] (nms_mat_data_U_n_8),
        .\mOutPtr_reg[1]_0 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11),
        .nms_mat_data_empty_n(nms_mat_data_empty_n),
        .push(push),
        .\ref_tmp_assign_2_reg_139_reg[1]_0 (\SRL_SIG_reg[1][1] [5:0]),
        .start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read),
        .xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0
       (.DINADIN(gaussian_mat_data_dout),
        .E(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_29),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4] (xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_28),
        .\ap_CS_fsm_reg[6] (xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_35),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter4_reg(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_30),
        .ap_enable_reg_pp3_iter4_reg_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_33),
        .ap_rst_n(ap_rst_n),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .gradx_mat_data_empty_n(gradx_mat_data_empty_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_empty_n(grady_mat_data_empty_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .internal_empty_n_reg(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_32),
        .internal_full_n_reg(shiftReg_ce_8),
        .internal_full_n_reg_0(shiftReg_ce_7),
        .\mOutPtr_reg[1] (xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_U0_n_28),
        .ram_reg_bram_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_38),
        .ram_reg_bram_0_0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_39),
        .ram_reg_bram_0_1(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_40),
        .ram_reg_bram_0_2(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_41),
        .ram_reg_bram_0_3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_42),
        .ram_reg_bram_0_4(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_43),
        .ram_reg_bram_0_5(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_44),
        .ram_reg_bram_0_6(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_n_45),
        .ram_reg_bram_0_7(\grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16/buf_0_V_d1 ),
        .\src_buf_V_0_2_3_reg_403_reg[6] ({xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din[15],xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_grady_mat_45_din[9:0]}),
        .\src_buf_V_2_0_0_reg_367_reg[7] ({xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din[15],xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gradx_mat_42_din[9:0]}),
        .start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .start_once_reg(start_once_reg_9),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0
       (.D(p_c1_dout),
        .E(sel),
        .Q({ap_CS_fsm_state11_11,ap_CS_fsm_state5}),
        .SR(ap_rst_n_inv),
        .\agg_tmp31_i_i_0_i_reg_411_reg[0]_0 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_nms_mat_410_din),
        .\ap_CS_fsm_reg[5]_0 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0_reg_0(phase_mat_data_U_n_8),
        .ap_rst_n(ap_rst_n),
        .cmp_i_i161_i_i_reg_879(cmp_i_i161_i_i_reg_879),
        .\empty_44_reg_351_reg[2]_0 (xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_9),
        .\high_threshold_read_reg_831_reg[7]_0 (p_c_dout),
        .internal_full_n_reg(shiftReg_ce_10),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .p_c1_empty_n(p_c1_empty_n),
        .p_c_empty_n(p_c_empty_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0(magnitude_mat_data_U_n_8),
        .ram_reg_bram_0_0(phase_mat_data_dout),
        .ram_reg_bram_0_1(magnitude_mat_data_dout),
        .start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .start_once_reg_reg_0(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_n_12),
        .xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFDuplicate_rows_2_1080_1920_3_1_5_1920_s
   (start_once_reg,
    \icmp_ln882_1_reg_149_reg[0]_0 ,
    \empty_reg_94_reg[0]_0 ,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    SR,
    ap_clk,
    gradx2_mat_data_full_n,
    grady1_mat_data_full_n,
    ap_rst_n,
    start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n,
    start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start,
    \icmp_ln882_1_reg_149_reg[0]_1 );
  output start_once_reg;
  output \icmp_ln882_1_reg_149_reg[0]_0 ;
  output \empty_reg_94_reg[0]_0 ;
  output xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  input [0:0]SR;
  input ap_clk;
  input gradx2_mat_data_full_n;
  input grady1_mat_data_full_n;
  input ap_rst_n;
  input start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  input start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  input \icmp_ln882_1_reg_149_reg[0]_1 ;

  wire [0:0]SR;
  wire [10:0]add_ln695_1_fu_134_p2;
  wire [10:0]add_ln695_fu_122_p2;
  wire [10:0]add_ln695_reg_144;
  wire \add_ln695_reg_144[10]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_2__7_n_5 ;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire \ap_CS_fsm[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n;
  wire empty_84_reg_105;
  wire empty_84_reg_1050;
  wire \empty_84_reg_105[10]_i_4_n_5 ;
  wire [10:0]empty_84_reg_105_reg;
  wire empty_reg_94;
  wire \empty_reg_94_reg[0]_0 ;
  wire \empty_reg_94_reg_n_5_[0] ;
  wire \empty_reg_94_reg_n_5_[10] ;
  wire \empty_reg_94_reg_n_5_[1] ;
  wire \empty_reg_94_reg_n_5_[2] ;
  wire \empty_reg_94_reg_n_5_[3] ;
  wire \empty_reg_94_reg_n_5_[4] ;
  wire \empty_reg_94_reg_n_5_[5] ;
  wire \empty_reg_94_reg_n_5_[6] ;
  wire \empty_reg_94_reg_n_5_[7] ;
  wire \empty_reg_94_reg_n_5_[8] ;
  wire \empty_reg_94_reg_n_5_[9] ;
  wire gradx2_mat_data_full_n;
  wire grady1_mat_data_full_n;
  wire icmp_ln882_1_fu_128_p2;
  wire \icmp_ln882_1_reg_149[0]_i_1_n_5 ;
  wire \icmp_ln882_1_reg_149_reg[0]_0 ;
  wire \icmp_ln882_1_reg_149_reg[0]_1 ;
  wire start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n;
  wire start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_5;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln695_reg_144[0]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[0] ),
        .O(add_ln695_fu_122_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \add_ln695_reg_144[10]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[9] ),
        .I1(\empty_reg_94_reg_n_5_[7] ),
        .I2(\empty_reg_94_reg_n_5_[6] ),
        .I3(\add_ln695_reg_144[10]_i_2_n_5 ),
        .I4(\empty_reg_94_reg_n_5_[8] ),
        .I5(\empty_reg_94_reg_n_5_[10] ),
        .O(add_ln695_fu_122_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln695_reg_144[10]_i_2 
       (.I0(\empty_reg_94_reg_n_5_[2] ),
        .I1(\empty_reg_94_reg_n_5_[0] ),
        .I2(\empty_reg_94_reg_n_5_[1] ),
        .I3(\empty_reg_94_reg_n_5_[3] ),
        .I4(\empty_reg_94_reg_n_5_[4] ),
        .I5(\empty_reg_94_reg_n_5_[5] ),
        .O(\add_ln695_reg_144[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln695_reg_144[1]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[0] ),
        .I1(\empty_reg_94_reg_n_5_[1] ),
        .O(add_ln695_fu_122_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln695_reg_144[2]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[1] ),
        .I1(\empty_reg_94_reg_n_5_[0] ),
        .I2(\empty_reg_94_reg_n_5_[2] ),
        .O(add_ln695_fu_122_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln695_reg_144[3]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[2] ),
        .I1(\empty_reg_94_reg_n_5_[0] ),
        .I2(\empty_reg_94_reg_n_5_[1] ),
        .I3(\empty_reg_94_reg_n_5_[3] ),
        .O(add_ln695_fu_122_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln695_reg_144[4]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[3] ),
        .I1(\empty_reg_94_reg_n_5_[1] ),
        .I2(\empty_reg_94_reg_n_5_[0] ),
        .I3(\empty_reg_94_reg_n_5_[2] ),
        .I4(\empty_reg_94_reg_n_5_[4] ),
        .O(add_ln695_fu_122_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln695_reg_144[5]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[2] ),
        .I1(\empty_reg_94_reg_n_5_[0] ),
        .I2(\empty_reg_94_reg_n_5_[1] ),
        .I3(\empty_reg_94_reg_n_5_[3] ),
        .I4(\empty_reg_94_reg_n_5_[4] ),
        .I5(\empty_reg_94_reg_n_5_[5] ),
        .O(add_ln695_fu_122_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln695_reg_144[6]_i_1 
       (.I0(\add_ln695_reg_144[10]_i_2_n_5 ),
        .I1(\empty_reg_94_reg_n_5_[6] ),
        .O(add_ln695_fu_122_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln695_reg_144[7]_i_1 
       (.I0(\add_ln695_reg_144[10]_i_2_n_5 ),
        .I1(\empty_reg_94_reg_n_5_[6] ),
        .I2(\empty_reg_94_reg_n_5_[7] ),
        .O(add_ln695_fu_122_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \add_ln695_reg_144[8]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[7] ),
        .I1(\empty_reg_94_reg_n_5_[6] ),
        .I2(\add_ln695_reg_144[10]_i_2_n_5 ),
        .I3(\empty_reg_94_reg_n_5_[8] ),
        .O(add_ln695_fu_122_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \add_ln695_reg_144[9]_i_1 
       (.I0(\empty_reg_94_reg_n_5_[8] ),
        .I1(\add_ln695_reg_144[10]_i_2_n_5 ),
        .I2(\empty_reg_94_reg_n_5_[6] ),
        .I3(\empty_reg_94_reg_n_5_[7] ),
        .I4(\empty_reg_94_reg_n_5_[9] ),
        .O(add_ln695_fu_122_p2[9]));
  FDRE \add_ln695_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[0]),
        .Q(add_ln695_reg_144[0]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[10]),
        .Q(add_ln695_reg_144[10]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[1]),
        .Q(add_ln695_reg_144[1]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[2]),
        .Q(add_ln695_reg_144[2]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[3]),
        .Q(add_ln695_reg_144[3]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[4]),
        .Q(add_ln695_reg_144[4]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[5]),
        .Q(add_ln695_reg_144[5]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[6]),
        .Q(add_ln695_reg_144[6]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[7]),
        .Q(add_ln695_reg_144[7]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[8]),
        .Q(add_ln695_reg_144[8]),
        .R(1'b0));
  FDRE \add_ln695_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln695_fu_122_p2[9]),
        .Q(add_ln695_reg_144[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h07FF0000FFFFFFFF)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I1(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I2(start_once_reg),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(\empty_reg_94_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__4 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I2(\empty_reg_94_reg_n_5_[0] ),
        .I3(\empty_reg_94_reg_n_5_[1] ),
        .I4(\empty_reg_94_reg_n_5_[2] ),
        .I5(ap_CS_fsm_state2),
        .O(\empty_reg_94_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I1(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I2(start_once_reg),
        .I3(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h70F0FFFF)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(icmp_ln882_1_fu_128_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_2__7_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__7 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I2(\empty_reg_94_reg_n_5_[0] ),
        .I3(\empty_reg_94_reg_n_5_[1] ),
        .I4(\empty_reg_94_reg_n_5_[2] ),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_2__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\empty_reg_94_reg_n_5_[6] ),
        .I1(\empty_reg_94_reg_n_5_[5] ),
        .I2(\empty_reg_94_reg_n_5_[4] ),
        .I3(\empty_reg_94_reg_n_5_[3] ),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\empty_reg_94_reg_n_5_[9] ),
        .I1(\empty_reg_94_reg_n_5_[10] ),
        .I2(\empty_reg_94_reg_n_5_[8] ),
        .I3(\empty_reg_94_reg_n_5_[7] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(icmp_ln882_1_fu_128_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h00ECFFFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(grady1_mat_data_full_n),
        .I1(\icmp_ln882_1_reg_149_reg[0]_0 ),
        .I2(gradx2_mat_data_full_n),
        .I3(\icmp_ln882_1_reg_149_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\ap_CS_fsm[3]_i_5_n_5 ),
        .I1(\ap_CS_fsm[3]_i_6_n_5 ),
        .I2(empty_84_reg_105_reg[0]),
        .I3(empty_84_reg_105_reg[1]),
        .I4(empty_84_reg_105_reg[2]),
        .O(icmp_ln882_1_fu_128_p2));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(empty_84_reg_105_reg[6]),
        .I1(empty_84_reg_105_reg[5]),
        .I2(empty_84_reg_105_reg[4]),
        .I3(empty_84_reg_105_reg[3]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(empty_84_reg_105_reg[10]),
        .I1(empty_84_reg_105_reg[9]),
        .I2(empty_84_reg_105_reg[8]),
        .I3(empty_84_reg_105_reg[7]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  LUT6 #(
    .INIT(64'h70007070F000F0F0)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_2__7_n_5 ),
        .I5(icmp_ln882_1_fu_128_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008888A000A000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm[2]_i_2__7_n_5 ),
        .I4(icmp_ln882_1_fu_128_p2),
        .I5(\ap_CS_fsm[3]_i_2_n_5 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \empty_84_reg_105[0]_i_1 
       (.I0(empty_84_reg_105_reg[0]),
        .O(add_ln695_1_fu_134_p2[0]));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \empty_84_reg_105[10]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln882_1_fu_128_p2),
        .I4(\ap_CS_fsm[2]_i_2__7_n_5 ),
        .O(empty_84_reg_105));
  LUT4 #(
    .INIT(16'h0080)) 
    \empty_84_reg_105[10]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln882_1_fu_128_p2),
        .O(empty_84_reg_1050));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \empty_84_reg_105[10]_i_3 
       (.I0(empty_84_reg_105_reg[9]),
        .I1(empty_84_reg_105_reg[7]),
        .I2(empty_84_reg_105_reg[6]),
        .I3(\empty_84_reg_105[10]_i_4_n_5 ),
        .I4(empty_84_reg_105_reg[8]),
        .I5(empty_84_reg_105_reg[10]),
        .O(add_ln695_1_fu_134_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \empty_84_reg_105[10]_i_4 
       (.I0(empty_84_reg_105_reg[2]),
        .I1(empty_84_reg_105_reg[0]),
        .I2(empty_84_reg_105_reg[1]),
        .I3(empty_84_reg_105_reg[3]),
        .I4(empty_84_reg_105_reg[4]),
        .I5(empty_84_reg_105_reg[5]),
        .O(\empty_84_reg_105[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_84_reg_105[1]_i_1 
       (.I0(empty_84_reg_105_reg[0]),
        .I1(empty_84_reg_105_reg[1]),
        .O(add_ln695_1_fu_134_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_84_reg_105[2]_i_1 
       (.I0(empty_84_reg_105_reg[1]),
        .I1(empty_84_reg_105_reg[0]),
        .I2(empty_84_reg_105_reg[2]),
        .O(add_ln695_1_fu_134_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_84_reg_105[3]_i_1 
       (.I0(empty_84_reg_105_reg[2]),
        .I1(empty_84_reg_105_reg[0]),
        .I2(empty_84_reg_105_reg[1]),
        .I3(empty_84_reg_105_reg[3]),
        .O(add_ln695_1_fu_134_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_84_reg_105[4]_i_1 
       (.I0(empty_84_reg_105_reg[3]),
        .I1(empty_84_reg_105_reg[1]),
        .I2(empty_84_reg_105_reg[0]),
        .I3(empty_84_reg_105_reg[2]),
        .I4(empty_84_reg_105_reg[4]),
        .O(add_ln695_1_fu_134_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \empty_84_reg_105[5]_i_1 
       (.I0(empty_84_reg_105_reg[2]),
        .I1(empty_84_reg_105_reg[0]),
        .I2(empty_84_reg_105_reg[1]),
        .I3(empty_84_reg_105_reg[3]),
        .I4(empty_84_reg_105_reg[4]),
        .I5(empty_84_reg_105_reg[5]),
        .O(add_ln695_1_fu_134_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_84_reg_105[6]_i_1 
       (.I0(\empty_84_reg_105[10]_i_4_n_5 ),
        .I1(empty_84_reg_105_reg[6]),
        .O(add_ln695_1_fu_134_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \empty_84_reg_105[7]_i_1 
       (.I0(\empty_84_reg_105[10]_i_4_n_5 ),
        .I1(empty_84_reg_105_reg[6]),
        .I2(empty_84_reg_105_reg[7]),
        .O(add_ln695_1_fu_134_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \empty_84_reg_105[8]_i_1 
       (.I0(empty_84_reg_105_reg[7]),
        .I1(empty_84_reg_105_reg[6]),
        .I2(\empty_84_reg_105[10]_i_4_n_5 ),
        .I3(empty_84_reg_105_reg[8]),
        .O(add_ln695_1_fu_134_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \empty_84_reg_105[9]_i_1 
       (.I0(empty_84_reg_105_reg[8]),
        .I1(\empty_84_reg_105[10]_i_4_n_5 ),
        .I2(empty_84_reg_105_reg[6]),
        .I3(empty_84_reg_105_reg[7]),
        .I4(empty_84_reg_105_reg[9]),
        .O(add_ln695_1_fu_134_p2[9]));
  FDRE \empty_84_reg_105_reg[0] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[0]),
        .Q(empty_84_reg_105_reg[0]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[10] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[10]),
        .Q(empty_84_reg_105_reg[10]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[1] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[1]),
        .Q(empty_84_reg_105_reg[1]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[2] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[2]),
        .Q(empty_84_reg_105_reg[2]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[3] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[3]),
        .Q(empty_84_reg_105_reg[3]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[4] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[4]),
        .Q(empty_84_reg_105_reg[4]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[5] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[5]),
        .Q(empty_84_reg_105_reg[5]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[6] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[6]),
        .Q(empty_84_reg_105_reg[6]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[7] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[7]),
        .Q(empty_84_reg_105_reg[7]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[8] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[8]),
        .Q(empty_84_reg_105_reg[8]),
        .R(empty_84_reg_105));
  FDRE \empty_84_reg_105_reg[9] 
       (.C(ap_clk),
        .CE(empty_84_reg_1050),
        .D(add_ln695_1_fu_134_p2[9]),
        .Q(empty_84_reg_105_reg[9]),
        .R(empty_84_reg_105));
  LUT6 #(
    .INIT(64'h4040400040004000)) 
    \empty_reg_94[10]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I5(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .O(empty_reg_94));
  FDRE \empty_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[0]),
        .Q(\empty_reg_94_reg_n_5_[0] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[10]),
        .Q(\empty_reg_94_reg_n_5_[10] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[1]),
        .Q(\empty_reg_94_reg_n_5_[1] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[2]),
        .Q(\empty_reg_94_reg_n_5_[2] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[3]),
        .Q(\empty_reg_94_reg_n_5_[3] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[4]),
        .Q(\empty_reg_94_reg_n_5_[4] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[5]),
        .Q(\empty_reg_94_reg_n_5_[5] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[6]),
        .Q(\empty_reg_94_reg_n_5_[6] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[7]),
        .Q(\empty_reg_94_reg_n_5_[7] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[8]),
        .Q(\empty_reg_94_reg_n_5_[8] ),
        .R(empty_reg_94));
  FDRE \empty_reg_94_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln695_reg_144[9]),
        .Q(\empty_reg_94_reg_n_5_[9] ),
        .R(empty_reg_94));
  LUT4 #(
    .INIT(16'hF780)) 
    \icmp_ln882_1_reg_149[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln882_1_fu_128_p2),
        .I3(\icmp_ln882_1_reg_149_reg[0]_0 ),
        .O(\icmp_ln882_1_reg_149[0]_i_1_n_5 ));
  FDRE \icmp_ln882_1_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_1_reg_149[0]_i_1_n_5 ),
        .Q(\icmp_ln882_1_reg_149_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    internal_empty_n_i_2__5
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln882_1_reg_149_reg[0]_0 ),
        .I4(gradx2_mat_data_full_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    internal_empty_n_i_2__6
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln882_1_reg_149_reg[0]_0 ),
        .I4(grady1_mat_data_full_n),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mOutPtr[1]_i_4__1 
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln882_1_reg_149_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read));
  LUT5 #(
    .INIT(32'hECCC0000)) 
    start_once_reg_i_1__0
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_2_U0_full_n),
        .I3(start_for_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_full_n),
        .I4(\empty_reg_94_reg[0]_0 ),
        .O(start_once_reg_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_5),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFFindmax3x3_3_0_12_s
   (CO,
    \l20_buf_V_2_reg_942_reg[14] ,
    \agg_tmp12_i_i_0_i_reg_448_reg[15] ,
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_0 ,
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_1 ,
    \l00_buf_V_2_reg_930_reg[14] ,
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_2 ,
    \l10_buf_V_2_reg_936_reg[15] ,
    \agg_tmp12_i_i_0_i_reg_448_reg[15]_3 ,
    \agg_tmp12_i_i_0_i_reg_448_reg[14] ,
    DI,
    S,
    \SRL_SIG[0][1]_i_7 ,
    \SRL_SIG[0][1]_i_7_0 ,
    \SRL_SIG[0][1]_i_7_1 ,
    \SRL_SIG[0][1]_i_7_2 ,
    \SRL_SIG[0][1]_i_8 ,
    \SRL_SIG[0][1]_i_8_0 ,
    \SRL_SIG[0][1]_i_8_1 ,
    \SRL_SIG[0][1]_i_8_2 ,
    \SRL_SIG[0][0]_i_2 ,
    \SRL_SIG[0][0]_i_2_0 ,
    \SRL_SIG[0][0]_i_2_1 ,
    \SRL_SIG[0][0]_i_2_2 ,
    \SRL_SIG[0][0]_i_5 ,
    \SRL_SIG[0][0]_i_5_0 ,
    \SRL_SIG[0][0]_i_5_1 ,
    \SRL_SIG[0][0]_i_5_2 ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][1]_0 );
  output [0:0]CO;
  output [0:0]\l20_buf_V_2_reg_942_reg[14] ;
  output [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15] ;
  output [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_0 ;
  output [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_1 ;
  output [0:0]\l00_buf_V_2_reg_930_reg[14] ;
  output [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_2 ;
  output [0:0]\l10_buf_V_2_reg_936_reg[15] ;
  output [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_3 ;
  output [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[14] ;
  input [7:0]DI;
  input [7:0]S;
  input [7:0]\SRL_SIG[0][1]_i_7 ;
  input [7:0]\SRL_SIG[0][1]_i_7_0 ;
  input [7:0]\SRL_SIG[0][1]_i_7_1 ;
  input [7:0]\SRL_SIG[0][1]_i_7_2 ;
  input [7:0]\SRL_SIG[0][1]_i_8 ;
  input [7:0]\SRL_SIG[0][1]_i_8_0 ;
  input [7:0]\SRL_SIG[0][1]_i_8_1 ;
  input [7:0]\SRL_SIG[0][1]_i_8_2 ;
  input [7:0]\SRL_SIG[0][0]_i_2 ;
  input [7:0]\SRL_SIG[0][0]_i_2_0 ;
  input [7:0]\SRL_SIG[0][0]_i_2_1 ;
  input [7:0]\SRL_SIG[0][0]_i_2_2 ;
  input [7:0]\SRL_SIG[0][0]_i_5 ;
  input [7:0]\SRL_SIG[0][0]_i_5_0 ;
  input [7:0]\SRL_SIG[0][0]_i_5_1 ;
  input [7:0]\SRL_SIG[0][0]_i_5_2 ;
  input [7:0]\SRL_SIG_reg[0][1] ;
  input [7:0]\SRL_SIG_reg[0][1]_0 ;

  wire [0:0]CO;
  wire [7:0]DI;
  wire [7:0]S;
  wire [7:0]\SRL_SIG[0][0]_i_2 ;
  wire [7:0]\SRL_SIG[0][0]_i_2_0 ;
  wire [7:0]\SRL_SIG[0][0]_i_2_1 ;
  wire [7:0]\SRL_SIG[0][0]_i_2_2 ;
  wire [7:0]\SRL_SIG[0][0]_i_5 ;
  wire [7:0]\SRL_SIG[0][0]_i_5_0 ;
  wire [7:0]\SRL_SIG[0][0]_i_5_1 ;
  wire [7:0]\SRL_SIG[0][0]_i_5_2 ;
  wire [7:0]\SRL_SIG[0][1]_i_7 ;
  wire [7:0]\SRL_SIG[0][1]_i_7_0 ;
  wire [7:0]\SRL_SIG[0][1]_i_7_1 ;
  wire [7:0]\SRL_SIG[0][1]_i_7_2 ;
  wire [7:0]\SRL_SIG[0][1]_i_8 ;
  wire [7:0]\SRL_SIG[0][1]_i_8_0 ;
  wire [7:0]\SRL_SIG[0][1]_i_8_1 ;
  wire [7:0]\SRL_SIG[0][1]_i_8_2 ;
  wire [7:0]\SRL_SIG_reg[0][1] ;
  wire [7:0]\SRL_SIG_reg[0][1]_0 ;
  wire [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[14] ;
  wire [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15] ;
  wire [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_0 ;
  wire [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_1 ;
  wire [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_2 ;
  wire [0:0]\agg_tmp12_i_i_0_i_reg_448_reg[15]_3 ;
  wire icmp_ln886_1_fu_198_p2_carry_n_10;
  wire icmp_ln886_1_fu_198_p2_carry_n_11;
  wire icmp_ln886_1_fu_198_p2_carry_n_12;
  wire icmp_ln886_1_fu_198_p2_carry_n_6;
  wire icmp_ln886_1_fu_198_p2_carry_n_7;
  wire icmp_ln886_1_fu_198_p2_carry_n_8;
  wire icmp_ln886_1_fu_198_p2_carry_n_9;
  wire icmp_ln886_fu_138_p2_carry_n_10;
  wire icmp_ln886_fu_138_p2_carry_n_11;
  wire icmp_ln886_fu_138_p2_carry_n_12;
  wire icmp_ln886_fu_138_p2_carry_n_6;
  wire icmp_ln886_fu_138_p2_carry_n_7;
  wire icmp_ln886_fu_138_p2_carry_n_8;
  wire icmp_ln886_fu_138_p2_carry_n_9;
  wire icmp_ln890_1_fu_132_p2_carry_n_10;
  wire icmp_ln890_1_fu_132_p2_carry_n_11;
  wire icmp_ln890_1_fu_132_p2_carry_n_12;
  wire icmp_ln890_1_fu_132_p2_carry_n_6;
  wire icmp_ln890_1_fu_132_p2_carry_n_7;
  wire icmp_ln890_1_fu_132_p2_carry_n_8;
  wire icmp_ln890_1_fu_132_p2_carry_n_9;
  wire icmp_ln890_2_fu_160_p2_carry_n_10;
  wire icmp_ln890_2_fu_160_p2_carry_n_11;
  wire icmp_ln890_2_fu_160_p2_carry_n_12;
  wire icmp_ln890_2_fu_160_p2_carry_n_6;
  wire icmp_ln890_2_fu_160_p2_carry_n_7;
  wire icmp_ln890_2_fu_160_p2_carry_n_8;
  wire icmp_ln890_2_fu_160_p2_carry_n_9;
  wire icmp_ln890_3_fu_174_p2_carry_n_10;
  wire icmp_ln890_3_fu_174_p2_carry_n_11;
  wire icmp_ln890_3_fu_174_p2_carry_n_12;
  wire icmp_ln890_3_fu_174_p2_carry_n_6;
  wire icmp_ln890_3_fu_174_p2_carry_n_7;
  wire icmp_ln890_3_fu_174_p2_carry_n_8;
  wire icmp_ln890_3_fu_174_p2_carry_n_9;
  wire icmp_ln890_4_fu_180_p2_carry_n_10;
  wire icmp_ln890_4_fu_180_p2_carry_n_11;
  wire icmp_ln890_4_fu_180_p2_carry_n_12;
  wire icmp_ln890_4_fu_180_p2_carry_n_6;
  wire icmp_ln890_4_fu_180_p2_carry_n_7;
  wire icmp_ln890_4_fu_180_p2_carry_n_8;
  wire icmp_ln890_4_fu_180_p2_carry_n_9;
  wire icmp_ln890_5_fu_192_p2_carry_n_10;
  wire icmp_ln890_5_fu_192_p2_carry_n_11;
  wire icmp_ln890_5_fu_192_p2_carry_n_12;
  wire icmp_ln890_5_fu_192_p2_carry_n_6;
  wire icmp_ln890_5_fu_192_p2_carry_n_7;
  wire icmp_ln890_5_fu_192_p2_carry_n_8;
  wire icmp_ln890_5_fu_192_p2_carry_n_9;
  wire icmp_ln890_6_fu_216_p2_carry_n_10;
  wire icmp_ln890_6_fu_216_p2_carry_n_11;
  wire icmp_ln890_6_fu_216_p2_carry_n_12;
  wire icmp_ln890_6_fu_216_p2_carry_n_6;
  wire icmp_ln890_6_fu_216_p2_carry_n_7;
  wire icmp_ln890_6_fu_216_p2_carry_n_8;
  wire icmp_ln890_6_fu_216_p2_carry_n_9;
  wire icmp_ln890_7_fu_222_p2_carry_n_10;
  wire icmp_ln890_7_fu_222_p2_carry_n_11;
  wire icmp_ln890_7_fu_222_p2_carry_n_12;
  wire icmp_ln890_7_fu_222_p2_carry_n_6;
  wire icmp_ln890_7_fu_222_p2_carry_n_7;
  wire icmp_ln890_7_fu_222_p2_carry_n_8;
  wire icmp_ln890_7_fu_222_p2_carry_n_9;
  wire icmp_ln890_fu_120_p2_carry_n_10;
  wire icmp_ln890_fu_120_p2_carry_n_11;
  wire icmp_ln890_fu_120_p2_carry_n_12;
  wire icmp_ln890_fu_120_p2_carry_n_6;
  wire icmp_ln890_fu_120_p2_carry_n_7;
  wire icmp_ln890_fu_120_p2_carry_n_8;
  wire icmp_ln890_fu_120_p2_carry_n_9;
  wire [0:0]\l00_buf_V_2_reg_930_reg[14] ;
  wire [0:0]\l10_buf_V_2_reg_936_reg[15] ;
  wire [0:0]\l20_buf_V_2_reg_942_reg[14] ;
  wire [7:0]NLW_icmp_ln886_1_fu_198_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_fu_138_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_1_fu_132_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_2_fu_160_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_3_fu_174_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_4_fu_180_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_5_fu_192_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_6_fu_216_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_7_fu_222_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln890_fu_120_p2_carry_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_1_fu_198_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\agg_tmp12_i_i_0_i_reg_448_reg[15]_0 ,icmp_ln886_1_fu_198_p2_carry_n_6,icmp_ln886_1_fu_198_p2_carry_n_7,icmp_ln886_1_fu_198_p2_carry_n_8,icmp_ln886_1_fu_198_p2_carry_n_9,icmp_ln886_1_fu_198_p2_carry_n_10,icmp_ln886_1_fu_198_p2_carry_n_11,icmp_ln886_1_fu_198_p2_carry_n_12}),
        .DI(\SRL_SIG[0][1]_i_8 ),
        .O(NLW_icmp_ln886_1_fu_198_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][1]_i_8_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_fu_138_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\l10_buf_V_2_reg_936_reg[15] ,icmp_ln886_fu_138_p2_carry_n_6,icmp_ln886_fu_138_p2_carry_n_7,icmp_ln886_fu_138_p2_carry_n_8,icmp_ln886_fu_138_p2_carry_n_9,icmp_ln886_fu_138_p2_carry_n_10,icmp_ln886_fu_138_p2_carry_n_11,icmp_ln886_fu_138_p2_carry_n_12}),
        .DI(\SRL_SIG[0][0]_i_5 ),
        .O(NLW_icmp_ln886_fu_138_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][0]_i_5_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_1_fu_132_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\agg_tmp12_i_i_0_i_reg_448_reg[15]_3 ,icmp_ln890_1_fu_132_p2_carry_n_6,icmp_ln890_1_fu_132_p2_carry_n_7,icmp_ln890_1_fu_132_p2_carry_n_8,icmp_ln890_1_fu_132_p2_carry_n_9,icmp_ln890_1_fu_132_p2_carry_n_10,icmp_ln890_1_fu_132_p2_carry_n_11,icmp_ln890_1_fu_132_p2_carry_n_12}),
        .DI(\SRL_SIG[0][0]_i_5_1 ),
        .O(NLW_icmp_ln890_1_fu_132_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][0]_i_5_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_2_fu_160_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\agg_tmp12_i_i_0_i_reg_448_reg[14] ,icmp_ln890_2_fu_160_p2_carry_n_6,icmp_ln890_2_fu_160_p2_carry_n_7,icmp_ln890_2_fu_160_p2_carry_n_8,icmp_ln890_2_fu_160_p2_carry_n_9,icmp_ln890_2_fu_160_p2_carry_n_10,icmp_ln890_2_fu_160_p2_carry_n_11,icmp_ln890_2_fu_160_p2_carry_n_12}),
        .DI(\SRL_SIG_reg[0][1] ),
        .O(NLW_icmp_ln890_2_fu_160_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG_reg[0][1]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_3_fu_174_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\l00_buf_V_2_reg_930_reg[14] ,icmp_ln890_3_fu_174_p2_carry_n_6,icmp_ln890_3_fu_174_p2_carry_n_7,icmp_ln890_3_fu_174_p2_carry_n_8,icmp_ln890_3_fu_174_p2_carry_n_9,icmp_ln890_3_fu_174_p2_carry_n_10,icmp_ln890_3_fu_174_p2_carry_n_11,icmp_ln890_3_fu_174_p2_carry_n_12}),
        .DI(\SRL_SIG[0][0]_i_2 ),
        .O(NLW_icmp_ln890_3_fu_174_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][0]_i_2_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_4_fu_180_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\agg_tmp12_i_i_0_i_reg_448_reg[15]_2 ,icmp_ln890_4_fu_180_p2_carry_n_6,icmp_ln890_4_fu_180_p2_carry_n_7,icmp_ln890_4_fu_180_p2_carry_n_8,icmp_ln890_4_fu_180_p2_carry_n_9,icmp_ln890_4_fu_180_p2_carry_n_10,icmp_ln890_4_fu_180_p2_carry_n_11,icmp_ln890_4_fu_180_p2_carry_n_12}),
        .DI(\SRL_SIG[0][0]_i_2_1 ),
        .O(NLW_icmp_ln890_4_fu_180_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][0]_i_2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_5_fu_192_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\agg_tmp12_i_i_0_i_reg_448_reg[15]_1 ,icmp_ln890_5_fu_192_p2_carry_n_6,icmp_ln890_5_fu_192_p2_carry_n_7,icmp_ln890_5_fu_192_p2_carry_n_8,icmp_ln890_5_fu_192_p2_carry_n_9,icmp_ln890_5_fu_192_p2_carry_n_10,icmp_ln890_5_fu_192_p2_carry_n_11,icmp_ln890_5_fu_192_p2_carry_n_12}),
        .DI(\SRL_SIG[0][1]_i_8_1 ),
        .O(NLW_icmp_ln890_5_fu_192_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][1]_i_8_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_6_fu_216_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\agg_tmp12_i_i_0_i_reg_448_reg[15] ,icmp_ln890_6_fu_216_p2_carry_n_6,icmp_ln890_6_fu_216_p2_carry_n_7,icmp_ln890_6_fu_216_p2_carry_n_8,icmp_ln890_6_fu_216_p2_carry_n_9,icmp_ln890_6_fu_216_p2_carry_n_10,icmp_ln890_6_fu_216_p2_carry_n_11,icmp_ln890_6_fu_216_p2_carry_n_12}),
        .DI(\SRL_SIG[0][1]_i_7_1 ),
        .O(NLW_icmp_ln890_6_fu_216_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][1]_i_7_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_7_fu_222_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\l20_buf_V_2_reg_942_reg[14] ,icmp_ln890_7_fu_222_p2_carry_n_6,icmp_ln890_7_fu_222_p2_carry_n_7,icmp_ln890_7_fu_222_p2_carry_n_8,icmp_ln890_7_fu_222_p2_carry_n_9,icmp_ln890_7_fu_222_p2_carry_n_10,icmp_ln890_7_fu_222_p2_carry_n_11,icmp_ln890_7_fu_222_p2_carry_n_12}),
        .DI(\SRL_SIG[0][1]_i_7 ),
        .O(NLW_icmp_ln890_7_fu_222_p2_carry_O_UNCONNECTED[7:0]),
        .S(\SRL_SIG[0][1]_i_7_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln890_fu_120_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,icmp_ln890_fu_120_p2_carry_n_6,icmp_ln890_fu_120_p2_carry_n_7,icmp_ln890_fu_120_p2_carry_n_8,icmp_ln890_fu_120_p2_carry_n_9,icmp_ln890_fu_120_p2_carry_n_10,icmp_ln890_fu_120_p2_carry_n_11,icmp_ln890_fu_120_p2_carry_n_12}),
        .DI(DI),
        .O(NLW_icmp_ln890_fu_120_p2_carry_O_UNCONNECTED[7:0]),
        .S(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_s
   (\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 ,
    \empty_82_reg_2106_reg[27]_0 ,
    \empty_82_reg_2106_reg[27]_1 ,
    O,
    \empty_82_reg_2106_reg[27]_2 ,
    \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0 ,
    push,
    WEA,
    E,
    internal_full_n_reg,
    \empty_reg_2074_reg[27]_0 ,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready,
    \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1 ,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read,
    ap_clk,
    SR,
    A,
    p_0_in0_out,
    S,
    mem_reg_bram_0,
    DI,
    ap_rst_n,
    Q,
    magnitude_mat_data_full_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    gradx1_mat_data_full_n,
    gradx1_mat_data_empty_n,
    grady1_mat_data_full_n,
    grady1_mat_data_empty_n,
    \empty_82_reg_2106_reg[24]_0 ,
    \tmp_17_reg_2100_reg[0]_0 ,
    \xor_ln3471_11_reg_2093_reg[0]_0 ,
    xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start);
  output [13:0]\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 ;
  output [14:0]\empty_82_reg_2106_reg[27]_0 ;
  output [0:0]\empty_82_reg_2106_reg[27]_1 ;
  output [0:0]O;
  output [0:0]\empty_82_reg_2106_reg[27]_2 ;
  output [0:0]\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0 ;
  output push;
  output [0:0]WEA;
  output [0:0]E;
  output [0:0]internal_full_n_reg;
  output [18:0]\empty_reg_2074_reg[27]_0 ;
  output xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready;
  output [0:0]\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1 ;
  output xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;
  input ap_clk;
  input [0:0]SR;
  input [10:0]A;
  input [10:0]p_0_in0_out;
  input [7:0]S;
  input [6:0]mem_reg_bram_0;
  input [0:0]DI;
  input ap_rst_n;
  input [0:0]Q;
  input magnitude_mat_data_full_n;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input gradx1_mat_data_full_n;
  input gradx1_mat_data_empty_n;
  input grady1_mat_data_full_n;
  input grady1_mat_data_empty_n;
  input [2:0]\empty_82_reg_2106_reg[24]_0 ;
  input [7:0]\tmp_17_reg_2100_reg[0]_0 ;
  input [6:0]\xor_ln3471_11_reg_2093_reg[0]_0 ;
  input xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start;

  wire [10:0]A;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]Q;
  wire [31:0]R_1_10_fu_1330_p3;
  wire [31:0]R_1_13_fu_1582_p3;
  wire [1:0]R_1_14_fu_1666_p3;
  wire [16:3]R_1_14_fu_1666_p3__0;
  wire [12:0]R_1_4_cast_fu_780_p1;
  wire [25:0]R_1_8_cast_fu_1093_p1;
  wire [7:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[3]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__8_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_i_1_n_5;
  wire ap_enable_reg_pp0_iter9_reg_n_5;
  wire ap_rst_n;
  wire empty_82_reg_21060;
  wire \empty_82_reg_2106[0]_i_1_n_5 ;
  wire \empty_82_reg_2106[16]_i_10_n_5 ;
  wire \empty_82_reg_2106[16]_i_11_n_5 ;
  wire \empty_82_reg_2106[16]_i_12_n_5 ;
  wire \empty_82_reg_2106[16]_i_13_n_5 ;
  wire \empty_82_reg_2106[16]_i_14_n_5 ;
  wire \empty_82_reg_2106[16]_i_15_n_5 ;
  wire \empty_82_reg_2106[16]_i_16_n_5 ;
  wire \empty_82_reg_2106[16]_i_18_n_5 ;
  wire \empty_82_reg_2106[16]_i_3_n_5 ;
  wire \empty_82_reg_2106[16]_i_4_n_5 ;
  wire \empty_82_reg_2106[16]_i_5_n_5 ;
  wire \empty_82_reg_2106[16]_i_6_n_5 ;
  wire \empty_82_reg_2106[16]_i_7_n_5 ;
  wire \empty_82_reg_2106[16]_i_8_n_5 ;
  wire \empty_82_reg_2106[16]_i_9_n_5 ;
  wire \empty_82_reg_2106[24]_i_10_n_5 ;
  wire \empty_82_reg_2106[24]_i_15_n_5 ;
  wire \empty_82_reg_2106[24]_i_16_n_5 ;
  wire \empty_82_reg_2106[24]_i_17_n_5 ;
  wire \empty_82_reg_2106[24]_i_18_n_5 ;
  wire \empty_82_reg_2106[24]_i_19_n_5 ;
  wire \empty_82_reg_2106[24]_i_20_n_5 ;
  wire \empty_82_reg_2106[24]_i_21_n_5 ;
  wire \empty_82_reg_2106[24]_i_22_n_5 ;
  wire \empty_82_reg_2106[24]_i_23_n_5 ;
  wire \empty_82_reg_2106[24]_i_24_n_5 ;
  wire \empty_82_reg_2106[24]_i_25_n_5 ;
  wire \empty_82_reg_2106[24]_i_26_n_5 ;
  wire \empty_82_reg_2106[24]_i_3_n_5 ;
  wire \empty_82_reg_2106[24]_i_4_n_5 ;
  wire \empty_82_reg_2106[24]_i_5_n_5 ;
  wire \empty_82_reg_2106[24]_i_6_n_5 ;
  wire \empty_82_reg_2106[24]_i_7_n_5 ;
  wire \empty_82_reg_2106[24]_i_8_n_5 ;
  wire \empty_82_reg_2106[24]_i_9_n_5 ;
  wire \empty_82_reg_2106[29]_i_10_n_5 ;
  wire \empty_82_reg_2106[29]_i_11_n_5 ;
  wire \empty_82_reg_2106[29]_i_29_n_5 ;
  wire \empty_82_reg_2106[29]_i_30_n_5 ;
  wire \empty_82_reg_2106[29]_i_31_n_5 ;
  wire \empty_82_reg_2106[29]_i_32_n_5 ;
  wire \empty_82_reg_2106[29]_i_33_n_5 ;
  wire \empty_82_reg_2106[29]_i_34_n_5 ;
  wire \empty_82_reg_2106[29]_i_35_n_5 ;
  wire \empty_82_reg_2106[29]_i_36_n_5 ;
  wire \empty_82_reg_2106[29]_i_37_n_5 ;
  wire \empty_82_reg_2106[29]_i_38_n_5 ;
  wire \empty_82_reg_2106[29]_i_39_n_5 ;
  wire \empty_82_reg_2106[29]_i_40_n_5 ;
  wire \empty_82_reg_2106[29]_i_41_n_5 ;
  wire \empty_82_reg_2106[29]_i_42_n_5 ;
  wire \empty_82_reg_2106[29]_i_43_n_5 ;
  wire \empty_82_reg_2106[29]_i_44_n_5 ;
  wire \empty_82_reg_2106[29]_i_5_n_5 ;
  wire \empty_82_reg_2106[29]_i_6_n_5 ;
  wire \empty_82_reg_2106[29]_i_7_n_5 ;
  wire \empty_82_reg_2106[29]_i_8_n_5 ;
  wire \empty_82_reg_2106[29]_i_9_n_5 ;
  wire \empty_82_reg_2106[8]_i_2_n_5 ;
  wire \empty_82_reg_2106[8]_i_3_n_5 ;
  wire \empty_82_reg_2106[8]_i_4_n_5 ;
  wire \empty_82_reg_2106[8]_i_5_n_5 ;
  wire \empty_82_reg_2106[8]_i_6_n_5 ;
  wire \empty_82_reg_2106[8]_i_7_n_5 ;
  wire \empty_82_reg_2106[8]_i_9_n_5 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_10 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_11 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_12 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_13 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_14 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_15 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_16 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_17 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_18 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_19 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_20 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_5 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_6 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_7 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_8 ;
  wire \empty_82_reg_2106_reg[16]_i_1_n_9 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_10 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_11 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_12 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_5 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_6 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_7 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_8 ;
  wire \empty_82_reg_2106_reg[16]_i_2_n_9 ;
  wire [2:0]\empty_82_reg_2106_reg[24]_0 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_10 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_11 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_12 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_5 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_6 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_7 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_8 ;
  wire \empty_82_reg_2106_reg[24]_i_11_n_9 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_10 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_11 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_12 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_13 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_14 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_15 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_16 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_17 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_18 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_19 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_20 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_5 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_6 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_7 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_8 ;
  wire \empty_82_reg_2106_reg[24]_i_1_n_9 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_10 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_11 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_12 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_5 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_6 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_7 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_8 ;
  wire \empty_82_reg_2106_reg[24]_i_2_n_9 ;
  wire [14:0]\empty_82_reg_2106_reg[27]_0 ;
  wire [0:0]\empty_82_reg_2106_reg[27]_1 ;
  wire [0:0]\empty_82_reg_2106_reg[27]_2 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_10 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_11 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_12 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_5 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_6 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_7 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_8 ;
  wire \empty_82_reg_2106_reg[29]_i_12_n_9 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_10 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_11 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_12 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_5 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_6 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_7 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_8 ;
  wire \empty_82_reg_2106_reg[29]_i_20_n_9 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_10 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_11 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_12 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_14 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_16 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_17 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_18 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_19 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_20 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_7 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_8 ;
  wire \empty_82_reg_2106_reg[29]_i_2_n_9 ;
  wire \empty_82_reg_2106_reg[29]_i_3_n_10 ;
  wire \empty_82_reg_2106_reg[29]_i_3_n_11 ;
  wire \empty_82_reg_2106_reg[29]_i_3_n_12 ;
  wire \empty_82_reg_2106_reg[29]_i_3_n_7 ;
  wire \empty_82_reg_2106_reg[29]_i_3_n_8 ;
  wire \empty_82_reg_2106_reg[29]_i_3_n_9 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_10 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_11 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_12 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_5 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_6 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_7 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_8 ;
  wire \empty_82_reg_2106_reg[29]_i_4_n_9 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_10 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_11 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_12 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_13 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_14 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_15 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_16 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_17 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_18 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_19 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_20 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_5 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_6 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_7 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_8 ;
  wire \empty_82_reg_2106_reg[8]_i_1_n_9 ;
  wire empty_reg_20740;
  wire \empty_reg_2074[0]_i_1_n_5 ;
  wire \empty_reg_2074[16]_i_10_n_5 ;
  wire \empty_reg_2074[16]_i_2_n_5 ;
  wire \empty_reg_2074[16]_i_3_n_5 ;
  wire \empty_reg_2074[16]_i_4_n_5 ;
  wire \empty_reg_2074[16]_i_5_n_5 ;
  wire \empty_reg_2074[16]_i_6_n_5 ;
  wire \empty_reg_2074[16]_i_7_n_5 ;
  wire \empty_reg_2074[16]_i_8_n_5 ;
  wire \empty_reg_2074[16]_i_9_n_5 ;
  wire \empty_reg_2074[24]_i_10_n_5 ;
  wire \empty_reg_2074[24]_i_13_n_5 ;
  wire \empty_reg_2074[24]_i_14_n_5 ;
  wire \empty_reg_2074[24]_i_15_n_5 ;
  wire \empty_reg_2074[24]_i_16_n_5 ;
  wire \empty_reg_2074[24]_i_17_n_5 ;
  wire \empty_reg_2074[24]_i_18_n_5 ;
  wire \empty_reg_2074[24]_i_19_n_5 ;
  wire \empty_reg_2074[24]_i_20_n_5 ;
  wire \empty_reg_2074[24]_i_21_n_5 ;
  wire \empty_reg_2074[24]_i_22_n_5 ;
  wire \empty_reg_2074[24]_i_23_n_5 ;
  wire \empty_reg_2074[24]_i_24_n_5 ;
  wire \empty_reg_2074[24]_i_25_n_5 ;
  wire \empty_reg_2074[24]_i_26_n_5 ;
  wire \empty_reg_2074[24]_i_27_n_5 ;
  wire \empty_reg_2074[24]_i_3_n_5 ;
  wire \empty_reg_2074[24]_i_4_n_5 ;
  wire \empty_reg_2074[24]_i_5_n_5 ;
  wire \empty_reg_2074[24]_i_6_n_5 ;
  wire \empty_reg_2074[24]_i_7_n_5 ;
  wire \empty_reg_2074[24]_i_8_n_5 ;
  wire \empty_reg_2074[24]_i_9_n_5 ;
  wire \empty_reg_2074[29]_i_10_n_5 ;
  wire \empty_reg_2074[29]_i_12_n_5 ;
  wire \empty_reg_2074[29]_i_13_n_5 ;
  wire \empty_reg_2074[29]_i_14_n_5 ;
  wire \empty_reg_2074[29]_i_15_n_5 ;
  wire \empty_reg_2074[29]_i_16_n_5 ;
  wire \empty_reg_2074[29]_i_17_n_5 ;
  wire \empty_reg_2074[29]_i_18_n_5 ;
  wire \empty_reg_2074[29]_i_19_n_5 ;
  wire \empty_reg_2074[29]_i_20_n_5 ;
  wire \empty_reg_2074[29]_i_21_n_5 ;
  wire \empty_reg_2074[29]_i_22_n_5 ;
  wire \empty_reg_2074[29]_i_23_n_5 ;
  wire \empty_reg_2074[29]_i_24_n_5 ;
  wire \empty_reg_2074[29]_i_25_n_5 ;
  wire \empty_reg_2074[29]_i_26_n_5 ;
  wire \empty_reg_2074[29]_i_27_n_5 ;
  wire \empty_reg_2074[29]_i_4_n_5 ;
  wire \empty_reg_2074[29]_i_5_n_5 ;
  wire \empty_reg_2074[29]_i_6_n_5 ;
  wire \empty_reg_2074[29]_i_7_n_5 ;
  wire \empty_reg_2074[29]_i_8_n_5 ;
  wire \empty_reg_2074[29]_i_9_n_5 ;
  wire \empty_reg_2074[8]_i_10_n_5 ;
  wire \empty_reg_2074[8]_i_11_n_5 ;
  wire \empty_reg_2074[8]_i_12_n_5 ;
  wire \empty_reg_2074[8]_i_13_n_5 ;
  wire \empty_reg_2074[8]_i_14_n_5 ;
  wire \empty_reg_2074[8]_i_15_n_5 ;
  wire \empty_reg_2074[8]_i_3_n_5 ;
  wire \empty_reg_2074[8]_i_4_n_5 ;
  wire \empty_reg_2074[8]_i_5_n_5 ;
  wire \empty_reg_2074[8]_i_6_n_5 ;
  wire \empty_reg_2074[8]_i_7_n_5 ;
  wire \empty_reg_2074[8]_i_8_n_5 ;
  wire \empty_reg_2074[8]_i_9_n_5 ;
  wire \empty_reg_2074_reg[16]_i_1_n_10 ;
  wire \empty_reg_2074_reg[16]_i_1_n_11 ;
  wire \empty_reg_2074_reg[16]_i_1_n_12 ;
  wire \empty_reg_2074_reg[16]_i_1_n_13 ;
  wire \empty_reg_2074_reg[16]_i_1_n_14 ;
  wire \empty_reg_2074_reg[16]_i_1_n_15 ;
  wire \empty_reg_2074_reg[16]_i_1_n_16 ;
  wire \empty_reg_2074_reg[16]_i_1_n_17 ;
  wire \empty_reg_2074_reg[16]_i_1_n_18 ;
  wire \empty_reg_2074_reg[16]_i_1_n_19 ;
  wire \empty_reg_2074_reg[16]_i_1_n_20 ;
  wire \empty_reg_2074_reg[16]_i_1_n_5 ;
  wire \empty_reg_2074_reg[16]_i_1_n_6 ;
  wire \empty_reg_2074_reg[16]_i_1_n_7 ;
  wire \empty_reg_2074_reg[16]_i_1_n_8 ;
  wire \empty_reg_2074_reg[16]_i_1_n_9 ;
  wire \empty_reg_2074_reg[24]_i_12_n_10 ;
  wire \empty_reg_2074_reg[24]_i_12_n_11 ;
  wire \empty_reg_2074_reg[24]_i_12_n_12 ;
  wire \empty_reg_2074_reg[24]_i_12_n_5 ;
  wire \empty_reg_2074_reg[24]_i_12_n_6 ;
  wire \empty_reg_2074_reg[24]_i_12_n_7 ;
  wire \empty_reg_2074_reg[24]_i_12_n_8 ;
  wire \empty_reg_2074_reg[24]_i_12_n_9 ;
  wire \empty_reg_2074_reg[24]_i_1_n_10 ;
  wire \empty_reg_2074_reg[24]_i_1_n_11 ;
  wire \empty_reg_2074_reg[24]_i_1_n_12 ;
  wire \empty_reg_2074_reg[24]_i_1_n_13 ;
  wire \empty_reg_2074_reg[24]_i_1_n_14 ;
  wire \empty_reg_2074_reg[24]_i_1_n_15 ;
  wire \empty_reg_2074_reg[24]_i_1_n_16 ;
  wire \empty_reg_2074_reg[24]_i_1_n_17 ;
  wire \empty_reg_2074_reg[24]_i_1_n_18 ;
  wire \empty_reg_2074_reg[24]_i_1_n_19 ;
  wire \empty_reg_2074_reg[24]_i_1_n_20 ;
  wire \empty_reg_2074_reg[24]_i_1_n_5 ;
  wire \empty_reg_2074_reg[24]_i_1_n_6 ;
  wire \empty_reg_2074_reg[24]_i_1_n_7 ;
  wire \empty_reg_2074_reg[24]_i_1_n_8 ;
  wire \empty_reg_2074_reg[24]_i_1_n_9 ;
  wire \empty_reg_2074_reg[24]_i_2_n_10 ;
  wire \empty_reg_2074_reg[24]_i_2_n_11 ;
  wire \empty_reg_2074_reg[24]_i_2_n_12 ;
  wire \empty_reg_2074_reg[24]_i_2_n_5 ;
  wire \empty_reg_2074_reg[24]_i_2_n_6 ;
  wire \empty_reg_2074_reg[24]_i_2_n_7 ;
  wire \empty_reg_2074_reg[24]_i_2_n_8 ;
  wire \empty_reg_2074_reg[24]_i_2_n_9 ;
  wire [18:0]\empty_reg_2074_reg[27]_0 ;
  wire \empty_reg_2074_reg[29]_i_11_n_10 ;
  wire \empty_reg_2074_reg[29]_i_11_n_11 ;
  wire \empty_reg_2074_reg[29]_i_11_n_12 ;
  wire \empty_reg_2074_reg[29]_i_11_n_5 ;
  wire \empty_reg_2074_reg[29]_i_11_n_6 ;
  wire \empty_reg_2074_reg[29]_i_11_n_7 ;
  wire \empty_reg_2074_reg[29]_i_11_n_8 ;
  wire \empty_reg_2074_reg[29]_i_11_n_9 ;
  wire \empty_reg_2074_reg[29]_i_2_n_10 ;
  wire \empty_reg_2074_reg[29]_i_2_n_11 ;
  wire \empty_reg_2074_reg[29]_i_2_n_12 ;
  wire \empty_reg_2074_reg[29]_i_2_n_14 ;
  wire \empty_reg_2074_reg[29]_i_2_n_16 ;
  wire \empty_reg_2074_reg[29]_i_2_n_17 ;
  wire \empty_reg_2074_reg[29]_i_2_n_18 ;
  wire \empty_reg_2074_reg[29]_i_2_n_19 ;
  wire \empty_reg_2074_reg[29]_i_2_n_20 ;
  wire \empty_reg_2074_reg[29]_i_2_n_7 ;
  wire \empty_reg_2074_reg[29]_i_2_n_8 ;
  wire \empty_reg_2074_reg[29]_i_2_n_9 ;
  wire \empty_reg_2074_reg[29]_i_3_n_10 ;
  wire \empty_reg_2074_reg[29]_i_3_n_11 ;
  wire \empty_reg_2074_reg[29]_i_3_n_12 ;
  wire \empty_reg_2074_reg[29]_i_3_n_5 ;
  wire \empty_reg_2074_reg[29]_i_3_n_6 ;
  wire \empty_reg_2074_reg[29]_i_3_n_7 ;
  wire \empty_reg_2074_reg[29]_i_3_n_8 ;
  wire \empty_reg_2074_reg[29]_i_3_n_9 ;
  wire \empty_reg_2074_reg[8]_i_1_n_10 ;
  wire \empty_reg_2074_reg[8]_i_1_n_11 ;
  wire \empty_reg_2074_reg[8]_i_1_n_12 ;
  wire \empty_reg_2074_reg[8]_i_1_n_13 ;
  wire \empty_reg_2074_reg[8]_i_1_n_14 ;
  wire \empty_reg_2074_reg[8]_i_1_n_15 ;
  wire \empty_reg_2074_reg[8]_i_1_n_16 ;
  wire \empty_reg_2074_reg[8]_i_1_n_17 ;
  wire \empty_reg_2074_reg[8]_i_1_n_18 ;
  wire \empty_reg_2074_reg[8]_i_1_n_19 ;
  wire \empty_reg_2074_reg[8]_i_1_n_20 ;
  wire \empty_reg_2074_reg[8]_i_1_n_5 ;
  wire \empty_reg_2074_reg[8]_i_1_n_6 ;
  wire \empty_reg_2074_reg[8]_i_1_n_7 ;
  wire \empty_reg_2074_reg[8]_i_1_n_8 ;
  wire \empty_reg_2074_reg[8]_i_1_n_9 ;
  wire \empty_reg_2074_reg[8]_i_2_n_10 ;
  wire \empty_reg_2074_reg[8]_i_2_n_11 ;
  wire \empty_reg_2074_reg[8]_i_2_n_12 ;
  wire \empty_reg_2074_reg[8]_i_2_n_5 ;
  wire \empty_reg_2074_reg[8]_i_2_n_6 ;
  wire \empty_reg_2074_reg[8]_i_2_n_7 ;
  wire \empty_reg_2074_reg[8]_i_2_n_8 ;
  wire \empty_reg_2074_reg[8]_i_2_n_9 ;
  wire gradx1_mat_data_empty_n;
  wire gradx1_mat_data_full_n;
  wire grady1_mat_data_empty_n;
  wire grady1_mat_data_full_n;
  wire [10:0]i_2_fu_297_p2;
  wire [10:0]i_2_reg_1817;
  wire \i_2_reg_1817[10]_i_2_n_5 ;
  wire i_reg_269;
  wire \i_reg_269_reg_n_5_[0] ;
  wire \i_reg_269_reg_n_5_[10] ;
  wire \i_reg_269_reg_n_5_[1] ;
  wire \i_reg_269_reg_n_5_[2] ;
  wire \i_reg_269_reg_n_5_[3] ;
  wire \i_reg_269_reg_n_5_[4] ;
  wire \i_reg_269_reg_n_5_[5] ;
  wire \i_reg_269_reg_n_5_[6] ;
  wire \i_reg_269_reg_n_5_[7] ;
  wire \i_reg_269_reg_n_5_[8] ;
  wire \i_reg_269_reg_n_5_[9] ;
  wire icmp_ln3471_reg_18580;
  wire [13:0]\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 ;
  wire icmp_ln72_fu_291_p2;
  wire icmp_ln79_fu_303_p2;
  wire \icmp_ln79_reg_1822[0]_i_4_n_5 ;
  wire \icmp_ln79_reg_1822[0]_i_5_n_5 ;
  wire icmp_ln79_reg_1822_pp0_iter1_reg;
  wire \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln79_reg_1822_pp0_iter4_reg;
  wire icmp_ln79_reg_1822_pp0_iter5_reg;
  wire icmp_ln79_reg_1822_pp0_iter6_reg;
  wire icmp_ln79_reg_1822_pp0_iter7_reg;
  wire icmp_ln79_reg_1822_pp0_iter8_reg;
  wire [0:0]\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1 ;
  wire \icmp_ln79_reg_1822_reg_n_5_[0] ;
  wire [0:0]internal_full_n_reg;
  wire [10:0]j_2_fu_309_p2;
  wire j_reg_280;
  wire j_reg_2800;
  wire \j_reg_280[10]_i_5_n_5 ;
  wire \j_reg_280[10]_i_6_n_5 ;
  wire \j_reg_280[10]_i_7_n_5 ;
  wire [10:0]j_reg_280_reg;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_10;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_11;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_12;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_13;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_14;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_15;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_16;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_17;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_18;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_19;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_20;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_21;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_22;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_23;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_24;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_27;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_28;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_30;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_5;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_6;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_7;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_8;
  wire mac_muladd_16s_16s_32s_32_4_1_U54_n_9;
  wire magnitude_mat_data_full_n;
  wire [6:0]mem_reg_bram_0;
  wire mem_reg_bram_0_i_100_n_5;
  wire mem_reg_bram_0_i_101_n_5;
  wire mem_reg_bram_0_i_102_n_5;
  wire mem_reg_bram_0_i_103_n_5;
  wire mem_reg_bram_0_i_104_n_5;
  wire mem_reg_bram_0_i_105_n_5;
  wire mem_reg_bram_0_i_106_n_5;
  wire mem_reg_bram_0_i_107_n_5;
  wire mem_reg_bram_0_i_108_n_5;
  wire mem_reg_bram_0_i_110_n_5;
  wire mem_reg_bram_0_i_111_n_5;
  wire mem_reg_bram_0_i_112_n_5;
  wire mem_reg_bram_0_i_113_n_5;
  wire mem_reg_bram_0_i_114_n_5;
  wire mem_reg_bram_0_i_115_n_5;
  wire mem_reg_bram_0_i_116_n_5;
  wire mem_reg_bram_0_i_117_n_5;
  wire mem_reg_bram_0_i_26_n_10;
  wire mem_reg_bram_0_i_26_n_11;
  wire mem_reg_bram_0_i_26_n_12;
  wire mem_reg_bram_0_i_26_n_7;
  wire mem_reg_bram_0_i_26_n_8;
  wire mem_reg_bram_0_i_26_n_9;
  wire mem_reg_bram_0_i_27_n_10;
  wire mem_reg_bram_0_i_27_n_11;
  wire mem_reg_bram_0_i_27_n_12;
  wire mem_reg_bram_0_i_27_n_7;
  wire mem_reg_bram_0_i_27_n_8;
  wire mem_reg_bram_0_i_27_n_9;
  wire mem_reg_bram_0_i_28_n_10;
  wire mem_reg_bram_0_i_28_n_11;
  wire mem_reg_bram_0_i_28_n_12;
  wire mem_reg_bram_0_i_28_n_7;
  wire mem_reg_bram_0_i_28_n_8;
  wire mem_reg_bram_0_i_28_n_9;
  wire mem_reg_bram_0_i_31_n_10;
  wire mem_reg_bram_0_i_31_n_11;
  wire mem_reg_bram_0_i_31_n_12;
  wire mem_reg_bram_0_i_31_n_5;
  wire mem_reg_bram_0_i_31_n_6;
  wire mem_reg_bram_0_i_31_n_7;
  wire mem_reg_bram_0_i_31_n_8;
  wire mem_reg_bram_0_i_31_n_9;
  wire mem_reg_bram_0_i_32__0_n_5;
  wire mem_reg_bram_0_i_33__0_n_5;
  wire mem_reg_bram_0_i_34__0_n_5;
  wire mem_reg_bram_0_i_35__0_n_5;
  wire mem_reg_bram_0_i_36__0_n_5;
  wire mem_reg_bram_0_i_37__0_n_5;
  wire mem_reg_bram_0_i_38__0_n_5;
  wire mem_reg_bram_0_i_39_n_10;
  wire mem_reg_bram_0_i_39_n_11;
  wire mem_reg_bram_0_i_39_n_12;
  wire mem_reg_bram_0_i_39_n_5;
  wire mem_reg_bram_0_i_39_n_6;
  wire mem_reg_bram_0_i_39_n_7;
  wire mem_reg_bram_0_i_39_n_8;
  wire mem_reg_bram_0_i_39_n_9;
  wire mem_reg_bram_0_i_47_n_10;
  wire mem_reg_bram_0_i_47_n_11;
  wire mem_reg_bram_0_i_47_n_12;
  wire mem_reg_bram_0_i_47_n_5;
  wire mem_reg_bram_0_i_47_n_6;
  wire mem_reg_bram_0_i_47_n_7;
  wire mem_reg_bram_0_i_47_n_8;
  wire mem_reg_bram_0_i_47_n_9;
  wire mem_reg_bram_0_i_48_n_10;
  wire mem_reg_bram_0_i_48_n_11;
  wire mem_reg_bram_0_i_48_n_12;
  wire mem_reg_bram_0_i_48_n_5;
  wire mem_reg_bram_0_i_48_n_6;
  wire mem_reg_bram_0_i_48_n_7;
  wire mem_reg_bram_0_i_48_n_8;
  wire mem_reg_bram_0_i_48_n_9;
  wire mem_reg_bram_0_i_49__0_n_5;
  wire mem_reg_bram_0_i_50__0_n_5;
  wire mem_reg_bram_0_i_51__0_n_5;
  wire mem_reg_bram_0_i_52__0_n_5;
  wire mem_reg_bram_0_i_53__0_n_5;
  wire mem_reg_bram_0_i_54__0_n_5;
  wire mem_reg_bram_0_i_55__0_n_5;
  wire mem_reg_bram_0_i_56__0_n_5;
  wire mem_reg_bram_0_i_57_n_10;
  wire mem_reg_bram_0_i_57_n_11;
  wire mem_reg_bram_0_i_57_n_12;
  wire mem_reg_bram_0_i_57_n_5;
  wire mem_reg_bram_0_i_57_n_6;
  wire mem_reg_bram_0_i_57_n_7;
  wire mem_reg_bram_0_i_57_n_8;
  wire mem_reg_bram_0_i_57_n_9;
  wire mem_reg_bram_0_i_66_n_10;
  wire mem_reg_bram_0_i_66_n_11;
  wire mem_reg_bram_0_i_66_n_12;
  wire mem_reg_bram_0_i_66_n_5;
  wire mem_reg_bram_0_i_66_n_6;
  wire mem_reg_bram_0_i_66_n_7;
  wire mem_reg_bram_0_i_66_n_8;
  wire mem_reg_bram_0_i_66_n_9;
  wire mem_reg_bram_0_i_67_n_10;
  wire mem_reg_bram_0_i_67_n_11;
  wire mem_reg_bram_0_i_67_n_12;
  wire mem_reg_bram_0_i_67_n_5;
  wire mem_reg_bram_0_i_67_n_6;
  wire mem_reg_bram_0_i_67_n_7;
  wire mem_reg_bram_0_i_67_n_8;
  wire mem_reg_bram_0_i_67_n_9;
  wire mem_reg_bram_0_i_68__0_n_5;
  wire mem_reg_bram_0_i_69_n_5;
  wire mem_reg_bram_0_i_70_n_5;
  wire mem_reg_bram_0_i_71_n_5;
  wire mem_reg_bram_0_i_72_n_5;
  wire mem_reg_bram_0_i_73_n_5;
  wire mem_reg_bram_0_i_74_n_5;
  wire mem_reg_bram_0_i_75_n_5;
  wire mem_reg_bram_0_i_76_n_10;
  wire mem_reg_bram_0_i_76_n_11;
  wire mem_reg_bram_0_i_76_n_12;
  wire mem_reg_bram_0_i_76_n_5;
  wire mem_reg_bram_0_i_76_n_6;
  wire mem_reg_bram_0_i_76_n_7;
  wire mem_reg_bram_0_i_76_n_8;
  wire mem_reg_bram_0_i_76_n_9;
  wire mem_reg_bram_0_i_77__0_n_5;
  wire mem_reg_bram_0_i_78__0_n_5;
  wire mem_reg_bram_0_i_79__0_n_5;
  wire mem_reg_bram_0_i_80__0_n_5;
  wire mem_reg_bram_0_i_81__0_n_5;
  wire mem_reg_bram_0_i_82__0_n_5;
  wire mem_reg_bram_0_i_83__0_n_5;
  wire mem_reg_bram_0_i_84__0_n_5;
  wire mem_reg_bram_0_i_85_n_10;
  wire mem_reg_bram_0_i_85_n_11;
  wire mem_reg_bram_0_i_85_n_12;
  wire mem_reg_bram_0_i_85_n_5;
  wire mem_reg_bram_0_i_85_n_6;
  wire mem_reg_bram_0_i_85_n_7;
  wire mem_reg_bram_0_i_85_n_8;
  wire mem_reg_bram_0_i_85_n_9;
  wire mem_reg_bram_0_i_86_n_5;
  wire mem_reg_bram_0_i_87_n_5;
  wire mem_reg_bram_0_i_88_n_5;
  wire mem_reg_bram_0_i_89_n_5;
  wire mem_reg_bram_0_i_90_n_5;
  wire mem_reg_bram_0_i_91_n_5;
  wire mem_reg_bram_0_i_92_n_5;
  wire mem_reg_bram_0_i_93_n_5;
  wire mem_reg_bram_0_i_94_n_5;
  wire mem_reg_bram_0_i_95_n_5;
  wire mem_reg_bram_0_i_96_n_5;
  wire mem_reg_bram_0_i_97_n_5;
  wire mem_reg_bram_0_i_98_n_5;
  wire mem_reg_bram_0_i_99_n_5;
  wire mul_mul_16s_16s_32_4_1_U53_n_10;
  wire mul_mul_16s_16s_32_4_1_U53_n_11;
  wire mul_mul_16s_16s_32_4_1_U53_n_12;
  wire mul_mul_16s_16s_32_4_1_U53_n_13;
  wire mul_mul_16s_16s_32_4_1_U53_n_14;
  wire mul_mul_16s_16s_32_4_1_U53_n_15;
  wire mul_mul_16s_16s_32_4_1_U53_n_16;
  wire mul_mul_16s_16s_32_4_1_U53_n_17;
  wire mul_mul_16s_16s_32_4_1_U53_n_18;
  wire mul_mul_16s_16s_32_4_1_U53_n_19;
  wire mul_mul_16s_16s_32_4_1_U53_n_20;
  wire mul_mul_16s_16s_32_4_1_U53_n_21;
  wire mul_mul_16s_16s_32_4_1_U53_n_22;
  wire mul_mul_16s_16s_32_4_1_U53_n_23;
  wire mul_mul_16s_16s_32_4_1_U53_n_24;
  wire mul_mul_16s_16s_32_4_1_U53_n_25;
  wire mul_mul_16s_16s_32_4_1_U53_n_26;
  wire mul_mul_16s_16s_32_4_1_U53_n_27;
  wire mul_mul_16s_16s_32_4_1_U53_n_28;
  wire mul_mul_16s_16s_32_4_1_U53_n_29;
  wire mul_mul_16s_16s_32_4_1_U53_n_30;
  wire mul_mul_16s_16s_32_4_1_U53_n_31;
  wire mul_mul_16s_16s_32_4_1_U53_n_32;
  wire mul_mul_16s_16s_32_4_1_U53_n_33;
  wire mul_mul_16s_16s_32_4_1_U53_n_34;
  wire mul_mul_16s_16s_32_4_1_U53_n_35;
  wire mul_mul_16s_16s_32_4_1_U53_n_36;
  wire mul_mul_16s_16s_32_4_1_U53_n_37;
  wire mul_mul_16s_16s_32_4_1_U53_n_38;
  wire mul_mul_16s_16s_32_4_1_U53_n_39;
  wire mul_mul_16s_16s_32_4_1_U53_n_40;
  wire mul_mul_16s_16s_32_4_1_U53_n_41;
  wire mul_mul_16s_16s_32_4_1_U53_n_42;
  wire mul_mul_16s_16s_32_4_1_U53_n_43;
  wire mul_mul_16s_16s_32_4_1_U53_n_44;
  wire mul_mul_16s_16s_32_4_1_U53_n_45;
  wire mul_mul_16s_16s_32_4_1_U53_n_46;
  wire mul_mul_16s_16s_32_4_1_U53_n_47;
  wire mul_mul_16s_16s_32_4_1_U53_n_48;
  wire mul_mul_16s_16s_32_4_1_U53_n_49;
  wire mul_mul_16s_16s_32_4_1_U53_n_5;
  wire mul_mul_16s_16s_32_4_1_U53_n_50;
  wire mul_mul_16s_16s_32_4_1_U53_n_51;
  wire mul_mul_16s_16s_32_4_1_U53_n_52;
  wire mul_mul_16s_16s_32_4_1_U53_n_6;
  wire mul_mul_16s_16s_32_4_1_U53_n_7;
  wire mul_mul_16s_16s_32_4_1_U53_n_8;
  wire mul_mul_16s_16s_32_4_1_U53_n_9;
  wire [1:0]p_0_in;
  wire [10:0]p_0_in0_out;
  wire p_3_in;
  wire push;
  wire [11:0]select_ln3450_10_fu_1386_p3;
  wire [31:0]select_ln3450_11_fu_1470_p3;
  wire [11:0]select_ln3450_2_fu_654_p3;
  wire [14:0]select_ln3450_3_fu_827_p3;
  wire [17:0]select_ln3450_4_fu_904_p3;
  wire [20:0]select_ln3450_5_fu_984_p3;
  wire [23:0]select_ln3450_6_fu_1066_p3;
  wire select_ln3450_6_reg_20270;
  wire \select_ln3450_6_reg_2027[14]_i_10_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_11_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_12_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_13_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_14_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_15_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_16_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_17_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_4_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_5_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_6_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_7_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_8_n_5 ;
  wire \select_ln3450_6_reg_2027[14]_i_9_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_2_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_3_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_4_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_5_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_6_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_7_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_8_n_5 ;
  wire \select_ln3450_6_reg_2027[22]_i_9_n_5 ;
  wire \select_ln3450_6_reg_2027[6]_i_2_n_5 ;
  wire \select_ln3450_6_reg_2027[6]_i_3_n_5 ;
  wire \select_ln3450_6_reg_2027[6]_i_4_n_5 ;
  wire \select_ln3450_6_reg_2027[6]_i_5_n_5 ;
  wire \select_ln3450_6_reg_2027[6]_i_6_n_5 ;
  wire \select_ln3450_6_reg_2027[6]_i_7_n_5 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_10 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_11 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_12 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_5 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_6 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_7 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_8 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_1_n_9 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_10 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_11 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_12 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_5 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_6 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_7 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_8 ;
  wire \select_ln3450_6_reg_2027_reg[14]_i_3_n_9 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_10 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_11 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_12 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_5 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_6 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_7 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_8 ;
  wire \select_ln3450_6_reg_2027_reg[22]_i_1_n_9 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_10 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_11 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_12 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_5 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_6 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_7 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_8 ;
  wire \select_ln3450_6_reg_2027_reg[6]_i_1_n_9 ;
  wire [26:0]select_ln3450_7_fu_1144_p3;
  wire [28:0]select_ln3450_8_fu_1225_p3;
  wire [12:2]tmpQ_10_fu_1336_p13;
  wire [5:2]tmpQ_4_fu_784_p6;
  wire [9:3]tmpQ_8_fu_1097_p10;
  wire [1:0]tmp_10_cast_reg_1950;
  wire [1:0]tmp_10_cast_reg_1950_pp0_iter6_reg;
  wire [1:0]tmp_11_cast_reg_1955;
  wire [1:0]tmp_11_cast_reg_1955_pp0_iter6_reg;
  wire [1:0]tmp_12_cast_reg_1960;
  wire [1:0]tmp_12_cast_reg_1960_pp0_iter6_reg;
  wire [1:0]tmp_12_cast_reg_1960_pp0_iter7_reg;
  wire [1:0]tmp_1313_cast_reg_1965;
  wire [1:0]tmp_1313_cast_reg_1965_pp0_iter6_reg;
  wire [1:0]tmp_1313_cast_reg_1965_pp0_iter7_reg;
  wire [1:0]tmp_14_cast_reg_1970;
  wire \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2_n_5 ;
  wire \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2_n_5 ;
  wire tmp_14_reg_2068;
  wire tmp_17_reg_2100;
  wire [7:0]\tmp_17_reg_2100_reg[0]_0 ;
  wire [1:0]tmp_5_cast_reg_1925;
  wire [1:0]tmp_6_cast_reg_1930;
  wire [1:0]tmp_7_cast_reg_1935;
  wire tmp_7_reg_1914;
  wire [1:0]tmp_8_cast_reg_1940;
  wire [1:0]tmp_9_cast_reg_1945;
  wire [1:0]tmp_9_cast_reg_1945_pp0_iter6_reg;
  wire [1:0]trunc_ln67_reg_1853;
  wire \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2_n_5 ;
  wire \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2_n_5 ;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start;
  wire xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read;
  wire xor_ln3471_10_fu_1401_p2;
  wire \xor_ln3471_10_reg_2086[0]_i_3_n_5 ;
  wire \xor_ln3471_10_reg_2086[0]_i_4_n_5 ;
  wire \xor_ln3471_10_reg_2086[0]_i_5_n_5 ;
  wire \xor_ln3471_10_reg_2086[0]_i_6_n_5 ;
  wire \xor_ln3471_10_reg_2086[0]_i_7_n_5 ;
  wire \xor_ln3471_10_reg_2086[0]_i_8_n_5 ;
  wire \xor_ln3471_10_reg_2086[0]_i_9_n_5 ;
  wire \xor_ln3471_10_reg_2086_reg[0]_i_2_n_10 ;
  wire \xor_ln3471_10_reg_2086_reg[0]_i_2_n_11 ;
  wire \xor_ln3471_10_reg_2086_reg[0]_i_2_n_12 ;
  wire \xor_ln3471_10_reg_2086_reg[0]_i_2_n_7 ;
  wire \xor_ln3471_10_reg_2086_reg[0]_i_2_n_8 ;
  wire \xor_ln3471_10_reg_2086_reg[0]_i_2_n_9 ;
  wire xor_ln3471_11_fu_1486_p2;
  wire [6:0]\xor_ln3471_11_reg_2093_reg[0]_0 ;
  wire xor_ln3471_1_fu_583_p2;
  wire xor_ln3471_3_fu_842_p2;
  wire \xor_ln3471_3_reg_1988[0]_i_10_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_11_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_12_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_13_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_14_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_15_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_3_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_4_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_5_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_6_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_7_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_8_n_5 ;
  wire \xor_ln3471_3_reg_1988[0]_i_9_n_5 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_1_n_10 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_1_n_11 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_1_n_12 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_1_n_8 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_1_n_9 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_10 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_11 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_12 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_5 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_6 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_7 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_8 ;
  wire \xor_ln3471_3_reg_1988_reg[0]_i_2_n_9 ;
  wire xor_ln3471_4_fu_920_p2;
  wire \xor_ln3471_4_reg_2001[0]_i_2_n_5 ;
  wire \xor_ln3471_4_reg_2001[0]_i_3_n_5 ;
  wire \xor_ln3471_4_reg_2001_reg[0]_i_1_n_12 ;
  wire xor_ln3471_5_fu_1000_p2;
  wire \xor_ln3471_5_reg_2014[0]_i_12_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_13_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_14_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_15_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_16_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_17_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_18_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_19_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_21_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_22_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_23_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_24_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_25_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_26_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_27_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_28_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_29_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_30_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_31_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_32_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_33_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_34_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_5_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_6_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_7_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_8_n_5 ;
  wire \xor_ln3471_5_reg_2014[0]_i_9_n_5 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_10 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_11 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_12 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_5 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_6 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_7 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_8 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_11_n_9 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_2_n_10 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_2_n_11 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_2_n_12 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_2_n_9 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_10 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_11 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_12 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_5 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_6 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_7 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_8 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_3_n_9 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_10 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_11 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_12 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_5 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_6 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_7 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_8 ;
  wire \xor_ln3471_5_reg_2014_reg[0]_i_4_n_9 ;
  wire \xor_ln3471_6_reg_2038[0]_i_1_n_5 ;
  wire xor_ln3471_7_fu_1159_p2;
  wire \xor_ln3471_7_reg_2048[0]_i_2_n_5 ;
  wire \xor_ln3471_7_reg_2048[0]_i_3_n_5 ;
  wire \xor_ln3471_7_reg_2048_reg[0]_i_1_n_12 ;
  wire xor_ln3471_8_fu_1241_p2;
  wire \xor_ln3471_8_reg_2058[0]_i_10_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_11_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_12_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_13_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_14_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_15_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_16_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_3_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_4_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_5_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_6_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_7_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_8_n_5 ;
  wire \xor_ln3471_8_reg_2058[0]_i_9_n_5 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_1_n_10 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_1_n_11 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_1_n_12 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_1_n_8 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_1_n_9 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_10 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_11 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_12 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_5 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_6 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_7 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_8 ;
  wire \xor_ln3471_8_reg_2058_reg[0]_i_2_n_9 ;
  wire xor_ln3471_fu_498_p2;
  wire [7:6]\NLW_empty_82_reg_2106_reg[29]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_empty_82_reg_2106_reg[29]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_empty_82_reg_2106_reg[29]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_empty_82_reg_2106_reg[29]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_empty_reg_2074_reg[29]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_empty_reg_2074_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_empty_reg_2074_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:6]NLW_mem_reg_bram_0_i_26_CO_UNCONNECTED;
  wire [7:5]NLW_mem_reg_bram_0_i_26_O_UNCONNECTED;
  wire [7:6]NLW_mem_reg_bram_0_i_27_CO_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_27_O_UNCONNECTED;
  wire [7:6]NLW_mem_reg_bram_0_i_28_CO_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_28_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_39_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_47_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_57_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_66_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_76_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_i_85_O_UNCONNECTED;
  wire [0:0]\NLW_select_ln3450_6_reg_2027_reg[14]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_select_ln3450_6_reg_2027_reg[23]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_select_ln3450_6_reg_2027_reg[23]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_select_ln3450_6_reg_2027_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_xor_ln3471_5_reg_2014_reg[0]_i_11_O_UNCONNECTED ;
  wire [7:4]\NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .I2(ap_CS_fsm_state13),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln72_fu_291_p2),
        .O(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000022F22222)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter9_reg_n_5),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(icmp_ln79_fu_303_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm[3]_i_2__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000F200F200F200)) 
    ap_enable_reg_pp0_iter0_i_1__8
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln72_fu_291_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(p_3_in),
        .I5(icmp_ln79_fu_303_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__8_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_rst_n),
        .I3(icmp_ln79_fu_303_p2),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SR));
  LUT6 #(
    .INIT(64'hDD000000F0F00000)) 
    ap_enable_reg_pp0_iter9_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln72_fu_291_p2),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(ap_enable_reg_pp0_iter9_reg_n_5),
        .I4(ap_rst_n),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter9_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter9_reg_n_5),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_82_reg_2106[0]_i_1 
       (.I0(tmp_1313_cast_reg_1965_pp0_iter7_reg[0]),
        .O(\empty_82_reg_2106[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_10 
       (.I0(tmpQ_10_fu_1336_p13[7]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[7]),
        .O(\empty_82_reg_2106[16]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_11 
       (.I0(tmpQ_10_fu_1336_p13[7]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[6]),
        .O(\empty_82_reg_2106[16]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_12 
       (.I0(tmpQ_10_fu_1336_p13[6]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[5]),
        .O(\empty_82_reg_2106[16]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_13 
       (.I0(tmpQ_10_fu_1336_p13[5]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[4]),
        .O(\empty_82_reg_2106[16]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_14 
       (.I0(tmpQ_10_fu_1336_p13[4]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[3]),
        .O(\empty_82_reg_2106[16]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_15 
       (.I0(tmpQ_10_fu_1336_p13[3]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[2]),
        .O(\empty_82_reg_2106[16]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_82_reg_2106[16]_i_16 
       (.I0(tmp_14_reg_2068),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[1]),
        .O(\empty_82_reg_2106[16]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_82_reg_2106[16]_i_17 
       (.I0(R_1_10_fu_1330_p3[0]),
        .O(select_ln3450_10_fu_1386_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_82_reg_2106[16]_i_18 
       (.I0(tmp_12_cast_reg_1960_pp0_iter7_reg[1]),
        .O(\empty_82_reg_2106[16]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[16]_i_3 
       (.I0(select_ln3450_11_fu_1470_p3[13]),
        .I1(select_ln3450_11_fu_1470_p3[14]),
        .O(\empty_82_reg_2106[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[16]_i_4 
       (.I0(select_ln3450_11_fu_1470_p3[13]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .O(\empty_82_reg_2106[16]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_5 
       (.I0(tmpQ_10_fu_1336_p13[12]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[12]),
        .O(\empty_82_reg_2106[16]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_6 
       (.I0(tmpQ_10_fu_1336_p13[11]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[11]),
        .O(\empty_82_reg_2106[16]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_7 
       (.I0(tmpQ_10_fu_1336_p13[10]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[10]),
        .O(\empty_82_reg_2106[16]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_8 
       (.I0(tmpQ_10_fu_1336_p13[9]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[9]),
        .O(\empty_82_reg_2106[16]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[16]_i_9 
       (.I0(tmpQ_10_fu_1336_p13[8]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[8]),
        .O(\empty_82_reg_2106[16]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_10 
       (.I0(select_ln3450_11_fu_1470_p3[14]),
        .I1(select_ln3450_11_fu_1470_p3[15]),
        .O(\empty_82_reg_2106[24]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_15 
       (.I0(tmpQ_10_fu_1336_p13[12]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[11]),
        .O(\empty_82_reg_2106[24]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_16 
       (.I0(tmpQ_10_fu_1336_p13[11]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[10]),
        .O(\empty_82_reg_2106[24]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_17 
       (.I0(tmpQ_10_fu_1336_p13[10]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[9]),
        .O(\empty_82_reg_2106[24]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_18 
       (.I0(tmpQ_10_fu_1336_p13[9]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[8]),
        .O(\empty_82_reg_2106[24]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_19 
       (.I0(tmpQ_10_fu_1336_p13[8]),
        .I1(\empty_reg_2074_reg[27]_0 [18]),
        .I2(select_ln3450_10_fu_1386_p3[7]),
        .O(\empty_82_reg_2106[24]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_20 
       (.I0(tmpQ_10_fu_1336_p13[8]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[8]),
        .O(\empty_82_reg_2106[24]_i_20_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_21 
       (.I0(tmpQ_10_fu_1336_p13[7]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[7]),
        .O(\empty_82_reg_2106[24]_i_21_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_22 
       (.I0(tmpQ_10_fu_1336_p13[6]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[6]),
        .O(\empty_82_reg_2106[24]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_23 
       (.I0(tmpQ_10_fu_1336_p13[5]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[5]),
        .O(\empty_82_reg_2106[24]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_24 
       (.I0(tmpQ_10_fu_1336_p13[4]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[4]),
        .O(\empty_82_reg_2106[24]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[24]_i_25 
       (.I0(tmpQ_10_fu_1336_p13[3]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[3]),
        .O(\empty_82_reg_2106[24]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_82_reg_2106[24]_i_26 
       (.I0(R_1_10_fu_1330_p3[1]),
        .O(\empty_82_reg_2106[24]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_3 
       (.I0(select_ln3450_11_fu_1470_p3[21]),
        .I1(select_ln3450_11_fu_1470_p3[22]),
        .O(\empty_82_reg_2106[24]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_4 
       (.I0(select_ln3450_11_fu_1470_p3[20]),
        .I1(select_ln3450_11_fu_1470_p3[21]),
        .O(\empty_82_reg_2106[24]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_5 
       (.I0(select_ln3450_11_fu_1470_p3[19]),
        .I1(select_ln3450_11_fu_1470_p3[20]),
        .O(\empty_82_reg_2106[24]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_6 
       (.I0(select_ln3450_11_fu_1470_p3[18]),
        .I1(select_ln3450_11_fu_1470_p3[19]),
        .O(\empty_82_reg_2106[24]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_7 
       (.I0(select_ln3450_11_fu_1470_p3[17]),
        .I1(select_ln3450_11_fu_1470_p3[18]),
        .O(\empty_82_reg_2106[24]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_8 
       (.I0(select_ln3450_11_fu_1470_p3[16]),
        .I1(select_ln3450_11_fu_1470_p3[17]),
        .O(\empty_82_reg_2106[24]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[24]_i_9 
       (.I0(select_ln3450_11_fu_1470_p3[15]),
        .I1(select_ln3450_11_fu_1470_p3[16]),
        .O(\empty_82_reg_2106[24]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_82_reg_2106[29]_i_1 
       (.I0(icmp_ln79_reg_1822_pp0_iter7_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(empty_82_reg_21060));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_10 
       (.I0(select_ln3450_11_fu_1470_p3[23]),
        .I1(select_ln3450_11_fu_1470_p3[24]),
        .O(\empty_82_reg_2106[29]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_11 
       (.I0(select_ln3450_11_fu_1470_p3[22]),
        .I1(select_ln3450_11_fu_1470_p3[23]),
        .O(\empty_82_reg_2106[29]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_29 
       (.I0(R_1_10_fu_1330_p3[23]),
        .I1(R_1_10_fu_1330_p3[24]),
        .O(\empty_82_reg_2106[29]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_30 
       (.I0(R_1_10_fu_1330_p3[22]),
        .I1(R_1_10_fu_1330_p3[23]),
        .O(\empty_82_reg_2106[29]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_31 
       (.I0(R_1_10_fu_1330_p3[21]),
        .I1(R_1_10_fu_1330_p3[22]),
        .O(\empty_82_reg_2106[29]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_32 
       (.I0(R_1_10_fu_1330_p3[20]),
        .I1(R_1_10_fu_1330_p3[21]),
        .O(\empty_82_reg_2106[29]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_33 
       (.I0(R_1_10_fu_1330_p3[19]),
        .I1(R_1_10_fu_1330_p3[20]),
        .O(\empty_82_reg_2106[29]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_34 
       (.I0(R_1_10_fu_1330_p3[18]),
        .I1(R_1_10_fu_1330_p3[19]),
        .O(\empty_82_reg_2106[29]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_35 
       (.I0(R_1_10_fu_1330_p3[17]),
        .I1(R_1_10_fu_1330_p3[18]),
        .O(\empty_82_reg_2106[29]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_36 
       (.I0(R_1_10_fu_1330_p3[16]),
        .I1(R_1_10_fu_1330_p3[17]),
        .O(\empty_82_reg_2106[29]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_37 
       (.I0(R_1_10_fu_1330_p3[15]),
        .I1(R_1_10_fu_1330_p3[16]),
        .O(\empty_82_reg_2106[29]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_38 
       (.I0(R_1_10_fu_1330_p3[14]),
        .I1(R_1_10_fu_1330_p3[15]),
        .O(\empty_82_reg_2106[29]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_39 
       (.I0(R_1_10_fu_1330_p3[13]),
        .I1(R_1_10_fu_1330_p3[14]),
        .O(\empty_82_reg_2106[29]_i_39_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_40 
       (.I0(R_1_10_fu_1330_p3[13]),
        .I1(tmp_14_reg_2068),
        .O(\empty_82_reg_2106[29]_i_40_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[29]_i_41 
       (.I0(tmpQ_10_fu_1336_p13[12]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[12]),
        .O(\empty_82_reg_2106[29]_i_41_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[29]_i_42 
       (.I0(tmpQ_10_fu_1336_p13[11]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[11]),
        .O(\empty_82_reg_2106[29]_i_42_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[29]_i_43 
       (.I0(tmpQ_10_fu_1336_p13[10]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[10]),
        .O(\empty_82_reg_2106[29]_i_43_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[29]_i_44 
       (.I0(tmpQ_10_fu_1336_p13[9]),
        .I1(tmp_14_reg_2068),
        .I2(R_1_10_fu_1330_p3[9]),
        .O(\empty_82_reg_2106[29]_i_44_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_5 
       (.I0(select_ln3450_11_fu_1470_p3[28]),
        .I1(select_ln3450_11_fu_1470_p3[29]),
        .O(\empty_82_reg_2106[29]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_6 
       (.I0(select_ln3450_11_fu_1470_p3[27]),
        .I1(select_ln3450_11_fu_1470_p3[28]),
        .O(\empty_82_reg_2106[29]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_7 
       (.I0(select_ln3450_11_fu_1470_p3[26]),
        .I1(select_ln3450_11_fu_1470_p3[27]),
        .O(\empty_82_reg_2106[29]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_8 
       (.I0(select_ln3450_11_fu_1470_p3[25]),
        .I1(select_ln3450_11_fu_1470_p3[26]),
        .O(\empty_82_reg_2106[29]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_82_reg_2106[29]_i_9 
       (.I0(select_ln3450_11_fu_1470_p3[24]),
        .I1(select_ln3450_11_fu_1470_p3[25]),
        .O(\empty_82_reg_2106[29]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[8]_i_2 
       (.I0(tmpQ_10_fu_1336_p13[6]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[6]),
        .O(\empty_82_reg_2106[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[8]_i_3 
       (.I0(tmpQ_10_fu_1336_p13[5]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[5]),
        .O(\empty_82_reg_2106[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[8]_i_4 
       (.I0(tmpQ_10_fu_1336_p13[4]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[4]),
        .O(\empty_82_reg_2106[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_82_reg_2106[8]_i_5 
       (.I0(tmpQ_10_fu_1336_p13[3]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[3]),
        .O(\empty_82_reg_2106[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_82_reg_2106[8]_i_6 
       (.I0(tmp_14_reg_2068),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[2]),
        .O(\empty_82_reg_2106[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_82_reg_2106[8]_i_7 
       (.I0(\empty_reg_2074_reg[27]_0 [18]),
        .I1(select_ln3450_11_fu_1470_p3[31]),
        .I2(select_ln3450_11_fu_1470_p3[1]),
        .O(\empty_82_reg_2106[8]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_82_reg_2106[8]_i_8 
       (.I0(tmp_12_cast_reg_1960_pp0_iter7_reg[0]),
        .O(select_ln3450_11_fu_1470_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_82_reg_2106[8]_i_9 
       (.I0(tmp_1313_cast_reg_1965_pp0_iter7_reg[1]),
        .O(\empty_82_reg_2106[8]_i_9_n_5 ));
  FDRE \empty_82_reg_2106_reg[0] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106[0]_i_1_n_5 ),
        .Q(R_1_13_fu_1582_p3[2]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[10] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_19 ),
        .Q(R_1_13_fu_1582_p3[12]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[11] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_18 ),
        .Q(R_1_13_fu_1582_p3[13]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[12] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_17 ),
        .Q(R_1_13_fu_1582_p3[14]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[13] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_16 ),
        .Q(R_1_13_fu_1582_p3[15]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[14] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_15 ),
        .Q(R_1_13_fu_1582_p3[16]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[15] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_14 ),
        .Q(R_1_13_fu_1582_p3[17]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[16] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_13 ),
        .Q(R_1_13_fu_1582_p3[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[16]_i_1 
       (.CI(\empty_82_reg_2106_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[16]_i_1_n_5 ,\empty_82_reg_2106_reg[16]_i_1_n_6 ,\empty_82_reg_2106_reg[16]_i_1_n_7 ,\empty_82_reg_2106_reg[16]_i_1_n_8 ,\empty_82_reg_2106_reg[16]_i_1_n_9 ,\empty_82_reg_2106_reg[16]_i_1_n_10 ,\empty_82_reg_2106_reg[16]_i_1_n_11 ,\empty_82_reg_2106_reg[16]_i_1_n_12 }),
        .DI({select_ln3450_11_fu_1470_p3[13],select_ln3450_11_fu_1470_p3[31],select_ln3450_11_fu_1470_p3[12:7]}),
        .O({\empty_82_reg_2106_reg[16]_i_1_n_13 ,\empty_82_reg_2106_reg[16]_i_1_n_14 ,\empty_82_reg_2106_reg[16]_i_1_n_15 ,\empty_82_reg_2106_reg[16]_i_1_n_16 ,\empty_82_reg_2106_reg[16]_i_1_n_17 ,\empty_82_reg_2106_reg[16]_i_1_n_18 ,\empty_82_reg_2106_reg[16]_i_1_n_19 ,\empty_82_reg_2106_reg[16]_i_1_n_20 }),
        .S({\empty_82_reg_2106[16]_i_3_n_5 ,\empty_82_reg_2106[16]_i_4_n_5 ,\empty_82_reg_2106[16]_i_5_n_5 ,\empty_82_reg_2106[16]_i_6_n_5 ,\empty_82_reg_2106[16]_i_7_n_5 ,\empty_82_reg_2106[16]_i_8_n_5 ,\empty_82_reg_2106[16]_i_9_n_5 ,\empty_82_reg_2106[16]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[16]_i_2 
       (.CI(tmp_12_cast_reg_1960_pp0_iter7_reg[0]),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[16]_i_2_n_5 ,\empty_82_reg_2106_reg[16]_i_2_n_6 ,\empty_82_reg_2106_reg[16]_i_2_n_7 ,\empty_82_reg_2106_reg[16]_i_2_n_8 ,\empty_82_reg_2106_reg[16]_i_2_n_9 ,\empty_82_reg_2106_reg[16]_i_2_n_10 ,\empty_82_reg_2106_reg[16]_i_2_n_11 ,\empty_82_reg_2106_reg[16]_i_2_n_12 }),
        .DI({select_ln3450_10_fu_1386_p3[6:1],1'b0,tmp_12_cast_reg_1960_pp0_iter7_reg[1]}),
        .O(select_ln3450_11_fu_1470_p3[8:1]),
        .S({\empty_82_reg_2106[16]_i_11_n_5 ,\empty_82_reg_2106[16]_i_12_n_5 ,\empty_82_reg_2106[16]_i_13_n_5 ,\empty_82_reg_2106[16]_i_14_n_5 ,\empty_82_reg_2106[16]_i_15_n_5 ,\empty_82_reg_2106[16]_i_16_n_5 ,select_ln3450_10_fu_1386_p3[0],\empty_82_reg_2106[16]_i_18_n_5 }));
  FDRE \empty_82_reg_2106_reg[17] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_20 ),
        .Q(R_1_13_fu_1582_p3[19]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[18] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_19 ),
        .Q(R_1_13_fu_1582_p3[20]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[19] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_18 ),
        .Q(R_1_13_fu_1582_p3[21]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[1] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_20 ),
        .Q(R_1_13_fu_1582_p3[3]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[20] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_17 ),
        .Q(R_1_13_fu_1582_p3[22]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[21] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_16 ),
        .Q(R_1_13_fu_1582_p3[23]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[22] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_15 ),
        .Q(R_1_13_fu_1582_p3[24]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[23] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_14 ),
        .Q(R_1_13_fu_1582_p3[25]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[24] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[24]_i_1_n_13 ),
        .Q(R_1_13_fu_1582_p3[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[24]_i_1 
       (.CI(\empty_82_reg_2106_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[24]_i_1_n_5 ,\empty_82_reg_2106_reg[24]_i_1_n_6 ,\empty_82_reg_2106_reg[24]_i_1_n_7 ,\empty_82_reg_2106_reg[24]_i_1_n_8 ,\empty_82_reg_2106_reg[24]_i_1_n_9 ,\empty_82_reg_2106_reg[24]_i_1_n_10 ,\empty_82_reg_2106_reg[24]_i_1_n_11 ,\empty_82_reg_2106_reg[24]_i_1_n_12 }),
        .DI(select_ln3450_11_fu_1470_p3[21:14]),
        .O({\empty_82_reg_2106_reg[24]_i_1_n_13 ,\empty_82_reg_2106_reg[24]_i_1_n_14 ,\empty_82_reg_2106_reg[24]_i_1_n_15 ,\empty_82_reg_2106_reg[24]_i_1_n_16 ,\empty_82_reg_2106_reg[24]_i_1_n_17 ,\empty_82_reg_2106_reg[24]_i_1_n_18 ,\empty_82_reg_2106_reg[24]_i_1_n_19 ,\empty_82_reg_2106_reg[24]_i_1_n_20 }),
        .S({\empty_82_reg_2106[24]_i_3_n_5 ,\empty_82_reg_2106[24]_i_4_n_5 ,\empty_82_reg_2106[24]_i_5_n_5 ,\empty_82_reg_2106[24]_i_6_n_5 ,\empty_82_reg_2106[24]_i_7_n_5 ,\empty_82_reg_2106[24]_i_8_n_5 ,\empty_82_reg_2106[24]_i_9_n_5 ,\empty_82_reg_2106[24]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[24]_i_11 
       (.CI(R_1_10_fu_1330_p3[0]),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[24]_i_11_n_5 ,\empty_82_reg_2106_reg[24]_i_11_n_6 ,\empty_82_reg_2106_reg[24]_i_11_n_7 ,\empty_82_reg_2106_reg[24]_i_11_n_8 ,\empty_82_reg_2106_reg[24]_i_11_n_9 ,\empty_82_reg_2106_reg[24]_i_11_n_10 ,\empty_82_reg_2106_reg[24]_i_11_n_11 ,\empty_82_reg_2106_reg[24]_i_11_n_12 }),
        .DI({R_1_10_fu_1330_p3[8:3],1'b0,R_1_10_fu_1330_p3[1]}),
        .O(select_ln3450_10_fu_1386_p3[8:1]),
        .S({\empty_82_reg_2106[24]_i_20_n_5 ,\empty_82_reg_2106[24]_i_21_n_5 ,\empty_82_reg_2106[24]_i_22_n_5 ,\empty_82_reg_2106[24]_i_23_n_5 ,\empty_82_reg_2106[24]_i_24_n_5 ,\empty_82_reg_2106[24]_i_25_n_5 ,R_1_10_fu_1330_p3[2],\empty_82_reg_2106[24]_i_26_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[24]_i_2 
       (.CI(\empty_82_reg_2106_reg[16]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[24]_i_2_n_5 ,\empty_82_reg_2106_reg[24]_i_2_n_6 ,\empty_82_reg_2106_reg[24]_i_2_n_7 ,\empty_82_reg_2106_reg[24]_i_2_n_8 ,\empty_82_reg_2106_reg[24]_i_2_n_9 ,\empty_82_reg_2106_reg[24]_i_2_n_10 ,\empty_82_reg_2106_reg[24]_i_2_n_11 ,\empty_82_reg_2106_reg[24]_i_2_n_12 }),
        .DI({\empty_reg_2074_reg[27]_0 [1:0],\empty_reg_2074_reg[27]_0 [18],select_ln3450_10_fu_1386_p3[11:7]}),
        .O(select_ln3450_11_fu_1470_p3[16:9]),
        .S({\empty_82_reg_2106_reg[24]_0 ,\empty_82_reg_2106[24]_i_15_n_5 ,\empty_82_reg_2106[24]_i_16_n_5 ,\empty_82_reg_2106[24]_i_17_n_5 ,\empty_82_reg_2106[24]_i_18_n_5 ,\empty_82_reg_2106[24]_i_19_n_5 }));
  FDRE \empty_82_reg_2106_reg[25] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[29]_i_2_n_20 ),
        .Q(R_1_13_fu_1582_p3[27]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[26] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[29]_i_2_n_19 ),
        .Q(R_1_13_fu_1582_p3[28]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[27] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[29]_i_2_n_18 ),
        .Q(R_1_13_fu_1582_p3[29]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[28] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[29]_i_2_n_17 ),
        .Q(R_1_13_fu_1582_p3[30]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[29] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[29]_i_2_n_16 ),
        .Q(R_1_13_fu_1582_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[29]_i_12 
       (.CI(\empty_82_reg_2106_reg[29]_i_20_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[29]_i_12_n_5 ,\empty_82_reg_2106_reg[29]_i_12_n_6 ,\empty_82_reg_2106_reg[29]_i_12_n_7 ,\empty_82_reg_2106_reg[29]_i_12_n_8 ,\empty_82_reg_2106_reg[29]_i_12_n_9 ,\empty_82_reg_2106_reg[29]_i_12_n_10 ,\empty_82_reg_2106_reg[29]_i_12_n_11 ,\empty_82_reg_2106_reg[29]_i_12_n_12 }),
        .DI(R_1_10_fu_1330_p3[23:16]),
        .O(\empty_reg_2074_reg[27]_0 [12:5]),
        .S({\empty_82_reg_2106[29]_i_29_n_5 ,\empty_82_reg_2106[29]_i_30_n_5 ,\empty_82_reg_2106[29]_i_31_n_5 ,\empty_82_reg_2106[29]_i_32_n_5 ,\empty_82_reg_2106[29]_i_33_n_5 ,\empty_82_reg_2106[29]_i_34_n_5 ,\empty_82_reg_2106[29]_i_35_n_5 ,\empty_82_reg_2106[29]_i_36_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[29]_i_2 
       (.CI(\empty_82_reg_2106_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_82_reg_2106_reg[29]_i_2_CO_UNCONNECTED [7:6],\empty_82_reg_2106_reg[29]_i_2_n_7 ,\empty_82_reg_2106_reg[29]_i_2_n_8 ,\empty_82_reg_2106_reg[29]_i_2_n_9 ,\empty_82_reg_2106_reg[29]_i_2_n_10 ,\empty_82_reg_2106_reg[29]_i_2_n_11 ,\empty_82_reg_2106_reg[29]_i_2_n_12 }),
        .DI({1'b0,1'b0,select_ln3450_11_fu_1470_p3[27:22]}),
        .O({\NLW_empty_82_reg_2106_reg[29]_i_2_O_UNCONNECTED [7],\empty_82_reg_2106_reg[29]_i_2_n_14 ,\NLW_empty_82_reg_2106_reg[29]_i_2_O_UNCONNECTED [5],\empty_82_reg_2106_reg[29]_i_2_n_16 ,\empty_82_reg_2106_reg[29]_i_2_n_17 ,\empty_82_reg_2106_reg[29]_i_2_n_18 ,\empty_82_reg_2106_reg[29]_i_2_n_19 ,\empty_82_reg_2106_reg[29]_i_2_n_20 }),
        .S({1'b0,\empty_82_reg_2106[29]_i_5_n_5 ,\empty_82_reg_2106[29]_i_6_n_5 ,\empty_82_reg_2106[29]_i_7_n_5 ,\empty_82_reg_2106[29]_i_8_n_5 ,\empty_82_reg_2106[29]_i_9_n_5 ,\empty_82_reg_2106[29]_i_10_n_5 ,\empty_82_reg_2106[29]_i_11_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[29]_i_20 
       (.CI(\empty_82_reg_2106_reg[24]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[29]_i_20_n_5 ,\empty_82_reg_2106_reg[29]_i_20_n_6 ,\empty_82_reg_2106_reg[29]_i_20_n_7 ,\empty_82_reg_2106_reg[29]_i_20_n_8 ,\empty_82_reg_2106_reg[29]_i_20_n_9 ,\empty_82_reg_2106_reg[29]_i_20_n_10 ,\empty_82_reg_2106_reg[29]_i_20_n_11 ,\empty_82_reg_2106_reg[29]_i_20_n_12 }),
        .DI({R_1_10_fu_1330_p3[15:13],tmp_14_reg_2068,R_1_10_fu_1330_p3[12:9]}),
        .O({\empty_reg_2074_reg[27]_0 [4:0],select_ln3450_10_fu_1386_p3[11:9]}),
        .S({\empty_82_reg_2106[29]_i_37_n_5 ,\empty_82_reg_2106[29]_i_38_n_5 ,\empty_82_reg_2106[29]_i_39_n_5 ,\empty_82_reg_2106[29]_i_40_n_5 ,\empty_82_reg_2106[29]_i_41_n_5 ,\empty_82_reg_2106[29]_i_42_n_5 ,\empty_82_reg_2106[29]_i_43_n_5 ,\empty_82_reg_2106[29]_i_44_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[29]_i_3 
       (.CI(\empty_82_reg_2106_reg[29]_i_4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_82_reg_2106_reg[29]_i_3_CO_UNCONNECTED [7:6],\empty_82_reg_2106_reg[29]_i_3_n_7 ,\empty_82_reg_2106_reg[29]_i_3_n_8 ,\empty_82_reg_2106_reg[29]_i_3_n_9 ,\empty_82_reg_2106_reg[29]_i_3_n_10 ,\empty_82_reg_2106_reg[29]_i_3_n_11 ,\empty_82_reg_2106_reg[29]_i_3_n_12 }),
        .DI({1'b0,1'b0,\empty_reg_2074_reg[27]_0 [15:10]}),
        .O({\NLW_empty_82_reg_2106_reg[29]_i_3_O_UNCONNECTED [7],select_ln3450_11_fu_1470_p3[31:25]}),
        .S({1'b0,\xor_ln3471_11_reg_2093_reg[0]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[29]_i_4 
       (.CI(\empty_82_reg_2106_reg[24]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[29]_i_4_n_5 ,\empty_82_reg_2106_reg[29]_i_4_n_6 ,\empty_82_reg_2106_reg[29]_i_4_n_7 ,\empty_82_reg_2106_reg[29]_i_4_n_8 ,\empty_82_reg_2106_reg[29]_i_4_n_9 ,\empty_82_reg_2106_reg[29]_i_4_n_10 ,\empty_82_reg_2106_reg[29]_i_4_n_11 ,\empty_82_reg_2106_reg[29]_i_4_n_12 }),
        .DI(\empty_reg_2074_reg[27]_0 [9:2]),
        .O(select_ln3450_11_fu_1470_p3[24:17]),
        .S(\tmp_17_reg_2100_reg[0]_0 ));
  FDRE \empty_82_reg_2106_reg[2] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_19 ),
        .Q(R_1_13_fu_1582_p3[4]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[3] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_18 ),
        .Q(R_1_13_fu_1582_p3[5]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[4] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_17 ),
        .Q(R_1_13_fu_1582_p3[6]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[5] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_16 ),
        .Q(R_1_13_fu_1582_p3[7]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[6] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_15 ),
        .Q(R_1_13_fu_1582_p3[8]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[7] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_14 ),
        .Q(R_1_13_fu_1582_p3[9]),
        .R(1'b0));
  FDRE \empty_82_reg_2106_reg[8] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[8]_i_1_n_13 ),
        .Q(R_1_13_fu_1582_p3[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_reg_2106_reg[8]_i_1 
       (.CI(tmp_1313_cast_reg_1965_pp0_iter7_reg[0]),
        .CI_TOP(1'b0),
        .CO({\empty_82_reg_2106_reg[8]_i_1_n_5 ,\empty_82_reg_2106_reg[8]_i_1_n_6 ,\empty_82_reg_2106_reg[8]_i_1_n_7 ,\empty_82_reg_2106_reg[8]_i_1_n_8 ,\empty_82_reg_2106_reg[8]_i_1_n_9 ,\empty_82_reg_2106_reg[8]_i_1_n_10 ,\empty_82_reg_2106_reg[8]_i_1_n_11 ,\empty_82_reg_2106_reg[8]_i_1_n_12 }),
        .DI({select_ln3450_11_fu_1470_p3[6:1],1'b0,tmp_1313_cast_reg_1965_pp0_iter7_reg[1]}),
        .O({\empty_82_reg_2106_reg[8]_i_1_n_13 ,\empty_82_reg_2106_reg[8]_i_1_n_14 ,\empty_82_reg_2106_reg[8]_i_1_n_15 ,\empty_82_reg_2106_reg[8]_i_1_n_16 ,\empty_82_reg_2106_reg[8]_i_1_n_17 ,\empty_82_reg_2106_reg[8]_i_1_n_18 ,\empty_82_reg_2106_reg[8]_i_1_n_19 ,\empty_82_reg_2106_reg[8]_i_1_n_20 }),
        .S({\empty_82_reg_2106[8]_i_2_n_5 ,\empty_82_reg_2106[8]_i_3_n_5 ,\empty_82_reg_2106[8]_i_4_n_5 ,\empty_82_reg_2106[8]_i_5_n_5 ,\empty_82_reg_2106[8]_i_6_n_5 ,\empty_82_reg_2106[8]_i_7_n_5 ,select_ln3450_11_fu_1470_p3[0],\empty_82_reg_2106[8]_i_9_n_5 }));
  FDRE \empty_82_reg_2106_reg[9] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[16]_i_1_n_20 ),
        .Q(R_1_13_fu_1582_p3[11]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_2074[0]_i_1 
       (.I0(tmp_10_cast_reg_1950_pp0_iter6_reg[0]),
        .O(\empty_reg_2074[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[16]_i_10 
       (.I0(tmpQ_8_fu_1097_p10[7]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[7]),
        .O(\empty_reg_2074[16]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_2074[16]_i_2 
       (.I0(select_ln3450_8_fu_1225_p3[10]),
        .O(\empty_reg_2074[16]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[16]_i_3 
       (.I0(select_ln3450_8_fu_1225_p3[13]),
        .I1(select_ln3450_8_fu_1225_p3[14]),
        .O(\empty_reg_2074[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[16]_i_4 
       (.I0(select_ln3450_8_fu_1225_p3[12]),
        .I1(select_ln3450_8_fu_1225_p3[13]),
        .O(\empty_reg_2074[16]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[16]_i_5 
       (.I0(select_ln3450_8_fu_1225_p3[11]),
        .I1(select_ln3450_8_fu_1225_p3[12]),
        .O(\empty_reg_2074[16]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[16]_i_6 
       (.I0(select_ln3450_8_fu_1225_p3[10]),
        .I1(select_ln3450_8_fu_1225_p3[11]),
        .O(\empty_reg_2074[16]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_2074[16]_i_7 
       (.I0(select_ln3450_8_fu_1225_p3[10]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .O(\empty_reg_2074[16]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[16]_i_8 
       (.I0(tmpQ_8_fu_1097_p10[9]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[9]),
        .O(\empty_reg_2074[16]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[16]_i_9 
       (.I0(tmpQ_8_fu_1097_p10[8]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[8]),
        .O(\empty_reg_2074[16]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_10 
       (.I0(select_ln3450_8_fu_1225_p3[14]),
        .I1(select_ln3450_8_fu_1225_p3[15]),
        .O(\empty_reg_2074[24]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_2074[24]_i_11 
       (.I0(xor_ln3471_7_fu_1159_p2),
        .O(select_ln3450_7_fu_1144_p3[26]));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_13 
       (.I0(select_ln3450_7_fu_1144_p3[11]),
        .I1(select_ln3450_7_fu_1144_p3[12]),
        .O(\empty_reg_2074[24]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_14 
       (.I0(select_ln3450_7_fu_1144_p3[10]),
        .I1(select_ln3450_7_fu_1144_p3[11]),
        .O(\empty_reg_2074[24]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_2074[24]_i_15 
       (.I0(xor_ln3471_7_fu_1159_p2),
        .I1(select_ln3450_7_fu_1144_p3[10]),
        .O(\empty_reg_2074[24]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_2074[24]_i_16 
       (.I0(xor_ln3471_7_fu_1159_p2),
        .I1(select_ln3450_7_fu_1144_p3[9]),
        .O(\empty_reg_2074[24]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[24]_i_17 
       (.I0(select_ln3450_7_fu_1144_p3[8]),
        .I1(tmpQ_8_fu_1097_p10[9]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[24]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[24]_i_18 
       (.I0(select_ln3450_7_fu_1144_p3[7]),
        .I1(tmpQ_8_fu_1097_p10[8]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[24]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[24]_i_19 
       (.I0(select_ln3450_7_fu_1144_p3[6]),
        .I1(tmpQ_8_fu_1097_p10[7]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[24]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[24]_i_20 
       (.I0(select_ln3450_7_fu_1144_p3[5]),
        .I1(tmpQ_8_fu_1097_p10[6]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[24]_i_20_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[24]_i_21 
       (.I0(R_1_8_cast_fu_1093_p1[7]),
        .I1(tmpQ_8_fu_1097_p10[7]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[24]_i_21_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[24]_i_22 
       (.I0(R_1_8_cast_fu_1093_p1[6]),
        .I1(tmpQ_8_fu_1097_p10[6]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[24]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[24]_i_23 
       (.I0(R_1_8_cast_fu_1093_p1[5]),
        .I1(tmpQ_8_fu_1097_p10[5]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[24]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[24]_i_24 
       (.I0(R_1_8_cast_fu_1093_p1[4]),
        .I1(tmpQ_8_fu_1097_p10[4]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[24]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[24]_i_25 
       (.I0(R_1_8_cast_fu_1093_p1[3]),
        .I1(tmpQ_8_fu_1097_p10[3]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[24]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_2074[24]_i_26 
       (.I0(R_1_8_cast_fu_1093_p1[1]),
        .O(\empty_reg_2074[24]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_2074[24]_i_27 
       (.I0(R_1_8_cast_fu_1093_p1[0]),
        .I1(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[24]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_3 
       (.I0(select_ln3450_8_fu_1225_p3[21]),
        .I1(select_ln3450_8_fu_1225_p3[22]),
        .O(\empty_reg_2074[24]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_4 
       (.I0(select_ln3450_8_fu_1225_p3[20]),
        .I1(select_ln3450_8_fu_1225_p3[21]),
        .O(\empty_reg_2074[24]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_5 
       (.I0(select_ln3450_8_fu_1225_p3[19]),
        .I1(select_ln3450_8_fu_1225_p3[20]),
        .O(\empty_reg_2074[24]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_6 
       (.I0(select_ln3450_8_fu_1225_p3[18]),
        .I1(select_ln3450_8_fu_1225_p3[19]),
        .O(\empty_reg_2074[24]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_7 
       (.I0(select_ln3450_8_fu_1225_p3[17]),
        .I1(select_ln3450_8_fu_1225_p3[18]),
        .O(\empty_reg_2074[24]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_8 
       (.I0(select_ln3450_8_fu_1225_p3[16]),
        .I1(select_ln3450_8_fu_1225_p3[17]),
        .O(\empty_reg_2074[24]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[24]_i_9 
       (.I0(select_ln3450_8_fu_1225_p3[15]),
        .I1(select_ln3450_8_fu_1225_p3[16]),
        .O(\empty_reg_2074[24]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_reg_2074[29]_i_1 
       (.I0(icmp_ln79_reg_1822_pp0_iter6_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(empty_reg_20740));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_10 
       (.I0(select_ln3450_8_fu_1225_p3[22]),
        .I1(select_ln3450_8_fu_1225_p3[23]),
        .O(\empty_reg_2074[29]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_12 
       (.I0(select_ln3450_7_fu_1144_p3[19]),
        .I1(select_ln3450_7_fu_1144_p3[20]),
        .O(\empty_reg_2074[29]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_13 
       (.I0(select_ln3450_7_fu_1144_p3[18]),
        .I1(select_ln3450_7_fu_1144_p3[19]),
        .O(\empty_reg_2074[29]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_14 
       (.I0(select_ln3450_7_fu_1144_p3[17]),
        .I1(select_ln3450_7_fu_1144_p3[18]),
        .O(\empty_reg_2074[29]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_15 
       (.I0(select_ln3450_7_fu_1144_p3[16]),
        .I1(select_ln3450_7_fu_1144_p3[17]),
        .O(\empty_reg_2074[29]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_16 
       (.I0(select_ln3450_7_fu_1144_p3[15]),
        .I1(select_ln3450_7_fu_1144_p3[16]),
        .O(\empty_reg_2074[29]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_17 
       (.I0(select_ln3450_7_fu_1144_p3[14]),
        .I1(select_ln3450_7_fu_1144_p3[15]),
        .O(\empty_reg_2074[29]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_18 
       (.I0(select_ln3450_7_fu_1144_p3[13]),
        .I1(select_ln3450_7_fu_1144_p3[14]),
        .O(\empty_reg_2074[29]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_19 
       (.I0(select_ln3450_7_fu_1144_p3[12]),
        .I1(select_ln3450_7_fu_1144_p3[13]),
        .O(\empty_reg_2074[29]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_20 
       (.I0(R_1_8_cast_fu_1093_p1[14]),
        .I1(R_1_8_cast_fu_1093_p1[15]),
        .O(\empty_reg_2074[29]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_21 
       (.I0(R_1_8_cast_fu_1093_p1[13]),
        .I1(R_1_8_cast_fu_1093_p1[14]),
        .O(\empty_reg_2074[29]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_22 
       (.I0(R_1_8_cast_fu_1093_p1[12]),
        .I1(R_1_8_cast_fu_1093_p1[13]),
        .O(\empty_reg_2074[29]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_23 
       (.I0(R_1_8_cast_fu_1093_p1[11]),
        .I1(R_1_8_cast_fu_1093_p1[12]),
        .O(\empty_reg_2074[29]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_24 
       (.I0(R_1_8_cast_fu_1093_p1[25]),
        .I1(R_1_8_cast_fu_1093_p1[11]),
        .O(\empty_reg_2074[29]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_25 
       (.I0(R_1_8_cast_fu_1093_p1[25]),
        .I1(R_1_8_cast_fu_1093_p1[10]),
        .O(\empty_reg_2074[29]_i_25_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[29]_i_26 
       (.I0(R_1_8_cast_fu_1093_p1[9]),
        .I1(tmpQ_8_fu_1097_p10[9]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[29]_i_26_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[29]_i_27 
       (.I0(R_1_8_cast_fu_1093_p1[8]),
        .I1(tmpQ_8_fu_1097_p10[8]),
        .I2(R_1_8_cast_fu_1093_p1[25]),
        .O(\empty_reg_2074[29]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_2074[29]_i_4 
       (.I0(select_ln3450_8_fu_1225_p3[28]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .O(\empty_reg_2074[29]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_5 
       (.I0(select_ln3450_8_fu_1225_p3[27]),
        .I1(select_ln3450_8_fu_1225_p3[28]),
        .O(\empty_reg_2074[29]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_6 
       (.I0(select_ln3450_8_fu_1225_p3[26]),
        .I1(select_ln3450_8_fu_1225_p3[27]),
        .O(\empty_reg_2074[29]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_7 
       (.I0(select_ln3450_8_fu_1225_p3[25]),
        .I1(select_ln3450_8_fu_1225_p3[26]),
        .O(\empty_reg_2074[29]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_8 
       (.I0(select_ln3450_8_fu_1225_p3[24]),
        .I1(select_ln3450_8_fu_1225_p3[25]),
        .O(\empty_reg_2074[29]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[29]_i_9 
       (.I0(select_ln3450_8_fu_1225_p3[23]),
        .I1(select_ln3450_8_fu_1225_p3[24]),
        .O(\empty_reg_2074[29]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_10 
       (.I0(select_ln3450_7_fu_1144_p3[4]),
        .I1(tmpQ_8_fu_1097_p10[5]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[8]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_11 
       (.I0(select_ln3450_7_fu_1144_p3[3]),
        .I1(tmpQ_8_fu_1097_p10[4]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[8]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_12 
       (.I0(select_ln3450_7_fu_1144_p3[2]),
        .I1(tmpQ_8_fu_1097_p10[3]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[8]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[8]_i_13 
       (.I0(select_ln3450_7_fu_1144_p3[1]),
        .I1(R_1_8_cast_fu_1093_p1[25]),
        .I2(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[8]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_2074[8]_i_14 
       (.I0(tmp_9_cast_reg_1945_pp0_iter6_reg[1]),
        .O(\empty_reg_2074[8]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_2074[8]_i_15 
       (.I0(tmp_9_cast_reg_1945_pp0_iter6_reg[0]),
        .I1(xor_ln3471_7_fu_1159_p2),
        .O(\empty_reg_2074[8]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_3 
       (.I0(tmpQ_8_fu_1097_p10[6]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[6]),
        .O(\empty_reg_2074[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_4 
       (.I0(tmpQ_8_fu_1097_p10[5]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[5]),
        .O(\empty_reg_2074[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_5 
       (.I0(tmpQ_8_fu_1097_p10[4]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[4]),
        .O(\empty_reg_2074[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_6 
       (.I0(tmpQ_8_fu_1097_p10[3]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[3]),
        .O(\empty_reg_2074[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \empty_reg_2074[8]_i_7 
       (.I0(R_1_8_cast_fu_1093_p1[25]),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[2]),
        .O(\empty_reg_2074[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_reg_2074[8]_i_8 
       (.I0(xor_ln3471_7_fu_1159_p2),
        .I1(xor_ln3471_8_fu_1241_p2),
        .I2(select_ln3450_8_fu_1225_p3[1]),
        .O(\empty_reg_2074[8]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_2074[8]_i_9 
       (.I0(tmp_10_cast_reg_1950_pp0_iter6_reg[1]),
        .O(\empty_reg_2074[8]_i_9_n_5 ));
  FDRE \empty_reg_2074_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074[0]_i_1_n_5 ),
        .Q(R_1_10_fu_1330_p3[2]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[10] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_19 ),
        .Q(R_1_10_fu_1330_p3[12]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[11] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_18 ),
        .Q(R_1_10_fu_1330_p3[13]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[12] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_17 ),
        .Q(R_1_10_fu_1330_p3[14]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[13] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_16 ),
        .Q(R_1_10_fu_1330_p3[15]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[14] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_15 ),
        .Q(R_1_10_fu_1330_p3[16]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[15] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_14 ),
        .Q(R_1_10_fu_1330_p3[17]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[16] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_13 ),
        .Q(R_1_10_fu_1330_p3[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[16]_i_1 
       (.CI(\empty_reg_2074_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[16]_i_1_n_5 ,\empty_reg_2074_reg[16]_i_1_n_6 ,\empty_reg_2074_reg[16]_i_1_n_7 ,\empty_reg_2074_reg[16]_i_1_n_8 ,\empty_reg_2074_reg[16]_i_1_n_9 ,\empty_reg_2074_reg[16]_i_1_n_10 ,\empty_reg_2074_reg[16]_i_1_n_11 ,\empty_reg_2074_reg[16]_i_1_n_12 }),
        .DI({select_ln3450_8_fu_1225_p3[13:10],\empty_reg_2074[16]_i_2_n_5 ,select_ln3450_8_fu_1225_p3[9:7]}),
        .O({\empty_reg_2074_reg[16]_i_1_n_13 ,\empty_reg_2074_reg[16]_i_1_n_14 ,\empty_reg_2074_reg[16]_i_1_n_15 ,\empty_reg_2074_reg[16]_i_1_n_16 ,\empty_reg_2074_reg[16]_i_1_n_17 ,\empty_reg_2074_reg[16]_i_1_n_18 ,\empty_reg_2074_reg[16]_i_1_n_19 ,\empty_reg_2074_reg[16]_i_1_n_20 }),
        .S({\empty_reg_2074[16]_i_3_n_5 ,\empty_reg_2074[16]_i_4_n_5 ,\empty_reg_2074[16]_i_5_n_5 ,\empty_reg_2074[16]_i_6_n_5 ,\empty_reg_2074[16]_i_7_n_5 ,\empty_reg_2074[16]_i_8_n_5 ,\empty_reg_2074[16]_i_9_n_5 ,\empty_reg_2074[16]_i_10_n_5 }));
  FDRE \empty_reg_2074_reg[17] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_20 ),
        .Q(R_1_10_fu_1330_p3[19]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[18] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_19 ),
        .Q(R_1_10_fu_1330_p3[20]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[19] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_18 ),
        .Q(R_1_10_fu_1330_p3[21]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[1] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_20 ),
        .Q(R_1_10_fu_1330_p3[3]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[20] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_17 ),
        .Q(R_1_10_fu_1330_p3[22]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[21] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_16 ),
        .Q(R_1_10_fu_1330_p3[23]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[22] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_15 ),
        .Q(R_1_10_fu_1330_p3[24]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[23] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_14 ),
        .Q(R_1_10_fu_1330_p3[25]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[24] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[24]_i_1_n_13 ),
        .Q(R_1_10_fu_1330_p3[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[24]_i_1 
       (.CI(\empty_reg_2074_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[24]_i_1_n_5 ,\empty_reg_2074_reg[24]_i_1_n_6 ,\empty_reg_2074_reg[24]_i_1_n_7 ,\empty_reg_2074_reg[24]_i_1_n_8 ,\empty_reg_2074_reg[24]_i_1_n_9 ,\empty_reg_2074_reg[24]_i_1_n_10 ,\empty_reg_2074_reg[24]_i_1_n_11 ,\empty_reg_2074_reg[24]_i_1_n_12 }),
        .DI(select_ln3450_8_fu_1225_p3[21:14]),
        .O({\empty_reg_2074_reg[24]_i_1_n_13 ,\empty_reg_2074_reg[24]_i_1_n_14 ,\empty_reg_2074_reg[24]_i_1_n_15 ,\empty_reg_2074_reg[24]_i_1_n_16 ,\empty_reg_2074_reg[24]_i_1_n_17 ,\empty_reg_2074_reg[24]_i_1_n_18 ,\empty_reg_2074_reg[24]_i_1_n_19 ,\empty_reg_2074_reg[24]_i_1_n_20 }),
        .S({\empty_reg_2074[24]_i_3_n_5 ,\empty_reg_2074[24]_i_4_n_5 ,\empty_reg_2074[24]_i_5_n_5 ,\empty_reg_2074[24]_i_6_n_5 ,\empty_reg_2074[24]_i_7_n_5 ,\empty_reg_2074[24]_i_8_n_5 ,\empty_reg_2074[24]_i_9_n_5 ,\empty_reg_2074[24]_i_10_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[24]_i_12 
       (.CI(\xor_ln3471_6_reg_2038[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[24]_i_12_n_5 ,\empty_reg_2074_reg[24]_i_12_n_6 ,\empty_reg_2074_reg[24]_i_12_n_7 ,\empty_reg_2074_reg[24]_i_12_n_8 ,\empty_reg_2074_reg[24]_i_12_n_9 ,\empty_reg_2074_reg[24]_i_12_n_10 ,\empty_reg_2074_reg[24]_i_12_n_11 ,\empty_reg_2074_reg[24]_i_12_n_12 }),
        .DI(R_1_8_cast_fu_1093_p1[7:0]),
        .O(select_ln3450_7_fu_1144_p3[7:0]),
        .S({\empty_reg_2074[24]_i_21_n_5 ,\empty_reg_2074[24]_i_22_n_5 ,\empty_reg_2074[24]_i_23_n_5 ,\empty_reg_2074[24]_i_24_n_5 ,\empty_reg_2074[24]_i_25_n_5 ,R_1_8_cast_fu_1093_p1[2],\empty_reg_2074[24]_i_26_n_5 ,\empty_reg_2074[24]_i_27_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[24]_i_2 
       (.CI(\empty_reg_2074_reg[8]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[24]_i_2_n_5 ,\empty_reg_2074_reg[24]_i_2_n_6 ,\empty_reg_2074_reg[24]_i_2_n_7 ,\empty_reg_2074_reg[24]_i_2_n_8 ,\empty_reg_2074_reg[24]_i_2_n_9 ,\empty_reg_2074_reg[24]_i_2_n_10 ,\empty_reg_2074_reg[24]_i_2_n_11 ,\empty_reg_2074_reg[24]_i_2_n_12 }),
        .DI({select_ln3450_7_fu_1144_p3[11:10],select_ln3450_7_fu_1144_p3[26],xor_ln3471_7_fu_1159_p2,select_ln3450_7_fu_1144_p3[8:5]}),
        .O(select_ln3450_8_fu_1225_p3[14:7]),
        .S({\empty_reg_2074[24]_i_13_n_5 ,\empty_reg_2074[24]_i_14_n_5 ,\empty_reg_2074[24]_i_15_n_5 ,\empty_reg_2074[24]_i_16_n_5 ,\empty_reg_2074[24]_i_17_n_5 ,\empty_reg_2074[24]_i_18_n_5 ,\empty_reg_2074[24]_i_19_n_5 ,\empty_reg_2074[24]_i_20_n_5 }));
  FDRE \empty_reg_2074_reg[25] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[29]_i_2_n_20 ),
        .Q(R_1_10_fu_1330_p3[27]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[26] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[29]_i_2_n_19 ),
        .Q(R_1_10_fu_1330_p3[28]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[27] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[29]_i_2_n_18 ),
        .Q(R_1_10_fu_1330_p3[29]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[28] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[29]_i_2_n_17 ),
        .Q(R_1_10_fu_1330_p3[30]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[29] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[29]_i_2_n_16 ),
        .Q(R_1_10_fu_1330_p3[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[29]_i_11 
       (.CI(\empty_reg_2074_reg[24]_i_12_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[29]_i_11_n_5 ,\empty_reg_2074_reg[29]_i_11_n_6 ,\empty_reg_2074_reg[29]_i_11_n_7 ,\empty_reg_2074_reg[29]_i_11_n_8 ,\empty_reg_2074_reg[29]_i_11_n_9 ,\empty_reg_2074_reg[29]_i_11_n_10 ,\empty_reg_2074_reg[29]_i_11_n_11 ,\empty_reg_2074_reg[29]_i_11_n_12 }),
        .DI({R_1_8_cast_fu_1093_p1[14:11],R_1_8_cast_fu_1093_p1[25],R_1_8_cast_fu_1093_p1[10:8]}),
        .O(select_ln3450_7_fu_1144_p3[15:8]),
        .S({\empty_reg_2074[29]_i_20_n_5 ,\empty_reg_2074[29]_i_21_n_5 ,\empty_reg_2074[29]_i_22_n_5 ,\empty_reg_2074[29]_i_23_n_5 ,\empty_reg_2074[29]_i_24_n_5 ,\empty_reg_2074[29]_i_25_n_5 ,\empty_reg_2074[29]_i_26_n_5 ,\empty_reg_2074[29]_i_27_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[29]_i_2 
       (.CI(\empty_reg_2074_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_reg_2074_reg[29]_i_2_CO_UNCONNECTED [7:6],\empty_reg_2074_reg[29]_i_2_n_7 ,\empty_reg_2074_reg[29]_i_2_n_8 ,\empty_reg_2074_reg[29]_i_2_n_9 ,\empty_reg_2074_reg[29]_i_2_n_10 ,\empty_reg_2074_reg[29]_i_2_n_11 ,\empty_reg_2074_reg[29]_i_2_n_12 }),
        .DI({1'b0,1'b0,select_ln3450_8_fu_1225_p3[27:22]}),
        .O({\NLW_empty_reg_2074_reg[29]_i_2_O_UNCONNECTED [7],\empty_reg_2074_reg[29]_i_2_n_14 ,\NLW_empty_reg_2074_reg[29]_i_2_O_UNCONNECTED [5],\empty_reg_2074_reg[29]_i_2_n_16 ,\empty_reg_2074_reg[29]_i_2_n_17 ,\empty_reg_2074_reg[29]_i_2_n_18 ,\empty_reg_2074_reg[29]_i_2_n_19 ,\empty_reg_2074_reg[29]_i_2_n_20 }),
        .S({1'b0,\empty_reg_2074[29]_i_4_n_5 ,\empty_reg_2074[29]_i_5_n_5 ,\empty_reg_2074[29]_i_6_n_5 ,\empty_reg_2074[29]_i_7_n_5 ,\empty_reg_2074[29]_i_8_n_5 ,\empty_reg_2074[29]_i_9_n_5 ,\empty_reg_2074[29]_i_10_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[29]_i_3 
       (.CI(\empty_reg_2074_reg[24]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[29]_i_3_n_5 ,\empty_reg_2074_reg[29]_i_3_n_6 ,\empty_reg_2074_reg[29]_i_3_n_7 ,\empty_reg_2074_reg[29]_i_3_n_8 ,\empty_reg_2074_reg[29]_i_3_n_9 ,\empty_reg_2074_reg[29]_i_3_n_10 ,\empty_reg_2074_reg[29]_i_3_n_11 ,\empty_reg_2074_reg[29]_i_3_n_12 }),
        .DI(select_ln3450_7_fu_1144_p3[19:12]),
        .O(select_ln3450_8_fu_1225_p3[22:15]),
        .S({\empty_reg_2074[29]_i_12_n_5 ,\empty_reg_2074[29]_i_13_n_5 ,\empty_reg_2074[29]_i_14_n_5 ,\empty_reg_2074[29]_i_15_n_5 ,\empty_reg_2074[29]_i_16_n_5 ,\empty_reg_2074[29]_i_17_n_5 ,\empty_reg_2074[29]_i_18_n_5 ,\empty_reg_2074[29]_i_19_n_5 }));
  FDRE \empty_reg_2074_reg[2] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_19 ),
        .Q(R_1_10_fu_1330_p3[4]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[3] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_18 ),
        .Q(R_1_10_fu_1330_p3[5]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[4] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_17 ),
        .Q(R_1_10_fu_1330_p3[6]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[5] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_16 ),
        .Q(R_1_10_fu_1330_p3[7]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[6] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_15 ),
        .Q(R_1_10_fu_1330_p3[8]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[7] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_14 ),
        .Q(R_1_10_fu_1330_p3[9]),
        .R(1'b0));
  FDRE \empty_reg_2074_reg[8] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[8]_i_1_n_13 ),
        .Q(R_1_10_fu_1330_p3[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[8]_i_1 
       (.CI(tmp_10_cast_reg_1950_pp0_iter6_reg[0]),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[8]_i_1_n_5 ,\empty_reg_2074_reg[8]_i_1_n_6 ,\empty_reg_2074_reg[8]_i_1_n_7 ,\empty_reg_2074_reg[8]_i_1_n_8 ,\empty_reg_2074_reg[8]_i_1_n_9 ,\empty_reg_2074_reg[8]_i_1_n_10 ,\empty_reg_2074_reg[8]_i_1_n_11 ,\empty_reg_2074_reg[8]_i_1_n_12 }),
        .DI({select_ln3450_8_fu_1225_p3[6:1],1'b0,tmp_10_cast_reg_1950_pp0_iter6_reg[1]}),
        .O({\empty_reg_2074_reg[8]_i_1_n_13 ,\empty_reg_2074_reg[8]_i_1_n_14 ,\empty_reg_2074_reg[8]_i_1_n_15 ,\empty_reg_2074_reg[8]_i_1_n_16 ,\empty_reg_2074_reg[8]_i_1_n_17 ,\empty_reg_2074_reg[8]_i_1_n_18 ,\empty_reg_2074_reg[8]_i_1_n_19 ,\empty_reg_2074_reg[8]_i_1_n_20 }),
        .S({\empty_reg_2074[8]_i_3_n_5 ,\empty_reg_2074[8]_i_4_n_5 ,\empty_reg_2074[8]_i_5_n_5 ,\empty_reg_2074[8]_i_6_n_5 ,\empty_reg_2074[8]_i_7_n_5 ,\empty_reg_2074[8]_i_8_n_5 ,select_ln3450_8_fu_1225_p3[0],\empty_reg_2074[8]_i_9_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_reg_2074_reg[8]_i_2 
       (.CI(xor_ln3471_7_fu_1159_p2),
        .CI_TOP(1'b0),
        .CO({\empty_reg_2074_reg[8]_i_2_n_5 ,\empty_reg_2074_reg[8]_i_2_n_6 ,\empty_reg_2074_reg[8]_i_2_n_7 ,\empty_reg_2074_reg[8]_i_2_n_8 ,\empty_reg_2074_reg[8]_i_2_n_9 ,\empty_reg_2074_reg[8]_i_2_n_10 ,\empty_reg_2074_reg[8]_i_2_n_11 ,\empty_reg_2074_reg[8]_i_2_n_12 }),
        .DI({select_ln3450_7_fu_1144_p3[4:0],tmp_9_cast_reg_1945_pp0_iter6_reg,1'b0}),
        .O({select_ln3450_8_fu_1225_p3[6:0],\NLW_empty_reg_2074_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({\empty_reg_2074[8]_i_10_n_5 ,\empty_reg_2074[8]_i_11_n_5 ,\empty_reg_2074[8]_i_12_n_5 ,\empty_reg_2074[8]_i_13_n_5 ,select_ln3450_7_fu_1144_p3[0],\empty_reg_2074[8]_i_14_n_5 ,\empty_reg_2074[8]_i_15_n_5 ,1'b1}));
  FDRE \empty_reg_2074_reg[9] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[16]_i_1_n_20 ),
        .Q(R_1_10_fu_1330_p3[11]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1817[0]_i_1 
       (.I0(\i_reg_269_reg_n_5_[0] ),
        .O(i_2_fu_297_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1817[10]_i_1 
       (.I0(\i_reg_269_reg_n_5_[8] ),
        .I1(\i_reg_269_reg_n_5_[6] ),
        .I2(\i_2_reg_1817[10]_i_2_n_5 ),
        .I3(\i_reg_269_reg_n_5_[7] ),
        .I4(\i_reg_269_reg_n_5_[9] ),
        .I5(\i_reg_269_reg_n_5_[10] ),
        .O(i_2_fu_297_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_1817[10]_i_2 
       (.I0(\i_reg_269_reg_n_5_[5] ),
        .I1(\i_reg_269_reg_n_5_[3] ),
        .I2(\i_reg_269_reg_n_5_[1] ),
        .I3(\i_reg_269_reg_n_5_[0] ),
        .I4(\i_reg_269_reg_n_5_[2] ),
        .I5(\i_reg_269_reg_n_5_[4] ),
        .O(\i_2_reg_1817[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1817[1]_i_1 
       (.I0(\i_reg_269_reg_n_5_[0] ),
        .I1(\i_reg_269_reg_n_5_[1] ),
        .O(i_2_fu_297_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1817[2]_i_1 
       (.I0(\i_reg_269_reg_n_5_[0] ),
        .I1(\i_reg_269_reg_n_5_[1] ),
        .I2(\i_reg_269_reg_n_5_[2] ),
        .O(i_2_fu_297_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1817[3]_i_1 
       (.I0(\i_reg_269_reg_n_5_[1] ),
        .I1(\i_reg_269_reg_n_5_[0] ),
        .I2(\i_reg_269_reg_n_5_[2] ),
        .I3(\i_reg_269_reg_n_5_[3] ),
        .O(i_2_fu_297_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1817[4]_i_1 
       (.I0(\i_reg_269_reg_n_5_[2] ),
        .I1(\i_reg_269_reg_n_5_[0] ),
        .I2(\i_reg_269_reg_n_5_[1] ),
        .I3(\i_reg_269_reg_n_5_[3] ),
        .I4(\i_reg_269_reg_n_5_[4] ),
        .O(i_2_fu_297_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1817[5]_i_1 
       (.I0(\i_reg_269_reg_n_5_[3] ),
        .I1(\i_reg_269_reg_n_5_[1] ),
        .I2(\i_reg_269_reg_n_5_[0] ),
        .I3(\i_reg_269_reg_n_5_[2] ),
        .I4(\i_reg_269_reg_n_5_[4] ),
        .I5(\i_reg_269_reg_n_5_[5] ),
        .O(i_2_fu_297_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1817[6]_i_1 
       (.I0(\i_2_reg_1817[10]_i_2_n_5 ),
        .I1(\i_reg_269_reg_n_5_[6] ),
        .O(i_2_fu_297_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1817[7]_i_1 
       (.I0(\i_2_reg_1817[10]_i_2_n_5 ),
        .I1(\i_reg_269_reg_n_5_[6] ),
        .I2(\i_reg_269_reg_n_5_[7] ),
        .O(i_2_fu_297_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1817[8]_i_1 
       (.I0(\i_reg_269_reg_n_5_[6] ),
        .I1(\i_2_reg_1817[10]_i_2_n_5 ),
        .I2(\i_reg_269_reg_n_5_[7] ),
        .I3(\i_reg_269_reg_n_5_[8] ),
        .O(i_2_fu_297_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1817[9]_i_1 
       (.I0(\i_reg_269_reg_n_5_[7] ),
        .I1(\i_2_reg_1817[10]_i_2_n_5 ),
        .I2(\i_reg_269_reg_n_5_[6] ),
        .I3(\i_reg_269_reg_n_5_[8] ),
        .I4(\i_reg_269_reg_n_5_[9] ),
        .O(i_2_fu_297_p2[9]));
  FDRE \i_2_reg_1817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[0]),
        .Q(i_2_reg_1817[0]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[10]),
        .Q(i_2_reg_1817[10]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[1]),
        .Q(i_2_reg_1817[1]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[2]),
        .Q(i_2_reg_1817[2]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[3]),
        .Q(i_2_reg_1817[3]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[4]),
        .Q(i_2_reg_1817[4]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[5]),
        .Q(i_2_reg_1817[5]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[6]),
        .Q(i_2_reg_1817[6]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[7]),
        .Q(i_2_reg_1817[7]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[8]),
        .Q(i_2_reg_1817[8]),
        .R(1'b0));
  FDRE \i_2_reg_1817_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_297_p2[9]),
        .Q(i_2_reg_1817[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_269[10]_i_1 
       (.I0(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state13),
        .O(i_reg_269));
  FDRE \i_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[0]),
        .Q(\i_reg_269_reg_n_5_[0] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[10]),
        .Q(\i_reg_269_reg_n_5_[10] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[1]),
        .Q(\i_reg_269_reg_n_5_[1] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[2]),
        .Q(\i_reg_269_reg_n_5_[2] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[3]),
        .Q(\i_reg_269_reg_n_5_[3] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[4]),
        .Q(\i_reg_269_reg_n_5_[4] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[5]),
        .Q(\i_reg_269_reg_n_5_[5] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[6]),
        .Q(\i_reg_269_reg_n_5_[6] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[7]),
        .Q(\i_reg_269_reg_n_5_[7] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[8]),
        .Q(\i_reg_269_reg_n_5_[8] ),
        .R(i_reg_269));
  FDRE \i_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1817[9]),
        .Q(\i_reg_269_reg_n_5_[9] ),
        .R(i_reg_269));
  FDRE \icmp_ln3471_reg_1858_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_4_fu_784_p6[5]),
        .Q(tmpQ_8_fu_1097_p10[9]),
        .R(1'b0));
  FDRE \icmp_ln3471_reg_1858_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[9]),
        .Q(tmpQ_10_fu_1336_p13[12]),
        .R(1'b0));
  FDRE \icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[12]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \icmp_ln3471_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_30),
        .Q(tmpQ_4_fu_784_p6[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70000000)) 
    \icmp_ln79_reg_1822[0]_i_2 
       (.I0(j_reg_280_reg[6]),
        .I1(j_reg_280_reg[7]),
        .I2(j_reg_280_reg[8]),
        .I3(\icmp_ln79_reg_1822[0]_i_4_n_5 ),
        .I4(\icmp_ln79_reg_1822[0]_i_5_n_5 ),
        .O(icmp_ln79_fu_303_p2));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \icmp_ln79_reg_1822[0]_i_4 
       (.I0(j_reg_280_reg[4]),
        .I1(j_reg_280_reg[5]),
        .I2(j_reg_280_reg[3]),
        .I3(j_reg_280_reg[0]),
        .I4(j_reg_280_reg[1]),
        .I5(j_reg_280_reg[2]),
        .O(\icmp_ln79_reg_1822[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \icmp_ln79_reg_1822[0]_i_5 
       (.I0(j_reg_280_reg[4]),
        .I1(j_reg_280_reg[5]),
        .I2(j_reg_280_reg[7]),
        .I3(j_reg_280_reg[8]),
        .I4(j_reg_280_reg[10]),
        .I5(j_reg_280_reg[9]),
        .O(\icmp_ln79_reg_1822[0]_i_5_n_5 ));
  FDRE \icmp_ln79_reg_1822_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(\icmp_ln79_reg_1822_reg_n_5_[0] ),
        .Q(icmp_ln79_reg_1822_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/icmp_ln79_reg_1822_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln79_reg_1822_pp0_iter1_reg),
        .Q(\icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  FDRE \icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln79_reg_1822_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln79_reg_1822_pp0_iter4_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln79_reg_1822_pp0_iter5_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln79_reg_1822_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln79_reg_1822_pp0_iter4_reg),
        .Q(icmp_ln79_reg_1822_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln79_reg_1822_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln79_reg_1822_pp0_iter5_reg),
        .Q(icmp_ln79_reg_1822_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln79_reg_1822_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln79_reg_1822_pp0_iter6_reg),
        .Q(icmp_ln79_reg_1822_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln79_reg_1822_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln79_reg_1822_pp0_iter7_reg),
        .Q(icmp_ln79_reg_1822_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln79_reg_1822_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(icmp_ln79_fu_303_p2),
        .Q(\icmp_ln79_reg_1822_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_280[0]_i_1 
       (.I0(j_reg_280_reg[0]),
        .O(j_2_fu_309_p2[0]));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \j_reg_280[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_3_in),
        .I2(icmp_ln79_fu_303_p2),
        .I3(ap_CS_fsm_state2),
        .I4(icmp_ln72_fu_291_p2),
        .O(j_reg_280));
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_280[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_3_in),
        .I2(icmp_ln79_fu_303_p2),
        .O(j_reg_2800));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_280[10]_i_3 
       (.I0(j_reg_280_reg[8]),
        .I1(j_reg_280_reg[6]),
        .I2(\j_reg_280[10]_i_5_n_5 ),
        .I3(j_reg_280_reg[7]),
        .I4(j_reg_280_reg[9]),
        .I5(j_reg_280_reg[10]),
        .O(j_2_fu_309_p2[10]));
  LUT5 #(
    .INIT(32'h31000000)) 
    \j_reg_280[10]_i_4 
       (.I0(\i_reg_269_reg_n_5_[6] ),
        .I1(\i_reg_269_reg_n_5_[8] ),
        .I2(\i_reg_269_reg_n_5_[7] ),
        .I3(\j_reg_280[10]_i_6_n_5 ),
        .I4(\j_reg_280[10]_i_7_n_5 ),
        .O(icmp_ln72_fu_291_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_280[10]_i_5 
       (.I0(j_reg_280_reg[5]),
        .I1(j_reg_280_reg[3]),
        .I2(j_reg_280_reg[1]),
        .I3(j_reg_280_reg[0]),
        .I4(j_reg_280_reg[2]),
        .I5(j_reg_280_reg[4]),
        .O(\j_reg_280[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000D5)) 
    \j_reg_280[10]_i_6 
       (.I0(\i_reg_269_reg_n_5_[5] ),
        .I1(\i_reg_269_reg_n_5_[3] ),
        .I2(\i_reg_269_reg_n_5_[4] ),
        .I3(\i_reg_269_reg_n_5_[0] ),
        .I4(\i_reg_269_reg_n_5_[1] ),
        .I5(\i_reg_269_reg_n_5_[2] ),
        .O(\j_reg_280[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \j_reg_280[10]_i_7 
       (.I0(\i_reg_269_reg_n_5_[4] ),
        .I1(\i_reg_269_reg_n_5_[5] ),
        .I2(\i_reg_269_reg_n_5_[7] ),
        .I3(\i_reg_269_reg_n_5_[8] ),
        .I4(\i_reg_269_reg_n_5_[9] ),
        .I5(\i_reg_269_reg_n_5_[10] ),
        .O(\j_reg_280[10]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_280[1]_i_1 
       (.I0(j_reg_280_reg[0]),
        .I1(j_reg_280_reg[1]),
        .O(j_2_fu_309_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_280[2]_i_1 
       (.I0(j_reg_280_reg[0]),
        .I1(j_reg_280_reg[1]),
        .I2(j_reg_280_reg[2]),
        .O(j_2_fu_309_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_280[3]_i_1 
       (.I0(j_reg_280_reg[1]),
        .I1(j_reg_280_reg[0]),
        .I2(j_reg_280_reg[2]),
        .I3(j_reg_280_reg[3]),
        .O(j_2_fu_309_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_280[4]_i_1 
       (.I0(j_reg_280_reg[2]),
        .I1(j_reg_280_reg[0]),
        .I2(j_reg_280_reg[1]),
        .I3(j_reg_280_reg[3]),
        .I4(j_reg_280_reg[4]),
        .O(j_2_fu_309_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_280[5]_i_1 
       (.I0(j_reg_280_reg[3]),
        .I1(j_reg_280_reg[1]),
        .I2(j_reg_280_reg[0]),
        .I3(j_reg_280_reg[2]),
        .I4(j_reg_280_reg[4]),
        .I5(j_reg_280_reg[5]),
        .O(j_2_fu_309_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_280[6]_i_1 
       (.I0(\j_reg_280[10]_i_5_n_5 ),
        .I1(j_reg_280_reg[6]),
        .O(j_2_fu_309_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_280[7]_i_1 
       (.I0(\j_reg_280[10]_i_5_n_5 ),
        .I1(j_reg_280_reg[6]),
        .I2(j_reg_280_reg[7]),
        .O(j_2_fu_309_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_280[8]_i_1 
       (.I0(j_reg_280_reg[6]),
        .I1(\j_reg_280[10]_i_5_n_5 ),
        .I2(j_reg_280_reg[7]),
        .I3(j_reg_280_reg[8]),
        .O(j_2_fu_309_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_280[9]_i_1 
       (.I0(j_reg_280_reg[7]),
        .I1(\j_reg_280[10]_i_5_n_5 ),
        .I2(j_reg_280_reg[6]),
        .I3(j_reg_280_reg[8]),
        .I4(j_reg_280_reg[9]),
        .O(j_2_fu_309_p2[9]));
  FDRE \j_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[0]),
        .Q(j_reg_280_reg[0]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[10]),
        .Q(j_reg_280_reg[10]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[1]),
        .Q(j_reg_280_reg[1]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[2]),
        .Q(j_reg_280_reg[2]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[3]),
        .Q(j_reg_280_reg[3]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[4]),
        .Q(j_reg_280_reg[4]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[5]),
        .Q(j_reg_280_reg[5]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[6]),
        .Q(j_reg_280_reg[6]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[7]),
        .Q(j_reg_280_reg[7]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[8]),
        .Q(j_reg_280_reg[8]),
        .R(j_reg_280));
  FDRE \j_reg_280_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_2800),
        .D(j_2_fu_309_p2[9]),
        .Q(j_reg_280_reg[9]),
        .R(j_reg_280));
  LUT6 #(
    .INIT(64'h8888788888888888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I1(gradx1_mat_data_full_n),
        .I2(p_3_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln79_reg_1822_reg_n_5_[0] ),
        .I5(gradx1_mat_data_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h8888788888888888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I1(grady1_mat_data_full_n),
        .I2(p_3_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln79_reg_1822_reg_n_5_[0] ),
        .I5(grady1_mat_data_empty_n),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[1]_i_3 
       (.I0(\icmp_ln79_reg_1822_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(p_3_in),
        .O(xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0_grady1_mat_46_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_16s_16s_32s_32_4_1 mac_muladd_16s_16s_32s_32_4_1_U54
       (.DI(xor_ln3471_1_fu_583_p2),
        .P({mac_muladd_16s_16s_32s_32_4_1_U54_n_5,mac_muladd_16s_16s_32s_32_4_1_U54_n_6,mac_muladd_16s_16s_32s_32_4_1_U54_n_7,mac_muladd_16s_16s_32s_32_4_1_U54_n_8,mac_muladd_16s_16s_32s_32_4_1_U54_n_9,mac_muladd_16s_16s_32s_32_4_1_U54_n_10,mac_muladd_16s_16s_32s_32_4_1_U54_n_11,mac_muladd_16s_16s_32s_32_4_1_U54_n_12,mac_muladd_16s_16s_32s_32_4_1_U54_n_13,mac_muladd_16s_16s_32s_32_4_1_U54_n_14,mac_muladd_16s_16s_32s_32_4_1_U54_n_15,mac_muladd_16s_16s_32s_32_4_1_U54_n_16,mac_muladd_16s_16s_32s_32_4_1_U54_n_17,mac_muladd_16s_16s_32s_32_4_1_U54_n_18,mac_muladd_16s_16s_32s_32_4_1_U54_n_19,mac_muladd_16s_16s_32s_32_4_1_U54_n_20,mac_muladd_16s_16s_32s_32_4_1_U54_n_21,mac_muladd_16s_16s_32s_32_4_1_U54_n_22,mac_muladd_16s_16s_32s_32_4_1_U54_n_23,mac_muladd_16s_16s_32s_32_4_1_U54_n_24,p_0_in,mac_muladd_16s_16s_32s_32_4_1_U54_n_27,mac_muladd_16s_16s_32s_32_4_1_U54_n_28}),
        .PCOUT({mul_mul_16s_16s_32_4_1_U53_n_5,mul_mul_16s_16s_32_4_1_U53_n_6,mul_mul_16s_16s_32_4_1_U53_n_7,mul_mul_16s_16s_32_4_1_U53_n_8,mul_mul_16s_16s_32_4_1_U53_n_9,mul_mul_16s_16s_32_4_1_U53_n_10,mul_mul_16s_16s_32_4_1_U53_n_11,mul_mul_16s_16s_32_4_1_U53_n_12,mul_mul_16s_16s_32_4_1_U53_n_13,mul_mul_16s_16s_32_4_1_U53_n_14,mul_mul_16s_16s_32_4_1_U53_n_15,mul_mul_16s_16s_32_4_1_U53_n_16,mul_mul_16s_16s_32_4_1_U53_n_17,mul_mul_16s_16s_32_4_1_U53_n_18,mul_mul_16s_16s_32_4_1_U53_n_19,mul_mul_16s_16s_32_4_1_U53_n_20,mul_mul_16s_16s_32_4_1_U53_n_21,mul_mul_16s_16s_32_4_1_U53_n_22,mul_mul_16s_16s_32_4_1_U53_n_23,mul_mul_16s_16s_32_4_1_U53_n_24,mul_mul_16s_16s_32_4_1_U53_n_25,mul_mul_16s_16s_32_4_1_U53_n_26,mul_mul_16s_16s_32_4_1_U53_n_27,mul_mul_16s_16s_32_4_1_U53_n_28,mul_mul_16s_16s_32_4_1_U53_n_29,mul_mul_16s_16s_32_4_1_U53_n_30,mul_mul_16s_16s_32_4_1_U53_n_31,mul_mul_16s_16s_32_4_1_U53_n_32,mul_mul_16s_16s_32_4_1_U53_n_33,mul_mul_16s_16s_32_4_1_U53_n_34,mul_mul_16s_16s_32_4_1_U53_n_35,mul_mul_16s_16s_32_4_1_U53_n_36,mul_mul_16s_16s_32_4_1_U53_n_37,mul_mul_16s_16s_32_4_1_U53_n_38,mul_mul_16s_16s_32_4_1_U53_n_39,mul_mul_16s_16s_32_4_1_U53_n_40,mul_mul_16s_16s_32_4_1_U53_n_41,mul_mul_16s_16s_32_4_1_U53_n_42,mul_mul_16s_16s_32_4_1_U53_n_43,mul_mul_16s_16s_32_4_1_U53_n_44,mul_mul_16s_16s_32_4_1_U53_n_45,mul_mul_16s_16s_32_4_1_U53_n_46,mul_mul_16s_16s_32_4_1_U53_n_47,mul_mul_16s_16s_32_4_1_U53_n_48,mul_mul_16s_16s_32_4_1_U53_n_49,mul_mul_16s_16s_32_4_1_U53_n_50,mul_mul_16s_16s_32_4_1_U53_n_51,mul_mul_16s_16s_32_4_1_U53_n_52}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .\icmp_ln3471_reg_1858_reg[0] (\icmp_ln79_reg_1822_reg_n_5_[0] ),
        .\icmp_ln3471_reg_1858_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_n_5),
        .\icmp_ln79_reg_1822[0]_i_3 (ap_enable_reg_pp0_iter9_reg_n_5),
        .icmp_ln79_reg_1822_pp0_iter4_reg(icmp_ln79_reg_1822_pp0_iter4_reg),
        .\icmp_ln79_reg_1822_pp0_iter4_reg_reg[0]__0 (mac_muladd_16s_16s_32s_32_4_1_U54_n_30),
        .icmp_ln79_reg_1822_pp0_iter8_reg(icmp_ln79_reg_1822_pp0_iter8_reg),
        .magnitude_mat_data_full_n(magnitude_mat_data_full_n),
        .p_0_in0_out(p_0_in0_out),
        .p_3_in(p_3_in),
        .select_ln3450_2_fu_654_p3(select_ln3450_2_fu_654_p3),
        .tmpQ_4_fu_784_p6(tmpQ_4_fu_784_p6[5]),
        .xor_ln3471_fu_498_p2(xor_ln3471_fu_498_p2));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_100
       (.I0(R_1_13_fu_1582_p3[1]),
        .O(mem_reg_bram_0_i_100_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_101
       (.I0(R_1_14_fu_1666_p3__0[8]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [5]),
        .O(mem_reg_bram_0_i_101_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_102
       (.I0(R_1_14_fu_1666_p3__0[7]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [4]),
        .O(mem_reg_bram_0_i_102_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_103
       (.I0(R_1_14_fu_1666_p3__0[6]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [3]),
        .O(mem_reg_bram_0_i_103_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_104
       (.I0(R_1_14_fu_1666_p3__0[5]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [2]),
        .O(mem_reg_bram_0_i_104_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_105
       (.I0(R_1_14_fu_1666_p3__0[4]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [1]),
        .O(mem_reg_bram_0_i_105_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_106
       (.I0(R_1_14_fu_1666_p3__0[3]),
        .I1(tmp_17_reg_2100),
        .O(mem_reg_bram_0_i_106_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_107
       (.I0(R_1_13_fu_1582_p3[0]),
        .I1(\empty_82_reg_2106_reg[27]_1 ),
        .O(mem_reg_bram_0_i_107_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_108
       (.I0(R_1_14_fu_1666_p3[1]),
        .O(mem_reg_bram_0_i_108_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_110
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [5]),
        .I1(R_1_14_fu_1666_p3__0[8]),
        .O(mem_reg_bram_0_i_110_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_111
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [4]),
        .I1(R_1_14_fu_1666_p3__0[7]),
        .O(mem_reg_bram_0_i_111_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_112
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [3]),
        .I1(R_1_14_fu_1666_p3__0[6]),
        .O(mem_reg_bram_0_i_112_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_113
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [2]),
        .I1(R_1_14_fu_1666_p3__0[5]),
        .O(mem_reg_bram_0_i_113_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_114
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [1]),
        .I1(R_1_14_fu_1666_p3__0[4]),
        .O(mem_reg_bram_0_i_114_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_115
       (.I0(tmp_17_reg_2100),
        .I1(R_1_14_fu_1666_p3__0[3]),
        .O(mem_reg_bram_0_i_115_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_116
       (.I0(\empty_82_reg_2106_reg[27]_1 ),
        .I1(R_1_13_fu_1582_p3[0]),
        .O(mem_reg_bram_0_i_116_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_117
       (.I0(R_1_14_fu_1666_p3[1]),
        .O(mem_reg_bram_0_i_117_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_bram_0_i_15
       (.I0(tmp_17_reg_2100),
        .O(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_bram_0_i_18__4
       (.I0(icmp_ln79_reg_1822_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9_reg_n_5),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q),
        .O(WEA));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_26
       (.CI(mem_reg_bram_0_i_31_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_mem_reg_bram_0_i_26_CO_UNCONNECTED[7:6],mem_reg_bram_0_i_26_n_7,mem_reg_bram_0_i_26_n_8,mem_reg_bram_0_i_26_n_9,mem_reg_bram_0_i_26_n_10,mem_reg_bram_0_i_26_n_11,mem_reg_bram_0_i_26_n_12}),
        .DI({1'b0,1'b0,R_1_13_fu_1582_p3[29:24]}),
        .O({NLW_mem_reg_bram_0_i_26_O_UNCONNECTED[7],\empty_82_reg_2106_reg[27]_1 ,NLW_mem_reg_bram_0_i_26_O_UNCONNECTED[5],\empty_82_reg_2106_reg[27]_0 [14:10]}),
        .S({1'b0,mem_reg_bram_0_i_32__0_n_5,mem_reg_bram_0_i_33__0_n_5,mem_reg_bram_0_i_34__0_n_5,mem_reg_bram_0_i_35__0_n_5,mem_reg_bram_0_i_36__0_n_5,mem_reg_bram_0_i_37__0_n_5,mem_reg_bram_0_i_38__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_27
       (.CI(mem_reg_bram_0_i_39_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_mem_reg_bram_0_i_27_CO_UNCONNECTED[7:6],mem_reg_bram_0_i_27_n_7,mem_reg_bram_0_i_27_n_8,mem_reg_bram_0_i_27_n_9,mem_reg_bram_0_i_27_n_10,mem_reg_bram_0_i_27_n_11,mem_reg_bram_0_i_27_n_12}),
        .DI({1'b0,1'b0,\empty_82_reg_2106_reg[27]_0 [13:8]}),
        .O({NLW_mem_reg_bram_0_i_27_O_UNCONNECTED[7],O,NLW_mem_reg_bram_0_i_27_O_UNCONNECTED[5:0]}),
        .S({1'b0,mem_reg_bram_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_28
       (.CI(mem_reg_bram_0_i_47_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_mem_reg_bram_0_i_28_CO_UNCONNECTED[7:6],mem_reg_bram_0_i_28_n_7,mem_reg_bram_0_i_28_n_8,mem_reg_bram_0_i_28_n_9,mem_reg_bram_0_i_28_n_10,mem_reg_bram_0_i_28_n_11,mem_reg_bram_0_i_28_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_bram_0_i_28_O_UNCONNECTED[7],\empty_82_reg_2106_reg[27]_2 ,NLW_mem_reg_bram_0_i_28_O_UNCONNECTED[5:0]}),
        .S({1'b0,\empty_82_reg_2106_reg[27]_0 [14:8]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_31
       (.CI(mem_reg_bram_0_i_48_n_5),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_31_n_5,mem_reg_bram_0_i_31_n_6,mem_reg_bram_0_i_31_n_7,mem_reg_bram_0_i_31_n_8,mem_reg_bram_0_i_31_n_9,mem_reg_bram_0_i_31_n_10,mem_reg_bram_0_i_31_n_11,mem_reg_bram_0_i_31_n_12}),
        .DI(R_1_13_fu_1582_p3[23:16]),
        .O(\empty_82_reg_2106_reg[27]_0 [9:2]),
        .S({mem_reg_bram_0_i_49__0_n_5,mem_reg_bram_0_i_50__0_n_5,mem_reg_bram_0_i_51__0_n_5,mem_reg_bram_0_i_52__0_n_5,mem_reg_bram_0_i_53__0_n_5,mem_reg_bram_0_i_54__0_n_5,mem_reg_bram_0_i_55__0_n_5,mem_reg_bram_0_i_56__0_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_32__0
       (.I0(R_1_13_fu_1582_p3[30]),
        .I1(R_1_13_fu_1582_p3[31]),
        .O(mem_reg_bram_0_i_32__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_33__0
       (.I0(R_1_13_fu_1582_p3[29]),
        .I1(R_1_13_fu_1582_p3[30]),
        .O(mem_reg_bram_0_i_33__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_34__0
       (.I0(R_1_13_fu_1582_p3[28]),
        .I1(R_1_13_fu_1582_p3[29]),
        .O(mem_reg_bram_0_i_34__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_35__0
       (.I0(R_1_13_fu_1582_p3[27]),
        .I1(R_1_13_fu_1582_p3[28]),
        .O(mem_reg_bram_0_i_35__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_36__0
       (.I0(R_1_13_fu_1582_p3[26]),
        .I1(R_1_13_fu_1582_p3[27]),
        .O(mem_reg_bram_0_i_36__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_37__0
       (.I0(R_1_13_fu_1582_p3[25]),
        .I1(R_1_13_fu_1582_p3[26]),
        .O(mem_reg_bram_0_i_37__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_38__0
       (.I0(R_1_13_fu_1582_p3[24]),
        .I1(R_1_13_fu_1582_p3[25]),
        .O(mem_reg_bram_0_i_38__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_39
       (.CI(mem_reg_bram_0_i_57_n_5),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_39_n_5,mem_reg_bram_0_i_39_n_6,mem_reg_bram_0_i_39_n_7,mem_reg_bram_0_i_39_n_8,mem_reg_bram_0_i_39_n_9,mem_reg_bram_0_i_39_n_10,mem_reg_bram_0_i_39_n_11,mem_reg_bram_0_i_39_n_12}),
        .DI(\empty_82_reg_2106_reg[27]_0 [7:0]),
        .O(NLW_mem_reg_bram_0_i_39_O_UNCONNECTED[7:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_47
       (.CI(mem_reg_bram_0_i_66_n_5),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_47_n_5,mem_reg_bram_0_i_47_n_6,mem_reg_bram_0_i_47_n_7,mem_reg_bram_0_i_47_n_8,mem_reg_bram_0_i_47_n_9,mem_reg_bram_0_i_47_n_10,mem_reg_bram_0_i_47_n_11,mem_reg_bram_0_i_47_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_mem_reg_bram_0_i_47_O_UNCONNECTED[7:0]),
        .S(\empty_82_reg_2106_reg[27]_0 [7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_48
       (.CI(mem_reg_bram_0_i_67_n_5),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_48_n_5,mem_reg_bram_0_i_48_n_6,mem_reg_bram_0_i_48_n_7,mem_reg_bram_0_i_48_n_8,mem_reg_bram_0_i_48_n_9,mem_reg_bram_0_i_48_n_10,mem_reg_bram_0_i_48_n_11,mem_reg_bram_0_i_48_n_12}),
        .DI({tmp_17_reg_2100,R_1_13_fu_1582_p3[15:9]}),
        .O({\empty_82_reg_2106_reg[27]_0 [1:0],R_1_14_fu_1666_p3__0[16:11]}),
        .S({mem_reg_bram_0_i_68__0_n_5,mem_reg_bram_0_i_69_n_5,mem_reg_bram_0_i_70_n_5,mem_reg_bram_0_i_71_n_5,mem_reg_bram_0_i_72_n_5,mem_reg_bram_0_i_73_n_5,mem_reg_bram_0_i_74_n_5,mem_reg_bram_0_i_75_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_49__0
       (.I0(R_1_13_fu_1582_p3[23]),
        .I1(R_1_13_fu_1582_p3[24]),
        .O(mem_reg_bram_0_i_49__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_50__0
       (.I0(R_1_13_fu_1582_p3[22]),
        .I1(R_1_13_fu_1582_p3[23]),
        .O(mem_reg_bram_0_i_50__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_51__0
       (.I0(R_1_13_fu_1582_p3[21]),
        .I1(R_1_13_fu_1582_p3[22]),
        .O(mem_reg_bram_0_i_51__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_52__0
       (.I0(R_1_13_fu_1582_p3[20]),
        .I1(R_1_13_fu_1582_p3[21]),
        .O(mem_reg_bram_0_i_52__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_53__0
       (.I0(R_1_13_fu_1582_p3[19]),
        .I1(R_1_13_fu_1582_p3[20]),
        .O(mem_reg_bram_0_i_53__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_54__0
       (.I0(R_1_13_fu_1582_p3[18]),
        .I1(R_1_13_fu_1582_p3[19]),
        .O(mem_reg_bram_0_i_54__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_55__0
       (.I0(R_1_13_fu_1582_p3[17]),
        .I1(R_1_13_fu_1582_p3[18]),
        .O(mem_reg_bram_0_i_55__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_56__0
       (.I0(R_1_13_fu_1582_p3[16]),
        .I1(R_1_13_fu_1582_p3[17]),
        .O(mem_reg_bram_0_i_56__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_57
       (.CI(mem_reg_bram_0_i_76_n_5),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_57_n_5,mem_reg_bram_0_i_57_n_6,mem_reg_bram_0_i_57_n_7,mem_reg_bram_0_i_57_n_8,mem_reg_bram_0_i_57_n_9,mem_reg_bram_0_i_57_n_10,mem_reg_bram_0_i_57_n_11,mem_reg_bram_0_i_57_n_12}),
        .DI(R_1_14_fu_1666_p3__0[16:9]),
        .O(NLW_mem_reg_bram_0_i_57_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_77__0_n_5,mem_reg_bram_0_i_78__0_n_5,mem_reg_bram_0_i_79__0_n_5,mem_reg_bram_0_i_80__0_n_5,mem_reg_bram_0_i_81__0_n_5,mem_reg_bram_0_i_82__0_n_5,mem_reg_bram_0_i_83__0_n_5,mem_reg_bram_0_i_84__0_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_66
       (.CI(mem_reg_bram_0_i_85_n_5),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_66_n_5,mem_reg_bram_0_i_66_n_6,mem_reg_bram_0_i_66_n_7,mem_reg_bram_0_i_66_n_8,mem_reg_bram_0_i_66_n_9,mem_reg_bram_0_i_66_n_10,mem_reg_bram_0_i_66_n_11,mem_reg_bram_0_i_66_n_12}),
        .DI(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [13:6]),
        .O(NLW_mem_reg_bram_0_i_66_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_86_n_5,mem_reg_bram_0_i_87_n_5,mem_reg_bram_0_i_88_n_5,mem_reg_bram_0_i_89_n_5,mem_reg_bram_0_i_90_n_5,mem_reg_bram_0_i_91_n_5,mem_reg_bram_0_i_92_n_5,mem_reg_bram_0_i_93_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_67
       (.CI(R_1_13_fu_1582_p3[0]),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_67_n_5,mem_reg_bram_0_i_67_n_6,mem_reg_bram_0_i_67_n_7,mem_reg_bram_0_i_67_n_8,mem_reg_bram_0_i_67_n_9,mem_reg_bram_0_i_67_n_10,mem_reg_bram_0_i_67_n_11,mem_reg_bram_0_i_67_n_12}),
        .DI({R_1_13_fu_1582_p3[8:3],1'b0,R_1_13_fu_1582_p3[1]}),
        .O(R_1_14_fu_1666_p3__0[10:3]),
        .S({mem_reg_bram_0_i_94_n_5,mem_reg_bram_0_i_95_n_5,mem_reg_bram_0_i_96_n_5,mem_reg_bram_0_i_97_n_5,mem_reg_bram_0_i_98_n_5,mem_reg_bram_0_i_99_n_5,R_1_13_fu_1582_p3[2],mem_reg_bram_0_i_100_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_68__0
       (.I0(R_1_13_fu_1582_p3[16]),
        .I1(tmp_17_reg_2100),
        .O(mem_reg_bram_0_i_68__0_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_69
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [13]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[15]),
        .O(mem_reg_bram_0_i_69_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_70
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [12]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[14]),
        .O(mem_reg_bram_0_i_70_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_71
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [11]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[13]),
        .O(mem_reg_bram_0_i_71_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_72
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [10]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[12]),
        .O(mem_reg_bram_0_i_72_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_73
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [9]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[11]),
        .O(mem_reg_bram_0_i_73_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_74
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [8]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[10]),
        .O(mem_reg_bram_0_i_74_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_75
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [7]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[9]),
        .O(mem_reg_bram_0_i_75_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_76
       (.CI(R_1_14_fu_1666_p3[0]),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_76_n_5,mem_reg_bram_0_i_76_n_6,mem_reg_bram_0_i_76_n_7,mem_reg_bram_0_i_76_n_8,mem_reg_bram_0_i_76_n_9,mem_reg_bram_0_i_76_n_10,mem_reg_bram_0_i_76_n_11,mem_reg_bram_0_i_76_n_12}),
        .DI({R_1_14_fu_1666_p3__0[8:3],\empty_82_reg_2106_reg[27]_1 ,R_1_14_fu_1666_p3[1]}),
        .O(NLW_mem_reg_bram_0_i_76_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_101_n_5,mem_reg_bram_0_i_102_n_5,mem_reg_bram_0_i_103_n_5,mem_reg_bram_0_i_104_n_5,mem_reg_bram_0_i_105_n_5,mem_reg_bram_0_i_106_n_5,mem_reg_bram_0_i_107_n_5,mem_reg_bram_0_i_108_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_77__0
       (.I0(R_1_14_fu_1666_p3__0[16]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [13]),
        .O(mem_reg_bram_0_i_77__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_78__0
       (.I0(R_1_14_fu_1666_p3__0[15]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [12]),
        .O(mem_reg_bram_0_i_78__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_79__0
       (.I0(R_1_14_fu_1666_p3__0[14]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [11]),
        .O(mem_reg_bram_0_i_79__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_80__0
       (.I0(R_1_14_fu_1666_p3__0[13]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [10]),
        .O(mem_reg_bram_0_i_80__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_81__0
       (.I0(R_1_14_fu_1666_p3__0[12]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [9]),
        .O(mem_reg_bram_0_i_81__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_82__0
       (.I0(R_1_14_fu_1666_p3__0[11]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [8]),
        .O(mem_reg_bram_0_i_82__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_83__0
       (.I0(R_1_14_fu_1666_p3__0[10]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [7]),
        .O(mem_reg_bram_0_i_83__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_bram_0_i_84__0
       (.I0(R_1_14_fu_1666_p3__0[9]),
        .I1(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [6]),
        .O(mem_reg_bram_0_i_84__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 mem_reg_bram_0_i_85
       (.CI(R_1_14_fu_1666_p3[0]),
        .CI_TOP(1'b0),
        .CO({mem_reg_bram_0_i_85_n_5,mem_reg_bram_0_i_85_n_6,mem_reg_bram_0_i_85_n_7,mem_reg_bram_0_i_85_n_8,mem_reg_bram_0_i_85_n_9,mem_reg_bram_0_i_85_n_10,mem_reg_bram_0_i_85_n_11,mem_reg_bram_0_i_85_n_12}),
        .DI({\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [5:1],R_1_14_fu_1666_p3__0[3],DI,R_1_14_fu_1666_p3[1]}),
        .O(NLW_mem_reg_bram_0_i_85_O_UNCONNECTED[7:0]),
        .S({mem_reg_bram_0_i_110_n_5,mem_reg_bram_0_i_111_n_5,mem_reg_bram_0_i_112_n_5,mem_reg_bram_0_i_113_n_5,mem_reg_bram_0_i_114_n_5,mem_reg_bram_0_i_115_n_5,mem_reg_bram_0_i_116_n_5,mem_reg_bram_0_i_117_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_86
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [13]),
        .I1(R_1_14_fu_1666_p3__0[16]),
        .O(mem_reg_bram_0_i_86_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_87
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [12]),
        .I1(R_1_14_fu_1666_p3__0[15]),
        .O(mem_reg_bram_0_i_87_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_88
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [11]),
        .I1(R_1_14_fu_1666_p3__0[14]),
        .O(mem_reg_bram_0_i_88_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_89
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [10]),
        .I1(R_1_14_fu_1666_p3__0[13]),
        .O(mem_reg_bram_0_i_89_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_90
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [9]),
        .I1(R_1_14_fu_1666_p3__0[12]),
        .O(mem_reg_bram_0_i_90_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_91
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [8]),
        .I1(R_1_14_fu_1666_p3__0[11]),
        .O(mem_reg_bram_0_i_91_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_92
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [7]),
        .I1(R_1_14_fu_1666_p3__0[10]),
        .O(mem_reg_bram_0_i_92_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_bram_0_i_93
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [6]),
        .I1(R_1_14_fu_1666_p3__0[9]),
        .O(mem_reg_bram_0_i_93_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_94
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [6]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[8]),
        .O(mem_reg_bram_0_i_94_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_95
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [5]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[7]),
        .O(mem_reg_bram_0_i_95_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_96
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [4]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[6]),
        .O(mem_reg_bram_0_i_96_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_97
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [3]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[5]),
        .O(mem_reg_bram_0_i_97_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_98
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [2]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[4]),
        .O(mem_reg_bram_0_i_98_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    mem_reg_bram_0_i_99
       (.I0(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [1]),
        .I1(tmp_17_reg_2100),
        .I2(R_1_13_fu_1582_p3[3]),
        .O(mem_reg_bram_0_i_99_n_5));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    mem_reg_bram_1_i_3__0
       (.I0(icmp_ln79_reg_1822_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9_reg_n_5),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q),
        .O(\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_bram_2_i_1
       (.I0(icmp_ln79_reg_1822_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9_reg_n_5),
        .I2(ap_block_pp0_stage0_11001),
        .O(\icmp_ln79_reg_1822_pp0_iter8_reg_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_16s_16s_32_4_1 mul_mul_16s_16s_32_4_1_U53
       (.A(A),
        .PCOUT({mul_mul_16s_16s_32_4_1_U53_n_5,mul_mul_16s_16s_32_4_1_U53_n_6,mul_mul_16s_16s_32_4_1_U53_n_7,mul_mul_16s_16s_32_4_1_U53_n_8,mul_mul_16s_16s_32_4_1_U53_n_9,mul_mul_16s_16s_32_4_1_U53_n_10,mul_mul_16s_16s_32_4_1_U53_n_11,mul_mul_16s_16s_32_4_1_U53_n_12,mul_mul_16s_16s_32_4_1_U53_n_13,mul_mul_16s_16s_32_4_1_U53_n_14,mul_mul_16s_16s_32_4_1_U53_n_15,mul_mul_16s_16s_32_4_1_U53_n_16,mul_mul_16s_16s_32_4_1_U53_n_17,mul_mul_16s_16s_32_4_1_U53_n_18,mul_mul_16s_16s_32_4_1_U53_n_19,mul_mul_16s_16s_32_4_1_U53_n_20,mul_mul_16s_16s_32_4_1_U53_n_21,mul_mul_16s_16s_32_4_1_U53_n_22,mul_mul_16s_16s_32_4_1_U53_n_23,mul_mul_16s_16s_32_4_1_U53_n_24,mul_mul_16s_16s_32_4_1_U53_n_25,mul_mul_16s_16s_32_4_1_U53_n_26,mul_mul_16s_16s_32_4_1_U53_n_27,mul_mul_16s_16s_32_4_1_U53_n_28,mul_mul_16s_16s_32_4_1_U53_n_29,mul_mul_16s_16s_32_4_1_U53_n_30,mul_mul_16s_16s_32_4_1_U53_n_31,mul_mul_16s_16s_32_4_1_U53_n_32,mul_mul_16s_16s_32_4_1_U53_n_33,mul_mul_16s_16s_32_4_1_U53_n_34,mul_mul_16s_16s_32_4_1_U53_n_35,mul_mul_16s_16s_32_4_1_U53_n_36,mul_mul_16s_16s_32_4_1_U53_n_37,mul_mul_16s_16s_32_4_1_U53_n_38,mul_mul_16s_16s_32_4_1_U53_n_39,mul_mul_16s_16s_32_4_1_U53_n_40,mul_mul_16s_16s_32_4_1_U53_n_41,mul_mul_16s_16s_32_4_1_U53_n_42,mul_mul_16s_16s_32_4_1_U53_n_43,mul_mul_16s_16s_32_4_1_U53_n_44,mul_mul_16s_16s_32_4_1_U53_n_45,mul_mul_16s_16s_32_4_1_U53_n_46,mul_mul_16s_16s_32_4_1_U53_n_47,mul_mul_16s_16s_32_4_1_U53_n_48,mul_mul_16s_16s_32_4_1_U53_n_49,mul_mul_16s_16s_32_4_1_U53_n_50,mul_mul_16s_16s_32_4_1_U53_n_51,mul_mul_16s_16s_32_4_1_U53_n_52}),
        .ap_clk(ap_clk),
        .p_3_in(p_3_in));
  FDRE \select_ln3450_2_reg_1909_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[0]),
        .Q(R_1_4_cast_fu_780_p1[2]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[10]),
        .Q(R_1_4_cast_fu_780_p1[12]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[1]),
        .Q(R_1_4_cast_fu_780_p1[3]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[2]),
        .Q(R_1_4_cast_fu_780_p1[4]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[3]),
        .Q(R_1_4_cast_fu_780_p1[5]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[4]),
        .Q(R_1_4_cast_fu_780_p1[6]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[5]),
        .Q(R_1_4_cast_fu_780_p1[7]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[6]),
        .Q(R_1_4_cast_fu_780_p1[8]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[7]),
        .Q(R_1_4_cast_fu_780_p1[9]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[8]),
        .Q(R_1_4_cast_fu_780_p1[10]),
        .R(1'b0));
  FDRE \select_ln3450_2_reg_1909_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[9]),
        .Q(R_1_4_cast_fu_780_p1[11]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[14]_i_10 
       (.I0(select_ln3450_5_fu_984_p3[6]),
        .I1(tmpQ_4_fu_784_p6[5]),
        .I2(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[14]_i_11 
       (.I0(select_ln3450_5_fu_984_p3[5]),
        .I1(tmpQ_4_fu_784_p6[4]),
        .I2(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[14]_i_12 
       (.I0(select_ln3450_4_fu_904_p3[4]),
        .I1(tmpQ_4_fu_784_p6[4]),
        .I2(xor_ln3471_4_fu_920_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[14]_i_13 
       (.I0(select_ln3450_4_fu_904_p3[3]),
        .I1(tmpQ_4_fu_784_p6[3]),
        .I2(xor_ln3471_4_fu_920_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \select_ln3450_6_reg_2027[14]_i_14 
       (.I0(select_ln3450_4_fu_904_p3[2]),
        .I1(tmp_7_reg_1914),
        .I2(xor_ln3471_4_fu_920_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[14]_i_15 
       (.I0(select_ln3450_4_fu_904_p3[1]),
        .I1(xor_ln3471_3_fu_842_p2),
        .I2(xor_ln3471_4_fu_920_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_15_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln3450_6_reg_2027[14]_i_16 
       (.I0(tmp_6_cast_reg_1930[1]),
        .O(\select_ln3450_6_reg_2027[14]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[14]_i_17 
       (.I0(tmp_6_cast_reg_1930[0]),
        .I1(xor_ln3471_4_fu_920_p2),
        .O(\select_ln3450_6_reg_2027[14]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln3450_6_reg_2027[14]_i_2 
       (.I0(xor_ln3471_5_fu_1000_p2),
        .O(select_ln3450_5_fu_984_p3[20]));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[14]_i_4 
       (.I0(select_ln3450_5_fu_984_p3[11]),
        .I1(select_ln3450_5_fu_984_p3[12]),
        .O(\select_ln3450_6_reg_2027[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[14]_i_5 
       (.I0(select_ln3450_5_fu_984_p3[10]),
        .I1(select_ln3450_5_fu_984_p3[11]),
        .O(\select_ln3450_6_reg_2027[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[14]_i_6 
       (.I0(select_ln3450_5_fu_984_p3[9]),
        .I1(select_ln3450_5_fu_984_p3[10]),
        .O(\select_ln3450_6_reg_2027[14]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[14]_i_7 
       (.I0(select_ln3450_5_fu_984_p3[8]),
        .I1(select_ln3450_5_fu_984_p3[9]),
        .O(\select_ln3450_6_reg_2027[14]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln3450_6_reg_2027[14]_i_8 
       (.I0(xor_ln3471_5_fu_1000_p2),
        .I1(select_ln3450_5_fu_984_p3[8]),
        .O(\select_ln3450_6_reg_2027[14]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln3450_6_reg_2027[14]_i_9 
       (.I0(xor_ln3471_5_fu_1000_p2),
        .I1(select_ln3450_5_fu_984_p3[7]),
        .O(\select_ln3450_6_reg_2027[14]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln3450_6_reg_2027[22]_i_2 
       (.I0(select_ln3450_5_fu_984_p3[19]),
        .I1(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[22]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_3 
       (.I0(select_ln3450_5_fu_984_p3[18]),
        .I1(select_ln3450_5_fu_984_p3[19]),
        .O(\select_ln3450_6_reg_2027[22]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_4 
       (.I0(select_ln3450_5_fu_984_p3[17]),
        .I1(select_ln3450_5_fu_984_p3[18]),
        .O(\select_ln3450_6_reg_2027[22]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_5 
       (.I0(select_ln3450_5_fu_984_p3[16]),
        .I1(select_ln3450_5_fu_984_p3[17]),
        .O(\select_ln3450_6_reg_2027[22]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_6 
       (.I0(select_ln3450_5_fu_984_p3[15]),
        .I1(select_ln3450_5_fu_984_p3[16]),
        .O(\select_ln3450_6_reg_2027[22]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_7 
       (.I0(select_ln3450_5_fu_984_p3[14]),
        .I1(select_ln3450_5_fu_984_p3[15]),
        .O(\select_ln3450_6_reg_2027[22]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_8 
       (.I0(select_ln3450_5_fu_984_p3[13]),
        .I1(select_ln3450_5_fu_984_p3[14]),
        .O(\select_ln3450_6_reg_2027[22]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[22]_i_9 
       (.I0(select_ln3450_5_fu_984_p3[12]),
        .I1(select_ln3450_5_fu_984_p3[13]),
        .O(\select_ln3450_6_reg_2027[22]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[6]_i_2 
       (.I0(select_ln3450_5_fu_984_p3[4]),
        .I1(tmpQ_4_fu_784_p6[3]),
        .I2(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \select_ln3450_6_reg_2027[6]_i_3 
       (.I0(select_ln3450_5_fu_984_p3[3]),
        .I1(tmp_7_reg_1914),
        .I2(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[6]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[6]_i_4 
       (.I0(select_ln3450_5_fu_984_p3[2]),
        .I1(xor_ln3471_3_fu_842_p2),
        .I2(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[6]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln3450_6_reg_2027[6]_i_5 
       (.I0(select_ln3450_5_fu_984_p3[1]),
        .I1(xor_ln3471_4_fu_920_p2),
        .I2(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[6]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln3450_6_reg_2027[6]_i_6 
       (.I0(tmp_7_cast_reg_1935[1]),
        .O(\select_ln3450_6_reg_2027[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln3450_6_reg_2027[6]_i_7 
       (.I0(tmp_7_cast_reg_1935[0]),
        .I1(xor_ln3471_5_fu_1000_p2),
        .O(\select_ln3450_6_reg_2027[6]_i_7_n_5 ));
  FDRE \select_ln3450_6_reg_2027_reg[0] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[0]),
        .Q(R_1_8_cast_fu_1093_p1[2]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[10] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[10]),
        .Q(R_1_8_cast_fu_1093_p1[12]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[11] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[11]),
        .Q(R_1_8_cast_fu_1093_p1[13]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[12] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[12]),
        .Q(R_1_8_cast_fu_1093_p1[14]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[13] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[13]),
        .Q(R_1_8_cast_fu_1093_p1[15]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[14] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[14]),
        .Q(R_1_8_cast_fu_1093_p1[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \select_ln3450_6_reg_2027_reg[14]_i_1 
       (.CI(\select_ln3450_6_reg_2027_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\select_ln3450_6_reg_2027_reg[14]_i_1_n_5 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_6 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_7 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_8 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_9 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_10 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_11 ,\select_ln3450_6_reg_2027_reg[14]_i_1_n_12 }),
        .DI({select_ln3450_5_fu_984_p3[11:8],select_ln3450_5_fu_984_p3[20],xor_ln3471_5_fu_1000_p2,select_ln3450_5_fu_984_p3[6:5]}),
        .O(select_ln3450_6_fu_1066_p3[14:7]),
        .S({\select_ln3450_6_reg_2027[14]_i_4_n_5 ,\select_ln3450_6_reg_2027[14]_i_5_n_5 ,\select_ln3450_6_reg_2027[14]_i_6_n_5 ,\select_ln3450_6_reg_2027[14]_i_7_n_5 ,\select_ln3450_6_reg_2027[14]_i_8_n_5 ,\select_ln3450_6_reg_2027[14]_i_9_n_5 ,\select_ln3450_6_reg_2027[14]_i_10_n_5 ,\select_ln3450_6_reg_2027[14]_i_11_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \select_ln3450_6_reg_2027_reg[14]_i_3 
       (.CI(xor_ln3471_4_fu_920_p2),
        .CI_TOP(1'b0),
        .CO({\select_ln3450_6_reg_2027_reg[14]_i_3_n_5 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_6 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_7 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_8 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_9 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_10 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_11 ,\select_ln3450_6_reg_2027_reg[14]_i_3_n_12 }),
        .DI({select_ln3450_4_fu_904_p3[4:0],tmp_6_cast_reg_1930,1'b0}),
        .O({select_ln3450_5_fu_984_p3[6:0],\NLW_select_ln3450_6_reg_2027_reg[14]_i_3_O_UNCONNECTED [0]}),
        .S({\select_ln3450_6_reg_2027[14]_i_12_n_5 ,\select_ln3450_6_reg_2027[14]_i_13_n_5 ,\select_ln3450_6_reg_2027[14]_i_14_n_5 ,\select_ln3450_6_reg_2027[14]_i_15_n_5 ,select_ln3450_4_fu_904_p3[0],\select_ln3450_6_reg_2027[14]_i_16_n_5 ,\select_ln3450_6_reg_2027[14]_i_17_n_5 ,1'b1}));
  FDRE \select_ln3450_6_reg_2027_reg[15] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[15]),
        .Q(R_1_8_cast_fu_1093_p1[17]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[16] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[16]),
        .Q(R_1_8_cast_fu_1093_p1[18]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[17] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[17]),
        .Q(R_1_8_cast_fu_1093_p1[19]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[18] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[18]),
        .Q(R_1_8_cast_fu_1093_p1[20]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[19] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[19]),
        .Q(R_1_8_cast_fu_1093_p1[21]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[1] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[1]),
        .Q(R_1_8_cast_fu_1093_p1[3]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[20] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[20]),
        .Q(R_1_8_cast_fu_1093_p1[22]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[21] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[21]),
        .Q(R_1_8_cast_fu_1093_p1[23]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[22] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[22]),
        .Q(R_1_8_cast_fu_1093_p1[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \select_ln3450_6_reg_2027_reg[22]_i_1 
       (.CI(\select_ln3450_6_reg_2027_reg[14]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\select_ln3450_6_reg_2027_reg[22]_i_1_n_5 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_6 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_7 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_8 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_9 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_10 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_11 ,\select_ln3450_6_reg_2027_reg[22]_i_1_n_12 }),
        .DI(select_ln3450_5_fu_984_p3[19:12]),
        .O(select_ln3450_6_fu_1066_p3[22:15]),
        .S({\select_ln3450_6_reg_2027[22]_i_2_n_5 ,\select_ln3450_6_reg_2027[22]_i_3_n_5 ,\select_ln3450_6_reg_2027[22]_i_4_n_5 ,\select_ln3450_6_reg_2027[22]_i_5_n_5 ,\select_ln3450_6_reg_2027[22]_i_6_n_5 ,\select_ln3450_6_reg_2027[22]_i_7_n_5 ,\select_ln3450_6_reg_2027[22]_i_8_n_5 ,\select_ln3450_6_reg_2027[22]_i_9_n_5 }));
  FDRE \select_ln3450_6_reg_2027_reg[23] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[23]),
        .Q(R_1_8_cast_fu_1093_p1[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \select_ln3450_6_reg_2027_reg[23]_i_1 
       (.CI(\select_ln3450_6_reg_2027_reg[22]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_select_ln3450_6_reg_2027_reg[23]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln3450_6_reg_2027_reg[23]_i_1_O_UNCONNECTED [7:1],select_ln3450_6_fu_1066_p3[23]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \select_ln3450_6_reg_2027_reg[2] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[2]),
        .Q(R_1_8_cast_fu_1093_p1[4]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[3] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[3]),
        .Q(R_1_8_cast_fu_1093_p1[5]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[4] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[4]),
        .Q(R_1_8_cast_fu_1093_p1[6]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[5] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[5]),
        .Q(R_1_8_cast_fu_1093_p1[7]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[6] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[6]),
        .Q(R_1_8_cast_fu_1093_p1[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \select_ln3450_6_reg_2027_reg[6]_i_1 
       (.CI(xor_ln3471_5_fu_1000_p2),
        .CI_TOP(1'b0),
        .CO({\select_ln3450_6_reg_2027_reg[6]_i_1_n_5 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_6 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_7 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_8 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_9 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_10 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_11 ,\select_ln3450_6_reg_2027_reg[6]_i_1_n_12 }),
        .DI({select_ln3450_5_fu_984_p3[4:0],tmp_7_cast_reg_1935,1'b0}),
        .O({select_ln3450_6_fu_1066_p3[6:0],\NLW_select_ln3450_6_reg_2027_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\select_ln3450_6_reg_2027[6]_i_2_n_5 ,\select_ln3450_6_reg_2027[6]_i_3_n_5 ,\select_ln3450_6_reg_2027[6]_i_4_n_5 ,\select_ln3450_6_reg_2027[6]_i_5_n_5 ,select_ln3450_5_fu_984_p3[0],\select_ln3450_6_reg_2027[6]_i_6_n_5 ,\select_ln3450_6_reg_2027[6]_i_7_n_5 ,1'b1}));
  FDRE \select_ln3450_6_reg_2027_reg[7] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[7]),
        .Q(R_1_8_cast_fu_1093_p1[9]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[8] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[8]),
        .Q(R_1_8_cast_fu_1093_p1[10]),
        .R(1'b0));
  FDRE \select_ln3450_6_reg_2027_reg[9] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(select_ln3450_6_fu_1066_p3[9]),
        .Q(R_1_8_cast_fu_1093_p1[11]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1950_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_10_cast_reg_1950[0]),
        .Q(tmp_10_cast_reg_1950_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1950_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_10_cast_reg_1950[1]),
        .Q(tmp_10_cast_reg_1950_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_18),
        .Q(tmp_10_cast_reg_1950[0]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1950_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_17),
        .Q(tmp_10_cast_reg_1950[1]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1955_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_cast_reg_1955[0]),
        .Q(tmp_11_cast_reg_1955_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1955_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_cast_reg_1955[1]),
        .Q(tmp_11_cast_reg_1955_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1955_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_cast_reg_1955_pp0_iter6_reg[0]),
        .Q(R_1_10_fu_1330_p3[0]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1955_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_cast_reg_1955_pp0_iter6_reg[1]),
        .Q(R_1_10_fu_1330_p3[1]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1955_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_20),
        .Q(tmp_11_cast_reg_1955[0]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1955_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_19),
        .Q(tmp_11_cast_reg_1955[1]),
        .R(1'b0));
  FDRE \tmp_12_cast_reg_1960_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_cast_reg_1960[0]),
        .Q(tmp_12_cast_reg_1960_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \tmp_12_cast_reg_1960_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_cast_reg_1960[1]),
        .Q(tmp_12_cast_reg_1960_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \tmp_12_cast_reg_1960_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_cast_reg_1960_pp0_iter6_reg[0]),
        .Q(tmp_12_cast_reg_1960_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \tmp_12_cast_reg_1960_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_cast_reg_1960_pp0_iter6_reg[1]),
        .Q(tmp_12_cast_reg_1960_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \tmp_12_cast_reg_1960_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_22),
        .Q(tmp_12_cast_reg_1960[0]),
        .R(1'b0));
  FDRE \tmp_12_cast_reg_1960_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_21),
        .Q(tmp_12_cast_reg_1960[1]),
        .R(1'b0));
  FDRE \tmp_1313_cast_reg_1965_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1313_cast_reg_1965[0]),
        .Q(tmp_1313_cast_reg_1965_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \tmp_1313_cast_reg_1965_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1313_cast_reg_1965[1]),
        .Q(tmp_1313_cast_reg_1965_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \tmp_1313_cast_reg_1965_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1313_cast_reg_1965_pp0_iter6_reg[0]),
        .Q(tmp_1313_cast_reg_1965_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \tmp_1313_cast_reg_1965_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1313_cast_reg_1965_pp0_iter6_reg[1]),
        .Q(tmp_1313_cast_reg_1965_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \tmp_1313_cast_reg_1965_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_24),
        .Q(tmp_1313_cast_reg_1965[0]),
        .R(1'b0));
  FDRE \tmp_1313_cast_reg_1965_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_23),
        .Q(tmp_1313_cast_reg_1965[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_cast_reg_1970[1]_i_1 
       (.I0(icmp_ln79_reg_1822_pp0_iter4_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(icmp_ln3471_reg_18580));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_14_cast_reg_1970[0]),
        .Q(\tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_14_cast_reg_1970[1]),
        .Q(\tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2_n_5 ));
  FDRE \tmp_14_cast_reg_1970_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_14_cast_reg_1970_pp0_iter7_reg_reg[0]_srl2_n_5 ),
        .Q(R_1_13_fu_1582_p3[0]),
        .R(1'b0));
  FDRE \tmp_14_cast_reg_1970_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_14_cast_reg_1970_pp0_iter7_reg_reg[1]_srl2_n_5 ),
        .Q(R_1_13_fu_1582_p3[1]),
        .R(1'b0));
  FDRE \tmp_14_cast_reg_1970_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(p_0_in[0]),
        .Q(tmp_14_cast_reg_1970[0]),
        .R(1'b0));
  FDRE \tmp_14_cast_reg_1970_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(p_0_in[1]),
        .Q(tmp_14_cast_reg_1970[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2068_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\empty_reg_2074_reg[29]_i_2_n_14 ),
        .Q(tmp_14_reg_2068),
        .R(1'b0));
  FDRE \tmp_17_reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(\empty_82_reg_2106_reg[29]_i_2_n_14 ),
        .Q(tmp_17_reg_2100),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1920_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_6),
        .Q(R_1_4_cast_fu_780_p1[0]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1920_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_5),
        .Q(R_1_4_cast_fu_780_p1[1]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1925_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_8),
        .Q(tmp_5_cast_reg_1925[0]),
        .R(1'b0));
  FDRE \tmp_5_cast_reg_1925_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_7),
        .Q(tmp_5_cast_reg_1925[1]),
        .R(1'b0));
  FDRE \tmp_6_cast_reg_1930_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_10),
        .Q(tmp_6_cast_reg_1930[0]),
        .R(1'b0));
  FDRE \tmp_6_cast_reg_1930_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_9),
        .Q(tmp_6_cast_reg_1930[1]),
        .R(1'b0));
  FDRE \tmp_7_cast_reg_1935_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_12),
        .Q(tmp_7_cast_reg_1935[0]),
        .R(1'b0));
  FDRE \tmp_7_cast_reg_1935_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_11),
        .Q(tmp_7_cast_reg_1935[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1914_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(select_ln3450_2_fu_654_p3[11]),
        .Q(tmp_7_reg_1914),
        .R(1'b0));
  FDRE \tmp_8_cast_reg_1940_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_cast_reg_1940[0]),
        .Q(R_1_8_cast_fu_1093_p1[0]),
        .R(1'b0));
  FDRE \tmp_8_cast_reg_1940_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_cast_reg_1940[1]),
        .Q(R_1_8_cast_fu_1093_p1[1]),
        .R(1'b0));
  FDRE \tmp_8_cast_reg_1940_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_14),
        .Q(tmp_8_cast_reg_1940[0]),
        .R(1'b0));
  FDRE \tmp_8_cast_reg_1940_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_13),
        .Q(tmp_8_cast_reg_1940[1]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1945_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_9_cast_reg_1945[0]),
        .Q(tmp_9_cast_reg_1945_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1945_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_9_cast_reg_1945[1]),
        .Q(tmp_9_cast_reg_1945_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1945_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_16),
        .Q(tmp_9_cast_reg_1945[0]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1945_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_15),
        .Q(tmp_9_cast_reg_1945[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln67_reg_1853[0]),
        .Q(\trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\xFCannyKernel_0_0_1_1080_1920_0_0_1_1_1_1_1920_5760_2_3_false_U0/xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_5760_U0/trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln67_reg_1853[1]),
        .Q(\trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2_n_5 ));
  FDRE \trunc_ln67_reg_1853_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln67_reg_1853_pp0_iter7_reg_reg[0]_srl2_n_5 ),
        .Q(R_1_14_fu_1666_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln67_reg_1853_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln67_reg_1853_pp0_iter7_reg_reg[1]_srl2_n_5 ),
        .Q(R_1_14_fu_1666_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln67_reg_1853_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_28),
        .Q(trunc_ln67_reg_1853[0]),
        .R(1'b0));
  FDRE \trunc_ln67_reg_1853_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(mac_muladd_16s_16s_32s_32_4_1_U54_n_27),
        .Q(trunc_ln67_reg_1853[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \waddr[12]_i_1__0 
       (.I0(icmp_ln79_reg_1822_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9_reg_n_5),
        .I2(ap_block_pp0_stage0_11001),
        .I3(magnitude_mat_data_full_n),
        .O(push));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_10_reg_2086[0]_i_1 
       (.I0(\empty_reg_2074_reg[27]_0 [18]),
        .O(xor_ln3471_10_fu_1401_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_3 
       (.I0(R_1_10_fu_1330_p3[30]),
        .I1(R_1_10_fu_1330_p3[31]),
        .O(\xor_ln3471_10_reg_2086[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_4 
       (.I0(R_1_10_fu_1330_p3[29]),
        .I1(R_1_10_fu_1330_p3[30]),
        .O(\xor_ln3471_10_reg_2086[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_5 
       (.I0(R_1_10_fu_1330_p3[28]),
        .I1(R_1_10_fu_1330_p3[29]),
        .O(\xor_ln3471_10_reg_2086[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_6 
       (.I0(R_1_10_fu_1330_p3[27]),
        .I1(R_1_10_fu_1330_p3[28]),
        .O(\xor_ln3471_10_reg_2086[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_7 
       (.I0(R_1_10_fu_1330_p3[26]),
        .I1(R_1_10_fu_1330_p3[27]),
        .O(\xor_ln3471_10_reg_2086[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_8 
       (.I0(R_1_10_fu_1330_p3[25]),
        .I1(R_1_10_fu_1330_p3[26]),
        .O(\xor_ln3471_10_reg_2086[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_10_reg_2086[0]_i_9 
       (.I0(R_1_10_fu_1330_p3[24]),
        .I1(R_1_10_fu_1330_p3[25]),
        .O(\xor_ln3471_10_reg_2086[0]_i_9_n_5 ));
  FDRE \xor_ln3471_10_reg_2086_reg[0] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(xor_ln3471_10_fu_1401_p2),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_10_reg_2086_reg[0]_i_2 
       (.CI(\empty_82_reg_2106_reg[29]_i_12_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_CO_UNCONNECTED [7:6],\xor_ln3471_10_reg_2086_reg[0]_i_2_n_7 ,\xor_ln3471_10_reg_2086_reg[0]_i_2_n_8 ,\xor_ln3471_10_reg_2086_reg[0]_i_2_n_9 ,\xor_ln3471_10_reg_2086_reg[0]_i_2_n_10 ,\xor_ln3471_10_reg_2086_reg[0]_i_2_n_11 ,\xor_ln3471_10_reg_2086_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,R_1_10_fu_1330_p3[29:24]}),
        .O({\NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_O_UNCONNECTED [7],\empty_reg_2074_reg[27]_0 [18],\NLW_xor_ln3471_10_reg_2086_reg[0]_i_2_O_UNCONNECTED [5],\empty_reg_2074_reg[27]_0 [17:13]}),
        .S({1'b0,\xor_ln3471_10_reg_2086[0]_i_3_n_5 ,\xor_ln3471_10_reg_2086[0]_i_4_n_5 ,\xor_ln3471_10_reg_2086[0]_i_5_n_5 ,\xor_ln3471_10_reg_2086[0]_i_6_n_5 ,\xor_ln3471_10_reg_2086[0]_i_7_n_5 ,\xor_ln3471_10_reg_2086[0]_i_8_n_5 ,\xor_ln3471_10_reg_2086[0]_i_9_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_11_reg_2093[0]_i_1 
       (.I0(select_ln3450_11_fu_1470_p3[31]),
        .O(xor_ln3471_11_fu_1486_p2));
  FDRE \xor_ln3471_11_reg_2093_reg[0] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(xor_ln3471_11_fu_1486_p2),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \xor_ln3471_1_reg_1892_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_4_fu_784_p6[3]),
        .Q(tmpQ_8_fu_1097_p10[7]),
        .R(1'b0));
  FDRE \xor_ln3471_1_reg_1892_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[7]),
        .Q(tmpQ_10_fu_1336_p13[10]),
        .R(1'b0));
  FDRE \xor_ln3471_1_reg_1892_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[10]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \xor_ln3471_1_reg_1892_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(xor_ln3471_1_fu_583_p2),
        .Q(tmpQ_4_fu_784_p6[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_2_reg_1975[0]_i_1 
       (.I0(tmp_7_reg_1914),
        .O(tmpQ_4_fu_784_p6[2]));
  FDRE \xor_ln3471_2_reg_1975_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[6]),
        .Q(tmpQ_10_fu_1336_p13[9]),
        .R(1'b0));
  FDRE \xor_ln3471_2_reg_1975_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[9]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \xor_ln3471_2_reg_1975_reg[0] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(tmpQ_4_fu_784_p6[2]),
        .Q(tmpQ_8_fu_1097_p10[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_10 
       (.I0(tmp_7_reg_1914),
        .I1(R_1_4_cast_fu_780_p1[6]),
        .O(\xor_ln3471_3_reg_1988[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln3471_3_reg_1988[0]_i_11 
       (.I0(R_1_4_cast_fu_780_p1[5]),
        .I1(tmpQ_4_fu_784_p6[5]),
        .I2(tmp_7_reg_1914),
        .O(\xor_ln3471_3_reg_1988[0]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln3471_3_reg_1988[0]_i_12 
       (.I0(R_1_4_cast_fu_780_p1[4]),
        .I1(tmpQ_4_fu_784_p6[4]),
        .I2(tmp_7_reg_1914),
        .O(\xor_ln3471_3_reg_1988[0]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln3471_3_reg_1988[0]_i_13 
       (.I0(R_1_4_cast_fu_780_p1[3]),
        .I1(tmpQ_4_fu_784_p6[3]),
        .I2(tmp_7_reg_1914),
        .O(\xor_ln3471_3_reg_1988[0]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_3_reg_1988[0]_i_14 
       (.I0(R_1_4_cast_fu_780_p1[1]),
        .O(\xor_ln3471_3_reg_1988[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_3_reg_1988[0]_i_15 
       (.I0(R_1_4_cast_fu_780_p1[0]),
        .I1(tmp_7_reg_1914),
        .O(\xor_ln3471_3_reg_1988[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_3 
       (.I0(R_1_4_cast_fu_780_p1[12]),
        .I1(tmp_7_reg_1914),
        .O(\xor_ln3471_3_reg_1988[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_4 
       (.I0(R_1_4_cast_fu_780_p1[11]),
        .I1(R_1_4_cast_fu_780_p1[12]),
        .O(\xor_ln3471_3_reg_1988[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_5 
       (.I0(R_1_4_cast_fu_780_p1[10]),
        .I1(R_1_4_cast_fu_780_p1[11]),
        .O(\xor_ln3471_3_reg_1988[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_6 
       (.I0(R_1_4_cast_fu_780_p1[9]),
        .I1(R_1_4_cast_fu_780_p1[10]),
        .O(\xor_ln3471_3_reg_1988[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_7 
       (.I0(R_1_4_cast_fu_780_p1[8]),
        .I1(R_1_4_cast_fu_780_p1[9]),
        .O(\xor_ln3471_3_reg_1988[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_8 
       (.I0(R_1_4_cast_fu_780_p1[7]),
        .I1(R_1_4_cast_fu_780_p1[8]),
        .O(\xor_ln3471_3_reg_1988[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_3_reg_1988[0]_i_9 
       (.I0(tmp_7_reg_1914),
        .I1(R_1_4_cast_fu_780_p1[7]),
        .O(\xor_ln3471_3_reg_1988[0]_i_9_n_5 ));
  FDRE \xor_ln3471_3_reg_1988_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[5]),
        .Q(tmpQ_10_fu_1336_p13[8]),
        .R(1'b0));
  FDRE \xor_ln3471_3_reg_1988_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[8]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \xor_ln3471_3_reg_1988_reg[0] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(xor_ln3471_3_fu_842_p2),
        .Q(tmpQ_8_fu_1097_p10[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_3_reg_1988_reg[0]_i_1 
       (.CI(\xor_ln3471_3_reg_1988_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_CO_UNCONNECTED [7],xor_ln3471_3_fu_842_p2,\NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_CO_UNCONNECTED [5],\xor_ln3471_3_reg_1988_reg[0]_i_1_n_8 ,\xor_ln3471_3_reg_1988_reg[0]_i_1_n_9 ,\xor_ln3471_3_reg_1988_reg[0]_i_1_n_10 ,\xor_ln3471_3_reg_1988_reg[0]_i_1_n_11 ,\xor_ln3471_3_reg_1988_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,R_1_4_cast_fu_780_p1[12:7]}),
        .O({\NLW_xor_ln3471_3_reg_1988_reg[0]_i_1_O_UNCONNECTED [7:6],select_ln3450_3_fu_827_p3[13:8]}),
        .S({1'b0,1'b1,\xor_ln3471_3_reg_1988[0]_i_3_n_5 ,\xor_ln3471_3_reg_1988[0]_i_4_n_5 ,\xor_ln3471_3_reg_1988[0]_i_5_n_5 ,\xor_ln3471_3_reg_1988[0]_i_6_n_5 ,\xor_ln3471_3_reg_1988[0]_i_7_n_5 ,\xor_ln3471_3_reg_1988[0]_i_8_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_3_reg_1988_reg[0]_i_2 
       (.CI(tmpQ_4_fu_784_p6[2]),
        .CI_TOP(1'b0),
        .CO({\xor_ln3471_3_reg_1988_reg[0]_i_2_n_5 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_6 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_7 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_8 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_9 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_10 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_11 ,\xor_ln3471_3_reg_1988_reg[0]_i_2_n_12 }),
        .DI({tmp_7_reg_1914,R_1_4_cast_fu_780_p1[6:0]}),
        .O(select_ln3450_3_fu_827_p3[7:0]),
        .S({\xor_ln3471_3_reg_1988[0]_i_9_n_5 ,\xor_ln3471_3_reg_1988[0]_i_10_n_5 ,\xor_ln3471_3_reg_1988[0]_i_11_n_5 ,\xor_ln3471_3_reg_1988[0]_i_12_n_5 ,\xor_ln3471_3_reg_1988[0]_i_13_n_5 ,R_1_4_cast_fu_780_p1[2],\xor_ln3471_3_reg_1988[0]_i_14_n_5 ,\xor_ln3471_3_reg_1988[0]_i_15_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_4_reg_2001[0]_i_2 
       (.I0(select_ln3450_3_fu_827_p3[13]),
        .I1(xor_ln3471_3_fu_842_p2),
        .O(\xor_ln3471_4_reg_2001[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_4_reg_2001[0]_i_3 
       (.I0(select_ln3450_3_fu_827_p3[12]),
        .I1(select_ln3450_3_fu_827_p3[13]),
        .O(\xor_ln3471_4_reg_2001[0]_i_3_n_5 ));
  FDRE \xor_ln3471_4_reg_2001_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[4]),
        .Q(tmpQ_10_fu_1336_p13[7]),
        .R(1'b0));
  FDRE \xor_ln3471_4_reg_2001_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[7]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \xor_ln3471_4_reg_2001_reg[0] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(xor_ln3471_4_fu_920_p2),
        .Q(tmpQ_8_fu_1097_p10[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_4_reg_2001_reg[0]_i_1 
       (.CI(\xor_ln3471_5_reg_2014_reg[0]_i_4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_CO_UNCONNECTED [7:3],xor_ln3471_4_fu_920_p2,\NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_CO_UNCONNECTED [1],\xor_ln3471_4_reg_2001_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln3450_3_fu_827_p3[13:12]}),
        .O({\NLW_xor_ln3471_4_reg_2001_reg[0]_i_1_O_UNCONNECTED [7:2],select_ln3450_4_fu_904_p3[16:15]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\xor_ln3471_4_reg_2001[0]_i_2_n_5 ,\xor_ln3471_4_reg_2001[0]_i_3_n_5 }));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln3471_5_reg_2014[0]_i_1 
       (.I0(icmp_ln79_reg_1822_pp0_iter5_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(select_ln3450_6_reg_20270));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_5_reg_2014[0]_i_10 
       (.I0(xor_ln3471_4_fu_920_p2),
        .O(select_ln3450_4_fu_904_p3[17]));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_12 
       (.I0(select_ln3450_4_fu_904_p3[11]),
        .I1(select_ln3450_4_fu_904_p3[12]),
        .O(\xor_ln3471_5_reg_2014[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_13 
       (.I0(select_ln3450_4_fu_904_p3[10]),
        .I1(select_ln3450_4_fu_904_p3[11]),
        .O(\xor_ln3471_5_reg_2014[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_14 
       (.I0(select_ln3450_4_fu_904_p3[9]),
        .I1(select_ln3450_4_fu_904_p3[10]),
        .O(\xor_ln3471_5_reg_2014[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_15 
       (.I0(select_ln3450_4_fu_904_p3[8]),
        .I1(select_ln3450_4_fu_904_p3[9]),
        .O(\xor_ln3471_5_reg_2014[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_16 
       (.I0(select_ln3450_4_fu_904_p3[7]),
        .I1(select_ln3450_4_fu_904_p3[8]),
        .O(\xor_ln3471_5_reg_2014[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_5_reg_2014[0]_i_17 
       (.I0(xor_ln3471_4_fu_920_p2),
        .I1(select_ln3450_4_fu_904_p3[7]),
        .O(\xor_ln3471_5_reg_2014[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_5_reg_2014[0]_i_18 
       (.I0(xor_ln3471_4_fu_920_p2),
        .I1(select_ln3450_4_fu_904_p3[6]),
        .O(\xor_ln3471_5_reg_2014[0]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln3471_5_reg_2014[0]_i_19 
       (.I0(select_ln3450_4_fu_904_p3[5]),
        .I1(tmpQ_4_fu_784_p6[5]),
        .I2(xor_ln3471_4_fu_920_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_19_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_5_reg_2014[0]_i_20 
       (.I0(xor_ln3471_3_fu_842_p2),
        .O(select_ln3450_3_fu_827_p3[14]));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_21 
       (.I0(select_ln3450_3_fu_827_p3[11]),
        .I1(select_ln3450_3_fu_827_p3[12]),
        .O(\xor_ln3471_5_reg_2014[0]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_22 
       (.I0(select_ln3450_3_fu_827_p3[10]),
        .I1(select_ln3450_3_fu_827_p3[11]),
        .O(\xor_ln3471_5_reg_2014[0]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_23 
       (.I0(select_ln3450_3_fu_827_p3[9]),
        .I1(select_ln3450_3_fu_827_p3[10]),
        .O(\xor_ln3471_5_reg_2014[0]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_24 
       (.I0(select_ln3450_3_fu_827_p3[8]),
        .I1(select_ln3450_3_fu_827_p3[9]),
        .O(\xor_ln3471_5_reg_2014[0]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_25 
       (.I0(select_ln3450_3_fu_827_p3[7]),
        .I1(select_ln3450_3_fu_827_p3[8]),
        .O(\xor_ln3471_5_reg_2014[0]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_26 
       (.I0(select_ln3450_3_fu_827_p3[6]),
        .I1(select_ln3450_3_fu_827_p3[7]),
        .O(\xor_ln3471_5_reg_2014[0]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_5_reg_2014[0]_i_27 
       (.I0(xor_ln3471_3_fu_842_p2),
        .I1(select_ln3450_3_fu_827_p3[6]),
        .O(\xor_ln3471_5_reg_2014[0]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_5_reg_2014[0]_i_28 
       (.I0(xor_ln3471_3_fu_842_p2),
        .I1(select_ln3450_3_fu_827_p3[5]),
        .O(\xor_ln3471_5_reg_2014[0]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln3471_5_reg_2014[0]_i_29 
       (.I0(select_ln3450_3_fu_827_p3[4]),
        .I1(tmpQ_4_fu_784_p6[5]),
        .I2(xor_ln3471_3_fu_842_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln3471_5_reg_2014[0]_i_30 
       (.I0(select_ln3450_3_fu_827_p3[3]),
        .I1(tmpQ_4_fu_784_p6[4]),
        .I2(xor_ln3471_3_fu_842_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_30_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln3471_5_reg_2014[0]_i_31 
       (.I0(select_ln3450_3_fu_827_p3[2]),
        .I1(tmpQ_4_fu_784_p6[3]),
        .I2(xor_ln3471_3_fu_842_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln3471_5_reg_2014[0]_i_32 
       (.I0(select_ln3450_3_fu_827_p3[1]),
        .I1(tmp_7_reg_1914),
        .I2(xor_ln3471_3_fu_842_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_32_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_5_reg_2014[0]_i_33 
       (.I0(tmp_5_cast_reg_1925[1]),
        .O(\xor_ln3471_5_reg_2014[0]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_34 
       (.I0(tmp_5_cast_reg_1925[0]),
        .I1(xor_ln3471_3_fu_842_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_5_reg_2014[0]_i_5 
       (.I0(select_ln3450_4_fu_904_p3[16]),
        .I1(xor_ln3471_4_fu_920_p2),
        .O(\xor_ln3471_5_reg_2014[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_6 
       (.I0(select_ln3450_4_fu_904_p3[15]),
        .I1(select_ln3450_4_fu_904_p3[16]),
        .O(\xor_ln3471_5_reg_2014[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_7 
       (.I0(select_ln3450_4_fu_904_p3[14]),
        .I1(select_ln3450_4_fu_904_p3[15]),
        .O(\xor_ln3471_5_reg_2014[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_8 
       (.I0(select_ln3450_4_fu_904_p3[13]),
        .I1(select_ln3450_4_fu_904_p3[14]),
        .O(\xor_ln3471_5_reg_2014[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_5_reg_2014[0]_i_9 
       (.I0(select_ln3450_4_fu_904_p3[12]),
        .I1(select_ln3450_4_fu_904_p3[13]),
        .O(\xor_ln3471_5_reg_2014[0]_i_9_n_5 ));
  FDRE \xor_ln3471_5_reg_2014_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[3]),
        .Q(tmpQ_10_fu_1336_p13[6]),
        .R(1'b0));
  FDRE \xor_ln3471_5_reg_2014_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[6]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \xor_ln3471_5_reg_2014_reg[0] 
       (.C(ap_clk),
        .CE(select_ln3450_6_reg_20270),
        .D(xor_ln3471_5_fu_1000_p2),
        .Q(tmpQ_8_fu_1097_p10[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_5_reg_2014_reg[0]_i_11 
       (.CI(xor_ln3471_3_fu_842_p2),
        .CI_TOP(1'b0),
        .CO({\xor_ln3471_5_reg_2014_reg[0]_i_11_n_5 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_6 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_7 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_8 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_9 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_10 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_11 ,\xor_ln3471_5_reg_2014_reg[0]_i_11_n_12 }),
        .DI({select_ln3450_3_fu_827_p3[4:0],tmp_5_cast_reg_1925,1'b0}),
        .O({select_ln3450_4_fu_904_p3[6:0],\NLW_xor_ln3471_5_reg_2014_reg[0]_i_11_O_UNCONNECTED [0]}),
        .S({\xor_ln3471_5_reg_2014[0]_i_29_n_5 ,\xor_ln3471_5_reg_2014[0]_i_30_n_5 ,\xor_ln3471_5_reg_2014[0]_i_31_n_5 ,\xor_ln3471_5_reg_2014[0]_i_32_n_5 ,select_ln3450_3_fu_827_p3[0],\xor_ln3471_5_reg_2014[0]_i_33_n_5 ,\xor_ln3471_5_reg_2014[0]_i_34_n_5 ,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_5_reg_2014_reg[0]_i_2 
       (.CI(\xor_ln3471_5_reg_2014_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_CO_UNCONNECTED [7:6],xor_ln3471_5_fu_1000_p2,\NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_CO_UNCONNECTED [4],\xor_ln3471_5_reg_2014_reg[0]_i_2_n_9 ,\xor_ln3471_5_reg_2014_reg[0]_i_2_n_10 ,\xor_ln3471_5_reg_2014_reg[0]_i_2_n_11 ,\xor_ln3471_5_reg_2014_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,select_ln3450_4_fu_904_p3[16:12]}),
        .O({\NLW_xor_ln3471_5_reg_2014_reg[0]_i_2_O_UNCONNECTED [7:5],select_ln3450_5_fu_984_p3[19:15]}),
        .S({1'b0,1'b0,1'b1,\xor_ln3471_5_reg_2014[0]_i_5_n_5 ,\xor_ln3471_5_reg_2014[0]_i_6_n_5 ,\xor_ln3471_5_reg_2014[0]_i_7_n_5 ,\xor_ln3471_5_reg_2014[0]_i_8_n_5 ,\xor_ln3471_5_reg_2014[0]_i_9_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_5_reg_2014_reg[0]_i_3 
       (.CI(\select_ln3450_6_reg_2027_reg[14]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\xor_ln3471_5_reg_2014_reg[0]_i_3_n_5 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_6 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_7 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_8 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_9 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_10 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_11 ,\xor_ln3471_5_reg_2014_reg[0]_i_3_n_12 }),
        .DI({select_ln3450_4_fu_904_p3[11:7],select_ln3450_4_fu_904_p3[17],xor_ln3471_4_fu_920_p2,select_ln3450_4_fu_904_p3[5]}),
        .O(select_ln3450_5_fu_984_p3[14:7]),
        .S({\xor_ln3471_5_reg_2014[0]_i_12_n_5 ,\xor_ln3471_5_reg_2014[0]_i_13_n_5 ,\xor_ln3471_5_reg_2014[0]_i_14_n_5 ,\xor_ln3471_5_reg_2014[0]_i_15_n_5 ,\xor_ln3471_5_reg_2014[0]_i_16_n_5 ,\xor_ln3471_5_reg_2014[0]_i_17_n_5 ,\xor_ln3471_5_reg_2014[0]_i_18_n_5 ,\xor_ln3471_5_reg_2014[0]_i_19_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_5_reg_2014_reg[0]_i_4 
       (.CI(\xor_ln3471_5_reg_2014_reg[0]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\xor_ln3471_5_reg_2014_reg[0]_i_4_n_5 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_6 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_7 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_8 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_9 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_10 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_11 ,\xor_ln3471_5_reg_2014_reg[0]_i_4_n_12 }),
        .DI({select_ln3450_3_fu_827_p3[11:6],select_ln3450_3_fu_827_p3[14],xor_ln3471_3_fu_842_p2}),
        .O(select_ln3450_4_fu_904_p3[14:7]),
        .S({\xor_ln3471_5_reg_2014[0]_i_21_n_5 ,\xor_ln3471_5_reg_2014[0]_i_22_n_5 ,\xor_ln3471_5_reg_2014[0]_i_23_n_5 ,\xor_ln3471_5_reg_2014[0]_i_24_n_5 ,\xor_ln3471_5_reg_2014[0]_i_25_n_5 ,\xor_ln3471_5_reg_2014[0]_i_26_n_5 ,\xor_ln3471_5_reg_2014[0]_i_27_n_5 ,\xor_ln3471_5_reg_2014[0]_i_28_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_6_reg_2038[0]_i_1 
       (.I0(R_1_8_cast_fu_1093_p1[25]),
        .O(\xor_ln3471_6_reg_2038[0]_i_1_n_5 ));
  FDRE \xor_ln3471_6_reg_2038_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[5]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \xor_ln3471_6_reg_2038_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(\xor_ln3471_6_reg_2038[0]_i_1_n_5 ),
        .Q(tmpQ_10_fu_1336_p13[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_7_reg_2048[0]_i_2 
       (.I0(R_1_8_cast_fu_1093_p1[24]),
        .I1(R_1_8_cast_fu_1093_p1[25]),
        .O(\xor_ln3471_7_reg_2048[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_7_reg_2048[0]_i_3 
       (.I0(R_1_8_cast_fu_1093_p1[23]),
        .I1(R_1_8_cast_fu_1093_p1[24]),
        .O(\xor_ln3471_7_reg_2048[0]_i_3_n_5 ));
  FDRE \xor_ln3471_7_reg_2048_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[4]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \xor_ln3471_7_reg_2048_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(xor_ln3471_7_fu_1159_p2),
        .Q(tmpQ_10_fu_1336_p13[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_7_reg_2048_reg[0]_i_1 
       (.CI(\xor_ln3471_8_reg_2058_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_CO_UNCONNECTED [7:3],xor_ln3471_7_fu_1159_p2,\NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_CO_UNCONNECTED [1],\xor_ln3471_7_reg_2048_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,R_1_8_cast_fu_1093_p1[24:23]}),
        .O({\NLW_xor_ln3471_7_reg_2048_reg[0]_i_1_O_UNCONNECTED [7:2],select_ln3450_7_fu_1144_p3[25:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\xor_ln3471_7_reg_2048[0]_i_2_n_5 ,\xor_ln3471_7_reg_2048[0]_i_3_n_5 }));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_10 
       (.I0(R_1_8_cast_fu_1093_p1[21]),
        .I1(R_1_8_cast_fu_1093_p1[22]),
        .O(\xor_ln3471_8_reg_2058[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_11 
       (.I0(R_1_8_cast_fu_1093_p1[20]),
        .I1(R_1_8_cast_fu_1093_p1[21]),
        .O(\xor_ln3471_8_reg_2058[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_12 
       (.I0(R_1_8_cast_fu_1093_p1[19]),
        .I1(R_1_8_cast_fu_1093_p1[20]),
        .O(\xor_ln3471_8_reg_2058[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_13 
       (.I0(R_1_8_cast_fu_1093_p1[18]),
        .I1(R_1_8_cast_fu_1093_p1[19]),
        .O(\xor_ln3471_8_reg_2058[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_14 
       (.I0(R_1_8_cast_fu_1093_p1[17]),
        .I1(R_1_8_cast_fu_1093_p1[18]),
        .O(\xor_ln3471_8_reg_2058[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_15 
       (.I0(R_1_8_cast_fu_1093_p1[16]),
        .I1(R_1_8_cast_fu_1093_p1[17]),
        .O(\xor_ln3471_8_reg_2058[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_16 
       (.I0(R_1_8_cast_fu_1093_p1[15]),
        .I1(R_1_8_cast_fu_1093_p1[16]),
        .O(\xor_ln3471_8_reg_2058[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln3471_8_reg_2058[0]_i_3 
       (.I0(select_ln3450_7_fu_1144_p3[25]),
        .I1(xor_ln3471_7_fu_1159_p2),
        .O(\xor_ln3471_8_reg_2058[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_4 
       (.I0(select_ln3450_7_fu_1144_p3[24]),
        .I1(select_ln3450_7_fu_1144_p3[25]),
        .O(\xor_ln3471_8_reg_2058[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_5 
       (.I0(select_ln3450_7_fu_1144_p3[23]),
        .I1(select_ln3450_7_fu_1144_p3[24]),
        .O(\xor_ln3471_8_reg_2058[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_6 
       (.I0(select_ln3450_7_fu_1144_p3[22]),
        .I1(select_ln3450_7_fu_1144_p3[23]),
        .O(\xor_ln3471_8_reg_2058[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_7 
       (.I0(select_ln3450_7_fu_1144_p3[21]),
        .I1(select_ln3450_7_fu_1144_p3[22]),
        .O(\xor_ln3471_8_reg_2058[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_8 
       (.I0(select_ln3450_7_fu_1144_p3[20]),
        .I1(select_ln3450_7_fu_1144_p3[21]),
        .O(\xor_ln3471_8_reg_2058[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln3471_8_reg_2058[0]_i_9 
       (.I0(R_1_8_cast_fu_1093_p1[22]),
        .I1(R_1_8_cast_fu_1093_p1[23]),
        .O(\xor_ln3471_8_reg_2058[0]_i_9_n_5 ));
  FDRE \xor_ln3471_8_reg_2058_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[3]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \xor_ln3471_8_reg_2058_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_20740),
        .D(xor_ln3471_8_fu_1241_p2),
        .Q(tmpQ_10_fu_1336_p13[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_8_reg_2058_reg[0]_i_1 
       (.CI(\empty_reg_2074_reg[29]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_CO_UNCONNECTED [7],xor_ln3471_8_fu_1241_p2,\NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_CO_UNCONNECTED [5],\xor_ln3471_8_reg_2058_reg[0]_i_1_n_8 ,\xor_ln3471_8_reg_2058_reg[0]_i_1_n_9 ,\xor_ln3471_8_reg_2058_reg[0]_i_1_n_10 ,\xor_ln3471_8_reg_2058_reg[0]_i_1_n_11 ,\xor_ln3471_8_reg_2058_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,select_ln3450_7_fu_1144_p3[25:20]}),
        .O({\NLW_xor_ln3471_8_reg_2058_reg[0]_i_1_O_UNCONNECTED [7:6],select_ln3450_8_fu_1225_p3[28:23]}),
        .S({1'b0,1'b1,\xor_ln3471_8_reg_2058[0]_i_3_n_5 ,\xor_ln3471_8_reg_2058[0]_i_4_n_5 ,\xor_ln3471_8_reg_2058[0]_i_5_n_5 ,\xor_ln3471_8_reg_2058[0]_i_6_n_5 ,\xor_ln3471_8_reg_2058[0]_i_7_n_5 ,\xor_ln3471_8_reg_2058[0]_i_8_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \xor_ln3471_8_reg_2058_reg[0]_i_2 
       (.CI(\empty_reg_2074_reg[29]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\xor_ln3471_8_reg_2058_reg[0]_i_2_n_5 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_6 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_7 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_8 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_9 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_10 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_11 ,\xor_ln3471_8_reg_2058_reg[0]_i_2_n_12 }),
        .DI(R_1_8_cast_fu_1093_p1[22:15]),
        .O(select_ln3450_7_fu_1144_p3[23:16]),
        .S({\xor_ln3471_8_reg_2058[0]_i_9_n_5 ,\xor_ln3471_8_reg_2058[0]_i_10_n_5 ,\xor_ln3471_8_reg_2058[0]_i_11_n_5 ,\xor_ln3471_8_reg_2058[0]_i_12_n_5 ,\xor_ln3471_8_reg_2058[0]_i_13_n_5 ,\xor_ln3471_8_reg_2058[0]_i_14_n_5 ,\xor_ln3471_8_reg_2058[0]_i_15_n_5 ,\xor_ln3471_8_reg_2058[0]_i_16_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln3471_9_reg_2079[0]_i_1 
       (.I0(tmp_14_reg_2068),
        .O(tmpQ_10_fu_1336_p13[2]));
  FDRE \xor_ln3471_9_reg_2079_reg[0] 
       (.C(ap_clk),
        .CE(empty_82_reg_21060),
        .D(tmpQ_10_fu_1336_p13[2]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \xor_ln3471_reg_1875_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_4_fu_784_p6[4]),
        .Q(tmpQ_8_fu_1097_p10[8]),
        .R(1'b0));
  FDRE \xor_ln3471_reg_1875_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_8_fu_1097_p10[8]),
        .Q(tmpQ_10_fu_1336_p13[11]),
        .R(1'b0));
  FDRE \xor_ln3471_reg_1875_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmpQ_10_fu_1336_p13[11]),
        .Q(\icmp_ln3471_reg_1858_pp0_iter8_reg_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \xor_ln3471_reg_1875_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln3471_reg_18580),
        .D(xor_ln3471_fu_498_p2),
        .Q(tmpQ_4_fu_784_p6[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_s
   (grp_read_r_fu_76_ap_start_reg,
    Q,
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read,
    WEA,
    push,
    mOutPtr110_out,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    grp_read_r_fu_76_ap_start_reg_reg_0,
    mOutPtr110_out_0,
    \ref_tmp_assign_2_reg_139_reg[1]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    \icmp_ln104_reg_125_reg[0]_0 ,
    nms_mat_data_empty_n,
    \mOutPtr_reg[1] ,
    gray_img_dst_data_full_n,
    xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start,
    grp_read_r_fu_76_ap_start_reg_reg_1,
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
    start_once_reg,
    start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    D);
  output grp_read_r_fu_76_ap_start_reg;
  output [0:0]Q;
  output xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read;
  output [0:0]WEA;
  output push;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output [0:0]grp_read_r_fu_76_ap_start_reg_reg_0;
  output mOutPtr110_out_0;
  output [5:0]\ref_tmp_assign_2_reg_139_reg[1]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \icmp_ln104_reg_125_reg[0]_0 ;
  input nms_mat_data_empty_n;
  input \mOutPtr_reg[1] ;
  input gray_img_dst_data_full_n;
  input xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start;
  input grp_read_r_fu_76_ap_start_reg_reg_1;
  input xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;
  input start_once_reg;
  input start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2__3_n_5 ;
  wire \ap_CS_fsm[2]_i_3__3_n_5 ;
  wire \ap_CS_fsm[33]_i_1_n_5 ;
  wire \ap_CS_fsm[34]_i_2_n_5 ;
  wire \ap_CS_fsm[34]_i_3_n_5 ;
  wire \ap_CS_fsm[34]_i_4_n_5 ;
  wire \ap_CS_fsm[34]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_2__1_n_5 ;
  wire \ap_CS_fsm[3]_i_3__0_n_5 ;
  wire \ap_CS_fsm[7]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state36;
  wire [34:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter0_i_2_n_5;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n;
  wire gray_img_dst_data_full_n;
  wire grp_read_r_fu_76_ap_start_reg;
  wire grp_read_r_fu_76_ap_start_reg2;
  wire grp_read_r_fu_76_ap_start_reg3;
  wire grp_read_r_fu_76_ap_start_reg46_out;
  wire grp_read_r_fu_76_ap_start_reg5;
  wire grp_read_r_fu_76_ap_start_reg_i_10_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_11_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_12_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_13_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_14_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_15_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_16_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_17_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_18_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_1_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_2_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_3_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_4_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_5_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_6_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_7_n_5;
  wire grp_read_r_fu_76_ap_start_reg_i_9_n_5;
  wire [0:0]grp_read_r_fu_76_ap_start_reg_reg_0;
  wire grp_read_r_fu_76_ap_start_reg_reg_1;
  wire [10:0]i_1_fu_88_p2;
  wire [10:0]i_1_reg_120;
  wire \i_1_reg_120[10]_i_2_n_5 ;
  wire \i_1_reg_120[7]_i_2_n_5 ;
  wire i_reg_53;
  wire \i_reg_53_reg_n_5_[0] ;
  wire \i_reg_53_reg_n_5_[10] ;
  wire \i_reg_53_reg_n_5_[1] ;
  wire \i_reg_53_reg_n_5_[2] ;
  wire \i_reg_53_reg_n_5_[3] ;
  wire \i_reg_53_reg_n_5_[4] ;
  wire \i_reg_53_reg_n_5_[5] ;
  wire \i_reg_53_reg_n_5_[6] ;
  wire \i_reg_53_reg_n_5_[7] ;
  wire \i_reg_53_reg_n_5_[8] ;
  wire \i_reg_53_reg_n_5_[9] ;
  wire icmp_ln104_reg_125;
  wire \icmp_ln104_reg_125[0]_i_1_n_5 ;
  wire \icmp_ln104_reg_125_reg[0]_0 ;
  wire [10:5]j_1_fu_110_p2;
  wire [10:5]j_1_reg_144;
  wire j_reg_64;
  wire j_reg_640;
  wire \j_reg_64[10]_i_4_n_5 ;
  wire \j_reg_64[10]_i_5_n_5 ;
  wire \j_reg_64[10]_i_6_n_5 ;
  wire \j_reg_64_reg_n_5_[10] ;
  wire \j_reg_64_reg_n_5_[5] ;
  wire \j_reg_64_reg_n_5_[6] ;
  wire \j_reg_64_reg_n_5_[7] ;
  wire \j_reg_64_reg_n_5_[8] ;
  wire \j_reg_64_reg_n_5_[9] ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[1]_i_4__0_n_5 ;
  wire \mOutPtr[1]_i_7_n_5 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire nms_mat_data_empty_n;
  wire push;
  wire [5:0]\ref_tmp_assign_2_reg_139_reg[1]_0 ;
  wire start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  wire start_once_reg;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start;
  wire xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(ap_CS_fsm_state2),
        .I1(\j_reg_64[10]_i_4_n_5 ),
        .I2(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .I2(ap_CS_fsm_state36),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hD5D5D5D5D5FFD5D5)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_5 ),
        .I1(\ap_CS_fsm[33]_i_1_n_5 ),
        .I2(ap_CS_fsm_pp0_stage31),
        .I3(nms_mat_data_empty_n),
        .I4(grp_read_r_fu_76_ap_start_reg),
        .I5(\ap_CS_fsm[2]_i_3__3_n_5 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(\j_reg_64[10]_i_4_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_2__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(icmp_ln104_reg_125),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[2]_i_3__3_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(icmp_ln104_reg_125),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_read_r_fu_76_ap_start_reg),
        .I3(nms_mat_data_empty_n),
        .O(\ap_CS_fsm[33]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(\ap_CS_fsm[34]_i_2_n_5 ),
        .I1(\ap_CS_fsm[34]_i_3_n_5 ),
        .I2(\ap_CS_fsm[34]_i_4_n_5 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\ap_CS_fsm[34]_i_5_n_5 ),
        .O(ap_NS_fsm[34]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[34]_i_2 
       (.I0(\j_reg_64_reg_n_5_[9] ),
        .I1(\j_reg_64_reg_n_5_[7] ),
        .I2(\j_reg_64_reg_n_5_[8] ),
        .I3(\j_reg_64_reg_n_5_[10] ),
        .O(\ap_CS_fsm[34]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[34]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[34]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \ap_CS_fsm[34]_i_4 
       (.I0(grp_read_r_fu_76_ap_start_reg),
        .I1(nms_mat_data_empty_n),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[34]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[34]_i_5 
       (.I0(j_1_reg_144[8]),
        .I1(j_1_reg_144[7]),
        .I2(j_1_reg_144[10]),
        .I3(j_1_reg_144[9]),
        .O(\ap_CS_fsm[34]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55D00000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[34]_i_5_n_5 ),
        .I2(\icmp_ln104_reg_125_reg[0]_0 ),
        .I3(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[3]_i_3__0_n_5 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(icmp_ln104_reg_125),
        .O(\ap_CS_fsm[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h2A00FFFF2A002A00)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(\ap_CS_fsm[34]_i_2_n_5 ),
        .I1(icmp_ln104_reg_125),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[33]_i_1_n_5 ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[3]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF4000CCCCCCCC)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(gray_img_dst_data_full_n),
        .I1(Q),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\ap_CS_fsm[33]_i_1_n_5 ),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hFEFF0200CECC0200)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\ap_CS_fsm[7]_i_2__0_n_5 ),
        .I2(nms_mat_data_empty_n),
        .I3(grp_read_r_fu_76_ap_start_reg),
        .I4(Q),
        .I5(gray_img_dst_data_full_n),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[7]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln104_reg_125),
        .O(\ap_CS_fsm[7]_i_2__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage15),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage26),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage30),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state36),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[33]_i_1_n_5 ),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__3_n_5 ),
        .I3(ap_enable_reg_pp0_iter0_i_2_n_5),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_5));
  LUT6 #(
    .INIT(64'hAFCFCFCFFFCFCFCF)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\ap_CS_fsm[34]_i_5_n_5 ),
        .I1(\ap_CS_fsm[34]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln104_reg_125),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\icmp_ln104_reg_125_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter0_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(\ap_CS_fsm[2]_i_2__3_n_5 ),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_5));
  LUT6 #(
    .INIT(64'hF0F0FCFC00F0F4FC)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage31),
        .I3(icmp_ln104_reg_125),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\icmp_ln104_reg_125_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter10));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAEAFFFFFAEA0000)) 
    grp_read_r_fu_76_ap_start_reg_i_1
       (.I0(grp_read_r_fu_76_ap_start_reg_i_2_n_5),
        .I1(grp_read_r_fu_76_ap_start_reg_i_3_n_5),
        .I2(\ap_CS_fsm[34]_i_4_n_5 ),
        .I3(grp_read_r_fu_76_ap_start_reg_i_4_n_5),
        .I4(grp_read_r_fu_76_ap_start_reg_i_5_n_5),
        .I5(grp_read_r_fu_76_ap_start_reg),
        .O(grp_read_r_fu_76_ap_start_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    grp_read_r_fu_76_ap_start_reg_i_10
       (.I0(Q),
        .I1(\ap_CS_fsm[7]_i_2__0_n_5 ),
        .I2(grp_read_r_fu_76_ap_start_reg),
        .I3(nms_mat_data_empty_n),
        .I4(grp_read_r_fu_76_ap_start_reg_i_2_n_5),
        .I5(grp_read_r_fu_76_ap_start_reg_i_15_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_11
       (.I0(grp_read_r_fu_76_ap_start_reg_i_14_n_5),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage22),
        .I4(ap_CS_fsm_pp0_stage21),
        .I5(grp_read_r_fu_76_ap_start_reg_i_16_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_11_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_12
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(grp_read_r_fu_76_ap_start_reg_i_12_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_13
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(grp_read_r_fu_76_ap_start_reg_i_17_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_13_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_14
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ap_CS_fsm_pp0_stage25),
        .O(grp_read_r_fu_76_ap_start_reg_i_14_n_5));
  LUT6 #(
    .INIT(64'hA0A00000A0A0C000)) 
    grp_read_r_fu_76_ap_start_reg_i_15
       (.I0(nms_mat_data_empty_n),
        .I1(\ap_CS_fsm[34]_i_5_n_5 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(grp_read_r_fu_76_ap_start_reg),
        .I5(\ap_CS_fsm[7]_i_2__0_n_5 ),
        .O(grp_read_r_fu_76_ap_start_reg_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_16
       (.I0(ap_CS_fsm_pp0_stage29),
        .I1(ap_CS_fsm_pp0_stage30),
        .I2(ap_CS_fsm_pp0_stage27),
        .I3(ap_CS_fsm_pp0_stage28),
        .I4(grp_read_r_fu_76_ap_start_reg_i_18_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_16_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_17
       (.I0(ap_CS_fsm_pp0_stage16),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_CS_fsm_pp0_stage18),
        .I3(ap_CS_fsm_pp0_stage17),
        .O(grp_read_r_fu_76_ap_start_reg_i_17_n_5));
  LUT4 #(
    .INIT(16'hFFEA)) 
    grp_read_r_fu_76_ap_start_reg_i_18
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(gray_img_dst_data_full_n),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(grp_read_r_fu_76_ap_start_reg_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h2A000000)) 
    grp_read_r_fu_76_ap_start_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln104_reg_125),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[34]_i_2_n_5 ),
        .O(grp_read_r_fu_76_ap_start_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    grp_read_r_fu_76_ap_start_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(j_1_reg_144[9]),
        .I3(j_1_reg_144[10]),
        .I4(j_1_reg_144[7]),
        .I5(j_1_reg_144[8]),
        .O(grp_read_r_fu_76_ap_start_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_4
       (.I0(grp_read_r_fu_76_ap_start_reg_i_6_n_5),
        .I1(grp_read_r_fu_76_ap_start_reg_i_7_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(grp_read_r_fu_76_ap_start_reg_reg_1),
        .I4(ap_CS_fsm_pp0_stage31),
        .I5(grp_read_r_fu_76_ap_start_reg_i_9_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'hFBABFBABFBABAAAA)) 
    grp_read_r_fu_76_ap_start_reg_i_5
       (.I0(grp_read_r_fu_76_ap_start_reg_i_10_n_5),
        .I1(\ap_CS_fsm[7]_i_2__0_n_5 ),
        .I2(grp_read_r_fu_76_ap_start_reg),
        .I3(nms_mat_data_empty_n),
        .I4(grp_read_r_fu_76_ap_start_reg_i_6_n_5),
        .I5(grp_read_r_fu_76_ap_start_reg_i_11_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_6
       (.I0(grp_read_r_fu_76_ap_start_reg_i_12_n_5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(grp_read_r_fu_76_ap_start_reg_i_13_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_7
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage27),
        .I2(ap_CS_fsm_pp0_stage30),
        .I3(ap_CS_fsm_pp0_stage29),
        .O(grp_read_r_fu_76_ap_start_reg_i_7_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_read_r_fu_76_ap_start_reg_i_9
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage20),
        .I4(grp_read_r_fu_76_ap_start_reg_i_14_n_5),
        .O(grp_read_r_fu_76_ap_start_reg_i_9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_read_r_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_r_fu_76_ap_start_reg_i_1_n_5),
        .Q(grp_read_r_fu_76_ap_start_reg),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_120[0]_i_1 
       (.I0(\i_reg_53_reg_n_5_[0] ),
        .O(i_1_fu_88_p2[0]));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCCCC)) 
    \i_1_reg_120[10]_i_1 
       (.I0(\i_reg_53_reg_n_5_[9] ),
        .I1(\i_reg_53_reg_n_5_[10] ),
        .I2(\i_reg_53_reg_n_5_[7] ),
        .I3(\i_1_reg_120[10]_i_2_n_5 ),
        .I4(\i_reg_53_reg_n_5_[6] ),
        .I5(\i_reg_53_reg_n_5_[8] ),
        .O(i_1_fu_88_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_120[10]_i_2 
       (.I0(\i_reg_53_reg_n_5_[2] ),
        .I1(\i_reg_53_reg_n_5_[0] ),
        .I2(\i_reg_53_reg_n_5_[1] ),
        .I3(\i_reg_53_reg_n_5_[5] ),
        .I4(\i_reg_53_reg_n_5_[3] ),
        .I5(\i_reg_53_reg_n_5_[4] ),
        .O(\i_1_reg_120[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_120[1]_i_1 
       (.I0(\i_reg_53_reg_n_5_[0] ),
        .I1(\i_reg_53_reg_n_5_[1] ),
        .O(i_1_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_120[2]_i_1 
       (.I0(\i_reg_53_reg_n_5_[1] ),
        .I1(\i_reg_53_reg_n_5_[0] ),
        .I2(\i_reg_53_reg_n_5_[2] ),
        .O(i_1_fu_88_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_120[3]_i_1 
       (.I0(\i_reg_53_reg_n_5_[2] ),
        .I1(\i_reg_53_reg_n_5_[0] ),
        .I2(\i_reg_53_reg_n_5_[1] ),
        .I3(\i_reg_53_reg_n_5_[3] ),
        .O(i_1_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_120[4]_i_1 
       (.I0(\i_reg_53_reg_n_5_[3] ),
        .I1(\i_reg_53_reg_n_5_[1] ),
        .I2(\i_reg_53_reg_n_5_[0] ),
        .I3(\i_reg_53_reg_n_5_[2] ),
        .I4(\i_reg_53_reg_n_5_[4] ),
        .O(i_1_fu_88_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_120[5]_i_1 
       (.I0(\i_reg_53_reg_n_5_[3] ),
        .I1(\i_reg_53_reg_n_5_[4] ),
        .I2(\i_reg_53_reg_n_5_[1] ),
        .I3(\i_reg_53_reg_n_5_[0] ),
        .I4(\i_reg_53_reg_n_5_[2] ),
        .I5(\i_reg_53_reg_n_5_[5] ),
        .O(i_1_fu_88_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \i_1_reg_120[6]_i_1 
       (.I0(\i_reg_53_reg_n_5_[4] ),
        .I1(\i_reg_53_reg_n_5_[3] ),
        .I2(\i_reg_53_reg_n_5_[5] ),
        .I3(\i_1_reg_120[7]_i_2_n_5 ),
        .I4(\i_reg_53_reg_n_5_[6] ),
        .O(i_1_fu_88_p2[6]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \i_1_reg_120[7]_i_1 
       (.I0(\i_reg_53_reg_n_5_[6] ),
        .I1(\i_1_reg_120[7]_i_2_n_5 ),
        .I2(\i_reg_53_reg_n_5_[5] ),
        .I3(\i_reg_53_reg_n_5_[3] ),
        .I4(\i_reg_53_reg_n_5_[4] ),
        .I5(\i_reg_53_reg_n_5_[7] ),
        .O(i_1_fu_88_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \i_1_reg_120[7]_i_2 
       (.I0(\i_reg_53_reg_n_5_[1] ),
        .I1(\i_reg_53_reg_n_5_[0] ),
        .I2(\i_reg_53_reg_n_5_[2] ),
        .O(\i_1_reg_120[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_1_reg_120[8]_i_1 
       (.I0(\i_reg_53_reg_n_5_[7] ),
        .I1(\i_1_reg_120[10]_i_2_n_5 ),
        .I2(\i_reg_53_reg_n_5_[6] ),
        .I3(\i_reg_53_reg_n_5_[8] ),
        .O(i_1_fu_88_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_1_reg_120[9]_i_1 
       (.I0(\i_reg_53_reg_n_5_[8] ),
        .I1(\i_reg_53_reg_n_5_[6] ),
        .I2(\i_1_reg_120[10]_i_2_n_5 ),
        .I3(\i_reg_53_reg_n_5_[7] ),
        .I4(\i_reg_53_reg_n_5_[9] ),
        .O(i_1_fu_88_p2[9]));
  FDRE \i_1_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[0]),
        .Q(i_1_reg_120[0]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[10]),
        .Q(i_1_reg_120[10]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[1]),
        .Q(i_1_reg_120[1]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[2]),
        .Q(i_1_reg_120[2]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[3]),
        .Q(i_1_reg_120[3]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[4]),
        .Q(i_1_reg_120[4]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[5]),
        .Q(i_1_reg_120[5]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[6]),
        .Q(i_1_reg_120[6]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[7]),
        .Q(i_1_reg_120[7]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[8]),
        .Q(i_1_reg_120[8]),
        .R(1'b0));
  FDRE \i_1_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_88_p2[9]),
        .Q(i_1_reg_120[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_53[10]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .O(i_reg_53));
  FDRE \i_reg_53_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[0]),
        .Q(\i_reg_53_reg_n_5_[0] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[10]),
        .Q(\i_reg_53_reg_n_5_[10] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[1]),
        .Q(\i_reg_53_reg_n_5_[1] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[2]),
        .Q(\i_reg_53_reg_n_5_[2] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[3]),
        .Q(\i_reg_53_reg_n_5_[3] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[4]),
        .Q(\i_reg_53_reg_n_5_[4] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[5]),
        .Q(\i_reg_53_reg_n_5_[5] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[6]),
        .Q(\i_reg_53_reg_n_5_[6] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[7]),
        .Q(\i_reg_53_reg_n_5_[7] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[8]),
        .Q(\i_reg_53_reg_n_5_[8] ),
        .R(i_reg_53));
  FDRE \i_reg_53_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(i_1_reg_120[9]),
        .Q(\i_reg_53_reg_n_5_[9] ),
        .R(i_reg_53));
  LUT6 #(
    .INIT(64'hFFF0C0F07FF040F0)) 
    \icmp_ln104_reg_125[0]_i_1 
       (.I0(\icmp_ln104_reg_125_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(icmp_ln104_reg_125),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[34]_i_2_n_5 ),
        .I5(\ap_CS_fsm[34]_i_5_n_5 ),
        .O(\icmp_ln104_reg_125[0]_i_1_n_5 ));
  FDRE \icmp_ln104_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln104_reg_125[0]_i_1_n_5 ),
        .Q(icmp_ln104_reg_125),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000DF0000000000)) 
    internal_full_n_i_2__20
       (.I0(ap_CS_fsm_state2),
        .I1(\j_reg_64[10]_i_4_n_5 ),
        .I2(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .I3(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I4(start_once_reg),
        .I5(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAAAAA)) 
    internal_full_n_i_3
       (.I0(\mOutPtr[1]_i_4__0_n_5 ),
        .I1(grp_read_r_fu_76_ap_start_reg),
        .I2(nms_mat_data_empty_n),
        .I3(\ap_CS_fsm[7]_i_2__0_n_5 ),
        .I4(grp_read_r_fu_76_ap_start_reg_i_6_n_5),
        .I5(grp_read_r_fu_76_ap_start_reg_i_11_n_5),
        .O(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_nms_mat_410_read));
  LUT5 #(
    .INIT(32'h80880000)) 
    \j_1_reg_144[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln104_reg_125),
        .I2(nms_mat_data_empty_n),
        .I3(grp_read_r_fu_76_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage31),
        .O(grp_read_r_fu_76_ap_start_reg5));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_1_reg_144[10]_i_2 
       (.I0(\j_reg_64_reg_n_5_[8] ),
        .I1(\j_reg_64_reg_n_5_[7] ),
        .I2(\j_reg_64_reg_n_5_[9] ),
        .I3(\j_reg_64_reg_n_5_[5] ),
        .I4(\j_reg_64_reg_n_5_[6] ),
        .I5(\j_reg_64_reg_n_5_[10] ),
        .O(j_1_fu_110_p2[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_144[5]_i_1 
       (.I0(\j_reg_64_reg_n_5_[5] ),
        .O(j_1_fu_110_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_144[6]_i_1 
       (.I0(\j_reg_64_reg_n_5_[5] ),
        .I1(\j_reg_64_reg_n_5_[6] ),
        .O(j_1_fu_110_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_144[7]_i_1 
       (.I0(\j_reg_64_reg_n_5_[6] ),
        .I1(\j_reg_64_reg_n_5_[5] ),
        .I2(\j_reg_64_reg_n_5_[7] ),
        .O(j_1_fu_110_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_144[8]_i_1 
       (.I0(\j_reg_64_reg_n_5_[7] ),
        .I1(\j_reg_64_reg_n_5_[5] ),
        .I2(\j_reg_64_reg_n_5_[6] ),
        .I3(\j_reg_64_reg_n_5_[8] ),
        .O(j_1_fu_110_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_144[9]_i_1 
       (.I0(\j_reg_64_reg_n_5_[7] ),
        .I1(\j_reg_64_reg_n_5_[8] ),
        .I2(\j_reg_64_reg_n_5_[5] ),
        .I3(\j_reg_64_reg_n_5_[6] ),
        .I4(\j_reg_64_reg_n_5_[9] ),
        .O(j_1_fu_110_p2[9]));
  FDRE \j_1_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg5),
        .D(j_1_fu_110_p2[10]),
        .Q(j_1_reg_144[10]),
        .R(1'b0));
  FDRE \j_1_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg5),
        .D(j_1_fu_110_p2[5]),
        .Q(j_1_reg_144[5]),
        .R(1'b0));
  FDRE \j_1_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg5),
        .D(j_1_fu_110_p2[6]),
        .Q(j_1_reg_144[6]),
        .R(1'b0));
  FDRE \j_1_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg5),
        .D(j_1_fu_110_p2[7]),
        .Q(j_1_reg_144[7]),
        .R(1'b0));
  FDRE \j_1_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg5),
        .D(j_1_fu_110_p2[8]),
        .Q(j_1_reg_144[8]),
        .R(1'b0));
  FDRE \j_1_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg5),
        .D(j_1_fu_110_p2[9]),
        .Q(j_1_reg_144[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2AAAAAAA00000000)) 
    \j_reg_64[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(icmp_ln104_reg_125),
        .I4(\icmp_ln104_reg_125_reg[0]_0 ),
        .I5(\j_reg_64[10]_i_4_n_5 ),
        .O(j_reg_64));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \j_reg_64[10]_i_2 
       (.I0(nms_mat_data_empty_n),
        .I1(grp_read_r_fu_76_ap_start_reg),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(j_reg_640));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \j_reg_64[10]_i_4 
       (.I0(\j_reg_64[10]_i_5_n_5 ),
        .I1(\i_reg_53_reg_n_5_[8] ),
        .I2(\i_reg_53_reg_n_5_[7] ),
        .I3(\i_reg_53_reg_n_5_[10] ),
        .I4(\i_reg_53_reg_n_5_[9] ),
        .I5(\j_reg_64[10]_i_6_n_5 ),
        .O(\j_reg_64[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \j_reg_64[10]_i_5 
       (.I0(\i_reg_53_reg_n_5_[4] ),
        .I1(\i_reg_53_reg_n_5_[3] ),
        .I2(\i_reg_53_reg_n_5_[5] ),
        .O(\j_reg_64[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_reg_64[10]_i_6 
       (.I0(\i_reg_53_reg_n_5_[1] ),
        .I1(\i_reg_53_reg_n_5_[0] ),
        .I2(\i_reg_53_reg_n_5_[6] ),
        .I3(\i_reg_53_reg_n_5_[2] ),
        .O(\j_reg_64[10]_i_6_n_5 ));
  FDRE \j_reg_64_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_640),
        .D(j_1_reg_144[10]),
        .Q(\j_reg_64_reg_n_5_[10] ),
        .R(j_reg_64));
  FDRE \j_reg_64_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_640),
        .D(j_1_reg_144[5]),
        .Q(\j_reg_64_reg_n_5_[5] ),
        .R(j_reg_64));
  FDRE \j_reg_64_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_640),
        .D(j_1_reg_144[6]),
        .Q(\j_reg_64_reg_n_5_[6] ),
        .R(j_reg_64));
  FDRE \j_reg_64_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_640),
        .D(j_1_reg_144[7]),
        .Q(\j_reg_64_reg_n_5_[7] ),
        .R(j_reg_64));
  FDRE \j_reg_64_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_640),
        .D(j_1_reg_144[8]),
        .Q(\j_reg_64_reg_n_5_[8] ),
        .R(j_reg_64));
  FDRE \j_reg_64_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_640),
        .D(j_1_reg_144[9]),
        .Q(\j_reg_64_reg_n_5_[9] ),
        .R(j_reg_64));
  LUT6 #(
    .INIT(64'hAAAA595555555555)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(grp_read_r_fu_76_ap_start_reg_i_4_n_5),
        .I2(\ap_CS_fsm[7]_i_2__0_n_5 ),
        .I3(grp_read_r_fu_76_ap_start_reg),
        .I4(\mOutPtr[1]_i_4__0_n_5 ),
        .I5(nms_mat_data_empty_n),
        .O(grp_read_r_fu_76_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h22D2222200F00000)) 
    \mOutPtr[1]_i_1__20 
       (.I0(ap_CS_fsm_state2),
        .I1(\j_reg_64[10]_i_4_n_5 ),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I5(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .O(E));
  LUT6 #(
    .INIT(64'h2020002020202020)) 
    \mOutPtr[1]_i_3__12 
       (.I0(ap_CS_fsm_state2),
        .I1(\j_reg_64[10]_i_4_n_5 ),
        .I2(xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_ap_start),
        .I3(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hC080000080800000)) 
    \mOutPtr[1]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\mOutPtr_reg[1] ),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(Q),
        .O(\mOutPtr[1]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFE0000000000000)) 
    \mOutPtr[1]_i_5 
       (.I0(grp_read_r_fu_76_ap_start_reg_i_11_n_5),
        .I1(grp_read_r_fu_76_ap_start_reg_i_6_n_5),
        .I2(\mOutPtr[1]_i_7_n_5 ),
        .I3(\mOutPtr[1]_i_4__0_n_5 ),
        .I4(nms_mat_data_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_7 
       (.I0(grp_read_r_fu_76_ap_start_reg),
        .I1(nms_mat_data_empty_n),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\mOutPtr[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    mem_reg_bram_0_i_12
       (.I0(Q),
        .I1(gray_img_dst_data_full_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln104_reg_125),
        .I4(nms_mat_data_empty_n),
        .I5(grp_read_r_fu_76_ap_start_reg),
        .O(WEA));
  LUT5 #(
    .INIT(32'h80880000)) 
    \ref_tmp_assign_1_reg_134[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln104_reg_125),
        .I2(nms_mat_data_empty_n),
        .I3(grp_read_r_fu_76_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(grp_read_r_fu_76_ap_start_reg3));
  FDRE \ref_tmp_assign_1_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg3),
        .D(D[0]),
        .Q(\ref_tmp_assign_2_reg_139_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \ref_tmp_assign_1_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg3),
        .D(D[1]),
        .Q(\ref_tmp_assign_2_reg_139_reg[1]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80880000)) 
    \ref_tmp_assign_2_reg_139[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln104_reg_125),
        .I2(nms_mat_data_empty_n),
        .I3(grp_read_r_fu_76_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_read_r_fu_76_ap_start_reg46_out));
  FDRE \ref_tmp_assign_2_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg46_out),
        .D(D[0]),
        .Q(\ref_tmp_assign_2_reg_139_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \ref_tmp_assign_2_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg46_out),
        .D(D[1]),
        .Q(\ref_tmp_assign_2_reg_139_reg[1]_0 [5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80880000)) 
    \ref_tmp_assign_s_reg_129[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln104_reg_125),
        .I2(nms_mat_data_empty_n),
        .I3(grp_read_r_fu_76_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(grp_read_r_fu_76_ap_start_reg2));
  FDRE \ref_tmp_assign_s_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg2),
        .D(D[0]),
        .Q(\ref_tmp_assign_2_reg_139_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \ref_tmp_assign_s_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(grp_read_r_fu_76_ap_start_reg2),
        .D(D[1]),
        .Q(\ref_tmp_assign_2_reg_139_reg[1]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD000000000000000)) 
    \waddr[10]_i_1__1 
       (.I0(grp_read_r_fu_76_ap_start_reg),
        .I1(nms_mat_data_empty_n),
        .I2(icmp_ln104_reg_125),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(gray_img_dst_data_full_n),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s
   (\src_buf_V_2_0_0_reg_367_reg[7]_0 ,
    \src_buf_V_0_2_3_reg_403_reg[6]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    E,
    ap_enable_reg_pp3_iter4_reg_0,
    internal_full_n_reg,
    internal_empty_n_reg,
    ap_enable_reg_pp3_iter4_reg_1,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[6]_0 ,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    start_once_reg_reg,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    ram_reg_bram_0_7,
    DINADIN,
    SR,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    Q,
    gaussian_mat_data_empty_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    gradx_mat_data_empty_n,
    gradx_mat_data_full_n,
    grady_mat_data_empty_n,
    grady_mat_data_full_n,
    grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg,
    \ap_CS_fsm_reg[0]_1 ,
    start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start);
  output [10:0]\src_buf_V_2_0_0_reg_367_reg[7]_0 ;
  output [10:0]\src_buf_V_0_2_3_reg_403_reg[6]_0 ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [0:0]E;
  output ap_enable_reg_pp3_iter4_reg_0;
  output [0:0]internal_full_n_reg;
  output [0:0]internal_empty_n_reg;
  output ap_enable_reg_pp3_iter4_reg_1;
  output [0:0]internal_full_n_reg_0;
  output \ap_CS_fsm_reg[6]_0 ;
  output xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output start_once_reg_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]DINADIN;
  input [0:0]SR;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input [1:0]Q;
  input gaussian_mat_data_empty_n;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input gradx_mat_data_empty_n;
  input gradx_mat_data_full_n;
  input grady_mat_data_empty_n;
  input grady_mat_data_full_n;
  input grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg;
  input \ap_CS_fsm_reg[0]_1 ;
  input start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  input xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;

  wire [1:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [63:1]add_ln456_fu_540_p2;
  wire [10:0]add_ln695_6_fu_552_p2;
  wire [10:1]add_ln695_7_fu_930_p2;
  wire [10:0]add_ln695_8_fu_641_p2;
  wire add_ln695_8_reg_10750;
  wire \add_ln695_8_reg_1075[10]_i_3_n_5 ;
  wire \add_ln695_8_reg_1075[10]_i_4_n_5 ;
  wire \add_ln695_8_reg_1075[10]_i_5_n_5 ;
  wire \add_ln695_8_reg_1075[10]_i_6_n_5 ;
  wire \add_ln695_8_reg_1075[1]_i_1_n_5 ;
  wire \add_ln695_8_reg_1075[3]_i_2_n_5 ;
  wire \add_ln695_8_reg_1075[4]_i_2_n_5 ;
  wire \add_ln695_8_reg_1075[5]_i_2_n_5 ;
  wire \add_ln695_8_reg_1075[8]_i_2_n_5 ;
  wire \add_ln695_8_reg_1075[9]_i_2_n_5 ;
  wire [10:0]add_ln695_8_reg_1075_reg;
  wire [10:0]add_ln695_fu_527_p2;
  wire add_ln695_reg_10070;
  wire \add_ln695_reg_1007[10]_i_3_n_5 ;
  wire \add_ln695_reg_1007[10]_i_4_n_5 ;
  wire \add_ln695_reg_1007[10]_i_5_n_5 ;
  wire \add_ln695_reg_1007[10]_i_6_n_5 ;
  wire \add_ln695_reg_1007[10]_i_7_n_5 ;
  wire \add_ln695_reg_1007[10]_i_8_n_5 ;
  wire \add_ln695_reg_1007[3]_i_2_n_5 ;
  wire \add_ln695_reg_1007[4]_i_2_n_5 ;
  wire \add_ln695_reg_1007[5]_i_2_n_5 ;
  wire \add_ln695_reg_1007[8]_i_2_n_5 ;
  wire [10:0]add_ln695_reg_1007_reg;
  wire add_ln69_1_fu_919_p2_carry__0_i_1_n_5;
  wire add_ln69_1_fu_919_p2_carry__0_i_2_n_5;
  wire add_ln69_1_fu_919_p2_carry__0_i_3_n_5;
  wire add_ln69_1_fu_919_p2_carry__0_n_11;
  wire add_ln69_1_fu_919_p2_carry__0_n_12;
  wire add_ln69_1_fu_919_p2_carry_i_10_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_11_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_12_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_13_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_1_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_2_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_3_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_4_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_5_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_6_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_7_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_8_n_5;
  wire add_ln69_1_fu_919_p2_carry_i_9_n_5;
  wire add_ln69_1_fu_919_p2_carry_n_10;
  wire add_ln69_1_fu_919_p2_carry_n_11;
  wire add_ln69_1_fu_919_p2_carry_n_12;
  wire add_ln69_1_fu_919_p2_carry_n_5;
  wire add_ln69_1_fu_919_p2_carry_n_6;
  wire add_ln69_1_fu_919_p2_carry_n_7;
  wire add_ln69_1_fu_919_p2_carry_n_8;
  wire add_ln69_1_fu_919_p2_carry_n_9;
  wire and_ln203_fu_653_p2;
  wire and_ln203_reg_1087;
  wire and_ln203_reg_10870;
  wire \ap_CS_fsm[0]_i_2__0_n_5 ;
  wire \ap_CS_fsm[0]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_5_n_5 ;
  wire \ap_CS_fsm[4]_i_6_n_5 ;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire \ap_CS_fsm[5]_i_7_n_5 ;
  wire \ap_CS_fsm[7]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_4_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm139_out;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1_n_5;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter1_i_2__0_n_5;
  wire ap_enable_reg_pp1_iter1_reg_n_5;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_5;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_5;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_5;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3_i_1_n_5;
  wire ap_enable_reg_pp3_iter3_reg_n_5;
  wire ap_enable_reg_pp3_iter4_i_1_n_5;
  wire ap_enable_reg_pp3_iter4_reg_0;
  wire ap_enable_reg_pp3_iter4_reg_1;
  wire ap_enable_reg_pp3_iter4_reg_n_5;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439;
  wire ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3_n_5 ;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427;
  wire [7:0]ap_phi_reg_pp3_iter4_storemerge_reg_451;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2_n_5 ;
  wire ap_rst_n;
  wire buf_0_V_U_n_13;
  wire buf_0_V_U_n_15;
  wire [10:0]buf_0_V_addr_1_reg_1026;
  wire buf_0_V_addr_1_reg_10260;
  wire [10:0]buf_0_V_address0;
  wire buf_0_V_ce0;
  wire [7:0]buf_0_V_q0;
  wire [10:0]buf_1_V_address1;
  wire buf_1_V_ce1;
  wire [7:0]buf_1_V_q0;
  wire buf_2_V_U_n_30;
  wire buf_2_V_U_n_31;
  wire buf_2_V_U_n_32;
  wire buf_2_V_U_n_33;
  wire buf_2_V_U_n_34;
  wire buf_2_V_U_n_35;
  wire buf_2_V_U_n_36;
  wire buf_2_V_U_n_37;
  wire buf_2_V_U_n_46;
  wire buf_2_V_U_n_47;
  wire buf_2_V_U_n_48;
  wire buf_2_V_U_n_49;
  wire buf_2_V_U_n_50;
  wire buf_2_V_U_n_51;
  wire buf_2_V_U_n_52;
  wire buf_2_V_U_n_53;
  wire buf_2_V_U_n_62;
  wire buf_2_V_U_n_63;
  wire buf_2_V_U_n_64;
  wire buf_2_V_U_n_65;
  wire buf_2_V_U_n_66;
  wire buf_2_V_U_n_67;
  wire buf_2_V_U_n_68;
  wire buf_2_V_U_n_69;
  wire cmp_i_i227_i_2_fu_615_p2;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_10_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_11_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_1_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_2_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_3_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_4_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_5_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_6_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_7_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_8_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_i_9_n_5;
  wire cmp_i_i227_i_2_fu_615_p2_carry_n_10;
  wire cmp_i_i227_i_2_fu_615_p2_carry_n_11;
  wire cmp_i_i227_i_2_fu_615_p2_carry_n_12;
  wire cmp_i_i227_i_2_fu_615_p2_carry_n_8;
  wire cmp_i_i227_i_2_fu_615_p2_carry_n_9;
  wire cmp_i_i326_i_fu_583_p2;
  wire cmp_i_i326_i_reg_1046;
  wire \cmp_i_i326_i_reg_1046[0]_i_3_n_5 ;
  wire empty_47_reg_2870;
  wire \empty_47_reg_287[10]_i_3_n_5 ;
  wire [10:0]empty_47_reg_287_reg;
  wire \empty_48_reg_331[10]_i_2_n_5 ;
  wire \empty_48_reg_331[7]_i_2_n_5 ;
  wire [10:0]empty_48_reg_331_reg;
  wire [1:1]empty_48_reg_331_reg__0;
  wire [10:0]empty_50_reg_343;
  wire empty_50_reg_3430;
  wire empty_50_reg_343_3;
  wire [10:0]empty_50_reg_343_pp3_iter1_reg;
  wire empty_50_reg_343_pp3_iter1_reg0;
  wire [10:0]empty_reg_275;
  wire empty_reg_2750;
  wire empty_reg_275_2;
  wire gaussian_mat_data_empty_n;
  wire gradx_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_empty_n;
  wire grady_mat_data_full_n;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2_n_5;
  wire icmp_ln882_2_fu_509_p2;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_1_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_2_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_3_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_4_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_5_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_6_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_7_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_i_8_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_10;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_11;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_12;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_6;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_7;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_8;
  wire icmp_ln882_2_fu_509_p2_carry__0_n_9;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_1_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_2_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_3_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_4_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_5_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_6_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_7_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_i_8_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_10;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_11;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_12;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_6;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_7;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_8;
  wire icmp_ln882_2_fu_509_p2_carry__1_n_9;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_1_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_2_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_3_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_4_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_5_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_6_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_7_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_i_8_n_5;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_10;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_11;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_12;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_6;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_7;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_8;
  wire icmp_ln882_2_fu_509_p2_carry__2_n_9;
  wire icmp_ln882_2_fu_509_p2_carry_i_1_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_2_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_3_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_4_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_5_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_6_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_7_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_8_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_i_9_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_n_10;
  wire icmp_ln882_2_fu_509_p2_carry_n_11;
  wire icmp_ln882_2_fu_509_p2_carry_n_12;
  wire icmp_ln882_2_fu_509_p2_carry_n_5;
  wire icmp_ln882_2_fu_509_p2_carry_n_6;
  wire icmp_ln882_2_fu_509_p2_carry_n_7;
  wire icmp_ln882_2_fu_509_p2_carry_n_8;
  wire icmp_ln882_2_fu_509_p2_carry_n_9;
  wire icmp_ln882_3_fu_521_p2;
  wire icmp_ln882_3_reg_1003;
  wire \icmp_ln882_3_reg_1003[0]_i_1_n_5 ;
  wire icmp_ln882_4_fu_546_p2;
  wire icmp_ln882_4_reg_1017;
  wire \icmp_ln882_4_reg_1017[0]_i_1_n_5 ;
  wire icmp_ln882_5_fu_635_p2;
  wire \icmp_ln882_5_reg_1071[0]_i_3_n_5 ;
  wire \icmp_ln882_5_reg_1071[0]_i_4_n_5 ;
  wire \icmp_ln882_5_reg_1071[0]_i_5_n_5 ;
  wire \icmp_ln882_5_reg_1071[0]_i_6_n_5 ;
  wire \icmp_ln882_5_reg_1071[0]_i_7_n_5 ;
  wire \icmp_ln882_5_reg_1071[0]_i_8_n_5 ;
  wire icmp_ln882_5_reg_1071_pp3_iter1_reg;
  wire \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ;
  wire \icmp_ln882_5_reg_1071_reg_n_5_[0] ;
  wire icmp_ln882_6_fu_647_p2;
  wire icmp_ln882_6_reg_1080;
  wire icmp_ln882_6_reg_1080_pp3_iter1_reg;
  wire icmp_ln882_6_reg_1080_pp3_iter2_reg;
  wire icmp_ln886_reg_11090;
  wire \icmp_ln886_reg_1109[0]_i_1_n_5 ;
  wire \icmp_ln886_reg_1109[0]_i_2_n_5 ;
  wire \icmp_ln886_reg_1109[0]_i_4_n_5 ;
  wire icmp_ln886_reg_1109_pp3_iter3_reg;
  wire \icmp_ln886_reg_1109_reg_n_5_[0] ;
  wire \init_buf_reg_265[0]_i_1_n_5 ;
  wire \init_buf_reg_265[1]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[16]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[24]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[32]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[40]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[48]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[56]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[63]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[63]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[63]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[63]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[63]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[63]_i_1_n_9 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_10 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_11 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_12 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_5 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_6 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_7 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_8 ;
  wire \init_buf_reg_265_reg[8]_i_1_n_9 ;
  wire \init_buf_reg_265_reg_n_5_[0] ;
  wire \init_buf_reg_265_reg_n_5_[10] ;
  wire \init_buf_reg_265_reg_n_5_[11] ;
  wire \init_buf_reg_265_reg_n_5_[12] ;
  wire \init_buf_reg_265_reg_n_5_[13] ;
  wire \init_buf_reg_265_reg_n_5_[14] ;
  wire \init_buf_reg_265_reg_n_5_[15] ;
  wire \init_buf_reg_265_reg_n_5_[16] ;
  wire \init_buf_reg_265_reg_n_5_[17] ;
  wire \init_buf_reg_265_reg_n_5_[18] ;
  wire \init_buf_reg_265_reg_n_5_[19] ;
  wire \init_buf_reg_265_reg_n_5_[1] ;
  wire \init_buf_reg_265_reg_n_5_[20] ;
  wire \init_buf_reg_265_reg_n_5_[21] ;
  wire \init_buf_reg_265_reg_n_5_[22] ;
  wire \init_buf_reg_265_reg_n_5_[23] ;
  wire \init_buf_reg_265_reg_n_5_[24] ;
  wire \init_buf_reg_265_reg_n_5_[25] ;
  wire \init_buf_reg_265_reg_n_5_[26] ;
  wire \init_buf_reg_265_reg_n_5_[27] ;
  wire \init_buf_reg_265_reg_n_5_[28] ;
  wire \init_buf_reg_265_reg_n_5_[29] ;
  wire \init_buf_reg_265_reg_n_5_[2] ;
  wire \init_buf_reg_265_reg_n_5_[30] ;
  wire \init_buf_reg_265_reg_n_5_[31] ;
  wire \init_buf_reg_265_reg_n_5_[32] ;
  wire \init_buf_reg_265_reg_n_5_[33] ;
  wire \init_buf_reg_265_reg_n_5_[34] ;
  wire \init_buf_reg_265_reg_n_5_[35] ;
  wire \init_buf_reg_265_reg_n_5_[36] ;
  wire \init_buf_reg_265_reg_n_5_[37] ;
  wire \init_buf_reg_265_reg_n_5_[38] ;
  wire \init_buf_reg_265_reg_n_5_[39] ;
  wire \init_buf_reg_265_reg_n_5_[3] ;
  wire \init_buf_reg_265_reg_n_5_[40] ;
  wire \init_buf_reg_265_reg_n_5_[41] ;
  wire \init_buf_reg_265_reg_n_5_[42] ;
  wire \init_buf_reg_265_reg_n_5_[43] ;
  wire \init_buf_reg_265_reg_n_5_[44] ;
  wire \init_buf_reg_265_reg_n_5_[45] ;
  wire \init_buf_reg_265_reg_n_5_[46] ;
  wire \init_buf_reg_265_reg_n_5_[47] ;
  wire \init_buf_reg_265_reg_n_5_[48] ;
  wire \init_buf_reg_265_reg_n_5_[49] ;
  wire \init_buf_reg_265_reg_n_5_[4] ;
  wire \init_buf_reg_265_reg_n_5_[50] ;
  wire \init_buf_reg_265_reg_n_5_[51] ;
  wire \init_buf_reg_265_reg_n_5_[52] ;
  wire \init_buf_reg_265_reg_n_5_[53] ;
  wire \init_buf_reg_265_reg_n_5_[54] ;
  wire \init_buf_reg_265_reg_n_5_[55] ;
  wire \init_buf_reg_265_reg_n_5_[56] ;
  wire \init_buf_reg_265_reg_n_5_[57] ;
  wire \init_buf_reg_265_reg_n_5_[58] ;
  wire \init_buf_reg_265_reg_n_5_[59] ;
  wire \init_buf_reg_265_reg_n_5_[5] ;
  wire \init_buf_reg_265_reg_n_5_[60] ;
  wire \init_buf_reg_265_reg_n_5_[61] ;
  wire \init_buf_reg_265_reg_n_5_[62] ;
  wire \init_buf_reg_265_reg_n_5_[63] ;
  wire \init_buf_reg_265_reg_n_5_[6] ;
  wire \init_buf_reg_265_reg_n_5_[7] ;
  wire \init_buf_reg_265_reg_n_5_[8] ;
  wire \init_buf_reg_265_reg_n_5_[9] ;
  wire [1:0]init_row_ind_fu_478_p2;
  wire [0:0]internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr_reg[1] ;
  wire p_1_in5_in;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire \row_ind_V_0_0_fu_96[1]_i_1_n_5 ;
  wire [1:0]row_ind_V_0_0_fu_96_reg;
  wire \row_ind_V_0_0_load_reg_954_reg_n_5_[0] ;
  wire \row_ind_V_0_0_load_reg_954_reg_n_5_[1] ;
  wire [1:0]row_ind_V_0_2_reg_254;
  wire row_ind_V_0_2_reg_254_1;
  wire \row_ind_V_0_reg_308[0]_i_1_n_5 ;
  wire \row_ind_V_0_reg_308[1]_i_1_n_5 ;
  wire \row_ind_V_0_reg_308_reg_n_5_[0] ;
  wire \row_ind_V_0_reg_308_reg_n_5_[1] ;
  wire [1:0]row_ind_V_1_0_fu_100_reg;
  wire row_ind_V_1_0_fu_100_reg0;
  wire [1:0]row_ind_V_1_1_reg_298;
  wire \row_ind_V_1_1_reg_298[0]_i_1_n_5 ;
  wire \row_ind_V_1_1_reg_298[1]_i_1_n_5 ;
  wire [1:0]row_ind_V_2_0_fu_104_reg;
  wire row_ind_V_2_0_fu_104_reg0;
  wire [1:0]row_ind_V_2_0_load_reg_966_reg;
  wire \row_ind_V_2_reg_319[0]_i_1_n_5 ;
  wire \row_ind_V_2_reg_319[1]_i_1_n_5 ;
  wire \row_ind_V_2_reg_319_reg_n_5_[0] ;
  wire \row_ind_V_2_reg_319_reg_n_5_[1] ;
  wire spec_select971_fu_621_p2;
  wire spec_select971_reg_1056;
  wire [7:0]src_buf_V_0_0_0_reg_415;
  wire src_buf_V_0_0_0_reg_4150;
  wire src_buf_V_0_0_0_reg_415_0;
  wire [7:0]src_buf_V_0_1_fu_761_p3;
  wire [7:0]src_buf_V_0_1_reg_1120;
  wire src_buf_V_0_1_reg_11200;
  wire [7:0]src_buf_V_0_2_3_reg_403;
  wire [10:0]\src_buf_V_0_2_3_reg_403_reg[6]_0 ;
  wire [7:0]src_buf_V_1_0_0_reg_391;
  wire [7:0]src_buf_V_1_1_fu_754_p3;
  wire [7:0]src_buf_V_1_2_3_reg_379;
  wire [7:0]src_buf_V_2_0_0_reg_367;
  wire [10:0]\src_buf_V_2_0_0_reg_367_reg[7]_0 ;
  wire [7:0]src_buf_V_2_0_2_fu_768_p3;
  wire [7:0]src_buf_V_2_0_2_reg_1127;
  wire \src_buf_V_2_0_2_reg_1127[7]_i_5_n_5 ;
  wire \src_buf_V_2_0_2_reg_1127[7]_i_6_n_5 ;
  wire start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  wire start_once_reg_reg;
  wire [1:0]sub_i239_i_reg_1051;
  wire [0:0]sub_i_i256_i_fu_603_p2;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_1_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_3_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_4_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_8_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry__0_n_11;
  wire sub_ln69_1_fu_848_p2__1_carry__0_n_12;
  wire sub_ln69_1_fu_848_p2__1_carry_i_10_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_11_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_12_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_13_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_14_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_15_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_16_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_17_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_18_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_19_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_1_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_20_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_21_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_22_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_23_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_24_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_25_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_26_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_27_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_28_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_29_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_2_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_30_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_31_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_32_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_33_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_34_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_35_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_36_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_37_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_38_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_3_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_4_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_5_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_6_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_7_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_8_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_i_9_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_n_10;
  wire sub_ln69_1_fu_848_p2__1_carry_n_11;
  wire sub_ln69_1_fu_848_p2__1_carry_n_12;
  wire sub_ln69_1_fu_848_p2__1_carry_n_5;
  wire sub_ln69_1_fu_848_p2__1_carry_n_6;
  wire sub_ln69_1_fu_848_p2__1_carry_n_7;
  wire sub_ln69_1_fu_848_p2__1_carry_n_8;
  wire sub_ln69_1_fu_848_p2__1_carry_n_9;
  wire [8:0]sub_ln69_2_fu_903_p2;
  wire sub_ln69_2_fu_903_p2__1_carry__0_i_1_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry__0_i_2_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry__0_i_3_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry__0_n_11;
  wire sub_ln69_2_fu_903_p2__1_carry_i_10_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_11_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_12_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_13_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_14_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_15_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_16_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_17_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_18_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_19_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_1_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_20_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_21_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_22_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_23_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_2_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_3_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_4_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_5_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_6_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_7_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_8_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_i_9_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_n_10;
  wire sub_ln69_2_fu_903_p2__1_carry_n_11;
  wire sub_ln69_2_fu_903_p2__1_carry_n_12;
  wire sub_ln69_2_fu_903_p2__1_carry_n_5;
  wire sub_ln69_2_fu_903_p2__1_carry_n_6;
  wire sub_ln69_2_fu_903_p2__1_carry_n_7;
  wire sub_ln69_2_fu_903_p2__1_carry_n_8;
  wire sub_ln69_2_fu_903_p2__1_carry_n_9;
  wire [1:0]trunc_ln324_1_fu_518_p1;
  wire [1:0]trunc_ln324_1_reg_998;
  wire \trunc_ln324_1_reg_998[1]_i_1_n_5 ;
  wire [1:0]trunc_ln324_2_reg_1061;
  wire [1:0]trunc_ln324_3_reg_1066;
  wire [1:0]trunc_ln324_reg_994;
  wire [1:0]wide_trip_count_reg_985;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;
  wire [8:1]zext_ln1350_4_fu_879_p1;
  wire [8:1]zext_ln215_fu_794_p1;
  wire [7:2]NLW_add_ln69_1_fu_919_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln69_1_fu_919_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_cmp_i_i227_i_2_fu_615_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cmp_i_i227_i_2_fu_615_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln882_2_fu_509_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln882_2_fu_509_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln882_2_fu_509_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln882_2_fu_509_p2_carry__2_O_UNCONNECTED;
  wire [7:6]\NLW_init_buf_reg_265_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_init_buf_reg_265_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:2]NLW_sub_ln69_1_fu_848_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln69_1_fu_848_p2__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln69_2_fu_903_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sub_ln69_2_fu_903_p2__1_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(gradx_mat_data_full_n),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(Q[1]),
        .I3(icmp_ln886_reg_1109_pp3_iter3_reg),
        .I4(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp3_iter4_reg_n_5),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(grady_mat_data_full_n),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(Q[1]),
        .I3(icmp_ln886_reg_1109_pp3_iter3_reg),
        .I4(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp3_iter4_reg_n_5),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \add_ln695_8_reg_1075[0]_i_1 
       (.I0(add_ln695_8_reg_1075_reg[0]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[0]),
        .O(add_ln695_8_fu_641_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln695_8_reg_1075[10]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_enable_reg_pp3_iter0),
        .O(add_ln695_8_reg_10750));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln695_8_reg_1075[10]_i_2 
       (.I0(\add_ln695_8_reg_1075[10]_i_3_n_5 ),
        .I1(\add_ln695_8_reg_1075[10]_i_4_n_5 ),
        .I2(\add_ln695_8_reg_1075[10]_i_5_n_5 ),
        .I3(\icmp_ln882_5_reg_1071[0]_i_7_n_5 ),
        .I4(\add_ln695_8_reg_1075[10]_i_6_n_5 ),
        .O(add_ln695_8_fu_641_p2[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_8_reg_1075[10]_i_3 
       (.I0(add_ln695_8_reg_1075_reg[10]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[10]),
        .O(\add_ln695_8_reg_1075[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    \add_ln695_8_reg_1075[10]_i_4 
       (.I0(empty_50_reg_343[8]),
        .I1(add_ln695_8_reg_1075_reg[8]),
        .I2(empty_50_reg_343[7]),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(buf_0_V_U_n_15),
        .I5(add_ln695_8_reg_1075_reg[7]),
        .O(\add_ln695_8_reg_1075[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \add_ln695_8_reg_1075[10]_i_5 
       (.I0(empty_50_reg_343[5]),
        .I1(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_8_reg_1075_reg[5]),
        .I5(\add_ln695_8_reg_1075[5]_i_2_n_5 ),
        .O(\add_ln695_8_reg_1075[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_8_reg_1075[10]_i_6 
       (.I0(add_ln695_8_reg_1075_reg[9]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[9]),
        .O(\add_ln695_8_reg_1075[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \add_ln695_8_reg_1075[1]_i_1 
       (.I0(empty_50_reg_343[1]),
        .I1(add_ln695_8_reg_1075_reg[1]),
        .I2(empty_50_reg_343[0]),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(buf_0_V_U_n_15),
        .I5(add_ln695_8_reg_1075_reg[0]),
        .O(\add_ln695_8_reg_1075[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln695_8_reg_1075[2]_i_1 
       (.I0(empty_50_reg_343[2]),
        .I1(add_ln695_8_reg_1075_reg[2]),
        .I2(add_ln695_8_fu_641_p2[0]),
        .I3(add_ln695_8_reg_1075_reg[1]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[1]),
        .O(add_ln695_8_fu_641_p2[2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_8_reg_1075[3]_i_1 
       (.I0(empty_50_reg_343[3]),
        .I1(add_ln695_8_reg_1075_reg[3]),
        .I2(\add_ln695_8_reg_1075[3]_i_2_n_5 ),
        .I3(add_ln695_8_reg_1075_reg[2]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[2]),
        .O(add_ln695_8_fu_641_p2[3]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    \add_ln695_8_reg_1075[3]_i_2 
       (.I0(empty_50_reg_343[1]),
        .I1(add_ln695_8_reg_1075_reg[1]),
        .I2(empty_50_reg_343[0]),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(buf_0_V_U_n_15),
        .I5(add_ln695_8_reg_1075_reg[0]),
        .O(\add_ln695_8_reg_1075[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_8_reg_1075[4]_i_1 
       (.I0(empty_50_reg_343[4]),
        .I1(add_ln695_8_reg_1075_reg[4]),
        .I2(\add_ln695_8_reg_1075[4]_i_2_n_5 ),
        .I3(add_ln695_8_reg_1075_reg[3]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[3]),
        .O(add_ln695_8_fu_641_p2[4]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \add_ln695_8_reg_1075[4]_i_2 
       (.I0(empty_50_reg_343[2]),
        .I1(add_ln695_8_reg_1075_reg[2]),
        .I2(add_ln695_8_fu_641_p2[0]),
        .I3(add_ln695_8_reg_1075_reg[1]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[1]),
        .O(\add_ln695_8_reg_1075[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \add_ln695_8_reg_1075[5]_i_1 
       (.I0(empty_50_reg_343[5]),
        .I1(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_8_reg_1075_reg[5]),
        .I5(\add_ln695_8_reg_1075[5]_i_2_n_5 ),
        .O(add_ln695_8_fu_641_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_8_reg_1075[5]_i_2 
       (.I0(empty_50_reg_343[4]),
        .I1(add_ln695_8_reg_1075_reg[4]),
        .I2(\add_ln695_8_reg_1075[4]_i_2_n_5 ),
        .I3(add_ln695_8_reg_1075_reg[3]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[3]),
        .O(\add_ln695_8_reg_1075[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \add_ln695_8_reg_1075[6]_i_1 
       (.I0(empty_50_reg_343[6]),
        .I1(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_8_reg_1075_reg[6]),
        .I5(\add_ln695_8_reg_1075[10]_i_5_n_5 ),
        .O(add_ln695_8_fu_641_p2[6]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_8_reg_1075[7]_i_1 
       (.I0(empty_50_reg_343[7]),
        .I1(add_ln695_8_reg_1075_reg[7]),
        .I2(\add_ln695_8_reg_1075[10]_i_5_n_5 ),
        .I3(add_ln695_8_reg_1075_reg[6]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[6]),
        .O(add_ln695_8_fu_641_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln695_8_reg_1075[8]_i_1 
       (.I0(empty_50_reg_343[8]),
        .I1(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I2(add_ln695_8_reg_1075_reg[8]),
        .I3(\icmp_ln882_5_reg_1071[0]_i_7_n_5 ),
        .I4(\add_ln695_8_reg_1075[10]_i_5_n_5 ),
        .I5(\add_ln695_8_reg_1075[8]_i_2_n_5 ),
        .O(add_ln695_8_fu_641_p2[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_8_reg_1075[8]_i_2 
       (.I0(add_ln695_8_reg_1075_reg[7]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[7]),
        .O(\add_ln695_8_reg_1075[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln695_8_reg_1075[9]_i_1 
       (.I0(empty_50_reg_343[9]),
        .I1(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I2(add_ln695_8_reg_1075_reg[9]),
        .I3(\icmp_ln882_5_reg_1071[0]_i_7_n_5 ),
        .I4(\add_ln695_8_reg_1075[10]_i_5_n_5 ),
        .I5(\add_ln695_8_reg_1075[10]_i_4_n_5 ),
        .O(add_ln695_8_fu_641_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln695_8_reg_1075[9]_i_2 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .O(\add_ln695_8_reg_1075[9]_i_2_n_5 ));
  FDRE \add_ln695_8_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[0]),
        .Q(add_ln695_8_reg_1075_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[10] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[10]),
        .Q(add_ln695_8_reg_1075_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(\add_ln695_8_reg_1075[1]_i_1_n_5 ),
        .Q(add_ln695_8_reg_1075_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[2]),
        .Q(add_ln695_8_reg_1075_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[3]),
        .Q(add_ln695_8_reg_1075_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[4]),
        .Q(add_ln695_8_reg_1075_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[5]),
        .Q(add_ln695_8_reg_1075_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[6]),
        .Q(add_ln695_8_reg_1075_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[7] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[7]),
        .Q(add_ln695_8_reg_1075_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[8] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[8]),
        .Q(add_ln695_8_reg_1075_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_8_reg_1075_reg[9] 
       (.C(ap_clk),
        .CE(add_ln695_8_reg_10750),
        .D(add_ln695_8_fu_641_p2[9]),
        .Q(add_ln695_8_reg_1075_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \add_ln695_reg_1007[0]_i_1 
       (.I0(add_ln695_reg_1007_reg[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[0]),
        .O(add_ln695_fu_527_p2[0]));
  LUT4 #(
    .INIT(16'hA200)) 
    \add_ln695_reg_1007[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(gaussian_mat_data_empty_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(add_ln695_reg_10070));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln695_reg_1007[10]_i_2 
       (.I0(\add_ln695_reg_1007[10]_i_3_n_5 ),
        .I1(\add_ln695_reg_1007[10]_i_4_n_5 ),
        .I2(\add_ln695_reg_1007[10]_i_5_n_5 ),
        .I3(\add_ln695_reg_1007[10]_i_6_n_5 ),
        .I4(\add_ln695_reg_1007[10]_i_7_n_5 ),
        .I5(\add_ln695_reg_1007[10]_i_8_n_5 ),
        .O(add_ln695_fu_527_p2[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_reg_1007[10]_i_3 
       (.I0(add_ln695_reg_1007_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[10]),
        .O(\add_ln695_reg_1007[10]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_reg_1007[10]_i_4 
       (.I0(add_ln695_reg_1007_reg[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[8]),
        .O(\add_ln695_reg_1007[10]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_reg_1007[10]_i_5 
       (.I0(add_ln695_reg_1007_reg[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[6]),
        .O(\add_ln695_reg_1007[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \add_ln695_reg_1007[10]_i_6 
       (.I0(empty_reg_275[5]),
        .I1(icmp_ln882_3_reg_1003),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(add_ln695_reg_1007_reg[5]),
        .I5(\add_ln695_reg_1007[5]_i_2_n_5 ),
        .O(\add_ln695_reg_1007[10]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_reg_1007[10]_i_7 
       (.I0(add_ln695_reg_1007_reg[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[7]),
        .O(\add_ln695_reg_1007[10]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln695_reg_1007[10]_i_8 
       (.I0(add_ln695_reg_1007_reg[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[9]),
        .O(\add_ln695_reg_1007[10]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln695_reg_1007[1]_i_1 
       (.I0(empty_reg_275[1]),
        .I1(add_ln695_reg_1007_reg[1]),
        .I2(empty_reg_275[0]),
        .I3(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I4(add_ln695_reg_1007_reg[0]),
        .O(add_ln695_fu_527_p2[1]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln695_reg_1007[2]_i_1 
       (.I0(empty_reg_275[2]),
        .I1(add_ln695_reg_1007_reg[2]),
        .I2(add_ln695_fu_527_p2[0]),
        .I3(add_ln695_reg_1007_reg[1]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[1]),
        .O(add_ln695_fu_527_p2[2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_1007[3]_i_1 
       (.I0(empty_reg_275[3]),
        .I1(add_ln695_reg_1007_reg[3]),
        .I2(\add_ln695_reg_1007[3]_i_2_n_5 ),
        .I3(add_ln695_reg_1007_reg[2]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[2]),
        .O(add_ln695_fu_527_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln695_reg_1007[3]_i_2 
       (.I0(empty_reg_275[1]),
        .I1(add_ln695_reg_1007_reg[1]),
        .I2(empty_reg_275[0]),
        .I3(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I4(add_ln695_reg_1007_reg[0]),
        .O(\add_ln695_reg_1007[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_1007[4]_i_1 
       (.I0(empty_reg_275[4]),
        .I1(add_ln695_reg_1007_reg[4]),
        .I2(\add_ln695_reg_1007[4]_i_2_n_5 ),
        .I3(add_ln695_reg_1007_reg[3]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[3]),
        .O(add_ln695_fu_527_p2[4]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \add_ln695_reg_1007[4]_i_2 
       (.I0(empty_reg_275[2]),
        .I1(add_ln695_reg_1007_reg[2]),
        .I2(add_ln695_fu_527_p2[0]),
        .I3(add_ln695_reg_1007_reg[1]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[1]),
        .O(\add_ln695_reg_1007[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln695_reg_1007[5]_i_1 
       (.I0(empty_reg_275[5]),
        .I1(icmp_ln882_3_reg_1003),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(add_ln695_reg_1007_reg[5]),
        .I4(\add_ln695_reg_1007[5]_i_2_n_5 ),
        .O(add_ln695_fu_527_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_reg_1007[5]_i_2 
       (.I0(empty_reg_275[4]),
        .I1(add_ln695_reg_1007_reg[4]),
        .I2(\add_ln695_reg_1007[4]_i_2_n_5 ),
        .I3(add_ln695_reg_1007_reg[3]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[3]),
        .O(\add_ln695_reg_1007[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln695_reg_1007[6]_i_1 
       (.I0(empty_reg_275[6]),
        .I1(icmp_ln882_3_reg_1003),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(add_ln695_reg_1007_reg[6]),
        .I4(\add_ln695_reg_1007[10]_i_6_n_5 ),
        .O(add_ln695_fu_527_p2[6]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_1007[7]_i_1 
       (.I0(empty_reg_275[7]),
        .I1(add_ln695_reg_1007_reg[7]),
        .I2(\add_ln695_reg_1007[10]_i_6_n_5 ),
        .I3(add_ln695_reg_1007_reg[6]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[6]),
        .O(add_ln695_fu_527_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln695_reg_1007[8]_i_1 
       (.I0(empty_reg_275[8]),
        .I1(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I2(add_ln695_reg_1007_reg[8]),
        .I3(\add_ln695_reg_1007[10]_i_5_n_5 ),
        .I4(\add_ln695_reg_1007[10]_i_6_n_5 ),
        .I5(\add_ln695_reg_1007[10]_i_7_n_5 ),
        .O(add_ln695_fu_527_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln695_reg_1007[8]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(icmp_ln882_3_reg_1003),
        .O(\add_ln695_reg_1007[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln695_reg_1007[9]_i_1 
       (.I0(\add_ln695_reg_1007[10]_i_8_n_5 ),
        .I1(\add_ln695_reg_1007[10]_i_7_n_5 ),
        .I2(\add_ln695_reg_1007[10]_i_6_n_5 ),
        .I3(\add_ln695_reg_1007[10]_i_5_n_5 ),
        .I4(\add_ln695_reg_1007[10]_i_4_n_5 ),
        .O(add_ln695_fu_527_p2[9]));
  FDRE \add_ln695_reg_1007_reg[0] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[0]),
        .Q(add_ln695_reg_1007_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[10] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[10]),
        .Q(add_ln695_reg_1007_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[1] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[1]),
        .Q(add_ln695_reg_1007_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[2] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[2]),
        .Q(add_ln695_reg_1007_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[3] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[3]),
        .Q(add_ln695_reg_1007_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[4] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[4]),
        .Q(add_ln695_reg_1007_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[5] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[5]),
        .Q(add_ln695_reg_1007_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[6] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[6]),
        .Q(add_ln695_reg_1007_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[7] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[7]),
        .Q(add_ln695_reg_1007_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[8] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[8]),
        .Q(add_ln695_reg_1007_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_reg_1007_reg[9] 
       (.C(ap_clk),
        .CE(add_ln695_reg_10070),
        .D(add_ln695_fu_527_p2[9]),
        .Q(add_ln695_reg_1007_reg[9]),
        .R(1'b0));
  CARRY8 add_ln69_1_fu_919_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln69_1_fu_919_p2_carry_n_5,add_ln69_1_fu_919_p2_carry_n_6,add_ln69_1_fu_919_p2_carry_n_7,add_ln69_1_fu_919_p2_carry_n_8,add_ln69_1_fu_919_p2_carry_n_9,add_ln69_1_fu_919_p2_carry_n_10,add_ln69_1_fu_919_p2_carry_n_11,add_ln69_1_fu_919_p2_carry_n_12}),
        .DI({add_ln69_1_fu_919_p2_carry_i_1_n_5,add_ln69_1_fu_919_p2_carry_i_2_n_5,add_ln69_1_fu_919_p2_carry_i_3_n_5,add_ln69_1_fu_919_p2_carry_i_4_n_5,add_ln69_1_fu_919_p2_carry_i_5_n_5,add_ln69_1_fu_919_p2_carry_i_6_n_5,sub_ln69_2_fu_903_p2[1],1'b0}),
        .O(\src_buf_V_0_2_3_reg_403_reg[6]_0 [7:0]),
        .S({add_ln69_1_fu_919_p2_carry_i_7_n_5,add_ln69_1_fu_919_p2_carry_i_8_n_5,add_ln69_1_fu_919_p2_carry_i_9_n_5,add_ln69_1_fu_919_p2_carry_i_10_n_5,add_ln69_1_fu_919_p2_carry_i_11_n_5,add_ln69_1_fu_919_p2_carry_i_12_n_5,add_ln69_1_fu_919_p2_carry_i_13_n_5,sub_ln69_2_fu_903_p2[0]}));
  CARRY8 add_ln69_1_fu_919_p2_carry__0
       (.CI(add_ln69_1_fu_919_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln69_1_fu_919_p2_carry__0_CO_UNCONNECTED[7:2],add_ln69_1_fu_919_p2_carry__0_n_11,add_ln69_1_fu_919_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln69_2_fu_903_p2__1_carry__0_n_11,add_ln69_1_fu_919_p2_carry__0_i_1_n_5}),
        .O({NLW_add_ln69_1_fu_919_p2_carry__0_O_UNCONNECTED[7:3],\src_buf_V_0_2_3_reg_403_reg[6]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln69_1_fu_919_p2_carry__0_i_2_n_5,add_ln69_1_fu_919_p2_carry__0_i_3_n_5}));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln69_1_fu_919_p2_carry__0_i_1
       (.I0(src_buf_V_0_2_3_reg_403[6]),
        .I1(sub_ln69_2_fu_903_p2[7]),
        .I2(zext_ln1350_4_fu_879_p1[7]),
        .O(add_ln69_1_fu_919_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h718E)) 
    add_ln69_1_fu_919_p2_carry__0_i_2
       (.I0(zext_ln1350_4_fu_879_p1[8]),
        .I1(sub_ln69_2_fu_903_p2[8]),
        .I2(src_buf_V_0_2_3_reg_403[7]),
        .I3(sub_ln69_2_fu_903_p2__1_carry__0_n_11),
        .O(add_ln69_1_fu_919_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln69_1_fu_919_p2_carry__0_i_3
       (.I0(zext_ln1350_4_fu_879_p1[7]),
        .I1(sub_ln69_2_fu_903_p2[7]),
        .I2(src_buf_V_0_2_3_reg_403[6]),
        .I3(sub_ln69_2_fu_903_p2[8]),
        .I4(src_buf_V_0_2_3_reg_403[7]),
        .I5(zext_ln1350_4_fu_879_p1[8]),
        .O(add_ln69_1_fu_919_p2_carry__0_i_3_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln69_1_fu_919_p2_carry_i_1
       (.I0(src_buf_V_0_2_3_reg_403[5]),
        .I1(sub_ln69_2_fu_903_p2[6]),
        .I2(zext_ln1350_4_fu_879_p1[6]),
        .O(add_ln69_1_fu_919_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln69_1_fu_919_p2_carry_i_10
       (.I0(zext_ln1350_4_fu_879_p1[3]),
        .I1(sub_ln69_2_fu_903_p2[3]),
        .I2(src_buf_V_0_2_3_reg_403[2]),
        .I3(sub_ln69_2_fu_903_p2[4]),
        .I4(src_buf_V_0_2_3_reg_403[3]),
        .I5(zext_ln1350_4_fu_879_p1[4]),
        .O(add_ln69_1_fu_919_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln69_1_fu_919_p2_carry_i_11
       (.I0(zext_ln1350_4_fu_879_p1[2]),
        .I1(sub_ln69_2_fu_903_p2[2]),
        .I2(src_buf_V_0_2_3_reg_403[1]),
        .I3(sub_ln69_2_fu_903_p2[3]),
        .I4(src_buf_V_0_2_3_reg_403[2]),
        .I5(zext_ln1350_4_fu_879_p1[3]),
        .O(add_ln69_1_fu_919_p2_carry_i_11_n_5));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    add_ln69_1_fu_919_p2_carry_i_12
       (.I0(src_buf_V_0_2_3_reg_403[0]),
        .I1(zext_ln1350_4_fu_879_p1[1]),
        .I2(sub_ln69_2_fu_903_p2[2]),
        .I3(src_buf_V_0_2_3_reg_403[1]),
        .I4(zext_ln1350_4_fu_879_p1[2]),
        .O(add_ln69_1_fu_919_p2_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln69_1_fu_919_p2_carry_i_13
       (.I0(src_buf_V_0_2_3_reg_403[0]),
        .I1(zext_ln1350_4_fu_879_p1[1]),
        .I2(sub_ln69_2_fu_903_p2[1]),
        .O(add_ln69_1_fu_919_p2_carry_i_13_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln69_1_fu_919_p2_carry_i_2
       (.I0(src_buf_V_0_2_3_reg_403[4]),
        .I1(sub_ln69_2_fu_903_p2[5]),
        .I2(zext_ln1350_4_fu_879_p1[5]),
        .O(add_ln69_1_fu_919_p2_carry_i_2_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln69_1_fu_919_p2_carry_i_3
       (.I0(src_buf_V_0_2_3_reg_403[3]),
        .I1(sub_ln69_2_fu_903_p2[4]),
        .I2(zext_ln1350_4_fu_879_p1[4]),
        .O(add_ln69_1_fu_919_p2_carry_i_3_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln69_1_fu_919_p2_carry_i_4
       (.I0(src_buf_V_0_2_3_reg_403[2]),
        .I1(sub_ln69_2_fu_903_p2[3]),
        .I2(zext_ln1350_4_fu_879_p1[3]),
        .O(add_ln69_1_fu_919_p2_carry_i_4_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln69_1_fu_919_p2_carry_i_5
       (.I0(src_buf_V_0_2_3_reg_403[1]),
        .I1(sub_ln69_2_fu_903_p2[2]),
        .I2(zext_ln1350_4_fu_879_p1[2]),
        .O(add_ln69_1_fu_919_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln69_1_fu_919_p2_carry_i_6
       (.I0(zext_ln1350_4_fu_879_p1[1]),
        .I1(src_buf_V_0_2_3_reg_403[0]),
        .O(add_ln69_1_fu_919_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln69_1_fu_919_p2_carry_i_7
       (.I0(zext_ln1350_4_fu_879_p1[6]),
        .I1(sub_ln69_2_fu_903_p2[6]),
        .I2(src_buf_V_0_2_3_reg_403[5]),
        .I3(sub_ln69_2_fu_903_p2[7]),
        .I4(src_buf_V_0_2_3_reg_403[6]),
        .I5(zext_ln1350_4_fu_879_p1[7]),
        .O(add_ln69_1_fu_919_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln69_1_fu_919_p2_carry_i_8
       (.I0(zext_ln1350_4_fu_879_p1[5]),
        .I1(sub_ln69_2_fu_903_p2[5]),
        .I2(src_buf_V_0_2_3_reg_403[4]),
        .I3(sub_ln69_2_fu_903_p2[6]),
        .I4(src_buf_V_0_2_3_reg_403[5]),
        .I5(zext_ln1350_4_fu_879_p1[6]),
        .O(add_ln69_1_fu_919_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln69_1_fu_919_p2_carry_i_9
       (.I0(zext_ln1350_4_fu_879_p1[4]),
        .I1(sub_ln69_2_fu_903_p2[4]),
        .I2(src_buf_V_0_2_3_reg_403[3]),
        .I3(sub_ln69_2_fu_903_p2[5]),
        .I4(src_buf_V_0_2_3_reg_403[4]),
        .I5(zext_ln1350_4_fu_879_p1[5]),
        .O(add_ln69_1_fu_919_p2_carry_i_9_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln203_reg_1087[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(icmp_ln882_5_fu_635_p2),
        .O(and_ln203_reg_10870));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln203_reg_1087[0]_i_2 
       (.I0(cmp_i_i326_i_reg_1046),
        .I1(\icmp_ln882_5_reg_1071[0]_i_3_n_5 ),
        .O(and_ln203_fu_653_p2));
  FDRE \and_ln203_reg_1087_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_reg_10870),
        .D(and_ln203_fu_653_p2),
        .Q(and_ln203_reg_1087),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h5757FF00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I1(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(empty_48_reg_331_reg[2]),
        .I1(empty_48_reg_331_reg[10]),
        .I2(empty_48_reg_331_reg[9]),
        .I3(empty_48_reg_331_reg__0),
        .I4(empty_48_reg_331_reg[0]),
        .I5(\ap_CS_fsm[0]_i_3_n_5 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(empty_48_reg_331_reg[6]),
        .I1(empty_48_reg_331_reg[7]),
        .I2(empty_48_reg_331_reg[8]),
        .I3(empty_48_reg_331_reg[4]),
        .I4(empty_48_reg_331_reg[5]),
        .I5(empty_48_reg_331_reg[3]),
        .O(\ap_CS_fsm[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_enable_reg_pp3_iter3_reg_n_5),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter2),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFF707070)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(row_ind_V_0_2_reg_254[1]),
        .I1(row_ind_V_0_2_reg_254[0]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hBBB11111)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I4(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .I3(ap_CS_fsm_state11),
        .I4(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_0_2_reg_254[0]),
        .I2(row_ind_V_0_2_reg_254[1]),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter00),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(gaussian_mat_data_empty_n),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\add_ln695_reg_1007[10]_i_5_n_5 ),
        .I1(\add_ln695_reg_1007[10]_i_7_n_5 ),
        .I2(\ap_CS_fsm[4]_i_3_n_5 ),
        .I3(\add_ln695_reg_1007[10]_i_4_n_5 ),
        .I4(\ap_CS_fsm[4]_i_4_n_5 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(add_ln695_reg_1007_reg[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[5]),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\ap_CS_fsm[5]_i_5_n_5 ),
        .I1(\ap_CS_fsm[4]_i_5_n_5 ),
        .I2(\ap_CS_fsm[5]_i_7_n_5 ),
        .I3(\ap_CS_fsm[4]_i_6_n_5 ),
        .I4(\ap_CS_fsm[5]_i_6_n_5 ),
        .I5(add_ln695_fu_527_p2[0]),
        .O(\ap_CS_fsm[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(add_ln695_reg_1007_reg[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[3]),
        .O(\ap_CS_fsm[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(empty_reg_275[9]),
        .I1(add_ln695_reg_1007_reg[9]),
        .I2(empty_reg_275[10]),
        .I3(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I4(add_ln695_reg_1007_reg[10]),
        .O(\ap_CS_fsm[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(icmp_ln882_3_fu_521_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(gaussian_mat_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_3_n_5 ),
        .I1(\ap_CS_fsm[5]_i_4_n_5 ),
        .I2(\add_ln695_reg_1007[10]_i_7_n_5 ),
        .I3(\ap_CS_fsm[5]_i_5_n_5 ),
        .I4(\ap_CS_fsm[5]_i_6_n_5 ),
        .I5(\ap_CS_fsm[5]_i_7_n_5 ),
        .O(icmp_ln882_3_fu_521_p2));
  LUT6 #(
    .INIT(64'h0030000000305050)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(empty_reg_275[3]),
        .I1(add_ln695_reg_1007_reg[3]),
        .I2(\add_ln695_reg_1007[10]_i_8_n_5 ),
        .I3(add_ln695_reg_1007_reg[6]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[6]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hDFFFDFDFDFFFFFFF)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(add_ln695_fu_527_p2[0]),
        .I1(\ap_CS_fsm[4]_i_3_n_5 ),
        .I2(\add_ln695_reg_1007[10]_i_4_n_5 ),
        .I3(add_ln695_reg_1007_reg[10]),
        .I4(\add_ln695_reg_1007[8]_i_2_n_5 ),
        .I5(empty_reg_275[10]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(add_ln695_reg_1007_reg[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[4]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(add_ln695_reg_1007_reg[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[1]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(add_ln695_reg_1007_reg[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .I4(empty_reg_275[2]),
        .O(\ap_CS_fsm[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h2A2AFF2A)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln882_4_fu_546_p2),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_CS_fsm_state4),
        .I4(icmp_ln882_2_fu_509_p2),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(icmp_ln882_4_fu_546_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(empty_47_reg_287_reg[2]),
        .I1(empty_47_reg_287_reg[4]),
        .I2(empty_47_reg_287_reg[8]),
        .I3(empty_47_reg_287_reg[9]),
        .I4(\ap_CS_fsm[7]_i_3_n_5 ),
        .I5(\ap_CS_fsm[7]_i_4_n_5 ),
        .O(icmp_ln882_4_fu_546_p2));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(empty_47_reg_287_reg[1]),
        .I1(empty_47_reg_287_reg[0]),
        .I2(empty_47_reg_287_reg[6]),
        .I3(empty_47_reg_287_reg[3]),
        .O(\ap_CS_fsm[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(empty_47_reg_287_reg[10]),
        .I1(empty_47_reg_287_reg[1]),
        .I2(empty_47_reg_287_reg[7]),
        .I3(empty_47_reg_287_reg[5]),
        .O(\ap_CS_fsm[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFF7F0F0)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_enable_reg_pp3_iter3_reg_n_5),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(p_1_in5_in),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(icmp_ln882_2_fu_509_p2),
        .I2(ap_CS_fsm_state4),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter1_i_2__0_n_5),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404F70400000000)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter00),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(gaussian_mat_data_empty_n),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter1_i_2__0_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ap_enable_reg_pp1_iter1_i_2__0
       (.I0(icmp_ln882_3_fu_521_p2),
        .I1(gaussian_mat_data_empty_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(ap_enable_reg_pp1_iter1_i_2__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(icmp_ln882_4_fu_546_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(icmp_ln882_2_fu_509_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(icmp_ln882_4_fu_546_p2),
        .O(ap_enable_reg_pp2_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter1),
        .R(SR));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(icmp_ln882_5_fu_635_p2),
        .I3(p_1_in5_in),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter0),
        .Q(ap_enable_reg_pp3_iter1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter1),
        .Q(ap_enable_reg_pp3_iter2),
        .R(SR));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp3_iter3_i_1
       (.I0(ap_enable_reg_pp3_iter3_reg_n_5),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_rst_n),
        .I3(p_1_in5_in),
        .I4(ap_block_pp3_stage0_subdone),
        .O(ap_enable_reg_pp3_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp3_iter3_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp3_iter4_i_1
       (.I0(ap_enable_reg_pp3_iter4_reg_n_5),
        .I1(ap_enable_reg_pp3_iter3_reg_n_5),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_rst_n),
        .I4(p_1_in5_in),
        .I5(ap_block_pp3_stage0_subdone),
        .O(ap_enable_reg_pp3_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp3_iter4_reg_n_5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3_reg_n_5),
        .I1(ap_block_pp3_stage0_subdone),
        .O(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_5),
        .I1(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3_n_5 ));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_69),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_68),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_67),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_66),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_65),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_64),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_63),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_62),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_37),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_36),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_35),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_34),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_33),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_32),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_31),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_30),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[1]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[0]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[2]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[1]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[3]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[2]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[4]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[3]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[5]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[4]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[6]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[5]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[7]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[6]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2 
       (.I0(zext_ln1350_4_fu_879_p1[8]),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I3(src_buf_V_2_0_2_reg_1127[7]),
        .O(\ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_53),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_52),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_51),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_50),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_49),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_48),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_47),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_4390),
        .D(buf_2_V_U_n_46),
        .Q(ap_phi_reg_pp3_iter4_storemerge_reg_451[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V buf_0_V_U
       (.ADDRBWRADDR(buf_0_V_address0),
        .DOUTBDOUT(buf_0_V_q0),
        .Q(row_ind_V_1_1_reg_298),
        .and_ln203_reg_1087(and_ln203_reg_1087),
        .\and_ln203_reg_1087_reg[0] (buf_0_V_U_n_13),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[9] (buf_0_V_U_n_15),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_50_reg_3430(empty_50_reg_3430),
        .\empty_50_reg_343_reg[0] ({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0}),
        .\empty_50_reg_343_reg[0]_0 (\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .icmp_ln882_4_reg_1017(icmp_ln882_4_reg_1017),
        .ram_reg_bram_0(ram_reg_bram_0_7),
        .ram_reg_bram_0_0(trunc_ln324_reg_994),
        .ram_reg_bram_0_1(ap_enable_reg_pp1_iter1_reg_n_5),
        .ram_reg_bram_0_2(empty_50_reg_343),
        .ram_reg_bram_0_3(buf_0_V_addr_1_reg_1026),
        .ram_reg_bram_0_4(empty_reg_275));
  LUT2 #(
    .INIT(4'h2)) 
    \buf_0_V_addr_1_reg_1026[10]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln882_4_fu_546_p2),
        .O(buf_0_V_addr_1_reg_10260));
  FDRE \buf_0_V_addr_1_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[0]),
        .Q(buf_0_V_addr_1_reg_1026[0]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[10] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[10]),
        .Q(buf_0_V_addr_1_reg_1026[10]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[1]),
        .Q(buf_0_V_addr_1_reg_1026[1]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[2]),
        .Q(buf_0_V_addr_1_reg_1026[2]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[3]),
        .Q(buf_0_V_addr_1_reg_1026[3]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[4]),
        .Q(buf_0_V_addr_1_reg_1026[4]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[5]),
        .Q(buf_0_V_addr_1_reg_1026[5]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[6]),
        .Q(buf_0_V_addr_1_reg_1026[6]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[7]),
        .Q(buf_0_V_addr_1_reg_1026[7]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[8] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[8]),
        .Q(buf_0_V_addr_1_reg_1026[8]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_1026_reg[9] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_10260),
        .D(empty_47_reg_287_reg[9]),
        .Q(buf_0_V_addr_1_reg_1026[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_17 buf_1_V_U
       (.ADDRARDADDR(buf_1_V_address1),
        .ADDRBWRADDR(buf_0_V_address0),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_1_V_q0),
        .Q(row_ind_V_1_1_reg_298),
        .WEA(buf_1_V_ce1),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .ram_reg_bram_0(buf_0_V_U_n_13),
        .ram_reg_bram_0_0(trunc_ln324_reg_994),
        .ram_reg_bram_0_1(ap_enable_reg_pp1_iter1_reg_n_5),
        .ram_reg_bram_0_2(ap_CS_fsm_pp1_stage0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_1_1920_24_buf_0_V_18 buf_2_V_U
       (.ADDRARDADDR(buf_1_V_address1),
        .ADDRBWRADDR(buf_0_V_address0),
        .D({buf_2_V_U_n_30,buf_2_V_U_n_31,buf_2_V_U_n_32,buf_2_V_U_n_33,buf_2_V_U_n_34,buf_2_V_U_n_35,buf_2_V_U_n_36,buf_2_V_U_n_37}),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_1_V_q0),
        .Q(row_ind_V_1_1_reg_298),
        .WEA(buf_1_V_ce1),
        .and_ln203_reg_1087(and_ln203_reg_1087),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]_i_3_n_5 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_0 (\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439_reg[7]_1 (\icmp_ln886_reg_1109_reg_n_5_[0] ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[0] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[0]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[1] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[1]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[2] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[2]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[3] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[3]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[4] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[4]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[5] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[5]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[6] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[6]_i_2_n_5 ),
        .\ap_phi_reg_pp3_iter4_storemerge_reg_451_reg[7] (\ap_phi_reg_pp3_iter4_storemerge_reg_451[7]_i_2_n_5 ),
        .buf_0_V_ce0(buf_0_V_ce0),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] ({buf_2_V_U_n_46,buf_2_V_U_n_47,buf_2_V_U_n_48,buf_2_V_U_n_49,buf_2_V_U_n_50,buf_2_V_U_n_51,buf_2_V_U_n_52,buf_2_V_U_n_53}),
        .icmp_ln882_6_reg_1080_pp3_iter2_reg(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] (src_buf_V_1_1_fu_754_p3),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_0 (src_buf_V_2_0_2_fu_768_p3),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_1 (src_buf_V_0_1_fu_761_p3),
        .\icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0]_2 (\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .icmp_ln886_reg_1109_pp3_iter3_reg(icmp_ln886_reg_1109_pp3_iter3_reg),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_10(trunc_ln324_reg_994[1]),
        .ram_reg_bram_0_11(empty_50_reg_343),
        .ram_reg_bram_0_12(empty_reg_275),
        .ram_reg_bram_0_13(buf_0_V_q0),
        .ram_reg_bram_0_14(empty_50_reg_343_pp3_iter1_reg),
        .ram_reg_bram_0_15(empty_47_reg_287_reg),
        .ram_reg_bram_0_16(trunc_ln324_1_reg_998),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_7(buf_0_V_U_n_13),
        .ram_reg_bram_0_8(ap_enable_reg_pp1_iter1_reg_n_5),
        .ram_reg_bram_0_9({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0}),
        .spec_select971_reg_1056(spec_select971_reg_1056),
        .\src_buf_V_0_1_reg_1120_reg[0] (trunc_ln324_2_reg_1061),
        .\src_buf_V_0_1_reg_1120_reg[7] ({buf_2_V_U_n_62,buf_2_V_U_n_63,buf_2_V_U_n_64,buf_2_V_U_n_65,buf_2_V_U_n_66,buf_2_V_U_n_67,buf_2_V_U_n_68,buf_2_V_U_n_69}),
        .\src_buf_V_0_1_reg_1120_reg[7]_0 (ap_enable_reg_pp3_iter4_reg_n_5),
        .\src_buf_V_0_1_reg_1120_reg[7]_1 (\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .\src_buf_V_0_1_reg_1120_reg[7]_2 (src_buf_V_0_1_reg_1120),
        .\src_buf_V_0_1_reg_1120_reg[7]_3 (src_buf_V_0_2_3_reg_403),
        .\src_buf_V_1_1_reg_1113_reg[0] (trunc_ln324_3_reg_1066),
        .\src_buf_V_1_1_reg_1113_reg[7] (zext_ln215_fu_794_p1),
        .\src_buf_V_1_1_reg_1113_reg[7]_0 (src_buf_V_1_2_3_reg_379),
        .\src_buf_V_2_0_2_reg_1127_reg[0]_i_2 (\src_buf_V_2_0_2_reg_1127[7]_i_5_n_5 ),
        .\src_buf_V_2_0_2_reg_1127_reg[0]_i_2_0 (\src_buf_V_2_0_2_reg_1127[7]_i_6_n_5 ),
        .\src_buf_V_2_0_2_reg_1127_reg[7] (zext_ln1350_4_fu_879_p1),
        .\src_buf_V_2_0_2_reg_1127_reg[7]_0 (src_buf_V_2_0_2_reg_1127));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cmp_i_i227_i_2_fu_615_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_cmp_i_i227_i_2_fu_615_p2_carry_CO_UNCONNECTED[7:6],cmp_i_i227_i_2_fu_615_p2,cmp_i_i227_i_2_fu_615_p2_carry_n_8,cmp_i_i227_i_2_fu_615_p2_carry_n_9,cmp_i_i227_i_2_fu_615_p2_carry_n_10,cmp_i_i227_i_2_fu_615_p2_carry_n_11,cmp_i_i227_i_2_fu_615_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,cmp_i_i227_i_2_fu_615_p2_carry_i_1_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_2_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_3_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_4_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_5_n_5}),
        .O(NLW_cmp_i_i227_i_2_fu_615_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,cmp_i_i227_i_2_fu_615_p2_carry_i_6_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_7_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_8_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_9_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_10_n_5,cmp_i_i227_i_2_fu_615_p2_carry_i_11_n_5}));
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_1
       (.I0(empty_48_reg_331_reg[8]),
        .I1(cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5),
        .I2(empty_48_reg_331_reg[6]),
        .I3(empty_48_reg_331_reg[7]),
        .I4(empty_48_reg_331_reg[9]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h402A)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_10
       (.I0(empty_48_reg_331_reg[3]),
        .I1(empty_48_reg_331_reg[0]),
        .I2(empty_48_reg_331_reg__0),
        .I3(empty_48_reg_331_reg[2]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_11
       (.I0(empty_48_reg_331_reg[0]),
        .I1(empty_48_reg_331_reg__0),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_12
       (.I0(empty_48_reg_331_reg[5]),
        .I1(empty_48_reg_331_reg[4]),
        .I2(empty_48_reg_331_reg[2]),
        .I3(empty_48_reg_331_reg__0),
        .I4(empty_48_reg_331_reg[0]),
        .I5(empty_48_reg_331_reg[3]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'hEB)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_2
       (.I0(empty_48_reg_331_reg[7]),
        .I1(empty_48_reg_331_reg[6]),
        .I2(cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h1555FFFFFFFFEAAA)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_3
       (.I0(empty_48_reg_331_reg[3]),
        .I1(empty_48_reg_331_reg[0]),
        .I2(empty_48_reg_331_reg__0),
        .I3(empty_48_reg_331_reg[2]),
        .I4(empty_48_reg_331_reg[4]),
        .I5(empty_48_reg_331_reg[5]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'hEA7F)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_4
       (.I0(empty_48_reg_331_reg[2]),
        .I1(empty_48_reg_331_reg__0),
        .I2(empty_48_reg_331_reg[0]),
        .I3(empty_48_reg_331_reg[3]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_5
       (.I0(empty_48_reg_331_reg__0),
        .I1(empty_48_reg_331_reg[0]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_6
       (.I0(empty_48_reg_331_reg[10]),
        .I1(empty_48_reg_331_reg[9]),
        .I2(empty_48_reg_331_reg[6]),
        .I3(empty_48_reg_331_reg[7]),
        .I4(empty_48_reg_331_reg[8]),
        .I5(cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_6_n_5));
  LUT5 #(
    .INIT(32'h00015554)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_7
       (.I0(empty_48_reg_331_reg[9]),
        .I1(empty_48_reg_331_reg[7]),
        .I2(empty_48_reg_331_reg[6]),
        .I3(cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5),
        .I4(empty_48_reg_331_reg[8]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_7_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_8
       (.I0(cmp_i_i227_i_2_fu_615_p2_carry_i_12_n_5),
        .I1(empty_48_reg_331_reg[6]),
        .I2(empty_48_reg_331_reg[7]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h8888888881111111)) 
    cmp_i_i227_i_2_fu_615_p2_carry_i_9
       (.I0(empty_48_reg_331_reg[5]),
        .I1(empty_48_reg_331_reg[4]),
        .I2(empty_48_reg_331_reg[2]),
        .I3(empty_48_reg_331_reg__0),
        .I4(empty_48_reg_331_reg[0]),
        .I5(empty_48_reg_331_reg[3]),
        .O(cmp_i_i227_i_2_fu_615_p2_carry_i_9_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    \cmp_i_i326_i_reg_1046[0]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .O(p_1_in5_in));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    \cmp_i_i326_i_reg_1046[0]_i_2 
       (.I0(empty_48_reg_331_reg[10]),
        .I1(\cmp_i_i326_i_reg_1046[0]_i_3_n_5 ),
        .I2(empty_48_reg_331_reg[9]),
        .I3(empty_48_reg_331_reg[6]),
        .I4(empty_48_reg_331_reg[7]),
        .I5(empty_48_reg_331_reg[8]),
        .O(cmp_i_i326_i_fu_583_p2));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cmp_i_i326_i_reg_1046[0]_i_3 
       (.I0(empty_48_reg_331_reg[3]),
        .I1(empty_48_reg_331_reg[5]),
        .I2(empty_48_reg_331_reg[4]),
        .O(\cmp_i_i326_i_reg_1046[0]_i_3_n_5 ));
  FDRE \cmp_i_i326_i_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(cmp_i_i326_i_fu_583_p2),
        .Q(cmp_i_i326_i_reg_1046),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_47_reg_287[0]_i_1 
       (.I0(empty_47_reg_287_reg[0]),
        .O(add_ln695_6_fu_552_p2[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \empty_47_reg_287[10]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln882_4_fu_546_p2),
        .I2(ap_enable_reg_pp2_iter0),
        .O(empty_47_reg_2870));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_47_reg_287[10]_i_2 
       (.I0(empty_47_reg_287_reg[10]),
        .I1(empty_47_reg_287_reg[8]),
        .I2(empty_47_reg_287_reg[6]),
        .I3(\empty_47_reg_287[10]_i_3_n_5 ),
        .I4(empty_47_reg_287_reg[7]),
        .I5(empty_47_reg_287_reg[9]),
        .O(add_ln695_6_fu_552_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_47_reg_287[10]_i_3 
       (.I0(empty_47_reg_287_reg[5]),
        .I1(empty_47_reg_287_reg[3]),
        .I2(empty_47_reg_287_reg[0]),
        .I3(empty_47_reg_287_reg[1]),
        .I4(empty_47_reg_287_reg[2]),
        .I5(empty_47_reg_287_reg[4]),
        .O(\empty_47_reg_287[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_47_reg_287[1]_i_1 
       (.I0(empty_47_reg_287_reg[0]),
        .I1(empty_47_reg_287_reg[1]),
        .O(add_ln695_6_fu_552_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_47_reg_287[2]_i_1 
       (.I0(empty_47_reg_287_reg[2]),
        .I1(empty_47_reg_287_reg[1]),
        .I2(empty_47_reg_287_reg[0]),
        .O(add_ln695_6_fu_552_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_47_reg_287[3]_i_1 
       (.I0(empty_47_reg_287_reg[3]),
        .I1(empty_47_reg_287_reg[0]),
        .I2(empty_47_reg_287_reg[1]),
        .I3(empty_47_reg_287_reg[2]),
        .O(add_ln695_6_fu_552_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_47_reg_287[4]_i_1 
       (.I0(empty_47_reg_287_reg[4]),
        .I1(empty_47_reg_287_reg[2]),
        .I2(empty_47_reg_287_reg[1]),
        .I3(empty_47_reg_287_reg[0]),
        .I4(empty_47_reg_287_reg[3]),
        .O(add_ln695_6_fu_552_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_47_reg_287[5]_i_1 
       (.I0(empty_47_reg_287_reg[5]),
        .I1(empty_47_reg_287_reg[3]),
        .I2(empty_47_reg_287_reg[0]),
        .I3(empty_47_reg_287_reg[1]),
        .I4(empty_47_reg_287_reg[2]),
        .I5(empty_47_reg_287_reg[4]),
        .O(add_ln695_6_fu_552_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_47_reg_287[6]_i_1 
       (.I0(empty_47_reg_287_reg[6]),
        .I1(\empty_47_reg_287[10]_i_3_n_5 ),
        .O(add_ln695_6_fu_552_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_47_reg_287[7]_i_1 
       (.I0(empty_47_reg_287_reg[7]),
        .I1(\empty_47_reg_287[10]_i_3_n_5 ),
        .I2(empty_47_reg_287_reg[6]),
        .O(add_ln695_6_fu_552_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_47_reg_287[8]_i_1 
       (.I0(empty_47_reg_287_reg[8]),
        .I1(empty_47_reg_287_reg[6]),
        .I2(\empty_47_reg_287[10]_i_3_n_5 ),
        .I3(empty_47_reg_287_reg[7]),
        .O(add_ln695_6_fu_552_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_47_reg_287[9]_i_1 
       (.I0(empty_47_reg_287_reg[9]),
        .I1(empty_47_reg_287_reg[7]),
        .I2(\empty_47_reg_287[10]_i_3_n_5 ),
        .I3(empty_47_reg_287_reg[6]),
        .I4(empty_47_reg_287_reg[8]),
        .O(add_ln695_6_fu_552_p2[9]));
  FDRE \empty_47_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[0]),
        .Q(empty_47_reg_287_reg[0]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[10] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[10]),
        .Q(empty_47_reg_287_reg[10]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[1]),
        .Q(empty_47_reg_287_reg[1]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[2]),
        .Q(empty_47_reg_287_reg[2]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[3]),
        .Q(empty_47_reg_287_reg[3]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[4]),
        .Q(empty_47_reg_287_reg[4]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[5] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[5]),
        .Q(empty_47_reg_287_reg[5]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[6] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[6]),
        .Q(empty_47_reg_287_reg[6]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[7] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[7]),
        .Q(empty_47_reg_287_reg[7]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[8] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[8]),
        .Q(empty_47_reg_287_reg[8]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \empty_47_reg_287_reg[9] 
       (.C(ap_clk),
        .CE(empty_47_reg_2870),
        .D(add_ln695_6_fu_552_p2[9]),
        .Q(empty_47_reg_287_reg[9]),
        .R(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_48_reg_331[10]_i_1 
       (.I0(empty_48_reg_331_reg[10]),
        .I1(empty_48_reg_331_reg[9]),
        .I2(empty_48_reg_331_reg[8]),
        .I3(\empty_48_reg_331[10]_i_2_n_5 ),
        .I4(empty_48_reg_331_reg[6]),
        .I5(empty_48_reg_331_reg[7]),
        .O(add_ln695_7_fu_930_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_48_reg_331[10]_i_2 
       (.I0(empty_48_reg_331_reg[0]),
        .I1(empty_48_reg_331_reg__0),
        .I2(empty_48_reg_331_reg[2]),
        .I3(empty_48_reg_331_reg[4]),
        .I4(empty_48_reg_331_reg[5]),
        .I5(empty_48_reg_331_reg[3]),
        .O(\empty_48_reg_331[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_48_reg_331[1]_i_1 
       (.I0(empty_48_reg_331_reg[0]),
        .I1(empty_48_reg_331_reg__0),
        .O(add_ln695_7_fu_930_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_48_reg_331[2]_i_1 
       (.I0(empty_48_reg_331_reg[2]),
        .I1(empty_48_reg_331_reg__0),
        .I2(empty_48_reg_331_reg[0]),
        .O(add_ln695_7_fu_930_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_48_reg_331[3]_i_1 
       (.I0(empty_48_reg_331_reg[3]),
        .I1(empty_48_reg_331_reg[0]),
        .I2(empty_48_reg_331_reg__0),
        .I3(empty_48_reg_331_reg[2]),
        .O(add_ln695_7_fu_930_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_48_reg_331[4]_i_1 
       (.I0(empty_48_reg_331_reg[4]),
        .I1(empty_48_reg_331_reg[3]),
        .I2(empty_48_reg_331_reg[2]),
        .I3(empty_48_reg_331_reg__0),
        .I4(empty_48_reg_331_reg[0]),
        .O(add_ln695_7_fu_930_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_48_reg_331[5]_i_1 
       (.I0(empty_48_reg_331_reg[5]),
        .I1(empty_48_reg_331_reg[0]),
        .I2(empty_48_reg_331_reg__0),
        .I3(empty_48_reg_331_reg[2]),
        .I4(empty_48_reg_331_reg[3]),
        .I5(empty_48_reg_331_reg[4]),
        .O(add_ln695_7_fu_930_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_48_reg_331[6]_i_1 
       (.I0(empty_48_reg_331_reg[6]),
        .I1(empty_48_reg_331_reg[3]),
        .I2(empty_48_reg_331_reg[5]),
        .I3(empty_48_reg_331_reg[4]),
        .I4(\empty_48_reg_331[7]_i_2_n_5 ),
        .O(add_ln695_7_fu_930_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_48_reg_331[7]_i_1 
       (.I0(empty_48_reg_331_reg[7]),
        .I1(empty_48_reg_331_reg[6]),
        .I2(\empty_48_reg_331[7]_i_2_n_5 ),
        .I3(empty_48_reg_331_reg[4]),
        .I4(empty_48_reg_331_reg[5]),
        .I5(empty_48_reg_331_reg[3]),
        .O(add_ln695_7_fu_930_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \empty_48_reg_331[7]_i_2 
       (.I0(empty_48_reg_331_reg[2]),
        .I1(empty_48_reg_331_reg__0),
        .I2(empty_48_reg_331_reg[0]),
        .O(\empty_48_reg_331[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_48_reg_331[8]_i_1 
       (.I0(empty_48_reg_331_reg[8]),
        .I1(\empty_48_reg_331[10]_i_2_n_5 ),
        .I2(empty_48_reg_331_reg[6]),
        .I3(empty_48_reg_331_reg[7]),
        .O(add_ln695_7_fu_930_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_48_reg_331[9]_i_1 
       (.I0(empty_48_reg_331_reg[9]),
        .I1(empty_48_reg_331_reg[7]),
        .I2(empty_48_reg_331_reg[6]),
        .I3(\empty_48_reg_331[10]_i_2_n_5 ),
        .I4(empty_48_reg_331_reg[8]),
        .O(add_ln695_7_fu_930_p2[9]));
  FDSE \empty_48_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sub_i_i256_i_fu_603_p2),
        .Q(empty_48_reg_331_reg[0]),
        .S(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[10]),
        .Q(empty_48_reg_331_reg[10]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[1]),
        .Q(empty_48_reg_331_reg__0),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[2]),
        .Q(empty_48_reg_331_reg[2]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[3]),
        .Q(empty_48_reg_331_reg[3]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[4]),
        .Q(empty_48_reg_331_reg[4]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[5]),
        .Q(empty_48_reg_331_reg[5]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[6]),
        .Q(empty_48_reg_331_reg[6]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[7]),
        .Q(empty_48_reg_331_reg[7]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[8]),
        .Q(empty_48_reg_331_reg[8]),
        .R(ap_CS_fsm_state10));
  FDRE \empty_48_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln695_7_fu_930_p2[9]),
        .Q(empty_48_reg_331_reg[9]),
        .R(ap_CS_fsm_state10));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_50_reg_343[10]_i_1 
       (.I0(p_1_in5_in),
        .I1(empty_50_reg_3430),
        .O(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[0]),
        .Q(empty_50_reg_343_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[10]),
        .Q(empty_50_reg_343_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[1]),
        .Q(empty_50_reg_343_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[2]),
        .Q(empty_50_reg_343_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[3]),
        .Q(empty_50_reg_343_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[4]),
        .Q(empty_50_reg_343_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[5]),
        .Q(empty_50_reg_343_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[6]),
        .Q(empty_50_reg_343_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[7]),
        .Q(empty_50_reg_343_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[8]),
        .Q(empty_50_reg_343_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_50_reg_343_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(empty_50_reg_343[9]),
        .Q(empty_50_reg_343_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_50_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[0]),
        .Q(empty_50_reg_343[0]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[10]),
        .Q(empty_50_reg_343[10]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[1]),
        .Q(empty_50_reg_343[1]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[2]),
        .Q(empty_50_reg_343[2]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[3]),
        .Q(empty_50_reg_343[3]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[4]),
        .Q(empty_50_reg_343[4]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[5]),
        .Q(empty_50_reg_343[5]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[6]),
        .Q(empty_50_reg_343[6]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[7]),
        .Q(empty_50_reg_343[7]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[8]),
        .Q(empty_50_reg_343[8]),
        .R(empty_50_reg_343_3));
  FDRE \empty_50_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(empty_50_reg_3430),
        .D(add_ln695_8_reg_1075_reg[9]),
        .Q(empty_50_reg_343[9]),
        .R(empty_50_reg_343_3));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \empty_reg_275[10]_i_1 
       (.I0(icmp_ln882_2_fu_509_p2),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln882_3_reg_1003),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(gaussian_mat_data_empty_n),
        .O(empty_reg_275_2));
  LUT4 #(
    .INIT(16'h0080)) 
    \empty_reg_275[10]_i_2 
       (.I0(gaussian_mat_data_empty_n),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(icmp_ln882_3_reg_1003),
        .O(empty_reg_2750));
  FDRE \empty_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[0]),
        .Q(empty_reg_275[0]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[10]),
        .Q(empty_reg_275[10]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[1]),
        .Q(empty_reg_275[1]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[2]),
        .Q(empty_reg_275[2]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[3]),
        .Q(empty_reg_275[3]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[4]),
        .Q(empty_reg_275[4]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[5]),
        .Q(empty_reg_275[5]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[6]),
        .Q(empty_reg_275[6]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[7]),
        .Q(empty_reg_275[7]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[8]),
        .Q(empty_reg_275[8]),
        .R(empty_reg_275_2));
  FDRE \empty_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(empty_reg_2750),
        .D(add_ln695_reg_1007_reg[9]),
        .Q(empty_reg_275[9]),
        .R(empty_reg_275_2));
  LUT6 #(
    .INIT(64'hD5D5D555C0C0C000)) 
    grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_1
       (.I0(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2_n_5),
        .I1(Q[0]),
        .I2(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .I3(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .O(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_i_2_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln882_2_fu_509_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_2_fu_509_p2_carry_n_5,icmp_ln882_2_fu_509_p2_carry_n_6,icmp_ln882_2_fu_509_p2_carry_n_7,icmp_ln882_2_fu_509_p2_carry_n_8,icmp_ln882_2_fu_509_p2_carry_n_9,icmp_ln882_2_fu_509_p2_carry_n_10,icmp_ln882_2_fu_509_p2_carry_n_11,icmp_ln882_2_fu_509_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln882_2_fu_509_p2_carry_i_1_n_5}),
        .O(NLW_icmp_ln882_2_fu_509_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln882_2_fu_509_p2_carry_i_2_n_5,icmp_ln882_2_fu_509_p2_carry_i_3_n_5,icmp_ln882_2_fu_509_p2_carry_i_4_n_5,icmp_ln882_2_fu_509_p2_carry_i_5_n_5,icmp_ln882_2_fu_509_p2_carry_i_6_n_5,icmp_ln882_2_fu_509_p2_carry_i_7_n_5,icmp_ln882_2_fu_509_p2_carry_i_8_n_5,icmp_ln882_2_fu_509_p2_carry_i_9_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln882_2_fu_509_p2_carry__0
       (.CI(icmp_ln882_2_fu_509_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_2_fu_509_p2_carry__0_n_5,icmp_ln882_2_fu_509_p2_carry__0_n_6,icmp_ln882_2_fu_509_p2_carry__0_n_7,icmp_ln882_2_fu_509_p2_carry__0_n_8,icmp_ln882_2_fu_509_p2_carry__0_n_9,icmp_ln882_2_fu_509_p2_carry__0_n_10,icmp_ln882_2_fu_509_p2_carry__0_n_11,icmp_ln882_2_fu_509_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln882_2_fu_509_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln882_2_fu_509_p2_carry__0_i_1_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_2_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_3_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_4_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_5_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_6_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_7_n_5,icmp_ln882_2_fu_509_p2_carry__0_i_8_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_1
       (.I0(\init_buf_reg_265_reg_n_5_[31] ),
        .I1(\init_buf_reg_265_reg_n_5_[30] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_2
       (.I0(\init_buf_reg_265_reg_n_5_[29] ),
        .I1(\init_buf_reg_265_reg_n_5_[28] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_3
       (.I0(\init_buf_reg_265_reg_n_5_[27] ),
        .I1(\init_buf_reg_265_reg_n_5_[26] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_4
       (.I0(\init_buf_reg_265_reg_n_5_[25] ),
        .I1(\init_buf_reg_265_reg_n_5_[24] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_5
       (.I0(\init_buf_reg_265_reg_n_5_[23] ),
        .I1(\init_buf_reg_265_reg_n_5_[22] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_6
       (.I0(\init_buf_reg_265_reg_n_5_[21] ),
        .I1(\init_buf_reg_265_reg_n_5_[20] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_7
       (.I0(\init_buf_reg_265_reg_n_5_[19] ),
        .I1(\init_buf_reg_265_reg_n_5_[18] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__0_i_8
       (.I0(\init_buf_reg_265_reg_n_5_[17] ),
        .I1(\init_buf_reg_265_reg_n_5_[16] ),
        .O(icmp_ln882_2_fu_509_p2_carry__0_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln882_2_fu_509_p2_carry__1
       (.CI(icmp_ln882_2_fu_509_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_2_fu_509_p2_carry__1_n_5,icmp_ln882_2_fu_509_p2_carry__1_n_6,icmp_ln882_2_fu_509_p2_carry__1_n_7,icmp_ln882_2_fu_509_p2_carry__1_n_8,icmp_ln882_2_fu_509_p2_carry__1_n_9,icmp_ln882_2_fu_509_p2_carry__1_n_10,icmp_ln882_2_fu_509_p2_carry__1_n_11,icmp_ln882_2_fu_509_p2_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln882_2_fu_509_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln882_2_fu_509_p2_carry__1_i_1_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_2_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_3_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_4_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_5_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_6_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_7_n_5,icmp_ln882_2_fu_509_p2_carry__1_i_8_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_1
       (.I0(\init_buf_reg_265_reg_n_5_[47] ),
        .I1(\init_buf_reg_265_reg_n_5_[46] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_2
       (.I0(\init_buf_reg_265_reg_n_5_[45] ),
        .I1(\init_buf_reg_265_reg_n_5_[44] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_3
       (.I0(\init_buf_reg_265_reg_n_5_[43] ),
        .I1(\init_buf_reg_265_reg_n_5_[42] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_4
       (.I0(\init_buf_reg_265_reg_n_5_[41] ),
        .I1(\init_buf_reg_265_reg_n_5_[40] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_5
       (.I0(\init_buf_reg_265_reg_n_5_[39] ),
        .I1(\init_buf_reg_265_reg_n_5_[38] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_6
       (.I0(\init_buf_reg_265_reg_n_5_[37] ),
        .I1(\init_buf_reg_265_reg_n_5_[36] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_7
       (.I0(\init_buf_reg_265_reg_n_5_[35] ),
        .I1(\init_buf_reg_265_reg_n_5_[34] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__1_i_8
       (.I0(\init_buf_reg_265_reg_n_5_[33] ),
        .I1(\init_buf_reg_265_reg_n_5_[32] ),
        .O(icmp_ln882_2_fu_509_p2_carry__1_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln882_2_fu_509_p2_carry__2
       (.CI(icmp_ln882_2_fu_509_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_2_fu_509_p2,icmp_ln882_2_fu_509_p2_carry__2_n_6,icmp_ln882_2_fu_509_p2_carry__2_n_7,icmp_ln882_2_fu_509_p2_carry__2_n_8,icmp_ln882_2_fu_509_p2_carry__2_n_9,icmp_ln882_2_fu_509_p2_carry__2_n_10,icmp_ln882_2_fu_509_p2_carry__2_n_11,icmp_ln882_2_fu_509_p2_carry__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln882_2_fu_509_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({icmp_ln882_2_fu_509_p2_carry__2_i_1_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_2_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_3_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_4_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_5_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_6_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_7_n_5,icmp_ln882_2_fu_509_p2_carry__2_i_8_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_1
       (.I0(\init_buf_reg_265_reg_n_5_[63] ),
        .I1(\init_buf_reg_265_reg_n_5_[62] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_2
       (.I0(\init_buf_reg_265_reg_n_5_[61] ),
        .I1(\init_buf_reg_265_reg_n_5_[60] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_3
       (.I0(\init_buf_reg_265_reg_n_5_[59] ),
        .I1(\init_buf_reg_265_reg_n_5_[58] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_4
       (.I0(\init_buf_reg_265_reg_n_5_[57] ),
        .I1(\init_buf_reg_265_reg_n_5_[56] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_5
       (.I0(\init_buf_reg_265_reg_n_5_[55] ),
        .I1(\init_buf_reg_265_reg_n_5_[54] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_6
       (.I0(\init_buf_reg_265_reg_n_5_[53] ),
        .I1(\init_buf_reg_265_reg_n_5_[52] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_7
       (.I0(\init_buf_reg_265_reg_n_5_[51] ),
        .I1(\init_buf_reg_265_reg_n_5_[50] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry__2_i_8
       (.I0(\init_buf_reg_265_reg_n_5_[49] ),
        .I1(\init_buf_reg_265_reg_n_5_[48] ),
        .O(icmp_ln882_2_fu_509_p2_carry__2_i_8_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln882_2_fu_509_p2_carry_i_1
       (.I0(wide_trip_count_reg_985[1]),
        .I1(\init_buf_reg_265_reg_n_5_[1] ),
        .I2(wide_trip_count_reg_985[0]),
        .I3(\init_buf_reg_265_reg_n_5_[0] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_2
       (.I0(\init_buf_reg_265_reg_n_5_[15] ),
        .I1(\init_buf_reg_265_reg_n_5_[14] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_3
       (.I0(\init_buf_reg_265_reg_n_5_[13] ),
        .I1(\init_buf_reg_265_reg_n_5_[12] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_4
       (.I0(\init_buf_reg_265_reg_n_5_[11] ),
        .I1(\init_buf_reg_265_reg_n_5_[10] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_5
       (.I0(\init_buf_reg_265_reg_n_5_[9] ),
        .I1(\init_buf_reg_265_reg_n_5_[8] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_6
       (.I0(\init_buf_reg_265_reg_n_5_[7] ),
        .I1(\init_buf_reg_265_reg_n_5_[6] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_7
       (.I0(\init_buf_reg_265_reg_n_5_[5] ),
        .I1(\init_buf_reg_265_reg_n_5_[4] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln882_2_fu_509_p2_carry_i_8
       (.I0(\init_buf_reg_265_reg_n_5_[3] ),
        .I1(\init_buf_reg_265_reg_n_5_[2] ),
        .O(icmp_ln882_2_fu_509_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln882_2_fu_509_p2_carry_i_9
       (.I0(\init_buf_reg_265_reg_n_5_[1] ),
        .I1(wide_trip_count_reg_985[1]),
        .I2(\init_buf_reg_265_reg_n_5_[0] ),
        .I3(wide_trip_count_reg_985[0]),
        .O(icmp_ln882_2_fu_509_p2_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \icmp_ln882_3_reg_1003[0]_i_1 
       (.I0(icmp_ln882_3_fu_521_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(gaussian_mat_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(icmp_ln882_3_reg_1003),
        .O(\icmp_ln882_3_reg_1003[0]_i_1_n_5 ));
  FDRE \icmp_ln882_3_reg_1003_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_3_reg_1003[0]_i_1_n_5 ),
        .Q(icmp_ln882_3_reg_1003),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln882_4_reg_1017[0]_i_1 
       (.I0(icmp_ln882_4_fu_546_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(icmp_ln882_4_reg_1017),
        .O(\icmp_ln882_4_reg_1017[0]_i_1_n_5 ));
  FDRE \icmp_ln882_4_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_4_reg_1017[0]_i_1_n_5 ),
        .Q(icmp_ln882_4_reg_1017),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln882_5_reg_1071[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_subdone),
        .O(empty_50_reg_343_pp3_iter1_reg0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln882_5_reg_1071[0]_i_2 
       (.I0(\icmp_ln882_5_reg_1071[0]_i_3_n_5 ),
        .I1(\icmp_ln882_5_reg_1071[0]_i_4_n_5 ),
        .I2(\icmp_ln882_5_reg_1071[0]_i_5_n_5 ),
        .I3(\icmp_ln882_5_reg_1071[0]_i_6_n_5 ),
        .I4(\icmp_ln882_5_reg_1071[0]_i_7_n_5 ),
        .I5(\icmp_ln882_5_reg_1071[0]_i_8_n_5 ),
        .O(icmp_ln882_5_fu_635_p2));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \icmp_ln882_5_reg_1071[0]_i_3 
       (.I0(\add_ln695_8_reg_1075[10]_i_4_n_5 ),
        .I1(add_ln695_8_reg_1075_reg[9]),
        .I2(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I3(empty_50_reg_343[9]),
        .I4(add_ln695_8_reg_1075_reg[10]),
        .I5(empty_50_reg_343[10]),
        .O(\icmp_ln882_5_reg_1071[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln882_5_reg_1071[0]_i_4 
       (.I0(add_ln695_8_reg_1075_reg[4]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[4]),
        .O(\icmp_ln882_5_reg_1071[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln882_5_reg_1071[0]_i_5 
       (.I0(add_ln695_8_reg_1075_reg[5]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[5]),
        .O(\icmp_ln882_5_reg_1071[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln882_5_reg_1071[0]_i_6 
       (.I0(add_ln695_8_reg_1075_reg[3]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[3]),
        .O(\icmp_ln882_5_reg_1071[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln882_5_reg_1071[0]_i_7 
       (.I0(add_ln695_8_reg_1075_reg[6]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .I4(empty_50_reg_343[6]),
        .O(\icmp_ln882_5_reg_1071[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \icmp_ln882_5_reg_1071[0]_i_8 
       (.I0(empty_50_reg_343[2]),
        .I1(add_ln695_8_reg_1075_reg[2]),
        .I2(add_ln695_8_fu_641_p2[0]),
        .I3(add_ln695_8_reg_1075_reg[1]),
        .I4(\add_ln695_8_reg_1075[9]_i_2_n_5 ),
        .I5(empty_50_reg_343[1]),
        .O(\icmp_ln882_5_reg_1071[0]_i_8_n_5 ));
  FDRE \icmp_ln882_5_reg_1071_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .Q(icmp_ln882_5_reg_1071_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln882_5_reg_1071_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_5_reg_1071_pp3_iter1_reg),
        .Q(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln882_5_reg_1071_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln882_5_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(icmp_ln882_5_fu_635_p2),
        .Q(\icmp_ln882_5_reg_1071_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_6_reg_1080[0]_i_1 
       (.I0(\icmp_ln882_5_reg_1071[0]_i_3_n_5 ),
        .O(icmp_ln882_6_fu_647_p2));
  FDRE \icmp_ln882_6_reg_1080_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_50_reg_343_pp3_iter1_reg0),
        .D(icmp_ln882_6_reg_1080),
        .Q(icmp_ln882_6_reg_1080_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln882_6_reg_1080_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_6_reg_1080_pp3_iter1_reg),
        .Q(icmp_ln882_6_reg_1080_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln882_6_reg_1080_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_reg_10870),
        .D(icmp_ln882_6_fu_647_p2),
        .Q(icmp_ln882_6_reg_1080),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln886_reg_1109[0]_i_1 
       (.I0(\icmp_ln886_reg_1109_reg_n_5_[0] ),
        .I1(empty_50_reg_343_pp3_iter1_reg[4]),
        .I2(empty_50_reg_343_pp3_iter1_reg[3]),
        .I3(empty_50_reg_343_pp3_iter1_reg[5]),
        .I4(\icmp_ln886_reg_1109[0]_i_2_n_5 ),
        .I5(icmp_ln886_reg_11090),
        .O(\icmp_ln886_reg_1109[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln886_reg_1109[0]_i_2 
       (.I0(empty_50_reg_343_pp3_iter1_reg[6]),
        .I1(empty_50_reg_343_pp3_iter1_reg[10]),
        .I2(empty_50_reg_343_pp3_iter1_reg[2]),
        .I3(empty_50_reg_343_pp3_iter1_reg[1]),
        .I4(\icmp_ln886_reg_1109[0]_i_4_n_5 ),
        .O(\icmp_ln886_reg_1109[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln886_reg_1109[0]_i_3 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(icmp_ln882_5_reg_1071_pp3_iter1_reg),
        .O(icmp_ln886_reg_11090));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln886_reg_1109[0]_i_4 
       (.I0(empty_50_reg_343_pp3_iter1_reg[9]),
        .I1(empty_50_reg_343_pp3_iter1_reg[7]),
        .I2(empty_50_reg_343_pp3_iter1_reg[8]),
        .I3(empty_50_reg_343_pp3_iter1_reg[0]),
        .O(\icmp_ln886_reg_1109[0]_i_4_n_5 ));
  FDRE \icmp_ln886_reg_1109_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln886_reg_1109_reg_n_5_[0] ),
        .Q(icmp_ln886_reg_1109_pp3_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln886_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln886_reg_1109[0]_i_1_n_5 ),
        .Q(\icmp_ln886_reg_1109_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \init_buf_reg_265[0]_i_1 
       (.I0(trunc_ln324_1_fu_518_p1[0]),
        .I1(ap_CS_fsm_state3),
        .I2(\init_buf_reg_265_reg_n_5_[0] ),
        .O(\init_buf_reg_265[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_reg_265[1]_i_1 
       (.I0(trunc_ln324_1_fu_518_p1[1]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln456_fu_540_p2[1]),
        .O(\init_buf_reg_265[1]_i_1_n_5 ));
  FDRE \init_buf_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\init_buf_reg_265[0]_i_1_n_5 ),
        .Q(\init_buf_reg_265_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \init_buf_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[10]),
        .Q(\init_buf_reg_265_reg_n_5_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[11]),
        .Q(\init_buf_reg_265_reg_n_5_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[12]),
        .Q(\init_buf_reg_265_reg_n_5_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[13]),
        .Q(\init_buf_reg_265_reg_n_5_[13] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[14]),
        .Q(\init_buf_reg_265_reg_n_5_[14] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[15]),
        .Q(\init_buf_reg_265_reg_n_5_[15] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[16]),
        .Q(\init_buf_reg_265_reg_n_5_[16] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[16]_i_1 
       (.CI(\init_buf_reg_265_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[16]_i_1_n_5 ,\init_buf_reg_265_reg[16]_i_1_n_6 ,\init_buf_reg_265_reg[16]_i_1_n_7 ,\init_buf_reg_265_reg[16]_i_1_n_8 ,\init_buf_reg_265_reg[16]_i_1_n_9 ,\init_buf_reg_265_reg[16]_i_1_n_10 ,\init_buf_reg_265_reg[16]_i_1_n_11 ,\init_buf_reg_265_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[16:9]),
        .S({\init_buf_reg_265_reg_n_5_[16] ,\init_buf_reg_265_reg_n_5_[15] ,\init_buf_reg_265_reg_n_5_[14] ,\init_buf_reg_265_reg_n_5_[13] ,\init_buf_reg_265_reg_n_5_[12] ,\init_buf_reg_265_reg_n_5_[11] ,\init_buf_reg_265_reg_n_5_[10] ,\init_buf_reg_265_reg_n_5_[9] }));
  FDRE \init_buf_reg_265_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[17]),
        .Q(\init_buf_reg_265_reg_n_5_[17] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[18]),
        .Q(\init_buf_reg_265_reg_n_5_[18] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[19]),
        .Q(\init_buf_reg_265_reg_n_5_[19] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\init_buf_reg_265[1]_i_1_n_5 ),
        .Q(\init_buf_reg_265_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \init_buf_reg_265_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[20]),
        .Q(\init_buf_reg_265_reg_n_5_[20] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[21]),
        .Q(\init_buf_reg_265_reg_n_5_[21] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[22]),
        .Q(\init_buf_reg_265_reg_n_5_[22] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[23]),
        .Q(\init_buf_reg_265_reg_n_5_[23] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[24]),
        .Q(\init_buf_reg_265_reg_n_5_[24] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[24]_i_1 
       (.CI(\init_buf_reg_265_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[24]_i_1_n_5 ,\init_buf_reg_265_reg[24]_i_1_n_6 ,\init_buf_reg_265_reg[24]_i_1_n_7 ,\init_buf_reg_265_reg[24]_i_1_n_8 ,\init_buf_reg_265_reg[24]_i_1_n_9 ,\init_buf_reg_265_reg[24]_i_1_n_10 ,\init_buf_reg_265_reg[24]_i_1_n_11 ,\init_buf_reg_265_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[24:17]),
        .S({\init_buf_reg_265_reg_n_5_[24] ,\init_buf_reg_265_reg_n_5_[23] ,\init_buf_reg_265_reg_n_5_[22] ,\init_buf_reg_265_reg_n_5_[21] ,\init_buf_reg_265_reg_n_5_[20] ,\init_buf_reg_265_reg_n_5_[19] ,\init_buf_reg_265_reg_n_5_[18] ,\init_buf_reg_265_reg_n_5_[17] }));
  FDRE \init_buf_reg_265_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[25]),
        .Q(\init_buf_reg_265_reg_n_5_[25] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[26]),
        .Q(\init_buf_reg_265_reg_n_5_[26] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[27]),
        .Q(\init_buf_reg_265_reg_n_5_[27] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[28]),
        .Q(\init_buf_reg_265_reg_n_5_[28] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[29]),
        .Q(\init_buf_reg_265_reg_n_5_[29] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[2]),
        .Q(\init_buf_reg_265_reg_n_5_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[30]),
        .Q(\init_buf_reg_265_reg_n_5_[30] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[31]),
        .Q(\init_buf_reg_265_reg_n_5_[31] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[32]),
        .Q(\init_buf_reg_265_reg_n_5_[32] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[32]_i_1 
       (.CI(\init_buf_reg_265_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[32]_i_1_n_5 ,\init_buf_reg_265_reg[32]_i_1_n_6 ,\init_buf_reg_265_reg[32]_i_1_n_7 ,\init_buf_reg_265_reg[32]_i_1_n_8 ,\init_buf_reg_265_reg[32]_i_1_n_9 ,\init_buf_reg_265_reg[32]_i_1_n_10 ,\init_buf_reg_265_reg[32]_i_1_n_11 ,\init_buf_reg_265_reg[32]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[32:25]),
        .S({\init_buf_reg_265_reg_n_5_[32] ,\init_buf_reg_265_reg_n_5_[31] ,\init_buf_reg_265_reg_n_5_[30] ,\init_buf_reg_265_reg_n_5_[29] ,\init_buf_reg_265_reg_n_5_[28] ,\init_buf_reg_265_reg_n_5_[27] ,\init_buf_reg_265_reg_n_5_[26] ,\init_buf_reg_265_reg_n_5_[25] }));
  FDRE \init_buf_reg_265_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[33]),
        .Q(\init_buf_reg_265_reg_n_5_[33] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[34]),
        .Q(\init_buf_reg_265_reg_n_5_[34] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[35]),
        .Q(\init_buf_reg_265_reg_n_5_[35] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[36]),
        .Q(\init_buf_reg_265_reg_n_5_[36] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[37]),
        .Q(\init_buf_reg_265_reg_n_5_[37] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[38]),
        .Q(\init_buf_reg_265_reg_n_5_[38] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[39]),
        .Q(\init_buf_reg_265_reg_n_5_[39] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[3]),
        .Q(\init_buf_reg_265_reg_n_5_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[40]),
        .Q(\init_buf_reg_265_reg_n_5_[40] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[40]_i_1 
       (.CI(\init_buf_reg_265_reg[32]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[40]_i_1_n_5 ,\init_buf_reg_265_reg[40]_i_1_n_6 ,\init_buf_reg_265_reg[40]_i_1_n_7 ,\init_buf_reg_265_reg[40]_i_1_n_8 ,\init_buf_reg_265_reg[40]_i_1_n_9 ,\init_buf_reg_265_reg[40]_i_1_n_10 ,\init_buf_reg_265_reg[40]_i_1_n_11 ,\init_buf_reg_265_reg[40]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[40:33]),
        .S({\init_buf_reg_265_reg_n_5_[40] ,\init_buf_reg_265_reg_n_5_[39] ,\init_buf_reg_265_reg_n_5_[38] ,\init_buf_reg_265_reg_n_5_[37] ,\init_buf_reg_265_reg_n_5_[36] ,\init_buf_reg_265_reg_n_5_[35] ,\init_buf_reg_265_reg_n_5_[34] ,\init_buf_reg_265_reg_n_5_[33] }));
  FDRE \init_buf_reg_265_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[41]),
        .Q(\init_buf_reg_265_reg_n_5_[41] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[42]),
        .Q(\init_buf_reg_265_reg_n_5_[42] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[43]),
        .Q(\init_buf_reg_265_reg_n_5_[43] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[44]),
        .Q(\init_buf_reg_265_reg_n_5_[44] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[45]),
        .Q(\init_buf_reg_265_reg_n_5_[45] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[46]),
        .Q(\init_buf_reg_265_reg_n_5_[46] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[47]),
        .Q(\init_buf_reg_265_reg_n_5_[47] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[48]),
        .Q(\init_buf_reg_265_reg_n_5_[48] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[48]_i_1 
       (.CI(\init_buf_reg_265_reg[40]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[48]_i_1_n_5 ,\init_buf_reg_265_reg[48]_i_1_n_6 ,\init_buf_reg_265_reg[48]_i_1_n_7 ,\init_buf_reg_265_reg[48]_i_1_n_8 ,\init_buf_reg_265_reg[48]_i_1_n_9 ,\init_buf_reg_265_reg[48]_i_1_n_10 ,\init_buf_reg_265_reg[48]_i_1_n_11 ,\init_buf_reg_265_reg[48]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[48:41]),
        .S({\init_buf_reg_265_reg_n_5_[48] ,\init_buf_reg_265_reg_n_5_[47] ,\init_buf_reg_265_reg_n_5_[46] ,\init_buf_reg_265_reg_n_5_[45] ,\init_buf_reg_265_reg_n_5_[44] ,\init_buf_reg_265_reg_n_5_[43] ,\init_buf_reg_265_reg_n_5_[42] ,\init_buf_reg_265_reg_n_5_[41] }));
  FDRE \init_buf_reg_265_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[49]),
        .Q(\init_buf_reg_265_reg_n_5_[49] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[4]),
        .Q(\init_buf_reg_265_reg_n_5_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[50]),
        .Q(\init_buf_reg_265_reg_n_5_[50] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[51]),
        .Q(\init_buf_reg_265_reg_n_5_[51] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[52]),
        .Q(\init_buf_reg_265_reg_n_5_[52] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[53]),
        .Q(\init_buf_reg_265_reg_n_5_[53] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[54]),
        .Q(\init_buf_reg_265_reg_n_5_[54] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[55]),
        .Q(\init_buf_reg_265_reg_n_5_[55] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[56]),
        .Q(\init_buf_reg_265_reg_n_5_[56] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[56]_i_1 
       (.CI(\init_buf_reg_265_reg[48]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[56]_i_1_n_5 ,\init_buf_reg_265_reg[56]_i_1_n_6 ,\init_buf_reg_265_reg[56]_i_1_n_7 ,\init_buf_reg_265_reg[56]_i_1_n_8 ,\init_buf_reg_265_reg[56]_i_1_n_9 ,\init_buf_reg_265_reg[56]_i_1_n_10 ,\init_buf_reg_265_reg[56]_i_1_n_11 ,\init_buf_reg_265_reg[56]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[56:49]),
        .S({\init_buf_reg_265_reg_n_5_[56] ,\init_buf_reg_265_reg_n_5_[55] ,\init_buf_reg_265_reg_n_5_[54] ,\init_buf_reg_265_reg_n_5_[53] ,\init_buf_reg_265_reg_n_5_[52] ,\init_buf_reg_265_reg_n_5_[51] ,\init_buf_reg_265_reg_n_5_[50] ,\init_buf_reg_265_reg_n_5_[49] }));
  FDRE \init_buf_reg_265_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[57]),
        .Q(\init_buf_reg_265_reg_n_5_[57] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[58]),
        .Q(\init_buf_reg_265_reg_n_5_[58] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[59]),
        .Q(\init_buf_reg_265_reg_n_5_[59] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[5]),
        .Q(\init_buf_reg_265_reg_n_5_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[60]),
        .Q(\init_buf_reg_265_reg_n_5_[60] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[61]),
        .Q(\init_buf_reg_265_reg_n_5_[61] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[62]),
        .Q(\init_buf_reg_265_reg_n_5_[62] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[63]),
        .Q(\init_buf_reg_265_reg_n_5_[63] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[63]_i_1 
       (.CI(\init_buf_reg_265_reg[56]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_init_buf_reg_265_reg[63]_i_1_CO_UNCONNECTED [7:6],\init_buf_reg_265_reg[63]_i_1_n_7 ,\init_buf_reg_265_reg[63]_i_1_n_8 ,\init_buf_reg_265_reg[63]_i_1_n_9 ,\init_buf_reg_265_reg[63]_i_1_n_10 ,\init_buf_reg_265_reg[63]_i_1_n_11 ,\init_buf_reg_265_reg[63]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_init_buf_reg_265_reg[63]_i_1_O_UNCONNECTED [7],add_ln456_fu_540_p2[63:57]}),
        .S({1'b0,\init_buf_reg_265_reg_n_5_[63] ,\init_buf_reg_265_reg_n_5_[62] ,\init_buf_reg_265_reg_n_5_[61] ,\init_buf_reg_265_reg_n_5_[60] ,\init_buf_reg_265_reg_n_5_[59] ,\init_buf_reg_265_reg_n_5_[58] ,\init_buf_reg_265_reg_n_5_[57] }));
  FDRE \init_buf_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[6]),
        .Q(\init_buf_reg_265_reg_n_5_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[7]),
        .Q(\init_buf_reg_265_reg_n_5_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \init_buf_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[8]),
        .Q(\init_buf_reg_265_reg_n_5_[8] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_265_reg[8]_i_1 
       (.CI(\init_buf_reg_265_reg_n_5_[0] ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_265_reg[8]_i_1_n_5 ,\init_buf_reg_265_reg[8]_i_1_n_6 ,\init_buf_reg_265_reg[8]_i_1_n_7 ,\init_buf_reg_265_reg[8]_i_1_n_8 ,\init_buf_reg_265_reg[8]_i_1_n_9 ,\init_buf_reg_265_reg[8]_i_1_n_10 ,\init_buf_reg_265_reg[8]_i_1_n_11 ,\init_buf_reg_265_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln456_fu_540_p2[8:1]),
        .S({\init_buf_reg_265_reg_n_5_[8] ,\init_buf_reg_265_reg_n_5_[7] ,\init_buf_reg_265_reg_n_5_[6] ,\init_buf_reg_265_reg_n_5_[5] ,\init_buf_reg_265_reg_n_5_[4] ,\init_buf_reg_265_reg_n_5_[3] ,\init_buf_reg_265_reg_n_5_[2] ,\init_buf_reg_265_reg_n_5_[1] }));
  FDRE \init_buf_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln456_fu_540_p2[9]),
        .Q(\init_buf_reg_265_reg_n_5_[9] ),
        .R(ap_CS_fsm_state3));
  LUT6 #(
    .INIT(64'hAA95555555555555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[1] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(buf_0_V_U_n_13),
        .I4(Q[1]),
        .I5(gaussian_mat_data_empty_n),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[1]_i_1__0 
       (.I0(ap_enable_reg_pp3_iter4_reg_0),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I2(gradx_mat_data_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[1]_i_1__1 
       (.I0(ap_enable_reg_pp3_iter4_reg_1),
        .I1(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .I2(grady_mat_data_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_5),
        .I1(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I2(icmp_ln886_reg_1109_pp3_iter3_reg),
        .I3(Q[1]),
        .I4(ap_block_pp3_stage0_subdone),
        .I5(gradx_mat_data_full_n),
        .O(ap_enable_reg_pp3_iter4_reg_0));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3__3 
       (.I0(ap_enable_reg_pp3_iter4_reg_n_5),
        .I1(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I2(icmp_ln886_reg_1109_pp3_iter3_reg),
        .I3(Q[1]),
        .I4(ap_block_pp3_stage0_subdone),
        .I5(grady_mat_data_full_n),
        .O(ap_enable_reg_pp3_iter4_reg_1));
  LUT6 #(
    .INIT(64'hAA80808080808080)) 
    \mOutPtr[1]_i_4 
       (.I0(Q[1]),
        .I1(and_ln203_reg_1087),
        .I2(empty_50_reg_3430),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(gaussian_mat_data_empty_n),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read));
  LUT3 #(
    .INIT(8'h04)) 
    \row_ind_V_0_0_fu_96[1]_i_1 
       (.I0(row_ind_V_0_2_reg_254[0]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_0_2_reg_254[1]),
        .O(\row_ind_V_0_0_fu_96[1]_i_1_n_5 ));
  FDRE \row_ind_V_0_0_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_0_0_fu_96[1]_i_1_n_5 ),
        .D(row_ind_V_0_2_reg_254[0]),
        .Q(row_ind_V_0_0_fu_96_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_0_0_fu_96[1]_i_1_n_5 ),
        .D(row_ind_V_0_2_reg_254[1]),
        .Q(row_ind_V_0_0_fu_96_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_96_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_954_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_954_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_96_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_954_reg_n_5_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_0_2_reg_254[0]_i_1 
       (.I0(row_ind_V_0_2_reg_254[0]),
        .O(init_row_ind_fu_478_p2[0]));
  LUT5 #(
    .INIT(32'h80008888)) 
    \row_ind_V_0_2_reg_254[1]_i_1 
       (.I0(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(row_ind_V_0_2_reg_254[1]),
        .I3(row_ind_V_0_2_reg_254[0]),
        .I4(ap_CS_fsm_state2),
        .O(row_ind_V_0_2_reg_254_1));
  LUT3 #(
    .INIT(8'h2A)) 
    \row_ind_V_0_2_reg_254[1]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(row_ind_V_0_2_reg_254[0]),
        .I2(row_ind_V_0_2_reg_254[1]),
        .O(ap_NS_fsm139_out));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_ind_V_0_2_reg_254[1]_i_3 
       (.I0(row_ind_V_0_2_reg_254[1]),
        .I1(row_ind_V_0_2_reg_254[0]),
        .O(init_row_ind_fu_478_p2[1]));
  FDRE \row_ind_V_0_2_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm139_out),
        .D(init_row_ind_fu_478_p2[0]),
        .Q(row_ind_V_0_2_reg_254[0]),
        .R(row_ind_V_0_2_reg_254_1));
  FDRE \row_ind_V_0_2_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm139_out),
        .D(init_row_ind_fu_478_p2[1]),
        .Q(row_ind_V_0_2_reg_254[1]),
        .R(row_ind_V_0_2_reg_254_1));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_308[0]_i_1 
       (.I0(trunc_ln324_1_fu_518_p1[0]),
        .I1(ap_CS_fsm_state10),
        .I2(row_ind_V_1_1_reg_298[0]),
        .O(\row_ind_V_0_reg_308[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_308[1]_i_1 
       (.I0(trunc_ln324_1_fu_518_p1[1]),
        .I1(ap_CS_fsm_state10),
        .I2(row_ind_V_1_1_reg_298[1]),
        .O(\row_ind_V_0_reg_308[1]_i_1_n_5 ));
  FDRE \row_ind_V_0_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_308[0]_i_1_n_5 ),
        .Q(\row_ind_V_0_reg_308_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_308_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_308[1]_i_1_n_5 ),
        .Q(\row_ind_V_0_reg_308_reg_n_5_[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \row_ind_V_1_0_fu_100[1]_i_1 
       (.I0(row_ind_V_0_2_reg_254[0]),
        .I1(ap_CS_fsm_state2),
        .I2(row_ind_V_0_2_reg_254[1]),
        .O(row_ind_V_1_0_fu_100_reg0));
  FDRE \row_ind_V_1_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_100_reg0),
        .D(row_ind_V_0_2_reg_254[0]),
        .Q(row_ind_V_1_0_fu_100_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_100_reg0),
        .D(row_ind_V_0_2_reg_254[1]),
        .Q(row_ind_V_1_0_fu_100_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_959_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_100_reg[0]),
        .Q(trunc_ln324_1_fu_518_p1[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_959_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_100_reg[1]),
        .Q(trunc_ln324_1_fu_518_p1[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_298[0]_i_1 
       (.I0(row_ind_V_2_0_load_reg_966_reg[0]),
        .I1(ap_CS_fsm_state10),
        .I2(\row_ind_V_2_reg_319_reg_n_5_[0] ),
        .O(\row_ind_V_1_1_reg_298[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_1_reg_298[1]_i_1 
       (.I0(row_ind_V_2_0_load_reg_966_reg[1]),
        .I1(ap_CS_fsm_state10),
        .I2(\row_ind_V_2_reg_319_reg_n_5_[1] ),
        .O(\row_ind_V_1_1_reg_298[1]_i_1_n_5 ));
  FDRE \row_ind_V_1_1_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_1_reg_298[0]_i_1_n_5 ),
        .Q(row_ind_V_1_1_reg_298[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_1_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_1_reg_298[1]_i_1_n_5 ),
        .Q(row_ind_V_1_1_reg_298[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \row_ind_V_2_0_fu_104[1]_i_1 
       (.I0(row_ind_V_0_2_reg_254[1]),
        .I1(row_ind_V_0_2_reg_254[0]),
        .I2(ap_CS_fsm_state2),
        .O(row_ind_V_2_0_fu_104_reg0));
  FDRE \row_ind_V_2_0_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_104_reg0),
        .D(row_ind_V_0_2_reg_254[0]),
        .Q(row_ind_V_2_0_fu_104_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_104_reg0),
        .D(row_ind_V_0_2_reg_254[1]),
        .Q(row_ind_V_2_0_fu_104_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_966_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_104_reg[0]),
        .Q(row_ind_V_2_0_load_reg_966_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_966_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_104_reg[1]),
        .Q(row_ind_V_2_0_load_reg_966_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_319[0]_i_1 
       (.I0(\row_ind_V_0_0_load_reg_954_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state10),
        .I2(\row_ind_V_0_reg_308_reg_n_5_[0] ),
        .O(\row_ind_V_2_reg_319[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_319[1]_i_1 
       (.I0(\row_ind_V_0_0_load_reg_954_reg_n_5_[1] ),
        .I1(ap_CS_fsm_state10),
        .I2(\row_ind_V_0_reg_308_reg_n_5_[1] ),
        .O(\row_ind_V_2_reg_319[1]_i_1_n_5 ));
  FDRE \row_ind_V_2_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_319[0]_i_1_n_5 ),
        .Q(\row_ind_V_2_reg_319_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_319[1]_i_1_n_5 ),
        .Q(\row_ind_V_2_reg_319_reg_n_5_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \spec_select971_reg_1056[0]_i_1 
       (.I0(cmp_i_i227_i_2_fu_615_p2),
        .I1(cmp_i_i326_i_fu_583_p2),
        .O(spec_select971_fu_621_p2));
  FDRE \spec_select971_reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(spec_select971_fu_621_p2),
        .Q(spec_select971_reg_1056),
        .R(1'b0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[0]),
        .Q(src_buf_V_0_0_0_reg_415[0]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[1]),
        .Q(src_buf_V_0_0_0_reg_415[1]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[2]),
        .Q(src_buf_V_0_0_0_reg_415[2]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[3]),
        .Q(src_buf_V_0_0_0_reg_415[3]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[4]),
        .Q(src_buf_V_0_0_0_reg_415[4]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[5]),
        .Q(src_buf_V_0_0_0_reg_415[5]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[6]),
        .Q(src_buf_V_0_0_0_reg_415[6]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_0_0_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_0_11_reg_439[7]),
        .Q(src_buf_V_0_0_0_reg_415[7]),
        .R(src_buf_V_0_0_0_reg_415_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_V_0_1_reg_1120[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3_reg_n_5),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(\icmp_ln882_5_reg_1071_pp3_iter2_reg_reg_n_5_[0] ),
        .O(src_buf_V_0_1_reg_11200));
  FDRE \src_buf_V_0_1_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[0]),
        .Q(src_buf_V_0_1_reg_1120[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[1]),
        .Q(src_buf_V_0_1_reg_1120[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[2]),
        .Q(src_buf_V_0_1_reg_1120[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[3]),
        .Q(src_buf_V_0_1_reg_1120[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[4]),
        .Q(src_buf_V_0_1_reg_1120[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[5]),
        .Q(src_buf_V_0_1_reg_1120[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[6]),
        .Q(src_buf_V_0_1_reg_1120[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_1_reg_1120_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_0_1_fu_761_p3[7]),
        .Q(src_buf_V_0_1_reg_1120[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF00)) 
    \src_buf_V_0_2_3_reg_403[7]_i_1 
       (.I0(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(p_1_in5_in),
        .O(src_buf_V_0_0_0_reg_415_0));
  LUT3 #(
    .INIT(8'h40)) 
    \src_buf_V_0_2_3_reg_403[7]_i_2 
       (.I0(\icmp_ln882_5_reg_1071_pp3_iter3_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp3_iter4_reg_n_5),
        .I2(ap_block_pp3_stage0_subdone),
        .O(src_buf_V_0_0_0_reg_4150));
  FDRE \src_buf_V_0_2_3_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[0]),
        .Q(src_buf_V_0_2_3_reg_403[0]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[1]),
        .Q(src_buf_V_0_2_3_reg_403[1]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[2]),
        .Q(src_buf_V_0_2_3_reg_403[2]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[3]),
        .Q(src_buf_V_0_2_3_reg_403[3]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[4]),
        .Q(src_buf_V_0_2_3_reg_403[4]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[5]),
        .Q(src_buf_V_0_2_3_reg_403[5]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[6]),
        .Q(src_buf_V_0_2_3_reg_403[6]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_0_2_3_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_0_1_reg_1120[7]),
        .Q(src_buf_V_0_2_3_reg_403[7]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[0]),
        .Q(src_buf_V_1_0_0_reg_391[0]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[1]),
        .Q(src_buf_V_1_0_0_reg_391[1]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[2]),
        .Q(src_buf_V_1_0_0_reg_391[2]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[3]),
        .Q(src_buf_V_1_0_0_reg_391[3]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[4]),
        .Q(src_buf_V_1_0_0_reg_391[4]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[5]),
        .Q(src_buf_V_1_0_0_reg_391[5]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[6]),
        .Q(src_buf_V_1_0_0_reg_391[6]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_0_0_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_0_1_reg_427[7]),
        .Q(src_buf_V_1_0_0_reg_391[7]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_1_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[0]),
        .Q(zext_ln215_fu_794_p1[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[1]),
        .Q(zext_ln215_fu_794_p1[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[2]),
        .Q(zext_ln215_fu_794_p1[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[3]),
        .Q(zext_ln215_fu_794_p1[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[4]),
        .Q(zext_ln215_fu_794_p1[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[5]),
        .Q(zext_ln215_fu_794_p1[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[6]),
        .Q(zext_ln215_fu_794_p1[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_1_1_fu_754_p3[7]),
        .Q(zext_ln215_fu_794_p1[8]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[1]),
        .Q(src_buf_V_1_2_3_reg_379[0]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[2]),
        .Q(src_buf_V_1_2_3_reg_379[1]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[3]),
        .Q(src_buf_V_1_2_3_reg_379[2]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[4]),
        .Q(src_buf_V_1_2_3_reg_379[3]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[5]),
        .Q(src_buf_V_1_2_3_reg_379[4]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[6]),
        .Q(src_buf_V_1_2_3_reg_379[5]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[7]),
        .Q(src_buf_V_1_2_3_reg_379[6]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_1_2_3_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(zext_ln215_fu_794_p1[8]),
        .Q(src_buf_V_1_2_3_reg_379[7]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[0]),
        .Q(src_buf_V_2_0_0_reg_367[0]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[1]),
        .Q(src_buf_V_2_0_0_reg_367[1]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[2]),
        .Q(src_buf_V_2_0_0_reg_367[2]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[3]),
        .Q(src_buf_V_2_0_0_reg_367[3]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[4]),
        .Q(src_buf_V_2_0_0_reg_367[4]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[5]),
        .Q(src_buf_V_2_0_0_reg_367[5]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[6]),
        .Q(src_buf_V_2_0_0_reg_367[6]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_0_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(ap_phi_reg_pp3_iter4_storemerge_reg_451[7]),
        .Q(src_buf_V_2_0_0_reg_367[7]),
        .R(src_buf_V_0_0_0_reg_415_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[7]_i_5 
       (.I0(row_ind_V_1_1_reg_298[1]),
        .I1(sub_i239_i_reg_1051[1]),
        .I2(\row_ind_V_0_reg_308_reg_n_5_[1] ),
        .I3(sub_i239_i_reg_1051[0]),
        .I4(\row_ind_V_2_reg_319_reg_n_5_[1] ),
        .O(\src_buf_V_2_0_2_reg_1127[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_0_2_reg_1127[7]_i_6 
       (.I0(row_ind_V_1_1_reg_298[0]),
        .I1(sub_i239_i_reg_1051[1]),
        .I2(\row_ind_V_0_reg_308_reg_n_5_[0] ),
        .I3(sub_i239_i_reg_1051[0]),
        .I4(\row_ind_V_2_reg_319_reg_n_5_[0] ),
        .O(\src_buf_V_2_0_2_reg_1127[7]_i_6_n_5 ));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[0]),
        .Q(src_buf_V_2_0_2_reg_1127[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[1]),
        .Q(src_buf_V_2_0_2_reg_1127[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[2]),
        .Q(src_buf_V_2_0_2_reg_1127[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[3]),
        .Q(src_buf_V_2_0_2_reg_1127[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[4]),
        .Q(src_buf_V_2_0_2_reg_1127[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[5]),
        .Q(src_buf_V_2_0_2_reg_1127[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[6]),
        .Q(src_buf_V_2_0_2_reg_1127[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_2_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_1_reg_11200),
        .D(src_buf_V_2_0_2_fu_768_p3[7]),
        .Q(src_buf_V_2_0_2_reg_1127[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[0]),
        .Q(zext_ln1350_4_fu_879_p1[1]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[1]),
        .Q(zext_ln1350_4_fu_879_p1[2]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[2]),
        .Q(zext_ln1350_4_fu_879_p1[3]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[3]),
        .Q(zext_ln1350_4_fu_879_p1[4]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[4]),
        .Q(zext_ln1350_4_fu_879_p1[5]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[5]),
        .Q(zext_ln1350_4_fu_879_p1[6]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[6]),
        .Q(zext_ln1350_4_fu_879_p1[7]),
        .R(src_buf_V_0_0_0_reg_415_0));
  FDRE \src_buf_V_2_0_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_0_0_reg_4150),
        .D(src_buf_V_2_0_2_reg_1127[7]),
        .Q(zext_ln1350_4_fu_879_p1[8]),
        .R(src_buf_V_0_0_0_reg_415_0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .I3(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .O(start_once_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i239_i_reg_1051[0]_i_1 
       (.I0(empty_48_reg_331_reg[0]),
        .O(sub_i_i256_i_fu_603_p2));
  FDRE \sub_i239_i_reg_1051_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(sub_i_i256_i_fu_603_p2),
        .Q(sub_i239_i_reg_1051[0]),
        .R(1'b0));
  FDRE \sub_i239_i_reg_1051_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(empty_48_reg_331_reg__0),
        .Q(sub_i239_i_reg_1051[1]),
        .R(1'b0));
  CARRY8 sub_ln69_1_fu_848_p2__1_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln69_1_fu_848_p2__1_carry_n_5,sub_ln69_1_fu_848_p2__1_carry_n_6,sub_ln69_1_fu_848_p2__1_carry_n_7,sub_ln69_1_fu_848_p2__1_carry_n_8,sub_ln69_1_fu_848_p2__1_carry_n_9,sub_ln69_1_fu_848_p2__1_carry_n_10,sub_ln69_1_fu_848_p2__1_carry_n_11,sub_ln69_1_fu_848_p2__1_carry_n_12}),
        .DI({sub_ln69_1_fu_848_p2__1_carry_i_1_n_5,sub_ln69_1_fu_848_p2__1_carry_i_2_n_5,sub_ln69_1_fu_848_p2__1_carry_i_3_n_5,sub_ln69_1_fu_848_p2__1_carry_i_4_n_5,sub_ln69_1_fu_848_p2__1_carry_i_5_n_5,sub_ln69_1_fu_848_p2__1_carry_i_6_n_5,1'b0,1'b1}),
        .O(\src_buf_V_2_0_0_reg_367_reg[7]_0 [7:0]),
        .S({sub_ln69_1_fu_848_p2__1_carry_i_7_n_5,sub_ln69_1_fu_848_p2__1_carry_i_8_n_5,sub_ln69_1_fu_848_p2__1_carry_i_9_n_5,sub_ln69_1_fu_848_p2__1_carry_i_10_n_5,sub_ln69_1_fu_848_p2__1_carry_i_11_n_5,sub_ln69_1_fu_848_p2__1_carry_i_12_n_5,sub_ln69_1_fu_848_p2__1_carry_i_13_n_5,sub_ln69_1_fu_848_p2__1_carry_i_14_n_5}));
  CARRY8 sub_ln69_1_fu_848_p2__1_carry__0
       (.CI(sub_ln69_1_fu_848_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln69_1_fu_848_p2__1_carry__0_CO_UNCONNECTED[7:2],sub_ln69_1_fu_848_p2__1_carry__0_n_11,sub_ln69_1_fu_848_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln69_1_fu_848_p2__1_carry__0_i_1_n_5,sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5}),
        .O({NLW_sub_ln69_1_fu_848_p2__1_carry__0_O_UNCONNECTED[7:3],\src_buf_V_2_0_0_reg_367_reg[7]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln69_1_fu_848_p2__1_carry__0_i_3_n_5,sub_ln69_1_fu_848_p2__1_carry__0_i_4_n_5}));
  LUT6 #(
    .INIT(64'hD4FDFDFF004040D4)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_1
       (.I0(src_buf_V_2_0_0_reg_367[7]),
        .I1(src_buf_V_0_1_reg_1120[7]),
        .I2(src_buf_V_2_0_2_reg_1127[7]),
        .I3(sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5),
        .I4(src_buf_V_0_0_0_reg_415[7]),
        .I5(sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_1_n_5));
  LUT5 #(
    .INIT(32'h6900FF69)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_2
       (.I0(src_buf_V_2_0_0_reg_367[7]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_33_n_5),
        .I2(src_buf_V_0_0_0_reg_415[7]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_31_n_5),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_32_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h77717111888E8EEE)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_3
       (.I0(sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5),
        .I2(src_buf_V_0_0_0_reg_415[7]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_33_n_5),
        .I4(src_buf_V_2_0_0_reg_367[7]),
        .I5(sub_ln69_1_fu_848_p2__1_carry__0_i_8_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'hA995566A566AA995)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_4
       (.I0(sub_ln69_1_fu_848_p2__1_carry__0_i_2_n_5),
        .I1(src_buf_V_2_0_0_reg_367[7]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_33_n_5),
        .I3(src_buf_V_0_0_0_reg_415[7]),
        .I4(sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5),
        .I5(sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h002B2BFF)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_5
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_35_n_5),
        .I1(src_buf_V_2_0_2_reg_1127[5]),
        .I2(src_buf_V_0_1_reg_1120[5]),
        .I3(src_buf_V_2_0_2_reg_1127[6]),
        .I4(src_buf_V_0_1_reg_1120[6]),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h69699669)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_6
       (.I0(sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5),
        .I1(src_buf_V_1_0_0_reg_391[7]),
        .I2(zext_ln215_fu_794_p1[8]),
        .I3(zext_ln215_fu_794_p1[7]),
        .I4(src_buf_V_1_0_0_reg_391[6]),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_7
       (.I0(sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5),
        .I1(src_buf_V_2_0_2_reg_1127[7]),
        .I2(src_buf_V_0_1_reg_1120[7]),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hBAFF00BA)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_8
       (.I0(sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5),
        .I1(src_buf_V_1_0_0_reg_391[6]),
        .I2(zext_ln215_fu_794_p1[7]),
        .I3(src_buf_V_1_0_0_reg_391[7]),
        .I4(zext_ln215_fu_794_p1[8]),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h09009909)) 
    sub_ln69_1_fu_848_p2__1_carry__0_i_9
       (.I0(zext_ln215_fu_794_p1[7]),
        .I1(src_buf_V_1_0_0_reg_391[6]),
        .I2(src_buf_V_1_0_0_reg_391[5]),
        .I3(zext_ln215_fu_794_p1[6]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_36_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry__0_i_9_n_5));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    sub_ln69_1_fu_848_p2__1_carry_i_1
       (.I0(src_buf_V_2_0_0_reg_367[6]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_15_n_5),
        .I2(src_buf_V_0_0_0_reg_415[6]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_16_n_5),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_17_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln69_1_fu_848_p2__1_carry_i_10
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_4_n_5),
        .I1(src_buf_V_0_0_0_reg_415[4]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_23_n_5),
        .I3(src_buf_V_2_0_0_reg_367[4]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_21_n_5),
        .I5(sub_ln69_1_fu_848_p2__1_carry_i_22_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    sub_ln69_1_fu_848_p2__1_carry_i_11
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_5_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_24_n_5),
        .I2(src_buf_V_0_0_0_reg_415[2]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_25_n_5),
        .I4(src_buf_V_2_0_0_reg_367[2]),
        .I5(sub_ln69_1_fu_848_p2__1_carry_i_26_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    sub_ln69_1_fu_848_p2__1_carry_i_12
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_6_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_27_n_5),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_34_n_5),
        .I3(src_buf_V_0_0_0_reg_415[2]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_25_n_5),
        .I5(src_buf_V_2_0_0_reg_367[2]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h066FF990F990066F)) 
    sub_ln69_1_fu_848_p2__1_carry_i_13
       (.I0(src_buf_V_0_1_reg_1120[0]),
        .I1(src_buf_V_2_0_2_reg_1127[0]),
        .I2(src_buf_V_2_0_0_reg_367[0]),
        .I3(src_buf_V_0_0_0_reg_415[0]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_30_n_5),
        .I5(sub_ln69_1_fu_848_p2__1_carry_i_29_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln69_1_fu_848_p2__1_carry_i_14
       (.I0(src_buf_V_2_0_0_reg_367[0]),
        .I1(src_buf_V_0_0_0_reg_415[0]),
        .I2(src_buf_V_0_1_reg_1120[0]),
        .I3(src_buf_V_2_0_2_reg_1127[0]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h69996669)) 
    sub_ln69_1_fu_848_p2__1_carry_i_15
       (.I0(src_buf_V_0_1_reg_1120[6]),
        .I1(src_buf_V_2_0_2_reg_1127[6]),
        .I2(src_buf_V_0_1_reg_1120[5]),
        .I3(src_buf_V_2_0_2_reg_1127[5]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_35_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln69_1_fu_848_p2__1_carry_i_16
       (.I0(src_buf_V_1_0_0_reg_391[5]),
        .I1(zext_ln215_fu_794_p1[6]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_36_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h17)) 
    sub_ln69_1_fu_848_p2__1_carry_i_17
       (.I0(src_buf_V_0_0_0_reg_415[5]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_20_n_5),
        .I2(src_buf_V_2_0_0_reg_367[5]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h17)) 
    sub_ln69_1_fu_848_p2__1_carry_i_18
       (.I0(src_buf_V_0_0_0_reg_415[4]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_23_n_5),
        .I2(src_buf_V_2_0_0_reg_367[4]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    sub_ln69_1_fu_848_p2__1_carry_i_19
       (.I0(src_buf_V_1_0_0_reg_391[4]),
        .I1(zext_ln215_fu_794_p1[5]),
        .I2(src_buf_V_1_0_0_reg_391[3]),
        .I3(zext_ln215_fu_794_p1[4]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_37_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_19_n_5));
  LUT5 #(
    .INIT(32'h2BB2B22B)) 
    sub_ln69_1_fu_848_p2__1_carry_i_2
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_18_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_19_n_5),
        .I2(src_buf_V_2_0_0_reg_367[5]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_20_n_5),
        .I4(src_buf_V_0_0_0_reg_415[5]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_2_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_1_fu_848_p2__1_carry_i_20
       (.I0(src_buf_V_0_1_reg_1120[5]),
        .I1(src_buf_V_2_0_2_reg_1127[5]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_35_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_20_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    sub_ln69_1_fu_848_p2__1_carry_i_21
       (.I0(src_buf_V_1_0_0_reg_391[3]),
        .I1(zext_ln215_fu_794_p1[4]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_37_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h14417DD7)) 
    sub_ln69_1_fu_848_p2__1_carry_i_22
       (.I0(src_buf_V_0_0_0_reg_415[3]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_38_n_5),
        .I2(src_buf_V_2_0_2_reg_1127[3]),
        .I3(src_buf_V_0_1_reg_1120[3]),
        .I4(src_buf_V_2_0_0_reg_367[3]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h69996669)) 
    sub_ln69_1_fu_848_p2__1_carry_i_23
       (.I0(src_buf_V_0_1_reg_1120[4]),
        .I1(src_buf_V_2_0_2_reg_1127[4]),
        .I2(src_buf_V_0_1_reg_1120[3]),
        .I3(src_buf_V_2_0_2_reg_1127[3]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_38_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_23_n_5));
  LUT6 #(
    .INIT(64'h9969999966669969)) 
    sub_ln69_1_fu_848_p2__1_carry_i_24
       (.I0(src_buf_V_1_0_0_reg_391[2]),
        .I1(zext_ln215_fu_794_p1[3]),
        .I2(src_buf_V_1_0_0_reg_391[0]),
        .I3(zext_ln215_fu_794_p1[1]),
        .I4(src_buf_V_1_0_0_reg_391[1]),
        .I5(zext_ln215_fu_794_p1[2]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_24_n_5));
  LUT6 #(
    .INIT(64'h6666699969999999)) 
    sub_ln69_1_fu_848_p2__1_carry_i_25
       (.I0(src_buf_V_0_1_reg_1120[2]),
        .I1(src_buf_V_2_0_2_reg_1127[2]),
        .I2(src_buf_V_0_1_reg_1120[0]),
        .I3(src_buf_V_2_0_2_reg_1127[0]),
        .I4(src_buf_V_0_1_reg_1120[1]),
        .I5(src_buf_V_2_0_2_reg_1127[1]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_25_n_5));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    sub_ln69_1_fu_848_p2__1_carry_i_26
       (.I0(src_buf_V_2_0_0_reg_367[3]),
        .I1(src_buf_V_0_1_reg_1120[3]),
        .I2(src_buf_V_2_0_2_reg_1127[3]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_38_n_5),
        .I4(src_buf_V_0_0_0_reg_415[3]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_26_n_5));
  LUT6 #(
    .INIT(64'h8EEEE888E8888EEE)) 
    sub_ln69_1_fu_848_p2__1_carry_i_27
       (.I0(src_buf_V_2_0_0_reg_367[1]),
        .I1(src_buf_V_0_0_0_reg_415[1]),
        .I2(src_buf_V_0_1_reg_1120[0]),
        .I3(src_buf_V_2_0_2_reg_1127[0]),
        .I4(src_buf_V_0_1_reg_1120[1]),
        .I5(src_buf_V_2_0_2_reg_1127[1]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_1_fu_848_p2__1_carry_i_28
       (.I0(src_buf_V_2_0_0_reg_367[2]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_25_n_5),
        .I2(src_buf_V_0_0_0_reg_415[2]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_28_n_5));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln69_1_fu_848_p2__1_carry_i_29
       (.I0(src_buf_V_1_0_0_reg_391[0]),
        .I1(zext_ln215_fu_794_p1[1]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_29_n_5));
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    sub_ln69_1_fu_848_p2__1_carry_i_3
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_21_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_22_n_5),
        .I2(src_buf_V_2_0_0_reg_367[4]),
        .I3(sub_ln69_1_fu_848_p2__1_carry_i_23_n_5),
        .I4(src_buf_V_0_0_0_reg_415[4]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    sub_ln69_1_fu_848_p2__1_carry_i_30
       (.I0(src_buf_V_2_0_2_reg_1127[1]),
        .I1(src_buf_V_0_1_reg_1120[1]),
        .I2(src_buf_V_2_0_2_reg_1127[0]),
        .I3(src_buf_V_0_1_reg_1120[0]),
        .I4(src_buf_V_0_0_0_reg_415[1]),
        .I5(src_buf_V_2_0_0_reg_367[1]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_30_n_5));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h17)) 
    sub_ln69_1_fu_848_p2__1_carry_i_31
       (.I0(src_buf_V_0_0_0_reg_415[6]),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_15_n_5),
        .I2(src_buf_V_2_0_0_reg_367[6]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_31_n_5));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    sub_ln69_1_fu_848_p2__1_carry_i_32
       (.I0(zext_ln215_fu_794_p1[7]),
        .I1(src_buf_V_1_0_0_reg_391[6]),
        .I2(src_buf_V_1_0_0_reg_391[5]),
        .I3(zext_ln215_fu_794_p1[6]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_36_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_1_fu_848_p2__1_carry_i_33
       (.I0(src_buf_V_0_1_reg_1120[7]),
        .I1(src_buf_V_2_0_2_reg_1127[7]),
        .I2(sub_ln69_1_fu_848_p2__1_carry__0_i_5_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln69_1_fu_848_p2__1_carry_i_34
       (.I0(src_buf_V_1_0_0_reg_391[0]),
        .I1(zext_ln215_fu_794_p1[1]),
        .I2(src_buf_V_1_0_0_reg_391[1]),
        .I3(zext_ln215_fu_794_p1[2]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h002B2BFF)) 
    sub_ln69_1_fu_848_p2__1_carry_i_35
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_38_n_5),
        .I1(src_buf_V_2_0_2_reg_1127[3]),
        .I2(src_buf_V_0_1_reg_1120[3]),
        .I3(src_buf_V_2_0_2_reg_1127[4]),
        .I4(src_buf_V_0_1_reg_1120[4]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_35_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    sub_ln69_1_fu_848_p2__1_carry_i_36
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_37_n_5),
        .I1(zext_ln215_fu_794_p1[4]),
        .I2(src_buf_V_1_0_0_reg_391[3]),
        .I3(zext_ln215_fu_794_p1[5]),
        .I4(src_buf_V_1_0_0_reg_391[4]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_36_n_5));
  LUT6 #(
    .INIT(64'h4D44FFFF00004D44)) 
    sub_ln69_1_fu_848_p2__1_carry_i_37
       (.I0(zext_ln215_fu_794_p1[2]),
        .I1(src_buf_V_1_0_0_reg_391[1]),
        .I2(zext_ln215_fu_794_p1[1]),
        .I3(src_buf_V_1_0_0_reg_391[0]),
        .I4(zext_ln215_fu_794_p1[3]),
        .I5(src_buf_V_1_0_0_reg_391[2]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_37_n_5));
  LUT6 #(
    .INIT(64'h000017771777FFFF)) 
    sub_ln69_1_fu_848_p2__1_carry_i_38
       (.I0(src_buf_V_2_0_2_reg_1127[1]),
        .I1(src_buf_V_0_1_reg_1120[1]),
        .I2(src_buf_V_2_0_2_reg_1127[0]),
        .I3(src_buf_V_0_1_reg_1120[0]),
        .I4(src_buf_V_2_0_2_reg_1127[2]),
        .I5(src_buf_V_0_1_reg_1120[2]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_38_n_5));
  LUT5 #(
    .INIT(32'h577F0115)) 
    sub_ln69_1_fu_848_p2__1_carry_i_4
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_24_n_5),
        .I1(src_buf_V_2_0_0_reg_367[2]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_25_n_5),
        .I3(src_buf_V_0_0_0_reg_415[2]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_26_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h144114147DD77D7D)) 
    sub_ln69_1_fu_848_p2__1_carry_i_5
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_27_n_5),
        .I1(zext_ln215_fu_794_p1[2]),
        .I2(src_buf_V_1_0_0_reg_391[1]),
        .I3(zext_ln215_fu_794_p1[1]),
        .I4(src_buf_V_1_0_0_reg_391[0]),
        .I5(sub_ln69_1_fu_848_p2__1_carry_i_28_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h000017711771FFFF)) 
    sub_ln69_1_fu_848_p2__1_carry_i_6
       (.I0(src_buf_V_0_0_0_reg_415[0]),
        .I1(src_buf_V_2_0_0_reg_367[0]),
        .I2(src_buf_V_2_0_2_reg_1127[0]),
        .I3(src_buf_V_0_1_reg_1120[0]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_29_n_5),
        .I5(sub_ln69_1_fu_848_p2__1_carry_i_30_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln69_1_fu_848_p2__1_carry_i_7
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_1_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_31_n_5),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_32_n_5),
        .I3(src_buf_V_2_0_0_reg_367[7]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_33_n_5),
        .I5(src_buf_V_0_0_0_reg_415[7]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln69_1_fu_848_p2__1_carry_i_8
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_2_n_5),
        .I1(src_buf_V_2_0_0_reg_367[6]),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_15_n_5),
        .I3(src_buf_V_0_0_0_reg_415[6]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_16_n_5),
        .I5(sub_ln69_1_fu_848_p2__1_carry_i_17_n_5),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    sub_ln69_1_fu_848_p2__1_carry_i_9
       (.I0(sub_ln69_1_fu_848_p2__1_carry_i_3_n_5),
        .I1(sub_ln69_1_fu_848_p2__1_carry_i_18_n_5),
        .I2(sub_ln69_1_fu_848_p2__1_carry_i_19_n_5),
        .I3(src_buf_V_2_0_0_reg_367[5]),
        .I4(sub_ln69_1_fu_848_p2__1_carry_i_20_n_5),
        .I5(src_buf_V_0_0_0_reg_415[5]),
        .O(sub_ln69_1_fu_848_p2__1_carry_i_9_n_5));
  CARRY8 sub_ln69_2_fu_903_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln69_2_fu_903_p2__1_carry_n_5,sub_ln69_2_fu_903_p2__1_carry_n_6,sub_ln69_2_fu_903_p2__1_carry_n_7,sub_ln69_2_fu_903_p2__1_carry_n_8,sub_ln69_2_fu_903_p2__1_carry_n_9,sub_ln69_2_fu_903_p2__1_carry_n_10,sub_ln69_2_fu_903_p2__1_carry_n_11,sub_ln69_2_fu_903_p2__1_carry_n_12}),
        .DI({sub_ln69_2_fu_903_p2__1_carry_i_1_n_5,sub_ln69_2_fu_903_p2__1_carry_i_2_n_5,sub_ln69_2_fu_903_p2__1_carry_i_3_n_5,sub_ln69_2_fu_903_p2__1_carry_i_4_n_5,sub_ln69_2_fu_903_p2__1_carry_i_5_n_5,sub_ln69_2_fu_903_p2__1_carry_i_6_n_5,sub_ln69_2_fu_903_p2__1_carry_i_7_n_5,src_buf_V_2_0_0_reg_367[0]}),
        .O(sub_ln69_2_fu_903_p2[7:0]),
        .S({sub_ln69_2_fu_903_p2__1_carry_i_8_n_5,sub_ln69_2_fu_903_p2__1_carry_i_9_n_5,sub_ln69_2_fu_903_p2__1_carry_i_10_n_5,sub_ln69_2_fu_903_p2__1_carry_i_11_n_5,sub_ln69_2_fu_903_p2__1_carry_i_12_n_5,sub_ln69_2_fu_903_p2__1_carry_i_13_n_5,sub_ln69_2_fu_903_p2__1_carry_i_14_n_5,sub_ln69_2_fu_903_p2__1_carry_i_15_n_5}));
  CARRY8 sub_ln69_2_fu_903_p2__1_carry__0
       (.CI(sub_ln69_2_fu_903_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln69_2_fu_903_p2__1_carry__0_CO_UNCONNECTED[7:2],sub_ln69_2_fu_903_p2__1_carry__0_n_11,NLW_sub_ln69_2_fu_903_p2__1_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln69_2_fu_903_p2__1_carry__0_i_1_n_5}),
        .O({NLW_sub_ln69_2_fu_903_p2__1_carry__0_O_UNCONNECTED[7:1],sub_ln69_2_fu_903_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln69_2_fu_903_p2__1_carry__0_i_2_n_5}));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    sub_ln69_2_fu_903_p2__1_carry__0_i_1
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_20_n_5),
        .I1(src_buf_V_2_0_0_reg_367[7]),
        .I2(src_buf_V_0_1_reg_1120[6]),
        .I3(src_buf_V_0_0_0_reg_415[6]),
        .I4(src_buf_V_2_0_2_reg_1127[6]),
        .O(sub_ln69_2_fu_903_p2__1_carry__0_i_1_n_5));
  LUT5 #(
    .INIT(32'hD4BDBD2B)) 
    sub_ln69_2_fu_903_p2__1_carry__0_i_2
       (.I0(sub_ln69_2_fu_903_p2__1_carry__0_i_3_n_5),
        .I1(src_buf_V_2_0_0_reg_367[7]),
        .I2(src_buf_V_2_0_2_reg_1127[7]),
        .I3(src_buf_V_0_0_0_reg_415[7]),
        .I4(src_buf_V_0_1_reg_1120[7]),
        .O(sub_ln69_2_fu_903_p2__1_carry__0_i_2_n_5));
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln69_2_fu_903_p2__1_carry__0_i_3
       (.I0(src_buf_V_0_1_reg_1120[6]),
        .I1(src_buf_V_0_0_0_reg_415[6]),
        .I2(src_buf_V_2_0_2_reg_1127[6]),
        .O(sub_ln69_2_fu_903_p2__1_carry__0_i_3_n_5));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    sub_ln69_2_fu_903_p2__1_carry_i_1
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_16_n_5),
        .I1(src_buf_V_2_0_0_reg_367[6]),
        .I2(src_buf_V_0_1_reg_1120[5]),
        .I3(src_buf_V_0_0_0_reg_415[5]),
        .I4(src_buf_V_2_0_2_reg_1127[5]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    sub_ln69_2_fu_903_p2__1_carry_i_10
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_3_n_5),
        .I1(sub_ln69_2_fu_903_p2__1_carry_i_21_n_5),
        .I2(src_buf_V_0_0_0_reg_415[5]),
        .I3(src_buf_V_0_1_reg_1120[5]),
        .I4(src_buf_V_2_0_2_reg_1127[5]),
        .I5(src_buf_V_2_0_0_reg_367[5]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    sub_ln69_2_fu_903_p2__1_carry_i_11
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_4_n_5),
        .I1(src_buf_V_0_1_reg_1120[3]),
        .I2(src_buf_V_0_0_0_reg_415[3]),
        .I3(src_buf_V_2_0_2_reg_1127[3]),
        .I4(src_buf_V_2_0_0_reg_367[4]),
        .I5(sub_ln69_2_fu_903_p2__1_carry_i_18_n_5),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    sub_ln69_2_fu_903_p2__1_carry_i_12
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_5_n_5),
        .I1(src_buf_V_0_1_reg_1120[2]),
        .I2(src_buf_V_0_0_0_reg_415[2]),
        .I3(src_buf_V_2_0_2_reg_1127[2]),
        .I4(src_buf_V_2_0_0_reg_367[3]),
        .I5(sub_ln69_2_fu_903_p2__1_carry_i_19_n_5),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'hB44B2DD2D22DB44B)) 
    sub_ln69_2_fu_903_p2__1_carry_i_13
       (.I0(src_buf_V_0_0_0_reg_415[1]),
        .I1(src_buf_V_2_0_0_reg_367[1]),
        .I2(sub_ln69_2_fu_903_p2__1_carry_i_22_n_5),
        .I3(src_buf_V_2_0_0_reg_367[2]),
        .I4(src_buf_V_0_1_reg_1120[1]),
        .I5(src_buf_V_2_0_2_reg_1127[1]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    sub_ln69_2_fu_903_p2__1_carry_i_14
       (.I0(src_buf_V_2_0_0_reg_367[1]),
        .I1(src_buf_V_0_0_0_reg_415[1]),
        .I2(sub_ln69_2_fu_903_p2__1_carry_i_23_n_5),
        .I3(src_buf_V_0_0_0_reg_415[0]),
        .I4(src_buf_V_2_0_2_reg_1127[0]),
        .I5(src_buf_V_0_1_reg_1120[0]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln69_2_fu_903_p2__1_carry_i_15
       (.I0(src_buf_V_2_0_2_reg_1127[0]),
        .I1(src_buf_V_0_1_reg_1120[0]),
        .I2(src_buf_V_0_0_0_reg_415[0]),
        .I3(src_buf_V_2_0_0_reg_367[0]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_2_fu_903_p2__1_carry_i_16
       (.I0(src_buf_V_0_0_0_reg_415[6]),
        .I1(src_buf_V_0_1_reg_1120[6]),
        .I2(src_buf_V_2_0_2_reg_1127[6]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_2_fu_903_p2__1_carry_i_17
       (.I0(src_buf_V_0_0_0_reg_415[5]),
        .I1(src_buf_V_0_1_reg_1120[5]),
        .I2(src_buf_V_2_0_2_reg_1127[5]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_2_fu_903_p2__1_carry_i_18
       (.I0(src_buf_V_0_0_0_reg_415[4]),
        .I1(src_buf_V_0_1_reg_1120[4]),
        .I2(src_buf_V_2_0_2_reg_1127[4]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_18_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_2_fu_903_p2__1_carry_i_19
       (.I0(src_buf_V_0_0_0_reg_415[3]),
        .I1(src_buf_V_0_1_reg_1120[3]),
        .I2(src_buf_V_2_0_2_reg_1127[3]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_19_n_5));
  LUT5 #(
    .INIT(32'hFF717100)) 
    sub_ln69_2_fu_903_p2__1_carry_i_2
       (.I0(src_buf_V_0_1_reg_1120[4]),
        .I1(src_buf_V_0_0_0_reg_415[4]),
        .I2(src_buf_V_2_0_2_reg_1127[4]),
        .I3(src_buf_V_2_0_0_reg_367[5]),
        .I4(sub_ln69_2_fu_903_p2__1_carry_i_17_n_5),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_2_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_2_fu_903_p2__1_carry_i_20
       (.I0(src_buf_V_0_0_0_reg_415[7]),
        .I1(src_buf_V_0_1_reg_1120[7]),
        .I2(src_buf_V_2_0_2_reg_1127[7]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_20_n_5));
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln69_2_fu_903_p2__1_carry_i_21
       (.I0(src_buf_V_0_1_reg_1120[4]),
        .I1(src_buf_V_0_0_0_reg_415[4]),
        .I2(src_buf_V_2_0_2_reg_1127[4]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h96)) 
    sub_ln69_2_fu_903_p2__1_carry_i_22
       (.I0(src_buf_V_0_0_0_reg_415[2]),
        .I1(src_buf_V_0_1_reg_1120[2]),
        .I2(src_buf_V_2_0_2_reg_1127[2]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln69_2_fu_903_p2__1_carry_i_23
       (.I0(src_buf_V_2_0_2_reg_1127[1]),
        .I1(src_buf_V_0_1_reg_1120[1]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_23_n_5));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    sub_ln69_2_fu_903_p2__1_carry_i_3
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_18_n_5),
        .I1(src_buf_V_2_0_0_reg_367[4]),
        .I2(src_buf_V_0_1_reg_1120[3]),
        .I3(src_buf_V_0_0_0_reg_415[3]),
        .I4(src_buf_V_2_0_2_reg_1127[3]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    sub_ln69_2_fu_903_p2__1_carry_i_4
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_19_n_5),
        .I1(src_buf_V_2_0_0_reg_367[3]),
        .I2(src_buf_V_0_1_reg_1120[2]),
        .I3(src_buf_V_0_0_0_reg_415[2]),
        .I4(src_buf_V_2_0_2_reg_1127[2]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'hEBBEEBBE8228EBBE)) 
    sub_ln69_2_fu_903_p2__1_carry_i_5
       (.I0(src_buf_V_2_0_0_reg_367[2]),
        .I1(src_buf_V_2_0_2_reg_1127[2]),
        .I2(src_buf_V_0_1_reg_1120[2]),
        .I3(src_buf_V_0_0_0_reg_415[2]),
        .I4(src_buf_V_0_1_reg_1120[1]),
        .I5(src_buf_V_2_0_2_reg_1127[1]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h60F6)) 
    sub_ln69_2_fu_903_p2__1_carry_i_6
       (.I0(src_buf_V_2_0_2_reg_1127[1]),
        .I1(src_buf_V_0_1_reg_1120[1]),
        .I2(src_buf_V_2_0_0_reg_367[1]),
        .I3(src_buf_V_0_0_0_reg_415[1]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln69_2_fu_903_p2__1_carry_i_7
       (.I0(src_buf_V_0_1_reg_1120[1]),
        .I1(src_buf_V_2_0_2_reg_1127[1]),
        .I2(src_buf_V_0_0_0_reg_415[1]),
        .I3(src_buf_V_2_0_0_reg_367[1]),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    sub_ln69_2_fu_903_p2__1_carry_i_8
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_1_n_5),
        .I1(src_buf_V_0_1_reg_1120[6]),
        .I2(src_buf_V_0_0_0_reg_415[6]),
        .I3(src_buf_V_2_0_2_reg_1127[6]),
        .I4(src_buf_V_2_0_0_reg_367[7]),
        .I5(sub_ln69_2_fu_903_p2__1_carry_i_20_n_5),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    sub_ln69_2_fu_903_p2__1_carry_i_9
       (.I0(sub_ln69_2_fu_903_p2__1_carry_i_2_n_5),
        .I1(src_buf_V_0_1_reg_1120[5]),
        .I2(src_buf_V_0_0_0_reg_415[5]),
        .I3(src_buf_V_2_0_2_reg_1127[5]),
        .I4(src_buf_V_2_0_0_reg_367[6]),
        .I5(sub_ln69_2_fu_903_p2__1_carry_i_16_n_5),
        .O(sub_ln69_2_fu_903_p2__1_carry_i_9_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln324_1_reg_998[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_2_fu_509_p2),
        .O(\trunc_ln324_1_reg_998[1]_i_1_n_5 ));
  FDRE \trunc_ln324_1_reg_998_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln324_1_reg_998[1]_i_1_n_5 ),
        .D(trunc_ln324_1_fu_518_p1[0]),
        .Q(trunc_ln324_1_reg_998[0]),
        .R(1'b0));
  FDRE \trunc_ln324_1_reg_998_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln324_1_reg_998[1]_i_1_n_5 ),
        .D(trunc_ln324_1_fu_518_p1[1]),
        .Q(trunc_ln324_1_reg_998[1]),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(\row_ind_V_2_reg_319_reg_n_5_[0] ),
        .Q(trunc_ln324_2_reg_1061[0]),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_1061_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(\row_ind_V_2_reg_319_reg_n_5_[1] ),
        .Q(trunc_ln324_2_reg_1061[1]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(\row_ind_V_0_reg_308_reg_n_5_[0] ),
        .Q(trunc_ln324_3_reg_1066[0]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in5_in),
        .D(\row_ind_V_0_reg_308_reg_n_5_[1] ),
        .Q(trunc_ln324_3_reg_1066[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln324_reg_994[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_2_fu_509_p2),
        .O(ap_enable_reg_pp1_iter00));
  FDRE \trunc_ln324_reg_994_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_265_reg_n_5_[0] ),
        .Q(trunc_ln324_reg_994[0]),
        .R(1'b0));
  FDRE \trunc_ln324_reg_994_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_265_reg_n_5_[1] ),
        .Q(trunc_ln324_reg_994[1]),
        .R(1'b0));
  FDRE \wide_trip_count_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(row_ind_V_2_0_load_reg_966_reg[0]),
        .Q(wide_trip_count_reg_985[0]),
        .R(1'b0));
  FDRE \wide_trip_count_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(row_ind_V_2_0_load_reg_966_reg[1]),
        .Q(wide_trip_count_reg_985[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_s
   (\src_buf_V_2_0_0_reg_367_reg[7] ,
    \src_buf_V_0_2_3_reg_403_reg[6] ,
    start_once_reg,
    \ap_CS_fsm_reg[4] ,
    E,
    ap_enable_reg_pp3_iter4_reg,
    internal_full_n_reg,
    internal_empty_n_reg,
    ap_enable_reg_pp3_iter4_reg_0,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[6] ,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ap_clk,
    ram_reg_bram_0_7,
    DINADIN,
    SR,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    gaussian_mat_data_empty_n,
    xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read,
    gradx_mat_data_empty_n,
    gradx_mat_data_full_n,
    grady_mat_data_empty_n,
    grady_mat_data_full_n,
    start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n,
    xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start);
  output [10:0]\src_buf_V_2_0_0_reg_367_reg[7] ;
  output [10:0]\src_buf_V_0_2_3_reg_403_reg[6] ;
  output start_once_reg;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]E;
  output ap_enable_reg_pp3_iter4_reg;
  output [0:0]internal_full_n_reg;
  output [0:0]internal_empty_n_reg;
  output ap_enable_reg_pp3_iter4_reg_0;
  output [0:0]internal_full_n_reg_0;
  output \ap_CS_fsm_reg[6] ;
  output xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;
  output xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  input ap_clk;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]DINADIN;
  input [0:0]SR;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input gaussian_mat_data_empty_n;
  input xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  input gradx_mat_data_empty_n;
  input gradx_mat_data_full_n;
  input grady_mat_data_empty_n;
  input grady_mat_data_full_n;
  input start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  input xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;

  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter4_reg;
  wire ap_enable_reg_pp3_iter4_reg_0;
  wire ap_rst_n;
  wire gaussian_mat_data_empty_n;
  wire gradx_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_empty_n;
  wire grady_mat_data_full_n;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_36;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_37;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_47;
  wire grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_48;
  wire [0:0]internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr_reg[1] ;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [10:0]\src_buf_V_0_2_3_reg_403_reg[6] ;
  wire [10:0]\src_buf_V_2_0_0_reg_367_reg[7] ;
  wire start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n;
  wire start_once_reg;
  wire xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start;
  wire xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_37),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_36),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16
       (.D({grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_36,grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_37}),
        .DINADIN(DINADIN),
        .E(E),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[0]_0 (grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_48),
        .\ap_CS_fsm_reg[0]_1 (start_once_reg),
        .\ap_CS_fsm_reg[1]_0 (xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_ready),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter4_reg_0(ap_enable_reg_pp3_iter4_reg),
        .ap_enable_reg_pp3_iter4_reg_1(ap_enable_reg_pp3_iter4_reg_0),
        .ap_rst_n(ap_rst_n),
        .gaussian_mat_data_empty_n(gaussian_mat_data_empty_n),
        .gradx_mat_data_empty_n(gradx_mat_data_empty_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_empty_n(grady_mat_data_empty_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_7(ram_reg_bram_0_7),
        .\src_buf_V_0_2_3_reg_403_reg[6]_0 (\src_buf_V_0_2_3_reg_403_reg[6] ),
        .\src_buf_V_2_0_0_reg_367_reg[7]_0 (\src_buf_V_2_0_0_reg_367_reg[7] ),
        .start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n(start_for_xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_full_n),
        .start_once_reg_reg(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_47),
        .xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read(xFDuplicate_rows_2_1080_1920_3_1_5_1920_U0_grady_mat_45_read),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_ap_start),
        .xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read(xFSobel_0_2_1080_1920_0_3_1_1_5_3_false_U0_gaussian_mat_41_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_48),
        .Q(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_ap_start_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s_fu_16_n_47),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s
   (cmp_i_i161_i_i_reg_879,
    start_once_reg,
    Q,
    \empty_44_reg_351_reg[2]_0 ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[5]_0 ,
    start_once_reg_reg_0,
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read,
    \agg_tmp31_i_i_0_i_reg_411_reg[0]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    ram_reg_bram_0,
    magnitude_mat_data_empty_n,
    phase_mat_data_empty_n,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    p_c1_empty_n,
    p_c_empty_n,
    nms_mat_data_full_n,
    ap_enable_reg_pp1_iter0_reg_0,
    start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n,
    xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start,
    E,
    D,
    \high_threshold_read_reg_831_reg[7]_0 );
  output cmp_i_i161_i_i_reg_879;
  output start_once_reg;
  output [1:0]Q;
  output \empty_44_reg_351_reg[2]_0 ;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[5]_0 ;
  output start_once_reg_reg_0;
  output xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;
  output [1:0]\agg_tmp31_i_i_0_i_reg_411_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input ram_reg_bram_0;
  input magnitude_mat_data_empty_n;
  input phase_mat_data_empty_n;
  input [7:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input p_c1_empty_n;
  input p_c_empty_n;
  input nms_mat_data_full_n;
  input ap_enable_reg_pp1_iter0_reg_0;
  input start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  input xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;
  input [0:0]E;
  input [7:0]D;
  input [7:0]\high_threshold_read_reg_831_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]I3;
  wire [15:0]I4;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][0]_i_2_n_5 ;
  wire \SRL_SIG[0][0]_i_3_n_5 ;
  wire \SRL_SIG[0][0]_i_4_n_5 ;
  wire \SRL_SIG[0][0]_i_5_n_5 ;
  wire \SRL_SIG[0][0]_i_6_n_5 ;
  wire \SRL_SIG[0][0]_i_7_n_5 ;
  wire \SRL_SIG[0][0]_i_8_n_5 ;
  wire \SRL_SIG[0][1]_i_3_n_5 ;
  wire \SRL_SIG[0][1]_i_4_n_5 ;
  wire \SRL_SIG[0][1]_i_5_n_5 ;
  wire \SRL_SIG[0][1]_i_6_n_5 ;
  wire \SRL_SIG[0][1]_i_7_n_5 ;
  wire \SRL_SIG[0][1]_i_8_n_5 ;
  wire \SRL_SIG[0][1]_i_9_n_5 ;
  wire [12:0]add_ln695_1_fu_760_p2;
  wire [12:0]add_ln695_3_fu_772_p2;
  wire [10:0]add_ln695_4_fu_820_p2;
  wire [10:0]add_ln695_5_fu_676_p2;
  wire \add_ln695_5_reg_900[10]_i_1_n_5 ;
  wire \add_ln695_5_reg_900[10]_i_3_n_5 ;
  wire \add_ln695_5_reg_900[10]_i_4_n_5 ;
  wire \add_ln695_5_reg_900[2]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[3]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[3]_i_3_n_5 ;
  wire \add_ln695_5_reg_900[4]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[4]_i_3_n_5 ;
  wire \add_ln695_5_reg_900[5]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[5]_i_3_n_5 ;
  wire \add_ln695_5_reg_900[6]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[7]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[8]_i_2_n_5 ;
  wire \add_ln695_5_reg_900[8]_i_3_n_5 ;
  wire \add_ln695_5_reg_900[9]_i_2_n_5 ;
  wire [10:0]add_ln695_5_reg_900_reg;
  wire [10:0]add_ln695_fu_560_p2;
  wire agg_tmp12_i_i_0_i_reg_4480;
  wire \agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ;
  wire \agg_tmp12_i_i_0_i_reg_448[15]_i_3_n_5 ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ;
  wire \agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ;
  wire [15:0]agg_tmp139_0_i_reg_485;
  wire [15:0]agg_tmp20_i_i_0_i_reg_435;
  wire [15:0]agg_tmp23_i_i_0_i_reg_423;
  wire [15:0]agg_tmp2_i_i_0_i_reg_473;
  wire [7:0]agg_tmp31_i_i_0_i_reg_411;
  wire \agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ;
  wire [1:0]\agg_tmp31_i_i_0_i_reg_411_reg[0]_0 ;
  wire [15:0]agg_tmp9_i_i_0_i_reg_460;
  wire angle_V_0_U_n_13;
  wire angle_V_0_ce1;
  wire [7:0]angle_V_0_q1;
  wire angle_V_1_U_n_10;
  wire angle_V_1_U_n_11;
  wire angle_V_1_U_n_12;
  wire angle_V_1_U_n_13;
  wire angle_V_1_U_n_14;
  wire angle_V_1_U_n_6;
  wire angle_V_1_U_n_7;
  wire angle_V_1_U_n_8;
  wire angle_V_1_U_n_9;
  wire \ap_CS_fsm[0]_i_3__0_n_5 ;
  wire \ap_CS_fsm[0]_i_4_n_5 ;
  wire \ap_CS_fsm[1]_i_3__0_n_5 ;
  wire \ap_CS_fsm[4]_i_2__1_n_5 ;
  wire \ap_CS_fsm[5]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter0_i_2_n_5;
  wire ap_enable_reg_pp1_iter0_i_3_n_5;
  wire ap_enable_reg_pp1_iter0_i_4_n_5;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter3_reg_n_5;
  wire ap_enable_reg_pp1_iter4_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter4_i_2_n_5;
  wire ap_enable_reg_pp1_iter4_reg_n_5;
  wire [15:0]ap_return;
  wire ap_rst_n;
  wire buf_V_0_U_n_21;
  wire buf_V_0_U_n_22;
  wire buf_V_0_U_n_23;
  wire buf_V_0_U_n_24;
  wire buf_V_0_ce1;
  wire [15:0]buf_V_0_q1;
  wire [15:0]buf_V_1_q1;
  wire [15:0]buf_V_2_q1;
  wire clear;
  wire cmp_i_i161_i_i_fu_652_p2;
  wire cmp_i_i161_i_i_reg_879;
  wire \cmp_i_i161_i_i_reg_879[0]_i_2_n_5 ;
  wire dout_valid_i_3_n_5;
  wire \empty_41_fu_116_reg_n_5_[0] ;
  wire [1:0]empty_42_fu_120;
  wire \empty_42_fu_120[0]_i_1_n_5 ;
  wire \empty_42_fu_120[1]_i_1_n_5 ;
  wire \empty_42_fu_120[1]_i_2_n_5 ;
  wire \empty_43_fu_124[0]_i_1_n_5 ;
  wire \empty_43_fu_124[1]_i_1_n_5 ;
  wire \empty_43_fu_124_reg_n_5_[0] ;
  wire \empty_43_fu_124_reg_n_5_[1] ;
  wire \empty_44_reg_351[10]_i_2_n_5 ;
  wire [10:0]empty_44_reg_351_reg;
  wire \empty_44_reg_351_reg[2]_0 ;
  wire [8:8]empty_45_reg_3630_in;
  wire \empty_45_reg_363[10]_i_2_n_5 ;
  wire \empty_45_reg_363[11]_i_2_n_5 ;
  wire \empty_45_reg_363[12]_i_4_n_5 ;
  wire \empty_45_reg_363[12]_i_5_n_5 ;
  wire \empty_45_reg_363[12]_i_6_n_5 ;
  wire \empty_45_reg_363[12]_i_7_n_5 ;
  wire \empty_45_reg_363[1]_i_1_n_5 ;
  wire \empty_45_reg_363[6]_i_2_n_5 ;
  wire empty_46_reg_3990;
  wire \empty_46_reg_399[10]_i_1_n_5 ;
  wire [10:0]empty_46_reg_399_pp1_iter1_reg;
  wire empty_46_reg_399_pp1_iter1_reg0;
  wire \empty_46_reg_399_reg_n_5_[0] ;
  wire \empty_46_reg_399_reg_n_5_[10] ;
  wire \empty_46_reg_399_reg_n_5_[1] ;
  wire \empty_46_reg_399_reg_n_5_[2] ;
  wire \empty_46_reg_399_reg_n_5_[3] ;
  wire \empty_46_reg_399_reg_n_5_[4] ;
  wire \empty_46_reg_399_reg_n_5_[5] ;
  wire \empty_46_reg_399_reg_n_5_[6] ;
  wire \empty_46_reg_399_reg_n_5_[7] ;
  wire \empty_46_reg_399_reg_n_5_[8] ;
  wire \empty_46_reg_399_reg_n_5_[9] ;
  wire \empty_reg_340[10]_i_4_n_5 ;
  wire \empty_reg_340[10]_i_5_n_5 ;
  wire \empty_reg_340[10]_i_6_n_5 ;
  wire [10:0]empty_reg_340_reg;
  wire grp_xFFindmax3x3_3_0_12_s_fu_498_n_14;
  wire [7:0]high_threshold_read_reg_831;
  wire [7:0]\high_threshold_read_reg_831_reg[7]_0 ;
  wire icmp_ln874_4_reg_9260;
  wire \icmp_ln874_4_reg_926[0]_i_1_n_5 ;
  wire \icmp_ln874_4_reg_926[0]_i_2_n_5 ;
  wire \icmp_ln874_4_reg_926[0]_i_3_n_5 ;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire \icmp_ln874_4_reg_926_reg_n_5_[0] ;
  wire icmp_ln882_1_fu_670_p2;
  wire \icmp_ln882_1_reg_896[0]_i_3_n_5 ;
  wire \icmp_ln882_1_reg_896[0]_i_4_n_5 ;
  wire \icmp_ln882_1_reg_896[0]_i_5_n_5 ;
  wire \icmp_ln882_1_reg_896[0]_i_6_n_5 ;
  wire \icmp_ln882_1_reg_896[0]_i_7_n_5 ;
  wire \icmp_ln882_1_reg_896[0]_i_8_n_5 ;
  wire icmp_ln882_1_reg_896_pp1_iter1_reg;
  wire icmp_ln882_1_reg_896_pp1_iter2_reg;
  wire \icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0] ;
  wire \icmp_ln882_1_reg_896_reg_n_5_[0] ;
  wire \icmp_ln882_reg_836[0]_i_1_n_5 ;
  wire \icmp_ln882_reg_836_reg_n_5_[0] ;
  wire icmp_ln886_1_fu_198_p2;
  wire icmp_ln886_1_fu_198_p2_carry_i_10_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_11_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_12_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_13_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_14_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_15_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_16_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_1_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_2_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_3_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_4_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_5_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_6_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_7_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_8_n_5;
  wire icmp_ln886_1_fu_198_p2_carry_i_9_n_5;
  wire icmp_ln886_fu_138_p2;
  wire icmp_ln886_fu_138_p2_carry_i_10_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_11_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_12_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_13_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_14_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_15_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_16_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_1_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_2_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_3_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_4_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_5_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_6_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_7_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_8_n_5;
  wire icmp_ln886_fu_138_p2_carry_i_9_n_5;
  wire icmp_ln890_1_fu_132_p2;
  wire icmp_ln890_1_fu_132_p2_carry_i_10_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_11_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_12_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_13_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_14_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_15_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_16_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_1_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_2_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_3_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_4_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_5_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_6_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_7_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_8_n_5;
  wire icmp_ln890_1_fu_132_p2_carry_i_9_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_10_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_11_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_12_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_13_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_14_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_15_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_16_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_1_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_2_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_3_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_4_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_5_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_6_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_7_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_8_n_5;
  wire icmp_ln890_2_fu_160_p2_carry_i_9_n_5;
  wire icmp_ln890_3_fu_174_p2;
  wire icmp_ln890_3_fu_174_p2_carry_i_10_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_11_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_12_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_13_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_14_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_15_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_16_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_1_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_2_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_3_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_4_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_5_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_6_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_7_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_8_n_5;
  wire icmp_ln890_3_fu_174_p2_carry_i_9_n_5;
  wire icmp_ln890_4_fu_180_p2;
  wire icmp_ln890_4_fu_180_p2_carry_i_10_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_11_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_12_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_13_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_14_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_15_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_16_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_1_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_2_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_3_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_4_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_5_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_6_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_7_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_8_n_5;
  wire icmp_ln890_4_fu_180_p2_carry_i_9_n_5;
  wire icmp_ln890_5_fu_192_p2;
  wire icmp_ln890_5_fu_192_p2_carry_i_10_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_11_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_12_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_13_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_14_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_15_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_16_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_1_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_2_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_3_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_4_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_5_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_6_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_7_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_8_n_5;
  wire icmp_ln890_5_fu_192_p2_carry_i_9_n_5;
  wire icmp_ln890_6_fu_216_p2;
  wire icmp_ln890_6_fu_216_p2_carry_i_10_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_11_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_12_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_13_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_14_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_15_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_16_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_1_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_2_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_3_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_4_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_5_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_6_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_7_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_8_n_5;
  wire icmp_ln890_6_fu_216_p2_carry_i_9_n_5;
  wire icmp_ln890_7_fu_222_p2;
  wire icmp_ln890_7_fu_222_p2_carry_i_10_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_11_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_12_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_13_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_14_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_15_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_16_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_1_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_2_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_3_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_4_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_5_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_6_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_7_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_8_n_5;
  wire icmp_ln890_7_fu_222_p2_carry_i_9_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_10_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_11_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_12_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_13_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_14_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_15_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_16_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_1_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_2_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_3_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_4_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_5_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_6_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_7_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_8_n_5;
  wire icmp_ln890_fu_120_p2_carry_i_9_n_5;
  wire [0:0]internal_full_n_reg;
  wire [15:0]l00_buf_V_2_reg_930;
  wire l00_buf_V_2_reg_9300;
  wire [15:0]l10_buf_V_2_reg_936;
  wire [15:0]l20_buf_V_2_reg_942;
  wire [7:0]low_threshold_read_reg_826;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire p_0_in0;
  wire p_1_in;
  wire p_1_in6_in;
  wire p_5_in6_in;
  wire p_c1_empty_n;
  wire p_c_empty_n;
  wire phase_mat_data_empty_n;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire \read_ind635_load_0372530_i_reg_375[0]_i_1_n_5 ;
  wire \read_ind635_load_0372530_i_reg_375_reg_n_5_[0] ;
  wire [13:13]sel0;
  wire [12:0]sel0__0;
  wire start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_5;
  wire start_once_reg_reg_0;
  wire [1:0]trunc_ln213_reg_883;
  wire \trunc_ln214_reg_887_reg_n_5_[0] ;
  wire trunc_ln230_reg_891;
  wire \trunc_ln230_reg_891[0]_i_2_n_5 ;
  wire \write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ;
  wire \write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ;
  wire \write_ind628_load_0374529_i_reg_387[12]_i_3_n_5 ;
  wire \write_ind628_load_0374529_i_reg_387[12]_i_4_n_5 ;
  wire \write_ind628_load_0374529_i_reg_387[12]_i_5_n_5 ;
  wire [0:0]write_ind628_load_0374529_i_reg_387_reg;
  wire [12:1]write_ind628_load_0374529_i_reg_387_reg__0;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read;
  wire xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read;
  wire \zext_ln324_reg_905_reg_n_5_[0] ;
  wire \zext_ln324_reg_905_reg_n_5_[10] ;
  wire \zext_ln324_reg_905_reg_n_5_[1] ;
  wire \zext_ln324_reg_905_reg_n_5_[2] ;
  wire \zext_ln324_reg_905_reg_n_5_[3] ;
  wire \zext_ln324_reg_905_reg_n_5_[4] ;
  wire \zext_ln324_reg_905_reg_n_5_[5] ;
  wire \zext_ln324_reg_905_reg_n_5_[6] ;
  wire \zext_ln324_reg_905_reg_n_5_[7] ;
  wire \zext_ln324_reg_905_reg_n_5_[8] ;
  wire \zext_ln324_reg_905_reg_n_5_[9] ;
  wire [10:0]zext_ln538_reg_845_reg;
  wire zext_ln538_reg_845_reg0;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG[0][0]_i_2_n_5 ),
        .I1(\SRL_SIG[0][0]_i_3_n_5 ),
        .I2(\SRL_SIG[0][0]_i_4_n_5 ),
        .I3(\SRL_SIG[0][0]_i_5_n_5 ),
        .I4(\SRL_SIG[0][1]_i_7_n_5 ),
        .I5(\SRL_SIG[0][0]_i_6_n_5 ),
        .O(\agg_tmp31_i_i_0_i_reg_411_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(icmp_ln890_3_fu_174_p2),
        .I1(p_5_in6_in),
        .I2(\SRL_SIG[0][0]_i_7_n_5 ),
        .I3(agg_tmp31_i_i_0_i_reg_411[3]),
        .I4(agg_tmp31_i_i_0_i_reg_411[5]),
        .I5(icmp_ln890_4_fu_180_p2),
        .O(\SRL_SIG[0][0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][0]_i_3 
       (.I0(agg_tmp31_i_i_0_i_reg_411[1]),
        .I1(agg_tmp31_i_i_0_i_reg_411[7]),
        .O(\SRL_SIG[0][0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][0]_i_4 
       (.I0(agg_tmp31_i_i_0_i_reg_411[0]),
        .I1(agg_tmp31_i_i_0_i_reg_411[2]),
        .O(\SRL_SIG[0][0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \SRL_SIG[0][0]_i_5 
       (.I0(\SRL_SIG[0][0]_i_8_n_5 ),
        .I1(icmp_ln886_fu_138_p2),
        .I2(icmp_ln890_1_fu_132_p2),
        .I3(agg_tmp31_i_i_0_i_reg_411[7]),
        .I4(agg_tmp31_i_i_0_i_reg_411[1]),
        .I5(\SRL_SIG[0][1]_i_4_n_5 ),
        .O(\SRL_SIG[0][0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \SRL_SIG[0][0]_i_6 
       (.I0(agg_tmp31_i_i_0_i_reg_411[0]),
        .I1(agg_tmp31_i_i_0_i_reg_411[2]),
        .I2(agg_tmp31_i_i_0_i_reg_411[1]),
        .I3(agg_tmp31_i_i_0_i_reg_411[3]),
        .I4(\SRL_SIG[0][1]_i_8_n_5 ),
        .O(\SRL_SIG[0][0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][0]_i_7 
       (.I0(agg_tmp31_i_i_0_i_reg_411[4]),
        .I1(agg_tmp31_i_i_0_i_reg_411[6]),
        .O(\SRL_SIG[0][0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][0]_i_8 
       (.I0(agg_tmp31_i_i_0_i_reg_411[0]),
        .I1(agg_tmp31_i_i_0_i_reg_411[2]),
        .O(\SRL_SIG[0][0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hAAAA0800)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(nms_mat_data_full_n),
        .I1(angle_V_1_U_n_14),
        .I2(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I3(ap_enable_reg_pp1_iter4_reg_n_5),
        .I4(Q[1]),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(\SRL_SIG[0][1]_i_3_n_5 ),
        .I1(\SRL_SIG[0][1]_i_4_n_5 ),
        .I2(\SRL_SIG[0][1]_i_5_n_5 ),
        .I3(\SRL_SIG[0][1]_i_6_n_5 ),
        .I4(\SRL_SIG[0][1]_i_7_n_5 ),
        .I5(grp_xFFindmax3x3_3_0_12_s_fu_498_n_14),
        .O(\agg_tmp31_i_i_0_i_reg_411_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \SRL_SIG[0][1]_i_3 
       (.I0(\SRL_SIG[0][0]_i_3_n_5 ),
        .I1(agg_tmp31_i_i_0_i_reg_411[0]),
        .I2(agg_tmp31_i_i_0_i_reg_411[2]),
        .I3(grp_xFFindmax3x3_3_0_12_s_fu_498_n_14),
        .I4(icmp_ln890_1_fu_132_p2),
        .I5(icmp_ln886_fu_138_p2),
        .O(\SRL_SIG[0][1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \SRL_SIG[0][1]_i_4 
       (.I0(agg_tmp31_i_i_0_i_reg_411[4]),
        .I1(agg_tmp31_i_i_0_i_reg_411[6]),
        .I2(p_5_in6_in),
        .I3(agg_tmp31_i_i_0_i_reg_411[5]),
        .I4(agg_tmp31_i_i_0_i_reg_411[3]),
        .O(\SRL_SIG[0][1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \SRL_SIG[0][1]_i_5 
       (.I0(agg_tmp31_i_i_0_i_reg_411[1]),
        .I1(agg_tmp31_i_i_0_i_reg_411[7]),
        .I2(agg_tmp31_i_i_0_i_reg_411[2]),
        .I3(agg_tmp31_i_i_0_i_reg_411[0]),
        .I4(grp_xFFindmax3x3_3_0_12_s_fu_498_n_14),
        .I5(\SRL_SIG[0][0]_i_2_n_5 ),
        .O(\SRL_SIG[0][1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \SRL_SIG[0][1]_i_6 
       (.I0(agg_tmp31_i_i_0_i_reg_411[0]),
        .I1(agg_tmp31_i_i_0_i_reg_411[2]),
        .I2(agg_tmp31_i_i_0_i_reg_411[3]),
        .I3(agg_tmp31_i_i_0_i_reg_411[1]),
        .I4(grp_xFFindmax3x3_3_0_12_s_fu_498_n_14),
        .I5(\SRL_SIG[0][1]_i_8_n_5 ),
        .O(\SRL_SIG[0][1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][1]_i_7 
       (.I0(\SRL_SIG[0][0]_i_4_n_5 ),
        .I1(icmp_ln890_7_fu_222_p2),
        .I2(icmp_ln890_6_fu_216_p2),
        .I3(agg_tmp31_i_i_0_i_reg_411[7]),
        .I4(agg_tmp31_i_i_0_i_reg_411[1]),
        .I5(\SRL_SIG[0][1]_i_4_n_5 ),
        .O(\SRL_SIG[0][1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \SRL_SIG[0][1]_i_8 
       (.I0(icmp_ln890_5_fu_192_p2),
        .I1(icmp_ln886_1_fu_198_p2),
        .I2(p_5_in6_in),
        .I3(agg_tmp31_i_i_0_i_reg_411[5]),
        .I4(\SRL_SIG[0][1]_i_9_n_5 ),
        .O(\SRL_SIG[0][1]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG[0][1]_i_9 
       (.I0(agg_tmp31_i_i_0_i_reg_411[7]),
        .I1(agg_tmp31_i_i_0_i_reg_411[6]),
        .I2(agg_tmp31_i_i_0_i_reg_411[4]),
        .O(\SRL_SIG[0][1]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln695_5_reg_900[0]_i_1 
       (.I0(\empty_46_reg_399_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .I3(add_ln695_5_reg_900_reg[0]),
        .O(add_ln695_5_fu_676_p2[0]));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \add_ln695_5_reg_900[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(angle_V_1_U_n_14),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(nms_mat_data_full_n),
        .I4(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I5(ap_enable_reg_pp1_iter4_reg_n_5),
        .O(\add_ln695_5_reg_900[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF00A6A600FFA6A6)) 
    \add_ln695_5_reg_900[10]_i_2 
       (.I0(add_ln695_5_reg_900_reg[10]),
        .I1(add_ln695_5_reg_900_reg[9]),
        .I2(\add_ln695_5_reg_900[10]_i_3_n_5 ),
        .I3(\empty_46_reg_399_reg_n_5_[10] ),
        .I4(buf_V_0_U_n_24),
        .I5(\add_ln695_5_reg_900[10]_i_4_n_5 ),
        .O(add_ln695_5_fu_676_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \add_ln695_5_reg_900[10]_i_3 
       (.I0(add_ln695_5_reg_900_reg[8]),
        .I1(add_ln695_5_reg_900_reg[7]),
        .I2(add_ln695_5_reg_900_reg[6]),
        .I3(\add_ln695_5_reg_900[6]_i_2_n_5 ),
        .O(\add_ln695_5_reg_900[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \add_ln695_5_reg_900[10]_i_4 
       (.I0(\add_ln695_5_reg_900[7]_i_2_n_5 ),
        .I1(\empty_46_reg_399_reg_n_5_[6] ),
        .I2(\empty_46_reg_399_reg_n_5_[7] ),
        .I3(\empty_46_reg_399_reg_n_5_[8] ),
        .I4(\empty_46_reg_399_reg_n_5_[9] ),
        .O(\add_ln695_5_reg_900[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h0FF06666)) 
    \add_ln695_5_reg_900[1]_i_1 
       (.I0(add_ln695_5_reg_900_reg[1]),
        .I1(add_ln695_5_reg_900_reg[0]),
        .I2(\empty_46_reg_399_reg_n_5_[1] ),
        .I3(\empty_46_reg_399_reg_n_5_[0] ),
        .I4(buf_V_0_U_n_24),
        .O(add_ln695_5_fu_676_p2[1]));
  LUT6 #(
    .INIT(64'hFF0000FF6A6A6A6A)) 
    \add_ln695_5_reg_900[2]_i_1 
       (.I0(add_ln695_5_reg_900_reg[2]),
        .I1(add_ln695_5_reg_900_reg[0]),
        .I2(add_ln695_5_reg_900_reg[1]),
        .I3(\empty_46_reg_399_reg_n_5_[2] ),
        .I4(\add_ln695_5_reg_900[2]_i_2_n_5 ),
        .I5(buf_V_0_U_n_24),
        .O(add_ln695_5_fu_676_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln695_5_reg_900[2]_i_2 
       (.I0(\empty_46_reg_399_reg_n_5_[0] ),
        .I1(\empty_46_reg_399_reg_n_5_[1] ),
        .O(\add_ln695_5_reg_900[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF00F9999)) 
    \add_ln695_5_reg_900[3]_i_1 
       (.I0(add_ln695_5_reg_900_reg[3]),
        .I1(\add_ln695_5_reg_900[3]_i_2_n_5 ),
        .I2(\empty_46_reg_399_reg_n_5_[3] ),
        .I3(\add_ln695_5_reg_900[3]_i_3_n_5 ),
        .I4(buf_V_0_U_n_24),
        .O(add_ln695_5_fu_676_p2[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln695_5_reg_900[3]_i_2 
       (.I0(add_ln695_5_reg_900_reg[1]),
        .I1(add_ln695_5_reg_900_reg[0]),
        .I2(add_ln695_5_reg_900_reg[2]),
        .O(\add_ln695_5_reg_900[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln695_5_reg_900[3]_i_3 
       (.I0(\empty_46_reg_399_reg_n_5_[1] ),
        .I1(\empty_46_reg_399_reg_n_5_[0] ),
        .I2(\empty_46_reg_399_reg_n_5_[2] ),
        .O(\add_ln695_5_reg_900[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln695_5_reg_900[4]_i_1 
       (.I0(add_ln695_5_reg_900_reg[4]),
        .I1(\add_ln695_5_reg_900[4]_i_2_n_5 ),
        .I2(\empty_46_reg_399_reg_n_5_[4] ),
        .I3(buf_V_0_U_n_24),
        .I4(\add_ln695_5_reg_900[4]_i_3_n_5 ),
        .O(add_ln695_5_fu_676_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln695_5_reg_900[4]_i_2 
       (.I0(add_ln695_5_reg_900_reg[2]),
        .I1(add_ln695_5_reg_900_reg[0]),
        .I2(add_ln695_5_reg_900_reg[1]),
        .I3(add_ln695_5_reg_900_reg[3]),
        .O(\add_ln695_5_reg_900[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln695_5_reg_900[4]_i_3 
       (.I0(\empty_46_reg_399_reg_n_5_[2] ),
        .I1(\empty_46_reg_399_reg_n_5_[0] ),
        .I2(\empty_46_reg_399_reg_n_5_[1] ),
        .I3(\empty_46_reg_399_reg_n_5_[3] ),
        .O(\add_ln695_5_reg_900[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln695_5_reg_900[5]_i_1 
       (.I0(add_ln695_5_reg_900_reg[5]),
        .I1(\add_ln695_5_reg_900[5]_i_2_n_5 ),
        .I2(\empty_46_reg_399_reg_n_5_[5] ),
        .I3(buf_V_0_U_n_24),
        .I4(\add_ln695_5_reg_900[5]_i_3_n_5 ),
        .O(add_ln695_5_fu_676_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \add_ln695_5_reg_900[5]_i_2 
       (.I0(add_ln695_5_reg_900_reg[3]),
        .I1(add_ln695_5_reg_900_reg[1]),
        .I2(add_ln695_5_reg_900_reg[0]),
        .I3(add_ln695_5_reg_900_reg[2]),
        .I4(add_ln695_5_reg_900_reg[4]),
        .O(\add_ln695_5_reg_900[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \add_ln695_5_reg_900[5]_i_3 
       (.I0(\empty_46_reg_399_reg_n_5_[3] ),
        .I1(\empty_46_reg_399_reg_n_5_[1] ),
        .I2(\empty_46_reg_399_reg_n_5_[0] ),
        .I3(\empty_46_reg_399_reg_n_5_[2] ),
        .I4(\empty_46_reg_399_reg_n_5_[4] ),
        .O(\add_ln695_5_reg_900[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln695_5_reg_900[6]_i_1 
       (.I0(add_ln695_5_reg_900_reg[6]),
        .I1(\add_ln695_5_reg_900[6]_i_2_n_5 ),
        .I2(\empty_46_reg_399_reg_n_5_[6] ),
        .I3(buf_V_0_U_n_24),
        .I4(\add_ln695_5_reg_900[7]_i_2_n_5 ),
        .O(add_ln695_5_fu_676_p2[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln695_5_reg_900[6]_i_2 
       (.I0(add_ln695_5_reg_900_reg[4]),
        .I1(add_ln695_5_reg_900_reg[2]),
        .I2(add_ln695_5_reg_900_reg[0]),
        .I3(add_ln695_5_reg_900_reg[1]),
        .I4(add_ln695_5_reg_900_reg[3]),
        .I5(add_ln695_5_reg_900_reg[5]),
        .O(\add_ln695_5_reg_900[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBB4444F00FF00F)) 
    \add_ln695_5_reg_900[7]_i_1 
       (.I0(\add_ln695_5_reg_900[7]_i_2_n_5 ),
        .I1(\empty_46_reg_399_reg_n_5_[6] ),
        .I2(add_ln695_5_reg_900_reg[7]),
        .I3(\add_ln695_5_reg_900[8]_i_2_n_5 ),
        .I4(\empty_46_reg_399_reg_n_5_[7] ),
        .I5(buf_V_0_U_n_24),
        .O(add_ln695_5_fu_676_p2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln695_5_reg_900[7]_i_2 
       (.I0(\empty_46_reg_399_reg_n_5_[4] ),
        .I1(\empty_46_reg_399_reg_n_5_[2] ),
        .I2(\empty_46_reg_399_reg_n_5_[0] ),
        .I3(\empty_46_reg_399_reg_n_5_[1] ),
        .I4(\empty_46_reg_399_reg_n_5_[3] ),
        .I5(\empty_46_reg_399_reg_n_5_[5] ),
        .O(\add_ln695_5_reg_900[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00A6A600FFA6A6)) 
    \add_ln695_5_reg_900[8]_i_1 
       (.I0(add_ln695_5_reg_900_reg[8]),
        .I1(add_ln695_5_reg_900_reg[7]),
        .I2(\add_ln695_5_reg_900[8]_i_2_n_5 ),
        .I3(\empty_46_reg_399_reg_n_5_[8] ),
        .I4(buf_V_0_U_n_24),
        .I5(\add_ln695_5_reg_900[8]_i_3_n_5 ),
        .O(add_ln695_5_fu_676_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln695_5_reg_900[8]_i_2 
       (.I0(\add_ln695_5_reg_900[6]_i_2_n_5 ),
        .I1(add_ln695_5_reg_900_reg[6]),
        .O(\add_ln695_5_reg_900[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln695_5_reg_900[8]_i_3 
       (.I0(\empty_46_reg_399_reg_n_5_[6] ),
        .I1(\add_ln695_5_reg_900[7]_i_2_n_5 ),
        .I2(\empty_46_reg_399_reg_n_5_[7] ),
        .O(\add_ln695_5_reg_900[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0990F99)) 
    \add_ln695_5_reg_900[9]_i_1 
       (.I0(add_ln695_5_reg_900_reg[9]),
        .I1(\add_ln695_5_reg_900[10]_i_3_n_5 ),
        .I2(\empty_46_reg_399_reg_n_5_[9] ),
        .I3(buf_V_0_U_n_24),
        .I4(\add_ln695_5_reg_900[9]_i_2_n_5 ),
        .O(add_ln695_5_fu_676_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \add_ln695_5_reg_900[9]_i_2 
       (.I0(\empty_46_reg_399_reg_n_5_[8] ),
        .I1(\empty_46_reg_399_reg_n_5_[7] ),
        .I2(\empty_46_reg_399_reg_n_5_[6] ),
        .I3(\add_ln695_5_reg_900[7]_i_2_n_5 ),
        .O(\add_ln695_5_reg_900[9]_i_2_n_5 ));
  FDRE \add_ln695_5_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[0]),
        .Q(add_ln695_5_reg_900_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[10]),
        .Q(add_ln695_5_reg_900_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[1]),
        .Q(add_ln695_5_reg_900_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[2]),
        .Q(add_ln695_5_reg_900_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[3]),
        .Q(add_ln695_5_reg_900_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[4]),
        .Q(add_ln695_5_reg_900_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[5]),
        .Q(add_ln695_5_reg_900_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[6]),
        .Q(add_ln695_5_reg_900_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[7]),
        .Q(add_ln695_5_reg_900_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[8]),
        .Q(add_ln695_5_reg_900_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_5_reg_900_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln695_5_reg_900[10]_i_1_n_5 ),
        .D(add_ln695_5_fu_676_p2[9]),
        .Q(add_ln695_5_reg_900_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAABAAA)) 
    \agg_tmp12_i_i_0_i_reg_448[15]_i_1 
       (.I0(\agg_tmp12_i_i_0_i_reg_448[15]_i_3_n_5 ),
        .I1(ram_reg_bram_0),
        .I2(cmp_i_i161_i_i_reg_879),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .I5(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .O(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    \agg_tmp12_i_i_0_i_reg_448[15]_i_2 
       (.I0(angle_V_1_U_n_14),
        .I1(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I2(nms_mat_data_full_n),
        .I3(\icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp1_iter4_reg_n_5),
        .O(agg_tmp12_i_i_0_i_reg_4480));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \agg_tmp12_i_i_0_i_reg_448[15]_i_3 
       (.I0(ap_enable_reg_pp1_iter4_reg_n_5),
        .I1(\icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0] ),
        .I2(nms_mat_data_full_n),
        .I3(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .O(\agg_tmp12_i_i_0_i_reg_448[15]_i_3_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[0]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[10]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[11]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[12]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[13]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[14]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[15]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[1]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[2]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[3]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[4]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[5]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[6]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[7]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[8]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp12_i_i_0_i_reg_448_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l10_buf_V_2_reg_936[9]),
        .Q(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[0]),
        .Q(agg_tmp139_0_i_reg_485[0]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[10]),
        .Q(agg_tmp139_0_i_reg_485[10]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[11]),
        .Q(agg_tmp139_0_i_reg_485[11]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[12]),
        .Q(agg_tmp139_0_i_reg_485[12]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[13]),
        .Q(agg_tmp139_0_i_reg_485[13]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[14]),
        .Q(agg_tmp139_0_i_reg_485[14]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[15]),
        .Q(agg_tmp139_0_i_reg_485[15]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[1]),
        .Q(agg_tmp139_0_i_reg_485[1]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[2]),
        .Q(agg_tmp139_0_i_reg_485[2]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[3]),
        .Q(agg_tmp139_0_i_reg_485[3]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[4]),
        .Q(agg_tmp139_0_i_reg_485[4]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[5]),
        .Q(agg_tmp139_0_i_reg_485[5]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[6]),
        .Q(agg_tmp139_0_i_reg_485[6]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[7]),
        .Q(agg_tmp139_0_i_reg_485[7]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[8]),
        .Q(agg_tmp139_0_i_reg_485[8]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp139_0_i_reg_485_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp2_i_i_0_i_reg_473[9]),
        .Q(agg_tmp139_0_i_reg_485[9]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[0]),
        .Q(agg_tmp20_i_i_0_i_reg_435[0]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[10]),
        .Q(agg_tmp20_i_i_0_i_reg_435[10]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[11]),
        .Q(agg_tmp20_i_i_0_i_reg_435[11]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[12]),
        .Q(agg_tmp20_i_i_0_i_reg_435[12]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[13]),
        .Q(agg_tmp20_i_i_0_i_reg_435[13]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[14]),
        .Q(agg_tmp20_i_i_0_i_reg_435[14]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[15]),
        .Q(agg_tmp20_i_i_0_i_reg_435[15]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[1]),
        .Q(agg_tmp20_i_i_0_i_reg_435[1]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[2]),
        .Q(agg_tmp20_i_i_0_i_reg_435[2]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[3]),
        .Q(agg_tmp20_i_i_0_i_reg_435[3]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[4]),
        .Q(agg_tmp20_i_i_0_i_reg_435[4]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[5]),
        .Q(agg_tmp20_i_i_0_i_reg_435[5]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[6]),
        .Q(agg_tmp20_i_i_0_i_reg_435[6]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[7]),
        .Q(agg_tmp20_i_i_0_i_reg_435[7]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[8]),
        .Q(agg_tmp20_i_i_0_i_reg_435[8]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp20_i_i_0_i_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(agg_tmp23_i_i_0_i_reg_423[9]),
        .Q(agg_tmp20_i_i_0_i_reg_435[9]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[0]),
        .Q(agg_tmp23_i_i_0_i_reg_423[0]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[10]),
        .Q(agg_tmp23_i_i_0_i_reg_423[10]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[11]),
        .Q(agg_tmp23_i_i_0_i_reg_423[11]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[12]),
        .Q(agg_tmp23_i_i_0_i_reg_423[12]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[13]),
        .Q(agg_tmp23_i_i_0_i_reg_423[13]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[14]),
        .Q(agg_tmp23_i_i_0_i_reg_423[14]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[15]),
        .Q(agg_tmp23_i_i_0_i_reg_423[15]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[1]),
        .Q(agg_tmp23_i_i_0_i_reg_423[1]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[2]),
        .Q(agg_tmp23_i_i_0_i_reg_423[2]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[3]),
        .Q(agg_tmp23_i_i_0_i_reg_423[3]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[4]),
        .Q(agg_tmp23_i_i_0_i_reg_423[4]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[5]),
        .Q(agg_tmp23_i_i_0_i_reg_423[5]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[6]),
        .Q(agg_tmp23_i_i_0_i_reg_423[6]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[7]),
        .Q(agg_tmp23_i_i_0_i_reg_423[7]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[8]),
        .Q(agg_tmp23_i_i_0_i_reg_423[8]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp23_i_i_0_i_reg_423_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l20_buf_V_2_reg_942[9]),
        .Q(agg_tmp23_i_i_0_i_reg_423[9]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[0]),
        .Q(agg_tmp2_i_i_0_i_reg_473[0]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[10]),
        .Q(agg_tmp2_i_i_0_i_reg_473[10]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[11]),
        .Q(agg_tmp2_i_i_0_i_reg_473[11]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[12]),
        .Q(agg_tmp2_i_i_0_i_reg_473[12]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[13]),
        .Q(agg_tmp2_i_i_0_i_reg_473[13]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[14]),
        .Q(agg_tmp2_i_i_0_i_reg_473[14]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[15]),
        .Q(agg_tmp2_i_i_0_i_reg_473[15]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[1]),
        .Q(agg_tmp2_i_i_0_i_reg_473[1]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[2]),
        .Q(agg_tmp2_i_i_0_i_reg_473[2]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[3]),
        .Q(agg_tmp2_i_i_0_i_reg_473[3]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[4]),
        .Q(agg_tmp2_i_i_0_i_reg_473[4]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[5]),
        .Q(agg_tmp2_i_i_0_i_reg_473[5]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[6]),
        .Q(agg_tmp2_i_i_0_i_reg_473[6]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[7]),
        .Q(agg_tmp2_i_i_0_i_reg_473[7]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[8]),
        .Q(agg_tmp2_i_i_0_i_reg_473[8]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp2_i_i_0_i_reg_473_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(l00_buf_V_2_reg_930[9]),
        .Q(agg_tmp2_i_i_0_i_reg_473[9]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \agg_tmp31_i_i_0_i_reg_411[7]_i_1 
       (.I0(agg_tmp12_i_i_0_i_reg_4480),
        .I1(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .O(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_13),
        .Q(agg_tmp31_i_i_0_i_reg_411[0]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_12),
        .Q(agg_tmp31_i_i_0_i_reg_411[1]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_11),
        .Q(agg_tmp31_i_i_0_i_reg_411[2]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_10),
        .Q(agg_tmp31_i_i_0_i_reg_411[3]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_9),
        .Q(agg_tmp31_i_i_0_i_reg_411[4]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_8),
        .Q(agg_tmp31_i_i_0_i_reg_411[5]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_7),
        .Q(agg_tmp31_i_i_0_i_reg_411[6]),
        .R(1'b0));
  FDRE \agg_tmp31_i_i_0_i_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(\agg_tmp31_i_i_0_i_reg_411[7]_i_1_n_5 ),
        .D(angle_V_1_U_n_6),
        .Q(agg_tmp31_i_i_0_i_reg_411[7]),
        .R(1'b0));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[0]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[10]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[11]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[12]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[13]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[14]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[15]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[1]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[2]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[3]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[4]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[5]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[6]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[7]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[8]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  FDRE \agg_tmp9_i_i_0_i_reg_460_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_i_reg_4480),
        .D(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .Q(agg_tmp9_i_i_0_i_reg_460[9]),
        .R(\agg_tmp12_i_i_0_i_reg_448[15]_i_1_n_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0 angle_V_0_U
       (.DOUTBDOUT(angle_V_0_q1),
        .Q({\zext_ln324_reg_905_reg_n_5_[10] ,\zext_ln324_reg_905_reg_n_5_[9] ,\zext_ln324_reg_905_reg_n_5_[8] ,\zext_ln324_reg_905_reg_n_5_[7] ,\zext_ln324_reg_905_reg_n_5_[6] ,\zext_ln324_reg_905_reg_n_5_[5] ,\zext_ln324_reg_905_reg_n_5_[4] ,\zext_ln324_reg_905_reg_n_5_[3] ,\zext_ln324_reg_905_reg_n_5_[2] ,\zext_ln324_reg_905_reg_n_5_[1] ,\zext_ln324_reg_905_reg_n_5_[0] }),
        .angle_V_0_ce1(angle_V_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter4_reg(angle_V_0_U_n_13),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .ram_reg_bram_0_1(ap_enable_reg_pp0_iter1_reg_n_5),
        .ram_reg_bram_0_2({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[1] }),
        .ram_reg_bram_0_3(cmp_i_i161_i_i_reg_879),
        .ram_reg_bram_0_4(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .ram_reg_bram_0_5(\trunc_ln214_reg_887_reg_n_5_[0] ),
        .ram_reg_bram_0_6(ram_reg_bram_0_0),
        .ram_reg_bram_0_7(zext_ln538_reg_845_reg),
        .ram_reg_bram_0_8({\empty_46_reg_399_reg_n_5_[10] ,\empty_46_reg_399_reg_n_5_[9] ,\empty_46_reg_399_reg_n_5_[8] ,\empty_46_reg_399_reg_n_5_[7] ,\empty_46_reg_399_reg_n_5_[6] ,\empty_46_reg_399_reg_n_5_[5] ,\empty_46_reg_399_reg_n_5_[4] ,\empty_46_reg_399_reg_n_5_[3] ,\empty_46_reg_399_reg_n_5_[2] ,\empty_46_reg_399_reg_n_5_[1] ,\empty_46_reg_399_reg_n_5_[0] }),
        .ram_reg_bram_0_9(ap_enable_reg_pp1_iter4_reg_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9 angle_V_1_U
       (.D({angle_V_1_U_n_6,angle_V_1_U_n_7,angle_V_1_U_n_8,angle_V_1_U_n_9,angle_V_1_U_n_10,angle_V_1_U_n_11,angle_V_1_U_n_12,angle_V_1_U_n_13}),
        .DOUTBDOUT(angle_V_0_q1),
        .Q({\empty_46_reg_399_reg_n_5_[10] ,\empty_46_reg_399_reg_n_5_[9] ,\empty_46_reg_399_reg_n_5_[8] ,\empty_46_reg_399_reg_n_5_[7] ,\empty_46_reg_399_reg_n_5_[6] ,\empty_46_reg_399_reg_n_5_[5] ,\empty_46_reg_399_reg_n_5_[4] ,\empty_46_reg_399_reg_n_5_[3] ,\empty_46_reg_399_reg_n_5_[2] ,\empty_46_reg_399_reg_n_5_[1] ,\empty_46_reg_399_reg_n_5_[0] }),
        .agg_tmp12_i_i_0_i_reg_4480(agg_tmp12_i_i_0_i_reg_4480),
        .angle_V_0_ce1(angle_V_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .\cmp_i_i161_i_i_reg_879_reg[0] (angle_V_1_U_n_14),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0({\zext_ln324_reg_905_reg_n_5_[10] ,\zext_ln324_reg_905_reg_n_5_[9] ,\zext_ln324_reg_905_reg_n_5_[8] ,\zext_ln324_reg_905_reg_n_5_[7] ,\zext_ln324_reg_905_reg_n_5_[6] ,\zext_ln324_reg_905_reg_n_5_[5] ,\zext_ln324_reg_905_reg_n_5_[4] ,\zext_ln324_reg_905_reg_n_5_[3] ,\zext_ln324_reg_905_reg_n_5_[2] ,\zext_ln324_reg_905_reg_n_5_[1] ,\zext_ln324_reg_905_reg_n_5_[0] }),
        .ram_reg_bram_0_0(cmp_i_i161_i_i_reg_879),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(\trunc_ln214_reg_887_reg_n_5_[0] ),
        .ram_reg_bram_0_3(buf_V_0_U_n_22),
        .ram_reg_bram_0_4(buf_V_0_U_n_24),
        .ram_reg_bram_0_5(ap_enable_reg_pp1_iter3_reg_n_5),
        .ram_reg_bram_0_6(ap_enable_reg_pp1_iter4_reg_n_5),
        .ram_reg_bram_0_7(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .trunc_ln230_reg_891(trunc_ln230_reg_891));
  LUT6 #(
    .INIT(64'hF2F2F2F222F2F2F2)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Q[0]),
        .I1(\empty_44_reg_351_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(p_c1_empty_n),
        .I4(p_c_empty_n),
        .I5(\ap_CS_fsm[0]_i_3__0_n_5 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\cmp_i_i161_i_i_reg_879[0]_i_2_n_5 ),
        .I1(empty_44_reg_351_reg[2]),
        .I2(empty_44_reg_351_reg[1]),
        .I3(empty_44_reg_351_reg[10]),
        .I4(empty_44_reg_351_reg[9]),
        .I5(\ap_CS_fsm[0]_i_4_n_5 ),
        .O(\empty_44_reg_351_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(start_once_reg),
        .I1(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .O(\ap_CS_fsm[0]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(empty_44_reg_351_reg[5]),
        .I1(empty_44_reg_351_reg[3]),
        .I2(empty_44_reg_351_reg[4]),
        .I3(empty_44_reg_351_reg[0]),
        .O(\ap_CS_fsm[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF575)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(start_once_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\ap_CS_fsm[1]_i_3__0_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(start_once_reg),
        .I1(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I3(p_c_empty_n),
        .I4(p_c1_empty_n),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFF0070)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(magnitude_mat_data_empty_n),
        .I1(phase_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I4(buf_V_0_U_n_23),
        .O(\ap_CS_fsm[1]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ram_reg_bram_0),
        .I3(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg_n_5_[1] ),
        .I5(buf_V_0_U_n_23),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q[1]),
        .I1(nms_mat_data_full_n),
        .I2(p_0_in0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFF557555755575)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .I1(ram_reg_bram_0),
        .I2(cmp_i_i161_i_i_reg_879),
        .I3(buf_V_0_U_n_24),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(\ap_CS_fsm[4]_i_2__1_n_5 ),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFF10FFFF)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(nms_mat_data_full_n),
        .I1(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4_reg_n_5),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(ap_enable_reg_pp1_iter3_reg_n_5),
        .O(\ap_CS_fsm[4]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(buf_V_0_U_n_22),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_enable_reg_pp1_iter3_reg_n_5),
        .I3(\ap_CS_fsm[5]_i_2__0_n_5 ),
        .I4(nms_mat_data_full_n),
        .I5(Q[1]),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFBBBFFFF00000000)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(phase_mat_data_empty_n),
        .I3(magnitude_mat_data_empty_n),
        .I4(cmp_i_i161_i_i_reg_879),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[5]_i_2__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(p_0_in0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A8A008A)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\ap_CS_fsm[1]_i_3__0_n_5 ),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080AA0080800000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[1]_i_3__0_n_5 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(p_1_in),
        .I5(start_once_reg_reg_0),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I1(magnitude_mat_data_empty_n),
        .I2(phase_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE00AE00FF00AF00)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0_i_2_n_5),
        .I1(\icmp_ln882_1_reg_896[0]_i_4_n_5 ),
        .I2(ap_enable_reg_pp1_iter0_i_3_n_5),
        .I3(ap_enable_reg_pp1_iter0_i_4_n_5),
        .I4(\icmp_ln882_1_reg_896[0]_i_3_n_5 ),
        .I5(ap_enable_reg_pp1_iter0_reg_0),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_enable_reg_pp1_iter4_reg_n_5),
        .I1(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I2(nms_mat_data_full_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter0_i_3
       (.I0(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter0_i_3_n_5));
  LUT3 #(
    .INIT(8'hD0)) 
    ap_enable_reg_pp1_iter0_i_4
       (.I0(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8A8A8AAAAAAAAA)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(buf_V_0_U_n_22),
        .I1(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(phase_mat_data_empty_n),
        .I4(magnitude_mat_data_empty_n),
        .I5(cmp_i_i161_i_i_reg_879),
        .O(ap_block_pp1_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SR));
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp1_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_enable_reg_pp1_iter3_reg_n_5),
        .I3(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter3_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter3_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp1_iter4_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter4_i_2_n_5),
        .I2(ap_enable_reg_pp1_iter4_reg_n_5),
        .I3(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter4_i_1__0_n_5));
  LUT6 #(
    .INIT(64'hBB00BB00BF00BB00)) 
    ap_enable_reg_pp1_iter4_i_2
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(buf_V_0_U_n_22),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(ap_enable_reg_pp1_iter3_reg_n_5),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .O(ap_enable_reg_pp1_iter4_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter4_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter4_reg_n_5),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0 buf_V_0_U
       (.DOUTBDOUT(buf_V_0_q1),
        .E(buf_V_0_U_n_21),
        .Q(empty_46_reg_399_pp1_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter1_reg(buf_V_0_U_n_24),
        .buf_V_0_ce1(buf_V_0_ce1),
        .\empty_reg_340_reg[10] (ap_enable_reg_pp0_iter1_reg_n_5),
        .\empty_reg_340_reg[10]_0 (ram_reg_bram_0),
        .\empty_reg_340_reg[10]_1 (\icmp_ln882_reg_836_reg_n_5_[0] ),
        .\empty_reg_340_reg[5] (buf_V_0_U_n_23),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .internal_full_n_reg(buf_V_0_U_n_22),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0(cmp_i_i161_i_i_reg_879),
        .ram_reg_bram_0_0({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[1] }),
        .ram_reg_bram_0_1(empty_reg_340_reg),
        .ram_reg_bram_0_2(trunc_ln213_reg_883),
        .ram_reg_bram_0_3(ram_reg_bram_0_1),
        .ram_reg_bram_0_4({\empty_46_reg_399_reg_n_5_[10] ,\empty_46_reg_399_reg_n_5_[9] ,\empty_46_reg_399_reg_n_5_[8] ,\empty_46_reg_399_reg_n_5_[7] ,\empty_46_reg_399_reg_n_5_[6] ,\empty_46_reg_399_reg_n_5_[5] ,\empty_46_reg_399_reg_n_5_[4] ,\empty_46_reg_399_reg_n_5_[3] ,\empty_46_reg_399_reg_n_5_[2] ,\empty_46_reg_399_reg_n_5_[1] ,\empty_46_reg_399_reg_n_5_[0] }),
        .ram_reg_bram_0_5(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .ram_reg_bram_0_6(ap_enable_reg_pp1_iter4_reg_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10 buf_V_1_U
       (.DOUTBDOUT(buf_V_1_q1),
        .Q(empty_46_reg_399_pp1_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .buf_V_0_ce1(buf_V_0_ce1),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .ram_reg_bram_0_1(ap_enable_reg_pp0_iter1_reg_n_5),
        .ram_reg_bram_0_10(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .ram_reg_bram_0_2({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[1] }),
        .ram_reg_bram_0_3(angle_V_0_U_n_13),
        .ram_reg_bram_0_4(cmp_i_i161_i_i_reg_879),
        .ram_reg_bram_0_5(trunc_ln213_reg_883),
        .ram_reg_bram_0_6(buf_V_0_U_n_24),
        .ram_reg_bram_0_7(ram_reg_bram_0_1),
        .ram_reg_bram_0_8(zext_ln538_reg_845_reg),
        .ram_reg_bram_0_9({\empty_46_reg_399_reg_n_5_[10] ,\empty_46_reg_399_reg_n_5_[9] ,\empty_46_reg_399_reg_n_5_[8] ,\empty_46_reg_399_reg_n_5_[7] ,\empty_46_reg_399_reg_n_5_[6] ,\empty_46_reg_399_reg_n_5_[5] ,\empty_46_reg_399_reg_n_5_[4] ,\empty_46_reg_399_reg_n_5_[3] ,\empty_46_reg_399_reg_n_5_[2] ,\empty_46_reg_399_reg_n_5_[1] ,\empty_46_reg_399_reg_n_5_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11 buf_V_2_U
       (.DOUTBDOUT(buf_V_2_q1),
        .Q({\empty_46_reg_399_reg_n_5_[10] ,\empty_46_reg_399_reg_n_5_[9] ,\empty_46_reg_399_reg_n_5_[8] ,\empty_46_reg_399_reg_n_5_[7] ,\empty_46_reg_399_reg_n_5_[6] ,\empty_46_reg_399_reg_n_5_[5] ,\empty_46_reg_399_reg_n_5_[4] ,\empty_46_reg_399_reg_n_5_[3] ,\empty_46_reg_399_reg_n_5_[2] ,\empty_46_reg_399_reg_n_5_[1] ,\empty_46_reg_399_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_V_0_ce1(buf_V_0_ce1),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0(empty_46_reg_399_pp1_iter1_reg),
        .ram_reg_bram_0_0(cmp_i_i161_i_i_reg_879),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(trunc_ln213_reg_883[1]),
        .ram_reg_bram_0_3(buf_V_0_U_n_22),
        .ram_reg_bram_0_4(buf_V_0_U_n_24),
        .ram_reg_bram_0_5(angle_V_1_U_n_14),
        .ram_reg_bram_0_6(ap_enable_reg_pp1_iter4_reg_n_5));
  LUT6 #(
    .INIT(64'h00001555FFFFFFFF)) 
    \cmp_i_i161_i_i_reg_879[0]_i_1 
       (.I0(\cmp_i_i161_i_i_reg_879[0]_i_2_n_5 ),
        .I1(empty_44_reg_351_reg[5]),
        .I2(empty_44_reg_351_reg[3]),
        .I3(empty_44_reg_351_reg[4]),
        .I4(empty_44_reg_351_reg[9]),
        .I5(empty_44_reg_351_reg[10]),
        .O(cmp_i_i161_i_i_fu_652_p2));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cmp_i_i161_i_i_reg_879[0]_i_2 
       (.I0(empty_44_reg_351_reg[8]),
        .I1(empty_44_reg_351_reg[7]),
        .I2(empty_44_reg_351_reg[6]),
        .O(\cmp_i_i161_i_i_reg_879[0]_i_2_n_5 ));
  FDRE \cmp_i_i161_i_i_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in6_in),
        .D(cmp_i_i161_i_i_fu_652_p2),
        .Q(cmp_i_i161_i_i_reg_879),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F22000022220000)) 
    dout_valid_i_2__0
       (.I0(dout_valid_i_3_n_5),
        .I1(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I2(buf_V_0_U_n_24),
        .I3(cmp_i_i161_i_i_reg_879),
        .I4(ram_reg_bram_0),
        .I5(buf_V_0_U_n_22),
        .O(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_phase_mat_49_read));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout_valid_i_3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .O(dout_valid_i_3_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_41_fu_116[0]_i_1 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[0]),
        .O(sel0));
  FDRE \empty_41_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(\empty_42_fu_120[1]_i_1_n_5 ),
        .D(sel0),
        .Q(\empty_41_fu_116_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \empty_42_fu_120[0]_i_1 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[0]),
        .I2(sel0__0[1]),
        .O(\empty_42_fu_120[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \empty_42_fu_120[1]_i_1 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[1]),
        .I2(sel0__0[0]),
        .I3(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .O(\empty_42_fu_120[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \empty_42_fu_120[1]_i_2 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[0]),
        .I2(sel0__0[1]),
        .O(\empty_42_fu_120[1]_i_2_n_5 ));
  FDRE \empty_42_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(\empty_42_fu_120[1]_i_1_n_5 ),
        .D(\empty_42_fu_120[0]_i_1_n_5 ),
        .Q(empty_42_fu_120[0]),
        .R(1'b0));
  FDRE \empty_42_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(\empty_42_fu_120[1]_i_1_n_5 ),
        .D(\empty_42_fu_120[1]_i_2_n_5 ),
        .Q(empty_42_fu_120[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hFEFB0001)) 
    \empty_43_fu_124[0]_i_1 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[0]),
        .I2(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .I3(sel0__0[1]),
        .I4(\empty_43_fu_124_reg_n_5_[0] ),
        .O(\empty_43_fu_124[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFC0004)) 
    \empty_43_fu_124[1]_i_1 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .I2(\empty_45_reg_363[12]_i_4_n_5 ),
        .I3(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .I4(\empty_43_fu_124_reg_n_5_[1] ),
        .O(\empty_43_fu_124[1]_i_1_n_5 ));
  FDRE \empty_43_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_43_fu_124[0]_i_1_n_5 ),
        .Q(\empty_43_fu_124_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \empty_43_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_43_fu_124[1]_i_1_n_5 ),
        .Q(\empty_43_fu_124_reg_n_5_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_44_reg_351[0]_i_1 
       (.I0(empty_44_reg_351_reg[0]),
        .O(add_ln695_4_fu_820_p2[0]));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCCCC)) 
    \empty_44_reg_351[10]_i_1 
       (.I0(empty_44_reg_351_reg[9]),
        .I1(empty_44_reg_351_reg[10]),
        .I2(empty_44_reg_351_reg[7]),
        .I3(\empty_44_reg_351[10]_i_2_n_5 ),
        .I4(empty_44_reg_351_reg[6]),
        .I5(empty_44_reg_351_reg[8]),
        .O(add_ln695_4_fu_820_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \empty_44_reg_351[10]_i_2 
       (.I0(empty_44_reg_351_reg[2]),
        .I1(empty_44_reg_351_reg[1]),
        .I2(empty_44_reg_351_reg[0]),
        .I3(empty_44_reg_351_reg[4]),
        .I4(empty_44_reg_351_reg[3]),
        .I5(empty_44_reg_351_reg[5]),
        .O(\empty_44_reg_351[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_44_reg_351[1]_i_1 
       (.I0(empty_44_reg_351_reg[0]),
        .I1(empty_44_reg_351_reg[1]),
        .O(add_ln695_4_fu_820_p2[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \empty_44_reg_351[2]_i_1 
       (.I0(empty_44_reg_351_reg[1]),
        .I1(empty_44_reg_351_reg[0]),
        .I2(empty_44_reg_351_reg[2]),
        .O(add_ln695_4_fu_820_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_44_reg_351[3]_i_1 
       (.I0(empty_44_reg_351_reg[0]),
        .I1(empty_44_reg_351_reg[1]),
        .I2(empty_44_reg_351_reg[2]),
        .I3(empty_44_reg_351_reg[3]),
        .O(add_ln695_4_fu_820_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_44_reg_351[4]_i_1 
       (.I0(empty_44_reg_351_reg[3]),
        .I1(empty_44_reg_351_reg[2]),
        .I2(empty_44_reg_351_reg[1]),
        .I3(empty_44_reg_351_reg[0]),
        .I4(empty_44_reg_351_reg[4]),
        .O(add_ln695_4_fu_820_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \empty_44_reg_351[5]_i_1 
       (.I0(empty_44_reg_351_reg[3]),
        .I1(empty_44_reg_351_reg[4]),
        .I2(empty_44_reg_351_reg[2]),
        .I3(empty_44_reg_351_reg[1]),
        .I4(empty_44_reg_351_reg[0]),
        .I5(empty_44_reg_351_reg[5]),
        .O(add_ln695_4_fu_820_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_44_reg_351[6]_i_1 
       (.I0(\empty_44_reg_351[10]_i_2_n_5 ),
        .I1(empty_44_reg_351_reg[6]),
        .O(add_ln695_4_fu_820_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \empty_44_reg_351[7]_i_1 
       (.I0(empty_44_reg_351_reg[6]),
        .I1(\empty_44_reg_351[10]_i_2_n_5 ),
        .I2(empty_44_reg_351_reg[7]),
        .O(add_ln695_4_fu_820_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \empty_44_reg_351[8]_i_1 
       (.I0(empty_44_reg_351_reg[7]),
        .I1(\empty_44_reg_351[10]_i_2_n_5 ),
        .I2(empty_44_reg_351_reg[6]),
        .I3(empty_44_reg_351_reg[8]),
        .O(add_ln695_4_fu_820_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \empty_44_reg_351[9]_i_1 
       (.I0(empty_44_reg_351_reg[8]),
        .I1(empty_44_reg_351_reg[6]),
        .I2(\empty_44_reg_351[10]_i_2_n_5 ),
        .I3(empty_44_reg_351_reg[7]),
        .I4(empty_44_reg_351_reg[9]),
        .O(add_ln695_4_fu_820_p2[9]));
  FDSE \empty_44_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[0]),
        .Q(empty_44_reg_351_reg[0]),
        .S(p_0_in0));
  FDRE \empty_44_reg_351_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[10]),
        .Q(empty_44_reg_351_reg[10]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[1]),
        .Q(empty_44_reg_351_reg[1]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[2]),
        .Q(empty_44_reg_351_reg[2]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[3]),
        .Q(empty_44_reg_351_reg[3]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[4]),
        .Q(empty_44_reg_351_reg[4]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[5]),
        .Q(empty_44_reg_351_reg[5]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[6]),
        .Q(empty_44_reg_351_reg[6]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[7]),
        .Q(empty_44_reg_351_reg[7]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[8]),
        .Q(empty_44_reg_351_reg[8]),
        .R(p_0_in0));
  FDRE \empty_44_reg_351_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_4_fu_820_p2[9]),
        .Q(empty_44_reg_351_reg[9]),
        .R(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \empty_45_reg_363[0]_i_1 
       (.I0(sel0__0[0]),
        .O(add_ln695_1_fu_760_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \empty_45_reg_363[10]_i_1 
       (.I0(sel0__0[9]),
        .I1(sel0__0[7]),
        .I2(\empty_45_reg_363[10]_i_2_n_5 ),
        .I3(sel0__0[6]),
        .I4(sel0__0[8]),
        .I5(sel0__0[10]),
        .O(add_ln695_1_fu_760_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \empty_45_reg_363[10]_i_2 
       (.I0(sel0__0[4]),
        .I1(sel0__0[2]),
        .I2(sel0__0[0]),
        .I3(sel0__0[1]),
        .I4(sel0__0[3]),
        .I5(sel0__0[5]),
        .O(\empty_45_reg_363[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \empty_45_reg_363[11]_i_1 
       (.I0(sel0__0[10]),
        .I1(sel0__0[8]),
        .I2(\empty_45_reg_363[11]_i_2_n_5 ),
        .I3(sel0__0[7]),
        .I4(sel0__0[9]),
        .I5(sel0__0[11]),
        .O(add_ln695_1_fu_760_p2[11]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \empty_45_reg_363[11]_i_2 
       (.I0(sel0__0[5]),
        .I1(sel0__0[3]),
        .I2(\empty_45_reg_363[6]_i_2_n_5 ),
        .I3(sel0__0[2]),
        .I4(sel0__0[4]),
        .I5(sel0__0[6]),
        .O(\empty_45_reg_363[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \empty_45_reg_363[12]_i_1 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[0]),
        .I2(Q[1]),
        .I3(nms_mat_data_full_n),
        .I4(sel0__0[1]),
        .I5(p_0_in0),
        .O(empty_45_reg_3630_in));
  LUT3 #(
    .INIT(8'hD2)) 
    \empty_45_reg_363[12]_i_3 
       (.I0(sel0__0[11]),
        .I1(\empty_45_reg_363[12]_i_5_n_5 ),
        .I2(sel0__0[12]),
        .O(add_ln695_1_fu_760_p2[12]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \empty_45_reg_363[12]_i_4 
       (.I0(sel0__0[12]),
        .I1(sel0__0[11]),
        .I2(sel0__0[2]),
        .I3(\empty_45_reg_363[12]_i_6_n_5 ),
        .I4(\empty_45_reg_363[12]_i_7_n_5 ),
        .O(\empty_45_reg_363[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \empty_45_reg_363[12]_i_5 
       (.I0(sel0__0[9]),
        .I1(sel0__0[7]),
        .I2(\empty_45_reg_363[10]_i_2_n_5 ),
        .I3(sel0__0[6]),
        .I4(sel0__0[8]),
        .I5(sel0__0[10]),
        .O(\empty_45_reg_363[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_45_reg_363[12]_i_6 
       (.I0(sel0__0[8]),
        .I1(sel0__0[7]),
        .I2(sel0__0[10]),
        .I3(sel0__0[9]),
        .O(\empty_45_reg_363[12]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_45_reg_363[12]_i_7 
       (.I0(sel0__0[4]),
        .I1(sel0__0[3]),
        .I2(sel0__0[6]),
        .I3(sel0__0[5]),
        .O(\empty_45_reg_363[12]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h2FFFC000)) 
    \empty_45_reg_363[1]_i_1 
       (.I0(\empty_45_reg_363[12]_i_4_n_5 ),
        .I1(sel0__0[0]),
        .I2(Q[1]),
        .I3(nms_mat_data_full_n),
        .I4(sel0__0[1]),
        .O(\empty_45_reg_363[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_45_reg_363[2]_i_1 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .I2(sel0__0[2]),
        .O(add_ln695_1_fu_760_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_45_reg_363[3]_i_1 
       (.I0(sel0__0[2]),
        .I1(sel0__0[0]),
        .I2(sel0__0[1]),
        .I3(sel0__0[3]),
        .O(add_ln695_1_fu_760_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_45_reg_363[4]_i_1 
       (.I0(sel0__0[3]),
        .I1(sel0__0[1]),
        .I2(sel0__0[0]),
        .I3(sel0__0[2]),
        .I4(sel0__0[4]),
        .O(add_ln695_1_fu_760_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \empty_45_reg_363[5]_i_1 
       (.I0(sel0__0[4]),
        .I1(sel0__0[2]),
        .I2(sel0__0[0]),
        .I3(sel0__0[1]),
        .I4(sel0__0[3]),
        .I5(sel0__0[5]),
        .O(add_ln695_1_fu_760_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \empty_45_reg_363[6]_i_1 
       (.I0(sel0__0[5]),
        .I1(sel0__0[3]),
        .I2(\empty_45_reg_363[6]_i_2_n_5 ),
        .I3(sel0__0[2]),
        .I4(sel0__0[4]),
        .I5(sel0__0[6]),
        .O(add_ln695_1_fu_760_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \empty_45_reg_363[6]_i_2 
       (.I0(sel0__0[0]),
        .I1(sel0__0[1]),
        .O(\empty_45_reg_363[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \empty_45_reg_363[7]_i_1 
       (.I0(sel0__0[6]),
        .I1(\empty_45_reg_363[10]_i_2_n_5 ),
        .I2(sel0__0[7]),
        .O(add_ln695_1_fu_760_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \empty_45_reg_363[8]_i_1 
       (.I0(sel0__0[7]),
        .I1(\empty_45_reg_363[10]_i_2_n_5 ),
        .I2(sel0__0[6]),
        .I3(sel0__0[8]),
        .O(add_ln695_1_fu_760_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \empty_45_reg_363[9]_i_1 
       (.I0(sel0__0[8]),
        .I1(sel0__0[6]),
        .I2(\empty_45_reg_363[10]_i_2_n_5 ),
        .I3(sel0__0[7]),
        .I4(sel0__0[9]),
        .O(add_ln695_1_fu_760_p2[9]));
  FDRE \empty_45_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[0]),
        .Q(sel0__0[0]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[10]),
        .Q(sel0__0[10]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[11]),
        .Q(sel0__0[11]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[12]),
        .Q(sel0__0[12]),
        .R(empty_45_reg_3630_in));
  FDSE \empty_45_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_45_reg_363[1]_i_1_n_5 ),
        .Q(sel0__0[1]),
        .S(p_0_in0));
  FDRE \empty_45_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[2]),
        .Q(sel0__0[2]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[3]),
        .Q(sel0__0[3]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[4]),
        .Q(sel0__0[4]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[5]),
        .Q(sel0__0[5]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[6]),
        .Q(sel0__0[6]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[7]),
        .Q(sel0__0[7]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[8]),
        .Q(sel0__0[8]),
        .R(empty_45_reg_3630_in));
  FDRE \empty_45_reg_363_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_1_fu_760_p2[9]),
        .Q(sel0__0[9]),
        .R(empty_45_reg_3630_in));
  LUT6 #(
    .INIT(64'h00000000BBFBFBFB)) 
    \empty_46_reg_399[10]_i_1 
       (.I0(buf_V_0_U_n_24),
        .I1(buf_V_0_U_n_22),
        .I2(cmp_i_i161_i_i_reg_879),
        .I3(magnitude_mat_data_empty_n),
        .I4(phase_mat_data_empty_n),
        .I5(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .O(\empty_46_reg_399[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000D500)) 
    \empty_46_reg_399[10]_i_2 
       (.I0(cmp_i_i161_i_i_reg_879),
        .I1(magnitude_mat_data_empty_n),
        .I2(phase_mat_data_empty_n),
        .I3(buf_V_0_U_n_22),
        .I4(buf_V_0_U_n_24),
        .O(empty_46_reg_3990));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[0] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[10] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[1] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[2] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[3] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[4] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[5] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[6] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[7] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[8] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_46_reg_399_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\empty_46_reg_399_reg_n_5_[9] ),
        .Q(empty_46_reg_399_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_46_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[0]),
        .Q(\empty_46_reg_399_reg_n_5_[0] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[10] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[10]),
        .Q(\empty_46_reg_399_reg_n_5_[10] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[1]),
        .Q(\empty_46_reg_399_reg_n_5_[1] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[2]),
        .Q(\empty_46_reg_399_reg_n_5_[2] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[3]),
        .Q(\empty_46_reg_399_reg_n_5_[3] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[4]),
        .Q(\empty_46_reg_399_reg_n_5_[4] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[5]),
        .Q(\empty_46_reg_399_reg_n_5_[5] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[6]),
        .Q(\empty_46_reg_399_reg_n_5_[6] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[7]),
        .Q(\empty_46_reg_399_reg_n_5_[7] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[8]),
        .Q(\empty_46_reg_399_reg_n_5_[8] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  FDRE \empty_46_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(empty_46_reg_3990),
        .D(add_ln695_5_reg_900_reg[9]),
        .Q(\empty_46_reg_399_reg_n_5_[9] ),
        .R(\empty_46_reg_399[10]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_340[0]_i_1 
       (.I0(empty_reg_340_reg[0]),
        .O(add_ln695_fu_560_p2[0]));
  LUT5 #(
    .INIT(32'hCDCFCFCF)) 
    \empty_reg_340[10]_i_1 
       (.I0(buf_V_0_U_n_23),
        .I1(\empty_reg_340[10]_i_4_n_5 ),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(clear));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F0F0)) 
    \empty_reg_340[10]_i_3 
       (.I0(\empty_reg_340[10]_i_5_n_5 ),
        .I1(empty_reg_340_reg[6]),
        .I2(empty_reg_340_reg[10]),
        .I3(empty_reg_340_reg[9]),
        .I4(empty_reg_340_reg[7]),
        .I5(empty_reg_340_reg[8]),
        .O(add_ln695_fu_560_p2[10]));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \empty_reg_340[10]_i_4 
       (.I0(\empty_reg_340[10]_i_6_n_5 ),
        .I1(start_once_reg),
        .I2(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I3(ram_reg_bram_0),
        .I4(p_c1_empty_n),
        .I5(p_c_empty_n),
        .O(\empty_reg_340[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \empty_reg_340[10]_i_5 
       (.I0(empty_reg_340_reg[4]),
        .I1(empty_reg_340_reg[2]),
        .I2(empty_reg_340_reg[0]),
        .I3(empty_reg_340_reg[1]),
        .I4(empty_reg_340_reg[3]),
        .I5(empty_reg_340_reg[5]),
        .O(\empty_reg_340[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \empty_reg_340[10]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I2(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(\empty_reg_340[10]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_340[1]_i_1 
       (.I0(empty_reg_340_reg[0]),
        .I1(empty_reg_340_reg[1]),
        .O(add_ln695_fu_560_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_reg_340[2]_i_1 
       (.I0(empty_reg_340_reg[1]),
        .I1(empty_reg_340_reg[0]),
        .I2(empty_reg_340_reg[2]),
        .O(add_ln695_fu_560_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_reg_340[3]_i_1 
       (.I0(empty_reg_340_reg[2]),
        .I1(empty_reg_340_reg[0]),
        .I2(empty_reg_340_reg[1]),
        .I3(empty_reg_340_reg[3]),
        .O(add_ln695_fu_560_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \empty_reg_340[4]_i_1 
       (.I0(empty_reg_340_reg[3]),
        .I1(empty_reg_340_reg[1]),
        .I2(empty_reg_340_reg[0]),
        .I3(empty_reg_340_reg[2]),
        .I4(empty_reg_340_reg[4]),
        .O(add_ln695_fu_560_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \empty_reg_340[5]_i_1 
       (.I0(empty_reg_340_reg[4]),
        .I1(empty_reg_340_reg[2]),
        .I2(empty_reg_340_reg[0]),
        .I3(empty_reg_340_reg[1]),
        .I4(empty_reg_340_reg[3]),
        .I5(empty_reg_340_reg[5]),
        .O(add_ln695_fu_560_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_340[6]_i_1 
       (.I0(\empty_reg_340[10]_i_5_n_5 ),
        .I1(empty_reg_340_reg[6]),
        .O(add_ln695_fu_560_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \empty_reg_340[7]_i_1 
       (.I0(empty_reg_340_reg[6]),
        .I1(\empty_reg_340[10]_i_5_n_5 ),
        .I2(empty_reg_340_reg[7]),
        .O(add_ln695_fu_560_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \empty_reg_340[8]_i_1 
       (.I0(empty_reg_340_reg[7]),
        .I1(\empty_reg_340[10]_i_5_n_5 ),
        .I2(empty_reg_340_reg[6]),
        .I3(empty_reg_340_reg[8]),
        .O(add_ln695_fu_560_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \empty_reg_340[9]_i_1 
       (.I0(empty_reg_340_reg[7]),
        .I1(empty_reg_340_reg[8]),
        .I2(\empty_reg_340[10]_i_5_n_5 ),
        .I3(empty_reg_340_reg[6]),
        .I4(empty_reg_340_reg[9]),
        .O(add_ln695_fu_560_p2[9]));
  FDRE \empty_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[0]),
        .Q(empty_reg_340_reg[0]),
        .R(clear));
  FDRE \empty_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[10]),
        .Q(empty_reg_340_reg[10]),
        .R(clear));
  FDRE \empty_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[1]),
        .Q(empty_reg_340_reg[1]),
        .R(clear));
  FDRE \empty_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[2]),
        .Q(empty_reg_340_reg[2]),
        .R(clear));
  FDRE \empty_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[3]),
        .Q(empty_reg_340_reg[3]),
        .R(clear));
  FDRE \empty_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[4]),
        .Q(empty_reg_340_reg[4]),
        .R(clear));
  FDRE \empty_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[5]),
        .Q(empty_reg_340_reg[5]),
        .R(clear));
  FDRE \empty_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[6]),
        .Q(empty_reg_340_reg[6]),
        .R(clear));
  FDRE \empty_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[7]),
        .Q(empty_reg_340_reg[7]),
        .R(clear));
  FDRE \empty_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[8]),
        .Q(empty_reg_340_reg[8]),
        .R(clear));
  FDRE \empty_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(buf_V_0_U_n_21),
        .D(add_ln695_fu_560_p2[9]),
        .Q(empty_reg_340_reg[9]),
        .R(clear));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFFindmax3x3_3_0_12_s grp_xFFindmax3x3_3_0_12_s_fu_498
       (.CO(p_5_in6_in),
        .DI({icmp_ln890_fu_120_p2_carry_i_1_n_5,icmp_ln890_fu_120_p2_carry_i_2_n_5,icmp_ln890_fu_120_p2_carry_i_3_n_5,icmp_ln890_fu_120_p2_carry_i_4_n_5,icmp_ln890_fu_120_p2_carry_i_5_n_5,icmp_ln890_fu_120_p2_carry_i_6_n_5,icmp_ln890_fu_120_p2_carry_i_7_n_5,icmp_ln890_fu_120_p2_carry_i_8_n_5}),
        .S({icmp_ln890_fu_120_p2_carry_i_9_n_5,icmp_ln890_fu_120_p2_carry_i_10_n_5,icmp_ln890_fu_120_p2_carry_i_11_n_5,icmp_ln890_fu_120_p2_carry_i_12_n_5,icmp_ln890_fu_120_p2_carry_i_13_n_5,icmp_ln890_fu_120_p2_carry_i_14_n_5,icmp_ln890_fu_120_p2_carry_i_15_n_5,icmp_ln890_fu_120_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][0]_i_2 ({icmp_ln890_3_fu_174_p2_carry_i_1_n_5,icmp_ln890_3_fu_174_p2_carry_i_2_n_5,icmp_ln890_3_fu_174_p2_carry_i_3_n_5,icmp_ln890_3_fu_174_p2_carry_i_4_n_5,icmp_ln890_3_fu_174_p2_carry_i_5_n_5,icmp_ln890_3_fu_174_p2_carry_i_6_n_5,icmp_ln890_3_fu_174_p2_carry_i_7_n_5,icmp_ln890_3_fu_174_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][0]_i_2_0 ({icmp_ln890_3_fu_174_p2_carry_i_9_n_5,icmp_ln890_3_fu_174_p2_carry_i_10_n_5,icmp_ln890_3_fu_174_p2_carry_i_11_n_5,icmp_ln890_3_fu_174_p2_carry_i_12_n_5,icmp_ln890_3_fu_174_p2_carry_i_13_n_5,icmp_ln890_3_fu_174_p2_carry_i_14_n_5,icmp_ln890_3_fu_174_p2_carry_i_15_n_5,icmp_ln890_3_fu_174_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][0]_i_2_1 ({icmp_ln890_4_fu_180_p2_carry_i_1_n_5,icmp_ln890_4_fu_180_p2_carry_i_2_n_5,icmp_ln890_4_fu_180_p2_carry_i_3_n_5,icmp_ln890_4_fu_180_p2_carry_i_4_n_5,icmp_ln890_4_fu_180_p2_carry_i_5_n_5,icmp_ln890_4_fu_180_p2_carry_i_6_n_5,icmp_ln890_4_fu_180_p2_carry_i_7_n_5,icmp_ln890_4_fu_180_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][0]_i_2_2 ({icmp_ln890_4_fu_180_p2_carry_i_9_n_5,icmp_ln890_4_fu_180_p2_carry_i_10_n_5,icmp_ln890_4_fu_180_p2_carry_i_11_n_5,icmp_ln890_4_fu_180_p2_carry_i_12_n_5,icmp_ln890_4_fu_180_p2_carry_i_13_n_5,icmp_ln890_4_fu_180_p2_carry_i_14_n_5,icmp_ln890_4_fu_180_p2_carry_i_15_n_5,icmp_ln890_4_fu_180_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][0]_i_5 ({icmp_ln886_fu_138_p2_carry_i_1_n_5,icmp_ln886_fu_138_p2_carry_i_2_n_5,icmp_ln886_fu_138_p2_carry_i_3_n_5,icmp_ln886_fu_138_p2_carry_i_4_n_5,icmp_ln886_fu_138_p2_carry_i_5_n_5,icmp_ln886_fu_138_p2_carry_i_6_n_5,icmp_ln886_fu_138_p2_carry_i_7_n_5,icmp_ln886_fu_138_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][0]_i_5_0 ({icmp_ln886_fu_138_p2_carry_i_9_n_5,icmp_ln886_fu_138_p2_carry_i_10_n_5,icmp_ln886_fu_138_p2_carry_i_11_n_5,icmp_ln886_fu_138_p2_carry_i_12_n_5,icmp_ln886_fu_138_p2_carry_i_13_n_5,icmp_ln886_fu_138_p2_carry_i_14_n_5,icmp_ln886_fu_138_p2_carry_i_15_n_5,icmp_ln886_fu_138_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][0]_i_5_1 ({icmp_ln890_1_fu_132_p2_carry_i_1_n_5,icmp_ln890_1_fu_132_p2_carry_i_2_n_5,icmp_ln890_1_fu_132_p2_carry_i_3_n_5,icmp_ln890_1_fu_132_p2_carry_i_4_n_5,icmp_ln890_1_fu_132_p2_carry_i_5_n_5,icmp_ln890_1_fu_132_p2_carry_i_6_n_5,icmp_ln890_1_fu_132_p2_carry_i_7_n_5,icmp_ln890_1_fu_132_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][0]_i_5_2 ({icmp_ln890_1_fu_132_p2_carry_i_9_n_5,icmp_ln890_1_fu_132_p2_carry_i_10_n_5,icmp_ln890_1_fu_132_p2_carry_i_11_n_5,icmp_ln890_1_fu_132_p2_carry_i_12_n_5,icmp_ln890_1_fu_132_p2_carry_i_13_n_5,icmp_ln890_1_fu_132_p2_carry_i_14_n_5,icmp_ln890_1_fu_132_p2_carry_i_15_n_5,icmp_ln890_1_fu_132_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][1]_i_7 ({icmp_ln890_7_fu_222_p2_carry_i_1_n_5,icmp_ln890_7_fu_222_p2_carry_i_2_n_5,icmp_ln890_7_fu_222_p2_carry_i_3_n_5,icmp_ln890_7_fu_222_p2_carry_i_4_n_5,icmp_ln890_7_fu_222_p2_carry_i_5_n_5,icmp_ln890_7_fu_222_p2_carry_i_6_n_5,icmp_ln890_7_fu_222_p2_carry_i_7_n_5,icmp_ln890_7_fu_222_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][1]_i_7_0 ({icmp_ln890_7_fu_222_p2_carry_i_9_n_5,icmp_ln890_7_fu_222_p2_carry_i_10_n_5,icmp_ln890_7_fu_222_p2_carry_i_11_n_5,icmp_ln890_7_fu_222_p2_carry_i_12_n_5,icmp_ln890_7_fu_222_p2_carry_i_13_n_5,icmp_ln890_7_fu_222_p2_carry_i_14_n_5,icmp_ln890_7_fu_222_p2_carry_i_15_n_5,icmp_ln890_7_fu_222_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][1]_i_7_1 ({icmp_ln890_6_fu_216_p2_carry_i_1_n_5,icmp_ln890_6_fu_216_p2_carry_i_2_n_5,icmp_ln890_6_fu_216_p2_carry_i_3_n_5,icmp_ln890_6_fu_216_p2_carry_i_4_n_5,icmp_ln890_6_fu_216_p2_carry_i_5_n_5,icmp_ln890_6_fu_216_p2_carry_i_6_n_5,icmp_ln890_6_fu_216_p2_carry_i_7_n_5,icmp_ln890_6_fu_216_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][1]_i_7_2 ({icmp_ln890_6_fu_216_p2_carry_i_9_n_5,icmp_ln890_6_fu_216_p2_carry_i_10_n_5,icmp_ln890_6_fu_216_p2_carry_i_11_n_5,icmp_ln890_6_fu_216_p2_carry_i_12_n_5,icmp_ln890_6_fu_216_p2_carry_i_13_n_5,icmp_ln890_6_fu_216_p2_carry_i_14_n_5,icmp_ln890_6_fu_216_p2_carry_i_15_n_5,icmp_ln890_6_fu_216_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][1]_i_8 ({icmp_ln886_1_fu_198_p2_carry_i_1_n_5,icmp_ln886_1_fu_198_p2_carry_i_2_n_5,icmp_ln886_1_fu_198_p2_carry_i_3_n_5,icmp_ln886_1_fu_198_p2_carry_i_4_n_5,icmp_ln886_1_fu_198_p2_carry_i_5_n_5,icmp_ln886_1_fu_198_p2_carry_i_6_n_5,icmp_ln886_1_fu_198_p2_carry_i_7_n_5,icmp_ln886_1_fu_198_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][1]_i_8_0 ({icmp_ln886_1_fu_198_p2_carry_i_9_n_5,icmp_ln886_1_fu_198_p2_carry_i_10_n_5,icmp_ln886_1_fu_198_p2_carry_i_11_n_5,icmp_ln886_1_fu_198_p2_carry_i_12_n_5,icmp_ln886_1_fu_198_p2_carry_i_13_n_5,icmp_ln886_1_fu_198_p2_carry_i_14_n_5,icmp_ln886_1_fu_198_p2_carry_i_15_n_5,icmp_ln886_1_fu_198_p2_carry_i_16_n_5}),
        .\SRL_SIG[0][1]_i_8_1 ({icmp_ln890_5_fu_192_p2_carry_i_1_n_5,icmp_ln890_5_fu_192_p2_carry_i_2_n_5,icmp_ln890_5_fu_192_p2_carry_i_3_n_5,icmp_ln890_5_fu_192_p2_carry_i_4_n_5,icmp_ln890_5_fu_192_p2_carry_i_5_n_5,icmp_ln890_5_fu_192_p2_carry_i_6_n_5,icmp_ln890_5_fu_192_p2_carry_i_7_n_5,icmp_ln890_5_fu_192_p2_carry_i_8_n_5}),
        .\SRL_SIG[0][1]_i_8_2 ({icmp_ln890_5_fu_192_p2_carry_i_9_n_5,icmp_ln890_5_fu_192_p2_carry_i_10_n_5,icmp_ln890_5_fu_192_p2_carry_i_11_n_5,icmp_ln890_5_fu_192_p2_carry_i_12_n_5,icmp_ln890_5_fu_192_p2_carry_i_13_n_5,icmp_ln890_5_fu_192_p2_carry_i_14_n_5,icmp_ln890_5_fu_192_p2_carry_i_15_n_5,icmp_ln890_5_fu_192_p2_carry_i_16_n_5}),
        .\SRL_SIG_reg[0][1] ({icmp_ln890_2_fu_160_p2_carry_i_1_n_5,icmp_ln890_2_fu_160_p2_carry_i_2_n_5,icmp_ln890_2_fu_160_p2_carry_i_3_n_5,icmp_ln890_2_fu_160_p2_carry_i_4_n_5,icmp_ln890_2_fu_160_p2_carry_i_5_n_5,icmp_ln890_2_fu_160_p2_carry_i_6_n_5,icmp_ln890_2_fu_160_p2_carry_i_7_n_5,icmp_ln890_2_fu_160_p2_carry_i_8_n_5}),
        .\SRL_SIG_reg[0][1]_0 ({icmp_ln890_2_fu_160_p2_carry_i_9_n_5,icmp_ln890_2_fu_160_p2_carry_i_10_n_5,icmp_ln890_2_fu_160_p2_carry_i_11_n_5,icmp_ln890_2_fu_160_p2_carry_i_12_n_5,icmp_ln890_2_fu_160_p2_carry_i_13_n_5,icmp_ln890_2_fu_160_p2_carry_i_14_n_5,icmp_ln890_2_fu_160_p2_carry_i_15_n_5,icmp_ln890_2_fu_160_p2_carry_i_16_n_5}),
        .\agg_tmp12_i_i_0_i_reg_448_reg[14] (grp_xFFindmax3x3_3_0_12_s_fu_498_n_14),
        .\agg_tmp12_i_i_0_i_reg_448_reg[15] (icmp_ln890_6_fu_216_p2),
        .\agg_tmp12_i_i_0_i_reg_448_reg[15]_0 (icmp_ln886_1_fu_198_p2),
        .\agg_tmp12_i_i_0_i_reg_448_reg[15]_1 (icmp_ln890_5_fu_192_p2),
        .\agg_tmp12_i_i_0_i_reg_448_reg[15]_2 (icmp_ln890_4_fu_180_p2),
        .\agg_tmp12_i_i_0_i_reg_448_reg[15]_3 (icmp_ln890_1_fu_132_p2),
        .\l00_buf_V_2_reg_930_reg[14] (icmp_ln890_3_fu_174_p2),
        .\l10_buf_V_2_reg_936_reg[15] (icmp_ln886_fu_138_p2),
        .\l20_buf_V_2_reg_942_reg[14] (icmp_ln890_7_fu_222_p2));
  FDRE \high_threshold_read_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [0]),
        .Q(high_threshold_read_reg_831[0]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [1]),
        .Q(high_threshold_read_reg_831[1]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [2]),
        .Q(high_threshold_read_reg_831[2]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [3]),
        .Q(high_threshold_read_reg_831[3]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [4]),
        .Q(high_threshold_read_reg_831[4]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [5]),
        .Q(high_threshold_read_reg_831[5]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [6]),
        .Q(high_threshold_read_reg_831[6]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(\high_threshold_read_reg_831_reg[7]_0 [7]),
        .Q(high_threshold_read_reg_831[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FFFFFF88000000)) 
    \icmp_ln874_4_reg_926[0]_i_1 
       (.I0(\icmp_ln874_4_reg_926[0]_i_2_n_5 ),
        .I1(\icmp_ln874_4_reg_926[0]_i_3_n_5 ),
        .I2(icmp_ln882_1_reg_896_pp1_iter1_reg),
        .I3(angle_V_1_U_n_14),
        .I4(buf_V_0_U_n_22),
        .I5(\icmp_ln874_4_reg_926_reg_n_5_[0] ),
        .O(\icmp_ln874_4_reg_926[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln874_4_reg_926[0]_i_2 
       (.I0(empty_46_reg_399_pp1_iter1_reg[2]),
        .I1(empty_46_reg_399_pp1_iter1_reg[3]),
        .I2(empty_46_reg_399_pp1_iter1_reg[0]),
        .I3(empty_46_reg_399_pp1_iter1_reg[1]),
        .I4(empty_46_reg_399_pp1_iter1_reg[5]),
        .I5(empty_46_reg_399_pp1_iter1_reg[4]),
        .O(\icmp_ln874_4_reg_926[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln874_4_reg_926[0]_i_3 
       (.I0(empty_46_reg_399_pp1_iter1_reg[8]),
        .I1(empty_46_reg_399_pp1_iter1_reg[9]),
        .I2(empty_46_reg_399_pp1_iter1_reg[6]),
        .I3(empty_46_reg_399_pp1_iter1_reg[7]),
        .I4(icmp_ln882_1_reg_896_pp1_iter1_reg),
        .I5(empty_46_reg_399_pp1_iter1_reg[10]),
        .O(\icmp_ln874_4_reg_926[0]_i_3_n_5 ));
  FDRE \icmp_ln874_4_reg_926_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln874_4_reg_926_reg_n_5_[0] ),
        .Q(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln874_4_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln874_4_reg_926[0]_i_1_n_5 ),
        .Q(\icmp_ln874_4_reg_926_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    \icmp_ln882_1_reg_896[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(angle_V_1_U_n_14),
        .I2(ap_enable_reg_pp1_iter4_reg_n_5),
        .I3(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I4(nms_mat_data_full_n),
        .O(empty_46_reg_399_pp1_iter1_reg0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \icmp_ln882_1_reg_896[0]_i_2 
       (.I0(\icmp_ln882_1_reg_896[0]_i_3_n_5 ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .I3(\icmp_ln882_1_reg_896[0]_i_4_n_5 ),
        .O(icmp_ln882_1_fu_670_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln882_1_reg_896[0]_i_3 
       (.I0(\icmp_ln882_1_reg_896[0]_i_5_n_5 ),
        .I1(\empty_46_reg_399_reg_n_5_[3] ),
        .I2(\empty_46_reg_399_reg_n_5_[4] ),
        .I3(\empty_46_reg_399_reg_n_5_[1] ),
        .I4(\empty_46_reg_399_reg_n_5_[2] ),
        .O(\icmp_ln882_1_reg_896[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln882_1_reg_896[0]_i_4 
       (.I0(\icmp_ln882_1_reg_896[0]_i_6_n_5 ),
        .I1(add_ln695_5_reg_900_reg[3]),
        .I2(add_ln695_5_reg_900_reg[4]),
        .I3(add_ln695_5_reg_900_reg[1]),
        .I4(add_ln695_5_reg_900_reg[2]),
        .O(\icmp_ln882_1_reg_896[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln882_1_reg_896[0]_i_5 
       (.I0(\empty_46_reg_399_reg_n_5_[9] ),
        .I1(\empty_46_reg_399_reg_n_5_[10] ),
        .I2(\empty_46_reg_399_reg_n_5_[5] ),
        .I3(\empty_46_reg_399_reg_n_5_[6] ),
        .I4(\empty_46_reg_399_reg_n_5_[0] ),
        .I5(\icmp_ln882_1_reg_896[0]_i_7_n_5 ),
        .O(\icmp_ln882_1_reg_896[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln882_1_reg_896[0]_i_6 
       (.I0(add_ln695_5_reg_900_reg[9]),
        .I1(add_ln695_5_reg_900_reg[10]),
        .I2(add_ln695_5_reg_900_reg[5]),
        .I3(add_ln695_5_reg_900_reg[6]),
        .I4(add_ln695_5_reg_900_reg[0]),
        .I5(\icmp_ln882_1_reg_896[0]_i_8_n_5 ),
        .O(\icmp_ln882_1_reg_896[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln882_1_reg_896[0]_i_7 
       (.I0(\empty_46_reg_399_reg_n_5_[7] ),
        .I1(\empty_46_reg_399_reg_n_5_[8] ),
        .O(\icmp_ln882_1_reg_896[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln882_1_reg_896[0]_i_8 
       (.I0(add_ln695_5_reg_900_reg[7]),
        .I1(add_ln695_5_reg_900_reg[8]),
        .O(\icmp_ln882_1_reg_896[0]_i_8_n_5 ));
  FDRE \icmp_ln882_1_reg_896_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .Q(icmp_ln882_1_reg_896_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln882_1_reg_896_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln882_1_reg_896_pp1_iter1_reg),
        .Q(icmp_ln882_1_reg_896_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln882_1_reg_896_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln882_1_reg_896_pp1_iter2_reg),
        .Q(\icmp_ln882_1_reg_896_pp1_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln882_1_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(empty_46_reg_399_pp1_iter1_reg0),
        .D(icmp_ln882_1_fu_670_p2),
        .Q(\icmp_ln882_1_reg_896_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55555111FFFF0000)) 
    \icmp_ln882_reg_836[0]_i_1 
       (.I0(buf_V_0_U_n_23),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(phase_mat_data_empty_n),
        .I3(magnitude_mat_data_empty_n),
        .I4(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I5(\ap_CS_fsm_reg_n_5_[1] ),
        .O(\icmp_ln882_reg_836[0]_i_1_n_5 ));
  FDRE \icmp_ln882_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln882_reg_836[0]_i_1_n_5 ),
        .Q(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0A8E)) 
    icmp_ln886_1_fu_198_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[14]),
        .I2(agg_tmp23_i_i_0_i_reg_423[15]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_10
       (.I0(agg_tmp23_i_i_0_i_reg_423[13]),
        .I1(agg_tmp23_i_i_0_i_reg_423[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_11
       (.I0(agg_tmp23_i_i_0_i_reg_423[11]),
        .I1(agg_tmp23_i_i_0_i_reg_423[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_12
       (.I0(agg_tmp23_i_i_0_i_reg_423[9]),
        .I1(agg_tmp23_i_i_0_i_reg_423[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_13
       (.I0(agg_tmp23_i_i_0_i_reg_423[7]),
        .I1(agg_tmp23_i_i_0_i_reg_423[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_14
       (.I0(agg_tmp23_i_i_0_i_reg_423[5]),
        .I1(agg_tmp23_i_i_0_i_reg_423[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_15
       (.I0(agg_tmp23_i_i_0_i_reg_423[3]),
        .I1(agg_tmp23_i_i_0_i_reg_423[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_16
       (.I0(agg_tmp23_i_i_0_i_reg_423[1]),
        .I1(agg_tmp23_i_i_0_i_reg_423[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[12]),
        .I2(agg_tmp23_i_i_0_i_reg_423[13]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[10]),
        .I2(agg_tmp23_i_i_0_i_reg_423[11]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[8]),
        .I2(agg_tmp23_i_i_0_i_reg_423[9]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[6]),
        .I2(agg_tmp23_i_i_0_i_reg_423[7]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[4]),
        .I2(agg_tmp23_i_i_0_i_reg_423[5]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[2]),
        .I2(agg_tmp23_i_i_0_i_reg_423[3]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h50D4)) 
    icmp_ln886_1_fu_198_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(agg_tmp23_i_i_0_i_reg_423[0]),
        .I2(agg_tmp23_i_i_0_i_reg_423[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln886_1_fu_198_p2_carry_i_9
       (.I0(agg_tmp23_i_i_0_i_reg_423[15]),
        .I1(agg_tmp23_i_i_0_i_reg_423[14]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln886_1_fu_198_p2_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'hF5FD0004)) 
    icmp_ln886_fu_138_p2_carry_i_1
       (.I0(l10_buf_V_2_reg_936[15]),
        .I1(l10_buf_V_2_reg_936[14]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln886_fu_138_p2_carry_i_1_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_10
       (.I0(l10_buf_V_2_reg_936[13]),
        .I1(l10_buf_V_2_reg_936[12]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .O(icmp_ln886_fu_138_p2_carry_i_10_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_11
       (.I0(l10_buf_V_2_reg_936[11]),
        .I1(l10_buf_V_2_reg_936[10]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .O(icmp_ln886_fu_138_p2_carry_i_11_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_12
       (.I0(l10_buf_V_2_reg_936[9]),
        .I1(l10_buf_V_2_reg_936[8]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .O(icmp_ln886_fu_138_p2_carry_i_12_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_13
       (.I0(l10_buf_V_2_reg_936[7]),
        .I1(l10_buf_V_2_reg_936[6]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .O(icmp_ln886_fu_138_p2_carry_i_13_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_14
       (.I0(l10_buf_V_2_reg_936[5]),
        .I1(l10_buf_V_2_reg_936[4]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .O(icmp_ln886_fu_138_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_15
       (.I0(l10_buf_V_2_reg_936[3]),
        .I1(l10_buf_V_2_reg_936[2]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .O(icmp_ln886_fu_138_p2_carry_i_15_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_16
       (.I0(l10_buf_V_2_reg_936[1]),
        .I1(l10_buf_V_2_reg_936[0]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .O(icmp_ln886_fu_138_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(l10_buf_V_2_reg_936[12]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[13]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln886_fu_138_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(l10_buf_V_2_reg_936[10]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[11]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln886_fu_138_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(l10_buf_V_2_reg_936[8]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[9]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln886_fu_138_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(l10_buf_V_2_reg_936[6]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[7]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln886_fu_138_p2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(l10_buf_V_2_reg_936[4]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[5]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln886_fu_138_p2_carry_i_6_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(l10_buf_V_2_reg_936[2]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[3]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln886_fu_138_p2_carry_i_7_n_5));
  LUT5 #(
    .INIT(32'h05000D04)) 
    icmp_ln886_fu_138_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(l10_buf_V_2_reg_936[0]),
        .I2(Q[1]),
        .I3(l10_buf_V_2_reg_936[1]),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln886_fu_138_p2_carry_i_8_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln886_fu_138_p2_carry_i_9
       (.I0(l10_buf_V_2_reg_936[14]),
        .I1(l10_buf_V_2_reg_936[15]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln886_fu_138_p2_carry_i_9_n_5));
  LUT4 #(
    .INIT(16'h7150)) 
    icmp_ln890_1_fu_132_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[14]),
        .I2(agg_tmp9_i_i_0_i_reg_460[15]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_10
       (.I0(agg_tmp9_i_i_0_i_reg_460[13]),
        .I1(agg_tmp9_i_i_0_i_reg_460[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_11
       (.I0(agg_tmp9_i_i_0_i_reg_460[11]),
        .I1(agg_tmp9_i_i_0_i_reg_460[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_12
       (.I0(agg_tmp9_i_i_0_i_reg_460[9]),
        .I1(agg_tmp9_i_i_0_i_reg_460[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_13
       (.I0(agg_tmp9_i_i_0_i_reg_460[7]),
        .I1(agg_tmp9_i_i_0_i_reg_460[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_14
       (.I0(agg_tmp9_i_i_0_i_reg_460[5]),
        .I1(agg_tmp9_i_i_0_i_reg_460[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_15
       (.I0(agg_tmp9_i_i_0_i_reg_460[3]),
        .I1(agg_tmp9_i_i_0_i_reg_460[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_16
       (.I0(agg_tmp9_i_i_0_i_reg_460[1]),
        .I1(agg_tmp9_i_i_0_i_reg_460[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[13]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[11]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[9]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[7]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[5]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[3]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_1_fu_132_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(agg_tmp9_i_i_0_i_reg_460[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I3(agg_tmp9_i_i_0_i_reg_460[1]),
        .O(icmp_ln890_1_fu_132_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_1_fu_132_p2_carry_i_9
       (.I0(agg_tmp9_i_i_0_i_reg_460[15]),
        .I1(agg_tmp9_i_i_0_i_reg_460[14]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_1_fu_132_p2_carry_i_9_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln890_2_fu_160_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_2_fu_160_p2_carry_i_10
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_2_fu_160_p2_carry_i_11
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_2_fu_160_p2_carry_i_12
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_2_fu_160_p2_carry_i_13
       (.I0(high_threshold_read_reg_831[7]),
        .I1(high_threshold_read_reg_831[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_2_fu_160_p2_carry_i_14
       (.I0(high_threshold_read_reg_831[5]),
        .I1(high_threshold_read_reg_831[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_2_fu_160_p2_carry_i_15
       (.I0(high_threshold_read_reg_831[3]),
        .I1(high_threshold_read_reg_831[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_2_fu_160_p2_carry_i_16
       (.I0(high_threshold_read_reg_831[1]),
        .I1(high_threshold_read_reg_831[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln890_2_fu_160_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln890_2_fu_160_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln890_2_fu_160_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_2_fu_160_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(high_threshold_read_reg_831[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I3(high_threshold_read_reg_831[7]),
        .O(icmp_ln890_2_fu_160_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_2_fu_160_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(high_threshold_read_reg_831[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I3(high_threshold_read_reg_831[5]),
        .O(icmp_ln890_2_fu_160_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_2_fu_160_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(high_threshold_read_reg_831[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I3(high_threshold_read_reg_831[3]),
        .O(icmp_ln890_2_fu_160_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_2_fu_160_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(high_threshold_read_reg_831[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I3(high_threshold_read_reg_831[1]),
        .O(icmp_ln890_2_fu_160_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_2_fu_160_p2_carry_i_9
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln890_2_fu_160_p2_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'h0C0C4F04)) 
    icmp_ln890_3_fu_174_p2_carry_i_1
       (.I0(l00_buf_V_2_reg_930[14]),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(l00_buf_V_2_reg_930[15]),
        .I4(Q[1]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_1_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_10
       (.I0(l00_buf_V_2_reg_930[12]),
        .I1(l00_buf_V_2_reg_930[13]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_10_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_11
       (.I0(l00_buf_V_2_reg_930[10]),
        .I1(l00_buf_V_2_reg_930[11]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_11_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_12
       (.I0(l00_buf_V_2_reg_930[8]),
        .I1(l00_buf_V_2_reg_930[9]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_12_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_13
       (.I0(l00_buf_V_2_reg_930[6]),
        .I1(l00_buf_V_2_reg_930[7]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_13_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_14
       (.I0(l00_buf_V_2_reg_930[4]),
        .I1(l00_buf_V_2_reg_930[5]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_15
       (.I0(l00_buf_V_2_reg_930[2]),
        .I1(l00_buf_V_2_reg_930[3]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_15_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_16
       (.I0(l00_buf_V_2_reg_930[0]),
        .I1(l00_buf_V_2_reg_930[1]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I2(l00_buf_V_2_reg_930[12]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[13]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I2(l00_buf_V_2_reg_930[10]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[11]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I2(l00_buf_V_2_reg_930[8]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[9]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I2(l00_buf_V_2_reg_930[6]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[7]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I2(l00_buf_V_2_reg_930[4]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[5]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_6_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I2(l00_buf_V_2_reg_930[2]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[3]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_7_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_3_fu_174_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I2(l00_buf_V_2_reg_930[0]),
        .I3(Q[1]),
        .I4(l00_buf_V_2_reg_930[1]),
        .O(icmp_ln890_3_fu_174_p2_carry_i_8_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln890_3_fu_174_p2_carry_i_9
       (.I0(l00_buf_V_2_reg_930[15]),
        .I1(l00_buf_V_2_reg_930[14]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln890_3_fu_174_p2_carry_i_9_n_5));
  LUT4 #(
    .INIT(16'h7150)) 
    icmp_ln890_4_fu_180_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[14]),
        .I2(agg_tmp20_i_i_0_i_reg_435[15]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_10
       (.I0(agg_tmp20_i_i_0_i_reg_435[13]),
        .I1(agg_tmp20_i_i_0_i_reg_435[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_11
       (.I0(agg_tmp20_i_i_0_i_reg_435[11]),
        .I1(agg_tmp20_i_i_0_i_reg_435[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_12
       (.I0(agg_tmp20_i_i_0_i_reg_435[9]),
        .I1(agg_tmp20_i_i_0_i_reg_435[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_13
       (.I0(agg_tmp20_i_i_0_i_reg_435[7]),
        .I1(agg_tmp20_i_i_0_i_reg_435[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_14
       (.I0(agg_tmp20_i_i_0_i_reg_435[5]),
        .I1(agg_tmp20_i_i_0_i_reg_435[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_15
       (.I0(agg_tmp20_i_i_0_i_reg_435[3]),
        .I1(agg_tmp20_i_i_0_i_reg_435[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_16
       (.I0(agg_tmp20_i_i_0_i_reg_435[1]),
        .I1(agg_tmp20_i_i_0_i_reg_435[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[13]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[11]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[9]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[7]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[5]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[3]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_4_fu_180_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(agg_tmp20_i_i_0_i_reg_435[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I3(agg_tmp20_i_i_0_i_reg_435[1]),
        .O(icmp_ln890_4_fu_180_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_4_fu_180_p2_carry_i_9
       (.I0(agg_tmp20_i_i_0_i_reg_435[15]),
        .I1(agg_tmp20_i_i_0_i_reg_435[14]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_4_fu_180_p2_carry_i_9_n_5));
  LUT4 #(
    .INIT(16'h7150)) 
    icmp_ln890_5_fu_192_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[14]),
        .I2(agg_tmp2_i_i_0_i_reg_473[15]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_10
       (.I0(agg_tmp2_i_i_0_i_reg_473[13]),
        .I1(agg_tmp2_i_i_0_i_reg_473[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_11
       (.I0(agg_tmp2_i_i_0_i_reg_473[11]),
        .I1(agg_tmp2_i_i_0_i_reg_473[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_12
       (.I0(agg_tmp2_i_i_0_i_reg_473[9]),
        .I1(agg_tmp2_i_i_0_i_reg_473[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_13
       (.I0(agg_tmp2_i_i_0_i_reg_473[7]),
        .I1(agg_tmp2_i_i_0_i_reg_473[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_14
       (.I0(agg_tmp2_i_i_0_i_reg_473[5]),
        .I1(agg_tmp2_i_i_0_i_reg_473[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_15
       (.I0(agg_tmp2_i_i_0_i_reg_473[3]),
        .I1(agg_tmp2_i_i_0_i_reg_473[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_16
       (.I0(agg_tmp2_i_i_0_i_reg_473[1]),
        .I1(agg_tmp2_i_i_0_i_reg_473[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[13]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[11]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[9]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[7]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[5]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[3]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_5_fu_192_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(agg_tmp2_i_i_0_i_reg_473[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I3(agg_tmp2_i_i_0_i_reg_473[1]),
        .O(icmp_ln890_5_fu_192_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_5_fu_192_p2_carry_i_9
       (.I0(agg_tmp2_i_i_0_i_reg_473[15]),
        .I1(agg_tmp2_i_i_0_i_reg_473[14]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_5_fu_192_p2_carry_i_9_n_5));
  LUT4 #(
    .INIT(16'h7150)) 
    icmp_ln890_6_fu_216_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I1(agg_tmp139_0_i_reg_485[14]),
        .I2(agg_tmp139_0_i_reg_485[15]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_10
       (.I0(agg_tmp139_0_i_reg_485[13]),
        .I1(agg_tmp139_0_i_reg_485[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_11
       (.I0(agg_tmp139_0_i_reg_485[11]),
        .I1(agg_tmp139_0_i_reg_485[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_12
       (.I0(agg_tmp139_0_i_reg_485[9]),
        .I1(agg_tmp139_0_i_reg_485[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_13
       (.I0(agg_tmp139_0_i_reg_485[7]),
        .I1(agg_tmp139_0_i_reg_485[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_14
       (.I0(agg_tmp139_0_i_reg_485[5]),
        .I1(agg_tmp139_0_i_reg_485[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_15
       (.I0(agg_tmp139_0_i_reg_485[3]),
        .I1(agg_tmp139_0_i_reg_485[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_16
       (.I0(agg_tmp139_0_i_reg_485[1]),
        .I1(agg_tmp139_0_i_reg_485[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(agg_tmp139_0_i_reg_485[12]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I3(agg_tmp139_0_i_reg_485[13]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(agg_tmp139_0_i_reg_485[10]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I3(agg_tmp139_0_i_reg_485[11]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(agg_tmp139_0_i_reg_485[8]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I3(agg_tmp139_0_i_reg_485[9]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(agg_tmp139_0_i_reg_485[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I3(agg_tmp139_0_i_reg_485[7]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(agg_tmp139_0_i_reg_485[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I3(agg_tmp139_0_i_reg_485[5]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(agg_tmp139_0_i_reg_485[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I3(agg_tmp139_0_i_reg_485[3]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_6_fu_216_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(agg_tmp139_0_i_reg_485[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I3(agg_tmp139_0_i_reg_485[1]),
        .O(icmp_ln890_6_fu_216_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_6_fu_216_p2_carry_i_9
       (.I0(agg_tmp139_0_i_reg_485[15]),
        .I1(agg_tmp139_0_i_reg_485[14]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .O(icmp_ln890_6_fu_216_p2_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'h0C0C4F04)) 
    icmp_ln890_7_fu_222_p2_carry_i_1
       (.I0(l20_buf_V_2_reg_942[14]),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .I3(l20_buf_V_2_reg_942[15]),
        .I4(Q[1]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_1_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_10
       (.I0(l20_buf_V_2_reg_942[12]),
        .I1(l20_buf_V_2_reg_942[13]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_10_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_11
       (.I0(l20_buf_V_2_reg_942[10]),
        .I1(l20_buf_V_2_reg_942[11]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_11_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_12
       (.I0(l20_buf_V_2_reg_942[8]),
        .I1(l20_buf_V_2_reg_942[9]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_12_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_13
       (.I0(l20_buf_V_2_reg_942[6]),
        .I1(l20_buf_V_2_reg_942[7]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_13_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_14
       (.I0(l20_buf_V_2_reg_942[4]),
        .I1(l20_buf_V_2_reg_942[5]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_15
       (.I0(l20_buf_V_2_reg_942[2]),
        .I1(l20_buf_V_2_reg_942[3]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_15_n_5));
  LUT5 #(
    .INIT(32'h080402F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_16
       (.I0(l20_buf_V_2_reg_942[0]),
        .I1(l20_buf_V_2_reg_942[1]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I2(l20_buf_V_2_reg_942[12]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[13]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I2(l20_buf_V_2_reg_942[10]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[11]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I2(l20_buf_V_2_reg_942[8]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[9]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I2(l20_buf_V_2_reg_942[6]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[7]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I2(l20_buf_V_2_reg_942[4]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[5]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_6_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I2(l20_buf_V_2_reg_942[2]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[3]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_7_n_5));
  LUT5 #(
    .INIT(32'hEE08EEAE)) 
    icmp_ln890_7_fu_222_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I2(l20_buf_V_2_reg_942[0]),
        .I3(Q[1]),
        .I4(l20_buf_V_2_reg_942[1]),
        .O(icmp_ln890_7_fu_222_p2_carry_i_8_n_5));
  LUT5 #(
    .INIT(32'h080204F1)) 
    icmp_ln890_7_fu_222_p2_carry_i_9
       (.I0(l20_buf_V_2_reg_942[15]),
        .I1(l20_buf_V_2_reg_942[14]),
        .I2(Q[1]),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I4(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln890_7_fu_222_p2_carry_i_9_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln890_fu_120_p2_carry_i_1
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln890_fu_120_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_fu_120_p2_carry_i_10
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .O(icmp_ln890_fu_120_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_fu_120_p2_carry_i_11
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .O(icmp_ln890_fu_120_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_fu_120_p2_carry_i_12
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .O(icmp_ln890_fu_120_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_fu_120_p2_carry_i_13
       (.I0(low_threshold_read_reg_826[7]),
        .I1(low_threshold_read_reg_826[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .O(icmp_ln890_fu_120_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_fu_120_p2_carry_i_14
       (.I0(low_threshold_read_reg_826[5]),
        .I1(low_threshold_read_reg_826[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .O(icmp_ln890_fu_120_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_fu_120_p2_carry_i_15
       (.I0(low_threshold_read_reg_826[3]),
        .I1(low_threshold_read_reg_826[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .O(icmp_ln890_fu_120_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h8421)) 
    icmp_ln890_fu_120_p2_carry_i_16
       (.I0(low_threshold_read_reg_826[1]),
        .I1(low_threshold_read_reg_826[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I3(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .O(icmp_ln890_fu_120_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln890_fu_120_p2_carry_i_2
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[12] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[13] ),
        .O(icmp_ln890_fu_120_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln890_fu_120_p2_carry_i_3
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[10] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[11] ),
        .O(icmp_ln890_fu_120_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln890_fu_120_p2_carry_i_4
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[8] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[9] ),
        .O(icmp_ln890_fu_120_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_fu_120_p2_carry_i_5
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[7] ),
        .I1(low_threshold_read_reg_826[6]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[6] ),
        .I3(low_threshold_read_reg_826[7]),
        .O(icmp_ln890_fu_120_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_fu_120_p2_carry_i_6
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[5] ),
        .I1(low_threshold_read_reg_826[4]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[4] ),
        .I3(low_threshold_read_reg_826[5]),
        .O(icmp_ln890_fu_120_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_fu_120_p2_carry_i_7
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[3] ),
        .I1(low_threshold_read_reg_826[2]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[2] ),
        .I3(low_threshold_read_reg_826[3]),
        .O(icmp_ln890_fu_120_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    icmp_ln890_fu_120_p2_carry_i_8
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[1] ),
        .I1(low_threshold_read_reg_826[0]),
        .I2(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[0] ),
        .I3(low_threshold_read_reg_826[1]),
        .O(icmp_ln890_fu_120_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln890_fu_120_p2_carry_i_9
       (.I0(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[14] ),
        .I1(\agg_tmp12_i_i_0_i_reg_448_reg_n_5_[15] ),
        .O(icmp_ln890_fu_120_p2_carry_i_9_n_5));
  FDRE \l00_buf_V_2_reg_930_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[0]),
        .Q(l00_buf_V_2_reg_930[0]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[10]),
        .Q(l00_buf_V_2_reg_930[10]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[11]),
        .Q(l00_buf_V_2_reg_930[11]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[12]),
        .Q(l00_buf_V_2_reg_930[12]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[13]),
        .Q(l00_buf_V_2_reg_930[13]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[14]),
        .Q(l00_buf_V_2_reg_930[14]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[15]),
        .Q(l00_buf_V_2_reg_930[15]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[1]),
        .Q(l00_buf_V_2_reg_930[1]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[2]),
        .Q(l00_buf_V_2_reg_930[2]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[3]),
        .Q(l00_buf_V_2_reg_930[3]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[4]),
        .Q(l00_buf_V_2_reg_930[4]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[5]),
        .Q(l00_buf_V_2_reg_930[5]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[6]),
        .Q(l00_buf_V_2_reg_930[6]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[7]),
        .Q(l00_buf_V_2_reg_930[7]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[8]),
        .Q(l00_buf_V_2_reg_930[8]),
        .R(1'b0));
  FDRE \l00_buf_V_2_reg_930_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(ap_return[9]),
        .Q(l00_buf_V_2_reg_930[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808080808080008)) 
    \l10_buf_V_2_reg_936[15]_i_1 
       (.I0(angle_V_1_U_n_14),
        .I1(ap_enable_reg_pp1_iter3_reg_n_5),
        .I2(icmp_ln882_1_reg_896_pp1_iter2_reg),
        .I3(ap_enable_reg_pp1_iter4_reg_n_5),
        .I4(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I5(nms_mat_data_full_n),
        .O(l00_buf_V_2_reg_9300));
  FDRE \l10_buf_V_2_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[0]),
        .Q(l10_buf_V_2_reg_936[0]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[10]),
        .Q(l10_buf_V_2_reg_936[10]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[11]),
        .Q(l10_buf_V_2_reg_936[11]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[12]),
        .Q(l10_buf_V_2_reg_936[12]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[13]),
        .Q(l10_buf_V_2_reg_936[13]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[14]),
        .Q(l10_buf_V_2_reg_936[14]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[15]),
        .Q(l10_buf_V_2_reg_936[15]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[1]),
        .Q(l10_buf_V_2_reg_936[1]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[2]),
        .Q(l10_buf_V_2_reg_936[2]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[3]),
        .Q(l10_buf_V_2_reg_936[3]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[4]),
        .Q(l10_buf_V_2_reg_936[4]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[5]),
        .Q(l10_buf_V_2_reg_936[5]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[6]),
        .Q(l10_buf_V_2_reg_936[6]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[7]),
        .Q(l10_buf_V_2_reg_936[7]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[8]),
        .Q(l10_buf_V_2_reg_936[8]),
        .R(1'b0));
  FDRE \l10_buf_V_2_reg_936_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I3[9]),
        .Q(l10_buf_V_2_reg_936[9]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[0]),
        .Q(l20_buf_V_2_reg_942[0]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[10]),
        .Q(l20_buf_V_2_reg_942[10]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[11]),
        .Q(l20_buf_V_2_reg_942[11]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[12]),
        .Q(l20_buf_V_2_reg_942[12]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[13]),
        .Q(l20_buf_V_2_reg_942[13]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[14]),
        .Q(l20_buf_V_2_reg_942[14]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[15]),
        .Q(l20_buf_V_2_reg_942[15]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[1]),
        .Q(l20_buf_V_2_reg_942[1]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[2]),
        .Q(l20_buf_V_2_reg_942[2]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[3]),
        .Q(l20_buf_V_2_reg_942[3]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[4]),
        .Q(l20_buf_V_2_reg_942[4]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[5]),
        .Q(l20_buf_V_2_reg_942[5]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[6]),
        .Q(l20_buf_V_2_reg_942[6]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[7]),
        .Q(l20_buf_V_2_reg_942[7]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[8]),
        .Q(l20_buf_V_2_reg_942[8]),
        .R(1'b0));
  FDRE \l20_buf_V_2_reg_942_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_V_2_reg_9300),
        .D(I4[9]),
        .Q(l20_buf_V_2_reg_942[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \low_threshold_read_reg_826[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(p_c1_empty_n),
        .I2(p_c_empty_n),
        .I3(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I4(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I5(start_once_reg),
        .O(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read));
  FDRE \low_threshold_read_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[0]),
        .Q(low_threshold_read_reg_826[0]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[1] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[1]),
        .Q(low_threshold_read_reg_826[1]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[2] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[2]),
        .Q(low_threshold_read_reg_826[2]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[3]),
        .Q(low_threshold_read_reg_826[3]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[4]),
        .Q(low_threshold_read_reg_826[4]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[5] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[5]),
        .Q(low_threshold_read_reg_826[5]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[6] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[6]),
        .Q(low_threshold_read_reg_826[6]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_826_reg[7] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_high_threshold_read),
        .D(D[7]),
        .Q(low_threshold_read_reg_826[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h5155FFFF)) 
    \mOutPtr[1]_i_3__7 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter4_reg_n_5),
        .I2(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I3(angle_V_1_U_n_14),
        .I4(nms_mat_data_full_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1 mux_32_16_1_1_U78
       (.D(ap_return),
        .DOUTBDOUT(buf_V_2_q1),
        .\l00_buf_V_2_reg_930_reg[0] (\empty_43_fu_124_reg_n_5_[1] ),
        .\l00_buf_V_2_reg_930_reg[0]_0 (\empty_43_fu_124_reg_n_5_[0] ),
        .\l00_buf_V_2_reg_930_reg[15] (buf_V_1_q1),
        .\l00_buf_V_2_reg_930_reg[15]_0 (buf_V_0_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_12 mux_32_16_1_1_U79
       (.D(I3),
        .DOUTBDOUT(buf_V_2_q1),
        .empty_42_fu_120(empty_42_fu_120),
        .\l10_buf_V_2_reg_936_reg[15] (buf_V_1_q1),
        .\l10_buf_V_2_reg_936_reg[15]_0 (buf_V_0_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mux_32_16_1_1_13 mux_32_16_1_1_U80
       (.D(I4),
        .DOUTBDOUT(buf_V_2_q1),
        .empty_42_fu_120(empty_42_fu_120[0]),
        .\l20_buf_V_2_reg_942_reg[0] (\empty_41_fu_116_reg_n_5_[0] ),
        .\l20_buf_V_2_reg_942_reg[15] (buf_V_1_q1),
        .\l20_buf_V_2_reg_942_reg[15]_0 (buf_V_0_q1));
  LUT3 #(
    .INIT(8'h78)) 
    \read_ind635_load_0372530_i_reg_375[0]_i_1 
       (.I0(Q[1]),
        .I1(nms_mat_data_full_n),
        .I2(\read_ind635_load_0372530_i_reg_375_reg_n_5_[0] ),
        .O(\read_ind635_load_0372530_i_reg_375[0]_i_1_n_5 ));
  FDSE \read_ind635_load_0372530_i_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\read_ind635_load_0372530_i_reg_375[0]_i_1_n_5 ),
        .Q(\read_ind635_load_0372530_i_reg_375_reg_n_5_[0] ),
        .S(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hBBBBB000)) 
    start_once_reg_i_1__1
       (.I0(\empty_44_reg_351_reg[2]_0 ),
        .I1(Q[0]),
        .I2(xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_U0_ap_start),
        .I3(start_for_xFPackNMS_8_0_1080_1920_12_0_1_1_0_1_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_5),
        .Q(start_once_reg),
        .R(SR));
  FDRE \trunc_ln213_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in6_in),
        .D(sel0__0[0]),
        .Q(trunc_ln213_reg_883[0]),
        .R(1'b0));
  FDRE \trunc_ln213_reg_883_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in6_in),
        .D(sel0__0[1]),
        .Q(trunc_ln213_reg_883[1]),
        .R(1'b0));
  FDRE \trunc_ln214_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in6_in),
        .D(\read_ind635_load_0372530_i_reg_375_reg_n_5_[0] ),
        .Q(\trunc_ln214_reg_887_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln230_reg_891[0]_i_1 
       (.I0(\trunc_ln230_reg_891[0]_i_2_n_5 ),
        .O(p_1_in6_in));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln230_reg_891[0]_i_2 
       (.I0(\empty_44_reg_351_reg[2]_0 ),
        .I1(Q[0]),
        .O(\trunc_ln230_reg_891[0]_i_2_n_5 ));
  FDRE \trunc_ln230_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in6_in),
        .D(write_ind628_load_0374529_i_reg_387_reg),
        .Q(trunc_ln230_reg_891),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ind628_load_0374529_i_reg_387[0]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg),
        .O(add_ln695_3_fu_772_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \write_ind628_load_0374529_i_reg_387[10]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[9]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .I2(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[8]),
        .I5(write_ind628_load_0374529_i_reg_387_reg__0[10]),
        .O(add_ln695_3_fu_772_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \write_ind628_load_0374529_i_reg_387[10]_i_2 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[4]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .I2(write_ind628_load_0374529_i_reg_387_reg),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[3]),
        .I5(write_ind628_load_0374529_i_reg_387_reg__0[5]),
        .O(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \write_ind628_load_0374529_i_reg_387[11]_i_1 
       (.I0(\write_ind628_load_0374529_i_reg_387[12]_i_5_n_5 ),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[11]),
        .O(add_ln695_3_fu_772_p2[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \write_ind628_load_0374529_i_reg_387[12]_i_1 
       (.I0(\write_ind628_load_0374529_i_reg_387[12]_i_3_n_5 ),
        .I1(write_ind628_load_0374529_i_reg_387_reg),
        .I2(nms_mat_data_full_n),
        .I3(Q[1]),
        .I4(\write_ind628_load_0374529_i_reg_387[12]_i_4_n_5 ),
        .I5(p_0_in0),
        .O(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \write_ind628_load_0374529_i_reg_387[12]_i_2 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[11]),
        .I1(\write_ind628_load_0374529_i_reg_387[12]_i_5_n_5 ),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[12]),
        .O(add_ln695_3_fu_772_p2[12]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \write_ind628_load_0374529_i_reg_387[12]_i_3 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[3]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[4]),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .I5(write_ind628_load_0374529_i_reg_387_reg__0[5]),
        .O(\write_ind628_load_0374529_i_reg_387[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \write_ind628_load_0374529_i_reg_387[12]_i_4 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[9]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[10]),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[8]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[12]),
        .I5(write_ind628_load_0374529_i_reg_387_reg__0[11]),
        .O(\write_ind628_load_0374529_i_reg_387[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \write_ind628_load_0374529_i_reg_387[12]_i_5 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[9]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .I2(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[8]),
        .I5(write_ind628_load_0374529_i_reg_387_reg__0[10]),
        .O(\write_ind628_load_0374529_i_reg_387[12]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ind628_load_0374529_i_reg_387[1]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .O(add_ln695_3_fu_772_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ind628_load_0374529_i_reg_387[2]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .I1(write_ind628_load_0374529_i_reg_387_reg),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .O(add_ln695_3_fu_772_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_ind628_load_0374529_i_reg_387[3]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .I1(write_ind628_load_0374529_i_reg_387_reg),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[3]),
        .O(add_ln695_3_fu_772_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_ind628_load_0374529_i_reg_387[4]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[3]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .I2(write_ind628_load_0374529_i_reg_387_reg),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[4]),
        .O(add_ln695_3_fu_772_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \write_ind628_load_0374529_i_reg_387[5]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[4]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .I2(write_ind628_load_0374529_i_reg_387_reg),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[3]),
        .I5(write_ind628_load_0374529_i_reg_387_reg__0[5]),
        .O(add_ln695_3_fu_772_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \write_ind628_load_0374529_i_reg_387[6]_i_1 
       (.I0(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .O(add_ln695_3_fu_772_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \write_ind628_load_0374529_i_reg_387[7]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .I1(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .O(add_ln695_3_fu_772_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \write_ind628_load_0374529_i_reg_387[8]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .I1(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ),
        .I2(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[8]),
        .O(add_ln695_3_fu_772_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \write_ind628_load_0374529_i_reg_387[9]_i_1 
       (.I0(write_ind628_load_0374529_i_reg_387_reg__0[8]),
        .I1(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .I2(\write_ind628_load_0374529_i_reg_387[10]_i_2_n_5 ),
        .I3(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .I4(write_ind628_load_0374529_i_reg_387_reg__0[9]),
        .O(add_ln695_3_fu_772_p2[9]));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[0]),
        .Q(write_ind628_load_0374529_i_reg_387_reg),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[10]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[10]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[11]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[11]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[12]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[12]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[1]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[1]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[2]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[2]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[3]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[3]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[4]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[4]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[5]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[5]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[6]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[6]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[7]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[7]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[8]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[8]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  FDRE \write_ind628_load_0374529_i_reg_387_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln695_3_fu_772_p2[9]),
        .Q(write_ind628_load_0374529_i_reg_387_reg__0[9]),
        .R(\write_ind628_load_0374529_i_reg_387[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h44444404)) 
    \zext_ln324_reg_905[10]_i_1 
       (.I0(icmp_ln882_1_reg_896_pp1_iter1_reg),
        .I1(angle_V_1_U_n_14),
        .I2(ap_enable_reg_pp1_iter4_reg_n_5),
        .I3(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I4(nms_mat_data_full_n),
        .O(icmp_ln874_4_reg_9260));
  FDRE \zext_ln324_reg_905_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[0]),
        .Q(\zext_ln324_reg_905_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[10]),
        .Q(\zext_ln324_reg_905_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[1]),
        .Q(\zext_ln324_reg_905_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[2]),
        .Q(\zext_ln324_reg_905_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[3]),
        .Q(\zext_ln324_reg_905_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[4]),
        .Q(\zext_ln324_reg_905_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[5]),
        .Q(\zext_ln324_reg_905_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[6]),
        .Q(\zext_ln324_reg_905_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[7]),
        .Q(\zext_ln324_reg_905_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[8]),
        .Q(\zext_ln324_reg_905_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \zext_ln324_reg_905_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln874_4_reg_9260),
        .D(empty_46_reg_399_pp1_iter1_reg[9]),
        .Q(\zext_ln324_reg_905_reg_n_5_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8880808088888888)) 
    \zext_ln538_reg_845[10]_i_1 
       (.I0(buf_V_0_U_n_23),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\icmp_ln882_reg_836_reg_n_5_[0] ),
        .I3(magnitude_mat_data_empty_n),
        .I4(phase_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(zext_ln538_reg_845_reg0));
  FDRE \zext_ln538_reg_845_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[0]),
        .Q(zext_ln538_reg_845_reg[0]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[10]),
        .Q(zext_ln538_reg_845_reg[10]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[1]),
        .Q(zext_ln538_reg_845_reg[1]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[2]),
        .Q(zext_ln538_reg_845_reg[2]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[3]),
        .Q(zext_ln538_reg_845_reg[3]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[4]),
        .Q(zext_ln538_reg_845_reg[4]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[5]),
        .Q(zext_ln538_reg_845_reg[5]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[6]),
        .Q(zext_ln538_reg_845_reg[6]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[7]),
        .Q(zext_ln538_reg_845_reg[7]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[8]),
        .Q(zext_ln538_reg_845_reg[8]),
        .R(1'b0));
  FDRE \zext_ln538_reg_845_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln538_reg_845_reg0),
        .D(empty_reg_340_reg[9]),
        .Q(zext_ln538_reg_845_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0
   (DOUTBDOUT,
    ap_enable_reg_pp1_iter4_reg,
    ap_clk,
    angle_V_0_ce1,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    nms_mat_data_full_n,
    magnitude_mat_data_empty_n,
    phase_mat_data_empty_n);
  output [7:0]DOUTBDOUT;
  output ap_enable_reg_pp1_iter4_reg;
  input ap_clk;
  input angle_V_0_ce1;
  input [10:0]Q;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [1:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_5;
  input [7:0]ram_reg_bram_0_6;
  input [10:0]ram_reg_bram_0_7;
  input [10:0]ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input nms_mat_data_full_n;
  input magnitude_mat_data_empty_n;
  input phase_mat_data_empty_n;

  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire angle_V_0_ce1;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter4_reg;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [1:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [10:0]ram_reg_bram_0_7;
  wire [10:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16 edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U
       (.DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .angle_V_0_ce1(angle_V_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter4_reg(ap_enable_reg_pp1_iter4_reg),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_9
   (angle_V_0_ce1,
    D,
    \cmp_i_i161_i_i_reg_879_reg[0] ,
    ap_clk,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    phase_mat_data_empty_n,
    magnitude_mat_data_empty_n,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    DOUTBDOUT,
    agg_tmp12_i_i_0_i_reg_4480,
    trunc_ln230_reg_891,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    nms_mat_data_full_n,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_7);
  output angle_V_0_ce1;
  output [7:0]D;
  output \cmp_i_i161_i_i_reg_879_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input phase_mat_data_empty_n;
  input magnitude_mat_data_empty_n;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [7:0]DOUTBDOUT;
  input agg_tmp12_i_i_0_i_reg_4480;
  input trunc_ln230_reg_891;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input nms_mat_data_full_n;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_7;

  wire [7:0]D;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire agg_tmp12_i_i_0_i_reg_4480;
  wire angle_V_0_ce1;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire \cmp_i_i161_i_i_reg_879_reg[0] ;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire [10:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire trunc_ln230_reg_891;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U
       (.D(D),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .agg_tmp12_i_i_0_i_reg_4480(agg_tmp12_i_i_0_i_reg_4480),
        .angle_V_0_ce1(angle_V_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .\cmp_i_i161_i_i_reg_879_reg[0] (\cmp_i_i161_i_i_reg_879_reg[0] ),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .trunc_ln230_reg_891(trunc_ln230_reg_891));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram
   (angle_V_0_ce1,
    D,
    \cmp_i_i161_i_i_reg_879_reg[0] ,
    ap_clk,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    phase_mat_data_empty_n,
    magnitude_mat_data_empty_n,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    DOUTBDOUT,
    agg_tmp12_i_i_0_i_reg_4480,
    trunc_ln230_reg_891,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    nms_mat_data_full_n,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_8);
  output angle_V_0_ce1;
  output [7:0]D;
  output \cmp_i_i161_i_i_reg_879_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input phase_mat_data_empty_n;
  input magnitude_mat_data_empty_n;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input [7:0]DOUTBDOUT;
  input agg_tmp12_i_i_0_i_reg_4480;
  input trunc_ln230_reg_891;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input nms_mat_data_full_n;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_8;

  wire [7:0]D;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire agg_tmp12_i_i_0_i_reg_4480;
  wire angle_V_0_ce1;
  wire angle_V_1_ce0;
  wire [7:0]angle_V_1_q1;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire \cmp_i_i161_i_i_reg_879_reg[0] ;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_i_1__8_n_5;
  wire ram_reg_bram_0_i_2__7_n_5;
  wire ram_reg_bram_0_i_3__7_n_5;
  wire ram_reg_bram_0_i_4__7_n_5;
  wire ram_reg_bram_0_i_5__7_n_5;
  wire ram_reg_bram_0_i_6__7_n_5;
  wire ram_reg_bram_0_i_7__7_n_5;
  wire ram_reg_bram_0_i_8__7_n_5;
  wire trunc_ln230_reg_891;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[0]_i_1 
       (.I0(angle_V_1_q1[0]),
        .I1(DOUTBDOUT[0]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[1]_i_1 
       (.I0(angle_V_1_q1[1]),
        .I1(DOUTBDOUT[1]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[2]_i_1 
       (.I0(angle_V_1_q1[2]),
        .I1(DOUTBDOUT[2]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[3]_i_1 
       (.I0(angle_V_1_q1[3]),
        .I1(DOUTBDOUT[3]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[4]_i_1 
       (.I0(angle_V_1_q1[4]),
        .I1(DOUTBDOUT[4]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[5]_i_1 
       (.I0(angle_V_1_q1[5]),
        .I1(DOUTBDOUT[5]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[6]_i_1 
       (.I0(angle_V_1_q1[6]),
        .I1(DOUTBDOUT[6]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \agg_tmp31_i_i_0_i_reg_411[7]_i_2 
       (.I0(angle_V_1_q1[7]),
        .I1(DOUTBDOUT[7]),
        .I2(agg_tmp12_i_i_0_i_reg_4480),
        .I3(trunc_ln230_reg_891),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "angle_V_1_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_1__8_n_5,ram_reg_bram_0_i_2__7_n_5,ram_reg_bram_0_i_3__7_n_5,ram_reg_bram_0_i_4__7_n_5,ram_reg_bram_0_i_5__7_n_5,ram_reg_bram_0_i_6__7_n_5,ram_reg_bram_0_i_7__7_n_5,ram_reg_bram_0_i_8__7_n_5}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],angle_V_1_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(angle_V_0_ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({angle_V_1_ce0,angle_V_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_1__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[7]),
        .O(ram_reg_bram_0_i_1__8_n_5));
  LUT5 #(
    .INIT(32'hFFFFD5FF)) 
    ram_reg_bram_0_i_26__2
       (.I0(ram_reg_bram_0_1),
        .I1(magnitude_mat_data_empty_n),
        .I2(phase_mat_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_8),
        .O(\cmp_i_i161_i_i_reg_879_reg[0] ));
  LUT5 #(
    .INIT(32'h88888808)) 
    ram_reg_bram_0_i_2__6
       (.I0(ram_reg_bram_0_6),
        .I1(\cmp_i_i161_i_i_reg_879_reg[0] ),
        .I2(ram_reg_bram_0_7),
        .I3(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I4(nms_mat_data_full_n),
        .O(angle_V_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[6]),
        .O(ram_reg_bram_0_i_2__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_3__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[5]),
        .O(ram_reg_bram_0_i_3__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_4__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[4]),
        .O(ram_reg_bram_0_i_4__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_5__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[3]),
        .O(ram_reg_bram_0_i_5__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_6__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[2]),
        .O(ram_reg_bram_0_i_6__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_7__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[1]),
        .O(ram_reg_bram_0_i_7__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_8__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[0]),
        .O(ram_reg_bram_0_i_8__7_n_5));
  LUT6 #(
    .INIT(64'h0000000080AA0000)) 
    ram_reg_bram_0_i_9__7
       (.I0(ram_reg_bram_0_3),
        .I1(phase_mat_data_empty_n),
        .I2(magnitude_mat_data_empty_n),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_4),
        .I5(ram_reg_bram_0_5),
        .O(angle_V_1_ce0));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_16
   (DOUTBDOUT,
    ap_enable_reg_pp1_iter4_reg,
    ap_clk,
    angle_V_0_ce1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    nms_mat_data_full_n,
    magnitude_mat_data_empty_n,
    phase_mat_data_empty_n);
  output [7:0]DOUTBDOUT;
  output ap_enable_reg_pp1_iter4_reg;
  input ap_clk;
  input angle_V_0_ce1;
  input [10:0]Q;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [1:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_6;
  input [7:0]ram_reg_bram_0_7;
  input [10:0]ram_reg_bram_0_8;
  input [10:0]ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input nms_mat_data_full_n;
  input magnitude_mat_data_empty_n;
  input phase_mat_data_empty_n;

  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [10:0]angle_V_0_address0;
  wire angle_V_0_ce0;
  wire angle_V_0_ce1;
  wire [7:0]angle_V_0_d0;
  wire angle_V_0_we0;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter4_reg;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_2;
  wire [1:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [10:0]ram_reg_bram_0_8;
  wire [10:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_24__3_n_5;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "angle_V_0_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_angle_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({angle_V_0_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,angle_V_0_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(angle_V_0_we0),
        .ENBWREN(angle_V_0_ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({angle_V_0_ce0,angle_V_0_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_10__5
       (.I0(ram_reg_bram_0_8[3]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[3]),
        .O(angle_V_0_address0[3]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_11__5
       (.I0(ram_reg_bram_0_8[2]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[2]),
        .O(angle_V_0_address0[2]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_12__5
       (.I0(ram_reg_bram_0_8[1]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[1]),
        .O(angle_V_0_address0[1]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_13__4
       (.I0(ram_reg_bram_0_8[0]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[0]),
        .O(angle_V_0_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_14__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[7]),
        .O(angle_V_0_d0[7]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_15__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[6]),
        .O(angle_V_0_d0[6]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_16__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[5]),
        .O(angle_V_0_d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_17__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[4]),
        .O(angle_V_0_d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_18__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[3]),
        .O(angle_V_0_d0[3]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_19__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[2]),
        .O(angle_V_0_d0[2]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_bram_0_i_1__7
       (.I0(ram_reg_bram_0_2),
        .I1(ram_reg_bram_0_3[0]),
        .I2(ram_reg_bram_0_0),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_i_24__3_n_5),
        .I5(ap_enable_reg_pp1_iter4_reg),
        .O(angle_V_0_we0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_20__4
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[1]),
        .O(angle_V_0_d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    ram_reg_bram_0_i_21__5
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_7[0]),
        .O(angle_V_0_d0[0]));
  LUT6 #(
    .INIT(64'hE000FFFFE000E000)) 
    ram_reg_bram_0_i_22__3
       (.I0(ram_reg_bram_0_0),
        .I1(ram_reg_bram_0_1),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_i_24__3_n_5),
        .I5(ap_enable_reg_pp1_iter4_reg),
        .O(angle_V_0_ce0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ram_reg_bram_0_i_24__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ram_reg_bram_0_5),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_i_24__3_n_5));
  LUT6 #(
    .INIT(64'hFDFD00FD00FD00FD)) 
    ram_reg_bram_0_i_25__3
       (.I0(ram_reg_bram_0_10),
        .I1(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I2(nms_mat_data_full_n),
        .I3(ram_reg_bram_0_4),
        .I4(magnitude_mat_data_empty_n),
        .I5(phase_mat_data_empty_n),
        .O(ap_enable_reg_pp1_iter4_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_3__6
       (.I0(ram_reg_bram_0_8[10]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[10]),
        .O(angle_V_0_address0[10]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_4__6
       (.I0(ram_reg_bram_0_8[9]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[9]),
        .O(angle_V_0_address0[9]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_5__6
       (.I0(ram_reg_bram_0_8[8]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[8]),
        .O(angle_V_0_address0[8]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_6__6
       (.I0(ram_reg_bram_0_8[7]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[7]),
        .O(angle_V_0_address0[7]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_7__6
       (.I0(ram_reg_bram_0_8[6]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[6]),
        .O(angle_V_0_address0[6]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_8__6
       (.I0(ram_reg_bram_0_8[5]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[5]),
        .O(angle_V_0_address0[5]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAA2AA)) 
    ram_reg_bram_0_i_9__6
       (.I0(ram_reg_bram_0_8[4]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg_bram_0_6),
        .I5(ram_reg_bram_0_9[4]),
        .O(angle_V_0_address0[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0
   (DOUTBDOUT,
    E,
    internal_full_n_reg,
    \empty_reg_340_reg[5] ,
    ap_enable_reg_pp1_iter1_reg,
    ap_clk,
    buf_V_0_ce1,
    Q,
    ram_reg_bram_0,
    magnitude_mat_data_empty_n,
    phase_mat_data_empty_n,
    ap_enable_reg_pp0_iter0,
    \empty_reg_340_reg[10] ,
    \empty_reg_340_reg[10]_0 ,
    \empty_reg_340_reg[10]_1 ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_5,
    nms_mat_data_full_n,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    ram_reg_bram_0_6);
  output [15:0]DOUTBDOUT;
  output [0:0]E;
  output internal_full_n_reg;
  output \empty_reg_340_reg[5] ;
  output ap_enable_reg_pp1_iter1_reg;
  input ap_clk;
  input buf_V_0_ce1;
  input [10:0]Q;
  input ram_reg_bram_0;
  input magnitude_mat_data_empty_n;
  input phase_mat_data_empty_n;
  input ap_enable_reg_pp0_iter0;
  input \empty_reg_340_reg[10] ;
  input \empty_reg_340_reg[10]_0 ;
  input \empty_reg_340_reg[10]_1 ;
  input [1:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input [1:0]ram_reg_bram_0_2;
  input [15:0]ram_reg_bram_0_3;
  input [10:0]ram_reg_bram_0_4;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_5;
  input nms_mat_data_full_n;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input ram_reg_bram_0_6;

  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire buf_V_0_ce1;
  wire \empty_reg_340_reg[10] ;
  wire \empty_reg_340_reg[10]_0 ;
  wire \empty_reg_340_reg[10]_1 ;
  wire \empty_reg_340_reg[5] ;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire internal_full_n_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire ram_reg_bram_0;
  wire [1:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [1:0]ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15 edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U
       (.DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .buf_V_0_ce1(buf_V_0_ce1),
        .\empty_reg_340_reg[10] (\empty_reg_340_reg[10] ),
        .\empty_reg_340_reg[10]_0 (\empty_reg_340_reg[10]_0 ),
        .\empty_reg_340_reg[10]_1 (\empty_reg_340_reg[10]_1 ),
        .\empty_reg_340_reg[5] (\empty_reg_340_reg[5] ),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_10
   (DOUTBDOUT,
    ap_clk,
    buf_V_0_ce1,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_10);
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input buf_V_0_ce1;
  input [10:0]Q;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [1:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [1:0]ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input [15:0]ram_reg_bram_0_7;
  input [10:0]ram_reg_bram_0_8;
  input [10:0]ram_reg_bram_0_9;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_10;

  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire buf_V_0_ce1;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire [1:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [1:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [15:0]ram_reg_bram_0_7;
  wire [10:0]ram_reg_bram_0_8;
  wire [10:0]ram_reg_bram_0_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14 edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U
       (.DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .buf_V_0_ce1(buf_V_0_ce1),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_11
   (DOUTBDOUT,
    buf_V_0_ce1,
    ap_clk,
    Q,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    phase_mat_data_empty_n,
    magnitude_mat_data_empty_n,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    nms_mat_data_full_n);
  output [15:0]DOUTBDOUT;
  output buf_V_0_ce1;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;
  input [0:0]ram_reg_bram_0_2;
  input phase_mat_data_empty_n;
  input magnitude_mat_data_empty_n;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input nms_mat_data_full_n;

  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire buf_V_0_ce1;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire [10:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U
       (.DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_V_0_ce1(buf_V_0_ce1),
        .icmp_ln874_4_reg_926_pp1_iter3_reg(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .magnitude_mat_data_empty_n(magnitude_mat_data_empty_n),
        .nms_mat_data_full_n(nms_mat_data_full_n),
        .phase_mat_data_empty_n(phase_mat_data_empty_n),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram
   (DOUTBDOUT,
    buf_V_0_ce1,
    ap_clk,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    phase_mat_data_empty_n,
    magnitude_mat_data_empty_n,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ap_enable_reg_pp1_iter2,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    nms_mat_data_full_n);
  output [15:0]DOUTBDOUT;
  output buf_V_0_ce1;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [15:0]ram_reg_bram_0_2;
  input [0:0]ram_reg_bram_0_3;
  input phase_mat_data_empty_n;
  input magnitude_mat_data_empty_n;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input nms_mat_data_full_n;

  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire buf_V_0_ce1;
  wire buf_V_2_ce0;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_i_10__7_n_5;
  wire ram_reg_bram_0_i_11__7_n_5;
  wire ram_reg_bram_0_i_12__6_n_5;
  wire ram_reg_bram_0_i_13__6_n_5;
  wire ram_reg_bram_0_i_14__6_n_5;
  wire ram_reg_bram_0_i_15__6_n_5;
  wire ram_reg_bram_0_i_16__6_n_5;
  wire ram_reg_bram_0_i_1__9_n_5;
  wire ram_reg_bram_0_i_2__8_n_5;
  wire ram_reg_bram_0_i_3__8_n_5;
  wire ram_reg_bram_0_i_4__8_n_5;
  wire ram_reg_bram_0_i_5__8_n_5;
  wire ram_reg_bram_0_i_6__8_n_5;
  wire ram_reg_bram_0_i_7__8_n_5;
  wire ram_reg_bram_0_i_8__8_n_5;
  wire ram_reg_bram_0_i_9__8_n_5;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "buf_V_2_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_1__9_n_5,ram_reg_bram_0_i_2__8_n_5,ram_reg_bram_0_i_3__8_n_5,ram_reg_bram_0_i_4__8_n_5,ram_reg_bram_0_i_5__8_n_5,ram_reg_bram_0_i_6__8_n_5,ram_reg_bram_0_i_7__8_n_5,ram_reg_bram_0_i_8__8_n_5,ram_reg_bram_0_i_9__8_n_5,ram_reg_bram_0_i_10__7_n_5,ram_reg_bram_0_i_11__7_n_5,ram_reg_bram_0_i_12__6_n_5,ram_reg_bram_0_i_13__6_n_5,ram_reg_bram_0_i_14__6_n_5,ram_reg_bram_0_i_15__6_n_5,ram_reg_bram_0_i_16__6_n_5}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(buf_V_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({buf_V_2_ce0,buf_V_2_ce0,buf_V_2_ce0,buf_V_2_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_10__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[6]),
        .O(ram_reg_bram_0_i_10__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_11__7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[5]),
        .O(ram_reg_bram_0_i_11__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_12__6
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[4]),
        .O(ram_reg_bram_0_i_12__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_13__6
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[3]),
        .O(ram_reg_bram_0_i_13__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_14__6
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[2]),
        .O(ram_reg_bram_0_i_14__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_15__6
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[1]),
        .O(ram_reg_bram_0_i_15__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_16__6
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[0]),
        .O(ram_reg_bram_0_i_16__6_n_5));
  LUT6 #(
    .INIT(64'h0000000080AA0000)) 
    ram_reg_bram_0_i_17__5
       (.I0(ram_reg_bram_0_3),
        .I1(phase_mat_data_empty_n),
        .I2(magnitude_mat_data_empty_n),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_4),
        .I5(ram_reg_bram_0_5),
        .O(buf_V_2_ce0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_1__9
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[15]),
        .O(ram_reg_bram_0_i_1__9_n_5));
  LUT5 #(
    .INIT(32'h88888808)) 
    ram_reg_bram_0_i_2__5
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_bram_0_6),
        .I2(ram_reg_bram_0_7),
        .I3(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I4(nms_mat_data_full_n),
        .O(buf_V_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[14]),
        .O(ram_reg_bram_0_i_2__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_3__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[13]),
        .O(ram_reg_bram_0_i_3__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_4__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[12]),
        .O(ram_reg_bram_0_i_4__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_5__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[11]),
        .O(ram_reg_bram_0_i_5__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_6__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[10]),
        .O(ram_reg_bram_0_i_6__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_7__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[9]),
        .O(ram_reg_bram_0_i_7__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_8__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[8]),
        .O(ram_reg_bram_0_i_8__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_9__8
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_2[7]),
        .O(ram_reg_bram_0_i_9__8_n_5));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_14
   (DOUTBDOUT,
    ap_clk,
    buf_V_0_ce1,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_11);
  output [15:0]DOUTBDOUT;
  input ap_clk;
  input buf_V_0_ce1;
  input [10:0]Q;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [1:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input [1:0]ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [15:0]ram_reg_bram_0_8;
  input [10:0]ram_reg_bram_0_9;
  input [10:0]ram_reg_bram_0_10;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_11;

  wire [15:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire buf_V_0_ce1;
  wire [10:0]buf_V_1_address0;
  wire buf_V_1_ce0;
  wire [15:0]buf_V_1_d0;
  wire buf_V_1_we0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire [1:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [1:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [15:0]ram_reg_bram_0_8;
  wire [10:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_30__1_n_5;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "buf_V_1_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({buf_V_1_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(buf_V_1_we0),
        .ENBWREN(buf_V_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({buf_V_1_ce0,buf_V_1_ce0,buf_V_1_ce0,buf_V_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_10__3
       (.I0(ram_reg_bram_0_9[2]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[2]),
        .O(buf_V_1_address0[2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_11__3
       (.I0(ram_reg_bram_0_9[1]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[1]),
        .O(buf_V_1_address0[1]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_12__3
       (.I0(ram_reg_bram_0_9[0]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[0]),
        .O(buf_V_1_address0[0]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_13__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[15]),
        .O(buf_V_1_d0[15]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_14__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[14]),
        .O(buf_V_1_d0[14]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_15__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[13]),
        .O(buf_V_1_d0[13]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_16__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[12]),
        .O(buf_V_1_d0[12]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_17__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[11]),
        .O(buf_V_1_d0[11]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_18__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[10]),
        .O(buf_V_1_d0[10]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_19__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[9]),
        .O(buf_V_1_d0[9]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_bram_0_i_1__6
       (.I0(ram_reg_bram_0_2),
        .I1(ram_reg_bram_0_3[0]),
        .I2(ram_reg_bram_0_0),
        .I3(ram_reg_bram_0_1),
        .I4(ram_reg_bram_0_i_30__1_n_5),
        .I5(ram_reg_bram_0_4),
        .O(buf_V_1_we0));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_20__2
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[8]),
        .O(buf_V_1_d0[8]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_21__3
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[7]),
        .O(buf_V_1_d0[7]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_22__4
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[6]),
        .O(buf_V_1_d0[6]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_23__1
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[5]),
        .O(buf_V_1_d0[5]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_24__1
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[4]),
        .O(buf_V_1_d0[4]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_25__1
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[3]),
        .O(buf_V_1_d0[3]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_26__0
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[2]),
        .O(buf_V_1_d0[2]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_27__0
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[1]),
        .O(buf_V_1_d0[1]));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_bram_0_i_28__0
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_8[0]),
        .O(buf_V_1_d0[0]));
  LUT6 #(
    .INIT(64'hE000FFFFE000E000)) 
    ram_reg_bram_0_i_29__0
       (.I0(ram_reg_bram_0_0),
        .I1(ram_reg_bram_0_1),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_i_30__1_n_5),
        .I5(ram_reg_bram_0_4),
        .O(buf_V_1_ce0));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_2__4
       (.I0(ram_reg_bram_0_9[10]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[10]),
        .O(buf_V_1_address0[10]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    ram_reg_bram_0_i_30__1
       (.I0(ram_reg_bram_0_6[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ram_reg_bram_0_11),
        .I3(ram_reg_bram_0_3[1]),
        .I4(ram_reg_bram_0_6[0]),
        .O(ram_reg_bram_0_i_30__1_n_5));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_3__4
       (.I0(ram_reg_bram_0_9[9]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[9]),
        .O(buf_V_1_address0[9]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_4__4
       (.I0(ram_reg_bram_0_9[8]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[8]),
        .O(buf_V_1_address0[8]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_5__4
       (.I0(ram_reg_bram_0_9[7]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[7]),
        .O(buf_V_1_address0[7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_6__4
       (.I0(ram_reg_bram_0_9[6]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[6]),
        .O(buf_V_1_address0[6]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_7__4
       (.I0(ram_reg_bram_0_9[5]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[5]),
        .O(buf_V_1_address0[5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_8__4
       (.I0(ram_reg_bram_0_9[4]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[4]),
        .O(buf_V_1_address0[4]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    ram_reg_bram_0_i_9__4
       (.I0(ram_reg_bram_0_9[3]),
        .I1(ram_reg_bram_0_6[1]),
        .I2(ram_reg_bram_0_7),
        .I3(ram_reg_bram_0_6[0]),
        .I4(ram_reg_bram_0_10[3]),
        .O(buf_V_1_address0[3]));
endmodule

(* ORIG_REF_NAME = "edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_15
   (DOUTBDOUT,
    E,
    internal_full_n_reg,
    \empty_reg_340_reg[5] ,
    ap_enable_reg_pp1_iter1_reg,
    ap_clk,
    buf_V_0_ce1,
    Q,
    ram_reg_bram_0_0,
    magnitude_mat_data_empty_n,
    phase_mat_data_empty_n,
    ap_enable_reg_pp0_iter0,
    \empty_reg_340_reg[10] ,
    \empty_reg_340_reg[10]_0 ,
    \empty_reg_340_reg[10]_1 ,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ap_enable_reg_pp1_iter1,
    ram_reg_bram_0_6,
    nms_mat_data_full_n,
    icmp_ln874_4_reg_926_pp1_iter3_reg,
    ram_reg_bram_0_7);
  output [15:0]DOUTBDOUT;
  output [0:0]E;
  output internal_full_n_reg;
  output \empty_reg_340_reg[5] ;
  output ap_enable_reg_pp1_iter1_reg;
  input ap_clk;
  input buf_V_0_ce1;
  input [10:0]Q;
  input ram_reg_bram_0_0;
  input magnitude_mat_data_empty_n;
  input phase_mat_data_empty_n;
  input ap_enable_reg_pp0_iter0;
  input \empty_reg_340_reg[10] ;
  input \empty_reg_340_reg[10]_0 ;
  input \empty_reg_340_reg[10]_1 ;
  input [1:0]ram_reg_bram_0_1;
  input [10:0]ram_reg_bram_0_2;
  input [1:0]ram_reg_bram_0_3;
  input [15:0]ram_reg_bram_0_4;
  input [10:0]ram_reg_bram_0_5;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_bram_0_6;
  input nms_mat_data_full_n;
  input icmp_ln874_4_reg_926_pp1_iter3_reg;
  input ram_reg_bram_0_7;

  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire \ap_CS_fsm[2]_i_3__2_n_5 ;
  wire \ap_CS_fsm[2]_i_4__2_n_5 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [10:0]buf_V_0_address0;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [15:0]buf_V_0_d0;
  wire buf_V_0_we0;
  wire \empty_reg_340_reg[10] ;
  wire \empty_reg_340_reg[10]_0 ;
  wire \empty_reg_340_reg[10]_1 ;
  wire \empty_reg_340_reg[5] ;
  wire icmp_ln874_4_reg_926_pp1_iter3_reg;
  wire internal_full_n_reg;
  wire magnitude_mat_data_empty_n;
  wire nms_mat_data_full_n;
  wire phase_mat_data_empty_n;
  wire ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [1:0]ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_i_31__0_n_5;
  wire ram_reg_bram_0_i_32__0_n_5;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(\ap_CS_fsm[2]_i_3__2_n_5 ),
        .I1(ram_reg_bram_0_2[5]),
        .I2(ram_reg_bram_0_2[4]),
        .I3(ram_reg_bram_0_2[10]),
        .I4(ram_reg_bram_0_2[6]),
        .I5(\ap_CS_fsm[2]_i_4__2_n_5 ),
        .O(\empty_reg_340_reg[5] ));
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(ram_reg_bram_0_2[8]),
        .I1(ram_reg_bram_0_2[7]),
        .I2(ram_reg_bram_0_2[9]),
        .O(\ap_CS_fsm[2]_i_3__2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(ram_reg_bram_0_2[1]),
        .I1(ram_reg_bram_0_2[0]),
        .I2(ram_reg_bram_0_2[3]),
        .I3(ram_reg_bram_0_2[2]),
        .O(\ap_CS_fsm[2]_i_4__2_n_5 ));
  LUT6 #(
    .INIT(64'h8888880800000000)) 
    \empty_reg_340[10]_i_2 
       (.I0(\empty_reg_340_reg[5] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\empty_reg_340_reg[10] ),
        .I3(\empty_reg_340_reg[10]_0 ),
        .I4(\empty_reg_340_reg[10]_1 ),
        .I5(ram_reg_bram_0_1[0]),
        .O(E));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "buf_V_0_U/edge_canny_detector_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_2_5760_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({buf_V_0_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(buf_V_0_we0),
        .ENBWREN(buf_V_0_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({buf_V_0_ce0,buf_V_0_ce0,buf_V_0_ce0,buf_V_0_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_10__4
       (.I0(ram_reg_bram_0_2[3]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[3]),
        .O(buf_V_0_address0[3]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_0_i_10__6
       (.I0(nms_mat_data_full_n),
        .I1(icmp_ln874_4_reg_926_pp1_iter3_reg),
        .I2(ram_reg_bram_0_7),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_11__4
       (.I0(ram_reg_bram_0_2[2]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[2]),
        .O(buf_V_0_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_bram_0_i_11__6
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ram_reg_bram_0_6),
        .I2(ram_reg_bram_0_1[1]),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_12__4
       (.I0(ram_reg_bram_0_2[1]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[1]),
        .O(buf_V_0_address0[1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_13__3
       (.I0(ram_reg_bram_0_2[0]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[0]),
        .O(buf_V_0_address0[0]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_14__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[15]),
        .O(buf_V_0_d0[15]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_15__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[14]),
        .O(buf_V_0_d0[14]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_16__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[13]),
        .O(buf_V_0_d0[13]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_17__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[12]),
        .O(buf_V_0_d0[12]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_18__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[11]),
        .O(buf_V_0_d0[11]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_19__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[10]),
        .O(buf_V_0_d0[10]));
  LUT6 #(
    .INIT(64'hBABAAABAAABAAABA)) 
    ram_reg_bram_0_i_1__5
       (.I0(E),
        .I1(ram_reg_bram_0_i_31__0_n_5),
        .I2(internal_full_n_reg),
        .I3(ram_reg_bram_0_0),
        .I4(magnitude_mat_data_empty_n),
        .I5(phase_mat_data_empty_n),
        .O(buf_V_0_we0));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_20__3
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[9]),
        .O(buf_V_0_d0[9]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_21__4
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[8]),
        .O(buf_V_0_d0[8]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_22__5
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[7]),
        .O(buf_V_0_d0[7]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_23__2
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[6]),
        .O(buf_V_0_d0[6]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_24__2
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[5]),
        .O(buf_V_0_d0[5]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_25__2
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[4]),
        .O(buf_V_0_d0[4]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_26__1
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[3]),
        .O(buf_V_0_d0[3]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_27__1
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[2]),
        .O(buf_V_0_d0[2]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_28__1
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[1]),
        .O(buf_V_0_d0[1]));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_bram_0_i_29__1
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_bram_0_3[0]),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_4[0]),
        .O(buf_V_0_d0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44040404)) 
    ram_reg_bram_0_i_30__0
       (.I0(ram_reg_bram_0_i_31__0_n_5),
        .I1(internal_full_n_reg),
        .I2(ram_reg_bram_0_0),
        .I3(magnitude_mat_data_empty_n),
        .I4(phase_mat_data_empty_n),
        .I5(ram_reg_bram_0_i_32__0_n_5),
        .O(buf_V_0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ram_reg_bram_0_i_31__0
       (.I0(ram_reg_bram_0_3[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ram_reg_bram_0_6),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_3[0]),
        .O(ram_reg_bram_0_i_31__0_n_5));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    ram_reg_bram_0_i_32__0
       (.I0(ram_reg_bram_0_1[0]),
        .I1(\empty_reg_340_reg[10]_1 ),
        .I2(magnitude_mat_data_empty_n),
        .I3(phase_mat_data_empty_n),
        .I4(\empty_reg_340_reg[10] ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_bram_0_i_32__0_n_5));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_3__5
       (.I0(ram_reg_bram_0_2[10]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[10]),
        .O(buf_V_0_address0[10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_4__5
       (.I0(ram_reg_bram_0_2[9]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[9]),
        .O(buf_V_0_address0[9]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_5__5
       (.I0(ram_reg_bram_0_2[8]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[8]),
        .O(buf_V_0_address0[8]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_6__5
       (.I0(ram_reg_bram_0_2[7]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[7]),
        .O(buf_V_0_address0[7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_7__5
       (.I0(ram_reg_bram_0_2[6]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[6]),
        .O(buf_V_0_address0[6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_8__5
       (.I0(ram_reg_bram_0_2[5]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[5]),
        .O(buf_V_0_address0[5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_bram_0_i_9__5
       (.I0(ram_reg_bram_0_2[4]),
        .I1(ram_reg_bram_0_3[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ram_reg_bram_0_3[0]),
        .I4(ram_reg_bram_0_5[4]),
        .O(buf_V_0_address0[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfgray2rgb_1080_1920_s
   (start_once_reg_reg_0,
    E,
    pop,
    start_once_reg_reg_1,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    push,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    ap_clk,
    ap_rst_n_inv,
    push_0,
    ap_rst_n,
    start_for_Loop_loop_height_proc1719_U0_full_n,
    xfgray2rgb_1080_1920_U0_ap_start,
    empty_n,
    gray_img_dst_data_empty_n,
    rgb_img_dst_data_full_n,
    pop_1);
  output start_once_reg_reg_0;
  output [0:0]E;
  output pop;
  output start_once_reg_reg_1;
  output [0:0]Q;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output push;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  input ap_clk;
  input ap_rst_n_inv;
  input push_0;
  input ap_rst_n;
  input start_for_Loop_loop_height_proc1719_U0_full_n;
  input xfgray2rgb_1080_1920_U0_ap_start;
  input empty_n;
  input gray_img_dst_data_empty_n;
  input rgb_img_dst_data_full_n;
  input pop_1;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_3__1_n_5 ;
  wire \ap_CS_fsm[2]_i_2__5_n_5 ;
  wire \ap_CS_fsm[2]_i_3__4_n_5 ;
  wire \ap_CS_fsm[2]_i_4__3_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_7_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1_i_2__2_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n;
  wire gray_img_dst_data_empty_n;
  wire \icmp_ln45_reg_87[0]_i_1_n_5 ;
  wire \icmp_ln45_reg_87_reg_n_5_[0] ;
  wire indvar_flatten_reg_53;
  wire indvar_flatten_reg_530;
  wire \indvar_flatten_reg_53[0]_i_4_n_5 ;
  wire [20:0]indvar_flatten_reg_53_reg;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_18 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_19 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_20 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_53_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_12 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_19 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_20 ;
  wire \indvar_flatten_reg_53_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_19 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_20 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_53_reg[8]_i_1_n_9 ;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire rgb_img_dst_data_full_n;
  wire start_for_Loop_loop_height_proc1719_U0_full_n;
  wire start_once_reg_i_1__2_n_5;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire xfgray2rgb_1080_1920_U0_ap_start;
  wire [7:4]\NLW_indvar_flatten_reg_53_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_53_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .I4(Q),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__1_n_5 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .O(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h0000FF8F)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(rgb_img_dst_data_full_n),
        .I1(gray_img_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I4(\ap_CS_fsm[2]_i_2__5_n_5 ),
        .O(\ap_CS_fsm[1]_i_3__1_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_5 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__4_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2__5 
       (.I0(\ap_CS_fsm[2]_i_4__3_n_5 ),
        .I1(indvar_flatten_reg_53_reg[8]),
        .I2(indvar_flatten_reg_53_reg[12]),
        .I3(indvar_flatten_reg_53_reg[5]),
        .I4(\ap_CS_fsm[2]_i_5_n_5 ),
        .I5(\ap_CS_fsm[2]_i_6_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h55557F55)) 
    \ap_CS_fsm[2]_i_3__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(rgb_img_dst_data_full_n),
        .I2(gray_img_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .O(\ap_CS_fsm[2]_i_3__4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(indvar_flatten_reg_53_reg[7]),
        .I1(indvar_flatten_reg_53_reg[17]),
        .I2(indvar_flatten_reg_53_reg[0]),
        .I3(indvar_flatten_reg_53_reg[13]),
        .I4(indvar_flatten_reg_53_reg[9]),
        .I5(indvar_flatten_reg_53_reg[16]),
        .O(\ap_CS_fsm[2]_i_4__3_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(indvar_flatten_reg_53_reg[19]),
        .I1(indvar_flatten_reg_53_reg[10]),
        .I2(indvar_flatten_reg_53_reg[15]),
        .I3(indvar_flatten_reg_53_reg[4]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_53_reg[14]),
        .I1(indvar_flatten_reg_53_reg[18]),
        .I2(indvar_flatten_reg_53_reg[3]),
        .I3(indvar_flatten_reg_53_reg[20]),
        .I4(\ap_CS_fsm[2]_i_7_n_5 ),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(indvar_flatten_reg_53_reg[6]),
        .I1(indvar_flatten_reg_53_reg[2]),
        .I2(indvar_flatten_reg_53_reg[11]),
        .I3(indvar_flatten_reg_53_reg[1]),
        .O(\ap_CS_fsm[2]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(\ap_CS_fsm[2]_i_2__5_n_5 ),
        .I1(\ap_CS_fsm[2]_i_3__4_n_5 ),
        .I2(ap_NS_fsm16_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_NS_fsm16_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__5_n_5 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__2_n_5),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_enable_reg_pp0_iter1_i_2__2
       (.I0(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(gray_img_dst_data_empty_n),
        .I3(rgb_img_dst_data_full_n),
        .O(ap_enable_reg_pp0_iter1_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h20AA00AA00AA00AA)) 
    \dout_buf[7]_i_1__1 
       (.I0(empty_n),
        .I1(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(gray_img_dst_data_empty_n),
        .I4(rgb_img_dst_data_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F070F0)) 
    dout_valid_i_1__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(rgb_img_dst_data_full_n),
        .I2(gray_img_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I5(empty_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h55550000FFFF80AA)) 
    \icmp_ln45_reg_87[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(rgb_img_dst_data_full_n),
        .I2(gray_img_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I5(\ap_CS_fsm[2]_i_2__5_n_5 ),
        .O(\icmp_ln45_reg_87[0]_i_1_n_5 ));
  FDRE \icmp_ln45_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_87[0]_i_1_n_5 ),
        .Q(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \indvar_flatten_reg_53[0]_i_1 
       (.I0(xfgray2rgb_1080_1920_U0_ap_start),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_530),
        .O(indvar_flatten_reg_53));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten_reg_53[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_5 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__4_n_5 ),
        .O(indvar_flatten_reg_530));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_53[0]_i_4 
       (.I0(indvar_flatten_reg_53_reg[0]),
        .O(\indvar_flatten_reg_53[0]_i_4_n_5 ));
  FDRE \indvar_flatten_reg_53_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_20 ),
        .Q(indvar_flatten_reg_53_reg[0]),
        .R(indvar_flatten_reg_53));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_53_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_53_reg[0]_i_3_n_5 ,\indvar_flatten_reg_53_reg[0]_i_3_n_6 ,\indvar_flatten_reg_53_reg[0]_i_3_n_7 ,\indvar_flatten_reg_53_reg[0]_i_3_n_8 ,\indvar_flatten_reg_53_reg[0]_i_3_n_9 ,\indvar_flatten_reg_53_reg[0]_i_3_n_10 ,\indvar_flatten_reg_53_reg[0]_i_3_n_11 ,\indvar_flatten_reg_53_reg[0]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_53_reg[0]_i_3_n_13 ,\indvar_flatten_reg_53_reg[0]_i_3_n_14 ,\indvar_flatten_reg_53_reg[0]_i_3_n_15 ,\indvar_flatten_reg_53_reg[0]_i_3_n_16 ,\indvar_flatten_reg_53_reg[0]_i_3_n_17 ,\indvar_flatten_reg_53_reg[0]_i_3_n_18 ,\indvar_flatten_reg_53_reg[0]_i_3_n_19 ,\indvar_flatten_reg_53_reg[0]_i_3_n_20 }),
        .S({indvar_flatten_reg_53_reg[7:1],\indvar_flatten_reg_53[0]_i_4_n_5 }));
  FDRE \indvar_flatten_reg_53_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_53_reg[10]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_53_reg[11]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_53_reg[12]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_53_reg[13]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_53_reg[14]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_53_reg[15]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[16]_i_1_n_20 ),
        .Q(indvar_flatten_reg_53_reg[16]),
        .R(indvar_flatten_reg_53));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_53_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_53_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_53_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_53_reg[16]_i_1_n_9 ,\indvar_flatten_reg_53_reg[16]_i_1_n_10 ,\indvar_flatten_reg_53_reg[16]_i_1_n_11 ,\indvar_flatten_reg_53_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_53_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_53_reg[16]_i_1_n_16 ,\indvar_flatten_reg_53_reg[16]_i_1_n_17 ,\indvar_flatten_reg_53_reg[16]_i_1_n_18 ,\indvar_flatten_reg_53_reg[16]_i_1_n_19 ,\indvar_flatten_reg_53_reg[16]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_53_reg[20:16]}));
  FDRE \indvar_flatten_reg_53_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[16]_i_1_n_19 ),
        .Q(indvar_flatten_reg_53_reg[17]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_53_reg[18]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_53_reg[19]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_19 ),
        .Q(indvar_flatten_reg_53_reg[1]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_53_reg[20]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_18 ),
        .Q(indvar_flatten_reg_53_reg[2]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_53_reg[3]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_53_reg[4]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_53_reg[5]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_53_reg[6]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_53_reg[7]),
        .R(indvar_flatten_reg_53));
  FDRE \indvar_flatten_reg_53_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_20 ),
        .Q(indvar_flatten_reg_53_reg[8]),
        .R(indvar_flatten_reg_53));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_53_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_53_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_53_reg[8]_i_1_n_5 ,\indvar_flatten_reg_53_reg[8]_i_1_n_6 ,\indvar_flatten_reg_53_reg[8]_i_1_n_7 ,\indvar_flatten_reg_53_reg[8]_i_1_n_8 ,\indvar_flatten_reg_53_reg[8]_i_1_n_9 ,\indvar_flatten_reg_53_reg[8]_i_1_n_10 ,\indvar_flatten_reg_53_reg[8]_i_1_n_11 ,\indvar_flatten_reg_53_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_53_reg[8]_i_1_n_13 ,\indvar_flatten_reg_53_reg[8]_i_1_n_14 ,\indvar_flatten_reg_53_reg[8]_i_1_n_15 ,\indvar_flatten_reg_53_reg[8]_i_1_n_16 ,\indvar_flatten_reg_53_reg[8]_i_1_n_17 ,\indvar_flatten_reg_53_reg[8]_i_1_n_18 ,\indvar_flatten_reg_53_reg[8]_i_1_n_19 ,\indvar_flatten_reg_53_reg[8]_i_1_n_20 }),
        .S(indvar_flatten_reg_53_reg[15:8]));
  FDRE \indvar_flatten_reg_53_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_530),
        .D(\indvar_flatten_reg_53_reg[8]_i_1_n_19 ),
        .Q(indvar_flatten_reg_53_reg[9]),
        .R(indvar_flatten_reg_53));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h40)) 
    internal_full_n_i_2__12
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(xfgray2rgb_1080_1920_U0_ap_start),
        .O(start_once_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__1
       (.I0(Q),
        .I1(xfgray2rgb_1080_1920_U0_ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    mem_reg_bram_0_i_12__4
       (.I0(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(gray_img_dst_data_empty_n),
        .I3(rgb_img_dst_data_full_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__2
       (.I0(Q),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I3(xfgray2rgb_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_5),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1 
       (.I0(pop),
        .I1(push_0),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \usedw[10]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(rgb_img_dst_data_full_n),
        .I2(gray_img_dst_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln45_reg_87_reg_n_5_[0] ),
        .I5(pop_1),
        .O(\ap_CS_fsm_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_xfrgb2gray_1080_1920_s
   (P,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    pop,
    push,
    \icmp_ln23_reg_153_reg[0]_0 ,
    dout_valid_reg,
    ap_clk,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    xfrgb2gray_1080_1920_U0_ap_start,
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
    ap_NS_fsm1,
    empty_n,
    rgb_img_src_data_empty_n,
    gray_img_src_data_full_n,
    \usedw_reg[0] );
  output [7:0]P;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output pop;
  output push;
  output [0:0]\icmp_ln23_reg_153_reg[0]_0 ;
  output dout_valid_reg;
  input ap_clk;
  input [23:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input xfrgb2gray_1080_1920_U0_ap_start;
  input Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  input ap_NS_fsm1;
  input empty_n;
  input rgb_img_src_data_empty_n;
  input gray_img_src_data_full_n;
  input \usedw_reg[0] ;

  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  wire [7:0]P;
  wire [23:0]Q;
  wire \ap_CS_fsm[0]_i_1__6_n_5 ;
  wire \ap_CS_fsm[2]_i_2__4_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [2:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_i_1_n_5;
  wire ap_enable_reg_pp0_iter6_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg;
  wire empty_n;
  wire gray_img_src_data_full_n;
  wire grp_fu_129_ce;
  wire icmp_ln23_fu_82_p2;
  wire \icmp_ln23_reg_153[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_153[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_153[0]_i_4_n_5 ;
  wire \icmp_ln23_reg_153[0]_i_5_n_5 ;
  wire \icmp_ln23_reg_153[0]_i_6_n_5 ;
  wire icmp_ln23_reg_153_pp0_iter1_reg;
  wire \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3_n_5 ;
  wire icmp_ln23_reg_153_pp0_iter5_reg;
  wire [0:0]\icmp_ln23_reg_153_reg[0]_0 ;
  wire \icmp_ln23_reg_153_reg_n_5_[0] ;
  wire indvar_flatten_reg_65;
  wire indvar_flatten_reg_650;
  wire \indvar_flatten_reg_65[0]_i_4_n_5 ;
  wire [20:0]indvar_flatten_reg_65_reg;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_18 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_19 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_20 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_65_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_12 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_19 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_20 ;
  wire \indvar_flatten_reg_65_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_19 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_20 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_65_reg[8]_i_1_n_9 ;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_10;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_11;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_12;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_13;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_14;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_15;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_16;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_17;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_18;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_19;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_20;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_21;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_22;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_23;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_24;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_25;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_26;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_5;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_6;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_7;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_8;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_9;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_10;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_11;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_12;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_13;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_14;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_15;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_16;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_17;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_18;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_19;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_20;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_21;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_22;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_23;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_24;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_25;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_26;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_5;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_6;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_7;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_8;
  wire mul_mul_8ns_15ns_22_4_1_U15_n_9;
  wire pop;
  wire push;
  wire [7:0]rgb_V_1_reg_162;
  wire rgb_V_1_reg_1620;
  wire rgb_img_src_data_empty_n;
  wire \usedw_reg[0] ;
  wire xfrgb2gray_1080_1920_U0_ap_start;
  wire [7:4]\NLW_indvar_flatten_reg_65_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_65_reg[16]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(xfrgb2gray_1080_1920_U0_ap_start),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\ap_CS_fsm[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hFAC0)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_5 ),
        .I1(xfrgb2gray_1080_1920_U0_ap_start),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__4_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFBBBBFFFFB0BB)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter6_reg_n_5),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I5(\icmp_ln23_reg_153[0]_i_2_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__4_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__6_n_5 ),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E0E000E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\icmp_ln23_reg_153[0]_i_2_n_5 ),
        .I4(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(\icmp_ln23_reg_153[0]_i_2_n_5 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter6_i_1
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(ap_enable_reg_pp0_iter6_reg_n_5),
        .I3(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter6_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter6_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \dout_buf[23]_i_1 
       (.I0(empty_n),
        .I1(\icmp_ln23_reg_153_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I5(rgb_img_src_data_empty_n),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8AAA)) 
    dout_valid_i_1__2
       (.I0(rgb_img_src_data_empty_n),
        .I1(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln23_reg_153_reg_n_5_[0] ),
        .I5(empty_n),
        .O(dout_valid_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln23_reg_153[0]_i_1 
       (.I0(\icmp_ln23_reg_153[0]_i_2_n_5 ),
        .O(icmp_ln23_fu_82_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln23_reg_153[0]_i_2 
       (.I0(\icmp_ln23_reg_153[0]_i_3_n_5 ),
        .I1(indvar_flatten_reg_65_reg[8]),
        .I2(indvar_flatten_reg_65_reg[12]),
        .I3(indvar_flatten_reg_65_reg[5]),
        .I4(\icmp_ln23_reg_153[0]_i_4_n_5 ),
        .I5(\icmp_ln23_reg_153[0]_i_5_n_5 ),
        .O(\icmp_ln23_reg_153[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \icmp_ln23_reg_153[0]_i_3 
       (.I0(indvar_flatten_reg_65_reg[16]),
        .I1(indvar_flatten_reg_65_reg[9]),
        .I2(indvar_flatten_reg_65_reg[7]),
        .I3(indvar_flatten_reg_65_reg[17]),
        .I4(indvar_flatten_reg_65_reg[0]),
        .I5(indvar_flatten_reg_65_reg[13]),
        .O(\icmp_ln23_reg_153[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln23_reg_153[0]_i_4 
       (.I0(indvar_flatten_reg_65_reg[19]),
        .I1(indvar_flatten_reg_65_reg[10]),
        .I2(indvar_flatten_reg_65_reg[15]),
        .I3(indvar_flatten_reg_65_reg[4]),
        .O(\icmp_ln23_reg_153[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln23_reg_153[0]_i_5 
       (.I0(indvar_flatten_reg_65_reg[14]),
        .I1(indvar_flatten_reg_65_reg[18]),
        .I2(indvar_flatten_reg_65_reg[3]),
        .I3(indvar_flatten_reg_65_reg[20]),
        .I4(\icmp_ln23_reg_153[0]_i_6_n_5 ),
        .O(\icmp_ln23_reg_153[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln23_reg_153[0]_i_6 
       (.I0(indvar_flatten_reg_65_reg[6]),
        .I1(indvar_flatten_reg_65_reg[2]),
        .I2(indvar_flatten_reg_65_reg[11]),
        .I3(indvar_flatten_reg_65_reg[1]),
        .O(\icmp_ln23_reg_153[0]_i_6_n_5 ));
  FDRE \icmp_ln23_reg_153_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_129_ce),
        .D(\icmp_ln23_reg_153_reg_n_5_[0] ),
        .Q(icmp_ln23_reg_153_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/icmp_ln23_reg_153_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln23_reg_153_pp0_iter1_reg),
        .Q(\icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3_n_5 ));
  FDRE \icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln23_reg_153_pp0_iter4_reg_reg[0]_srl3_n_5 ),
        .Q(icmp_ln23_reg_153_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln23_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_129_ce),
        .D(icmp_ln23_fu_82_p2),
        .Q(\icmp_ln23_reg_153_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \indvar_flatten_reg_65[0]_i_1 
       (.I0(\icmp_ln23_reg_153[0]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .I5(xfrgb2gray_1080_1920_U0_ap_start),
        .O(indvar_flatten_reg_65));
  LUT4 #(
    .INIT(16'h0800)) 
    \indvar_flatten_reg_65[0]_i_2 
       (.I0(\icmp_ln23_reg_153[0]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .I3(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_650));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_65[0]_i_4 
       (.I0(indvar_flatten_reg_65_reg[0]),
        .O(\indvar_flatten_reg_65[0]_i_4_n_5 ));
  FDRE \indvar_flatten_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_20 ),
        .Q(indvar_flatten_reg_65_reg[0]),
        .R(indvar_flatten_reg_65));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_65_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_65_reg[0]_i_3_n_5 ,\indvar_flatten_reg_65_reg[0]_i_3_n_6 ,\indvar_flatten_reg_65_reg[0]_i_3_n_7 ,\indvar_flatten_reg_65_reg[0]_i_3_n_8 ,\indvar_flatten_reg_65_reg[0]_i_3_n_9 ,\indvar_flatten_reg_65_reg[0]_i_3_n_10 ,\indvar_flatten_reg_65_reg[0]_i_3_n_11 ,\indvar_flatten_reg_65_reg[0]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_65_reg[0]_i_3_n_13 ,\indvar_flatten_reg_65_reg[0]_i_3_n_14 ,\indvar_flatten_reg_65_reg[0]_i_3_n_15 ,\indvar_flatten_reg_65_reg[0]_i_3_n_16 ,\indvar_flatten_reg_65_reg[0]_i_3_n_17 ,\indvar_flatten_reg_65_reg[0]_i_3_n_18 ,\indvar_flatten_reg_65_reg[0]_i_3_n_19 ,\indvar_flatten_reg_65_reg[0]_i_3_n_20 }),
        .S({indvar_flatten_reg_65_reg[7:1],\indvar_flatten_reg_65[0]_i_4_n_5 }));
  FDRE \indvar_flatten_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_65_reg[10]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_65_reg[11]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_65_reg[12]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_65_reg[13]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_65_reg[14]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_65_reg[15]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[16]_i_1_n_20 ),
        .Q(indvar_flatten_reg_65_reg[16]),
        .R(indvar_flatten_reg_65));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_65_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_65_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_65_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_65_reg[16]_i_1_n_9 ,\indvar_flatten_reg_65_reg[16]_i_1_n_10 ,\indvar_flatten_reg_65_reg[16]_i_1_n_11 ,\indvar_flatten_reg_65_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_65_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_65_reg[16]_i_1_n_16 ,\indvar_flatten_reg_65_reg[16]_i_1_n_17 ,\indvar_flatten_reg_65_reg[16]_i_1_n_18 ,\indvar_flatten_reg_65_reg[16]_i_1_n_19 ,\indvar_flatten_reg_65_reg[16]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_65_reg[20:16]}));
  FDRE \indvar_flatten_reg_65_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[16]_i_1_n_19 ),
        .Q(indvar_flatten_reg_65_reg[17]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_65_reg[18]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_65_reg[19]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_19 ),
        .Q(indvar_flatten_reg_65_reg[1]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_65_reg[20]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_18 ),
        .Q(indvar_flatten_reg_65_reg[2]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_65_reg[3]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_65_reg[4]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_65_reg[5]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_65_reg[6]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_65_reg[7]),
        .R(indvar_flatten_reg_65));
  FDRE \indvar_flatten_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_20 ),
        .Q(indvar_flatten_reg_65_reg[8]),
        .R(indvar_flatten_reg_65));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_65_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_65_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_65_reg[8]_i_1_n_5 ,\indvar_flatten_reg_65_reg[8]_i_1_n_6 ,\indvar_flatten_reg_65_reg[8]_i_1_n_7 ,\indvar_flatten_reg_65_reg[8]_i_1_n_8 ,\indvar_flatten_reg_65_reg[8]_i_1_n_9 ,\indvar_flatten_reg_65_reg[8]_i_1_n_10 ,\indvar_flatten_reg_65_reg[8]_i_1_n_11 ,\indvar_flatten_reg_65_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_65_reg[8]_i_1_n_13 ,\indvar_flatten_reg_65_reg[8]_i_1_n_14 ,\indvar_flatten_reg_65_reg[8]_i_1_n_15 ,\indvar_flatten_reg_65_reg[8]_i_1_n_16 ,\indvar_flatten_reg_65_reg[8]_i_1_n_17 ,\indvar_flatten_reg_65_reg[8]_i_1_n_18 ,\indvar_flatten_reg_65_reg[8]_i_1_n_19 ,\indvar_flatten_reg_65_reg[8]_i_1_n_20 }),
        .S(indvar_flatten_reg_65_reg[15:8]));
  FDRE \indvar_flatten_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_650),
        .D(\indvar_flatten_reg_65_reg[8]_i_1_n_19 ),
        .Q(indvar_flatten_reg_65_reg[9]),
        .R(indvar_flatten_reg_65));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_13ns_22ns_22_4_1 mac_muladd_8ns_13ns_22ns_22_4_1_U16
       (.CEA2(grp_fu_129_ce),
        .DSP_ALU_INST({mul_mul_8ns_15ns_22_4_1_U15_n_5,mul_mul_8ns_15ns_22_4_1_U15_n_6,mul_mul_8ns_15ns_22_4_1_U15_n_7,mul_mul_8ns_15ns_22_4_1_U15_n_8,mul_mul_8ns_15ns_22_4_1_U15_n_9,mul_mul_8ns_15ns_22_4_1_U15_n_10,mul_mul_8ns_15ns_22_4_1_U15_n_11,mul_mul_8ns_15ns_22_4_1_U15_n_12,mul_mul_8ns_15ns_22_4_1_U15_n_13,mul_mul_8ns_15ns_22_4_1_U15_n_14,mul_mul_8ns_15ns_22_4_1_U15_n_15,mul_mul_8ns_15ns_22_4_1_U15_n_16,mul_mul_8ns_15ns_22_4_1_U15_n_17,mul_mul_8ns_15ns_22_4_1_U15_n_18,mul_mul_8ns_15ns_22_4_1_U15_n_19,mul_mul_8ns_15ns_22_4_1_U15_n_20,mul_mul_8ns_15ns_22_4_1_U15_n_21,mul_mul_8ns_15ns_22_4_1_U15_n_22,mul_mul_8ns_15ns_22_4_1_U15_n_23,mul_mul_8ns_15ns_22_4_1_U15_n_24,mul_mul_8ns_15ns_22_4_1_U15_n_25,mul_mul_8ns_15ns_22_4_1_U15_n_26}),
        .E(rgb_V_1_reg_1620),
        .P({mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_5,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_6,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_7,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_8,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_9,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_10,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_11,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_12,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_13,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_14,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_15,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_16,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_17,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_18,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_19,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_20,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_21,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_22,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_23,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_24,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_25,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_26}),
        .Q(Q[23:16]),
        .ap_clk(ap_clk),
        .gray_img_src_data_full_n(gray_img_src_data_full_n),
        .icmp_ln23_reg_153_pp0_iter5_reg(icmp_ln23_reg_153_pp0_iter5_reg),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 (mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .\rgb_V_1_reg_162_reg[0] (\icmp_ln23_reg_153_reg_n_5_[0] ),
        .\rgb_V_1_reg_162_reg[0]_0 (ap_CS_fsm_pp0_stage0),
        .\rgb_V_1_reg_162_reg[0]_1 (ap_enable_reg_pp0_iter6_reg_n_5),
        .\rgb_V_1_reg_162_reg[0]_2 (ap_enable_reg_pp0_iter1_reg_n_5),
        .rgb_img_src_data_empty_n(rgb_img_src_data_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mac_muladd_8ns_16ns_22ns_23_4_1 mac_muladd_8ns_16ns_22ns_23_4_1_U17
       (.CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(grp_fu_129_ce),
        .P(P),
        .Q(rgb_V_1_reg_162),
        .ap_clk(ap_clk),
        .gray_img_src_data_full_n(gray_img_src_data_full_n),
        .\icmp_ln23_reg_153_pp0_iter1_reg_reg[0] (ap_CS_fsm_pp0_stage0),
        .\icmp_ln23_reg_153_pp0_iter1_reg_reg[0]_0 (mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_28),
        .icmp_ln23_reg_153_pp0_iter5_reg(icmp_ln23_reg_153_pp0_iter5_reg),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0 (\icmp_ln23_reg_153_reg_n_5_[0] ),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_0 (ap_enable_reg_pp0_iter1_reg_n_5),
        .\icmp_ln23_reg_153_pp0_iter5_reg_reg[0]__0_1 (ap_enable_reg_pp0_iter6_reg_n_5),
        .\q_tmp_reg[7] ({mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_5,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_6,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_7,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_8,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_9,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_10,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_11,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_12,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_13,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_14,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_15,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_16,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_17,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_18,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_19,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_20,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_21,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_22,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_23,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_24,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_25,mac_muladd_8ns_13ns_22ns_22_4_1_U16_n_26}),
        .rgb_img_src_data_empty_n(rgb_img_src_data_empty_n));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    mem_reg_bram_0_i_12__3
       (.I0(\icmp_ln23_reg_153_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(rgb_img_src_data_empty_n),
        .I3(gray_img_src_data_full_n),
        .I4(ap_enable_reg_pp0_iter6_reg_n_5),
        .I5(icmp_ln23_reg_153_pp0_iter5_reg),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_canny_detector_mul_mul_8ns_15ns_22_4_1 mul_mul_8ns_15ns_22_4_1_U15
       (.CEA2(grp_fu_129_ce),
        .P({mul_mul_8ns_15ns_22_4_1_U15_n_5,mul_mul_8ns_15ns_22_4_1_U15_n_6,mul_mul_8ns_15ns_22_4_1_U15_n_7,mul_mul_8ns_15ns_22_4_1_U15_n_8,mul_mul_8ns_15ns_22_4_1_U15_n_9,mul_mul_8ns_15ns_22_4_1_U15_n_10,mul_mul_8ns_15ns_22_4_1_U15_n_11,mul_mul_8ns_15ns_22_4_1_U15_n_12,mul_mul_8ns_15ns_22_4_1_U15_n_13,mul_mul_8ns_15ns_22_4_1_U15_n_14,mul_mul_8ns_15ns_22_4_1_U15_n_15,mul_mul_8ns_15ns_22_4_1_U15_n_16,mul_mul_8ns_15ns_22_4_1_U15_n_17,mul_mul_8ns_15ns_22_4_1_U15_n_18,mul_mul_8ns_15ns_22_4_1_U15_n_19,mul_mul_8ns_15ns_22_4_1_U15_n_20,mul_mul_8ns_15ns_22_4_1_U15_n_21,mul_mul_8ns_15ns_22_4_1_U15_n_22,mul_mul_8ns_15ns_22_4_1_U15_n_23,mul_mul_8ns_15ns_22_4_1_U15_n_24,mul_mul_8ns_15ns_22_4_1_U15_n_25,mul_mul_8ns_15ns_22_4_1_U15_n_26}),
        .Q(Q[7:0]),
        .ap_clk(ap_clk));
  FDRE \rgb_V_1_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[8]),
        .Q(rgb_V_1_reg_162[0]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[9]),
        .Q(rgb_V_1_reg_162[1]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[10]),
        .Q(rgb_V_1_reg_162[2]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[11]),
        .Q(rgb_V_1_reg_162[3]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[12]),
        .Q(rgb_V_1_reg_162[4]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[13]),
        .Q(rgb_V_1_reg_162[5]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[14]),
        .Q(rgb_V_1_reg_162[6]),
        .R(1'b0));
  FDRE \rgb_V_1_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1620),
        .D(Q[15]),
        .Q(rgb_V_1_reg_162[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__0 
       (.I0(pop),
        .I1(Loop_loop_height_proc1821_U0_rgb_img_src_data_write),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_1__2 
       (.I0(push),
        .I1(\usedw_reg[0] ),
        .O(\icmp_ln23_reg_153_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    \eol_reg_154_reg[0] ,
    D,
    ap_enable_reg_pp0_iter0_reg,
    Loop_loop_height_proc1821_U0_rgb_img_src_data_write,
    E,
    ack_out116_out,
    B_V_data_1_sel0,
    SR,
    S,
    \icmp_ln122_reg_315_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    p_1_in,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    CO,
    ap_rst_n,
    \eol_reg_154_reg[0]_0 ,
    axi_last_V_1_reg_324,
    icmp_ln122_reg_315,
    Q,
    or_ln131_reg_329,
    or_ln134_reg_333,
    eol_2_reg_208,
    src_TVALID,
    rgb_img_src_data_full_n,
    icmp_ln122_fu_243_p2_carry__0,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    src_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output \eol_reg_154_reg[0] ;
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg;
  output Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  output [0:0]E;
  output ack_out116_out;
  output B_V_data_1_sel0;
  output [0:0]SR;
  output [4:0]S;
  output \icmp_ln122_reg_315_reg[0] ;
  output \B_V_data_1_state_reg[0]_1 ;
  output \B_V_data_1_state_reg[0]_2 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_1_in;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input ap_rst_n;
  input \eol_reg_154_reg[0]_0 ;
  input axi_last_V_1_reg_324;
  input icmp_ln122_reg_315;
  input [1:0]Q;
  input or_ln131_reg_329;
  input or_ln134_reg_333;
  input eol_2_reg_208;
  input src_TVALID;
  input rgb_img_src_data_full_n;
  input [9:0]icmp_ln122_fu_243_p2_carry__0;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]src_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state[1]_i_3_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_rgb_img_src_data_write;
  wire [1:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire ack_out116_out;
  wire \ap_CS_fsm[3]_i_2__2_n_5 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_324;
  wire eol_2_reg_208;
  wire \eol_reg_154_reg[0] ;
  wire \eol_reg_154_reg[0]_0 ;
  wire [9:0]icmp_ln122_fu_243_p2_carry__0;
  wire icmp_ln122_reg_315;
  wire \icmp_ln122_reg_315_reg[0] ;
  wire mem_reg_bram_0_i_17__1_n_5;
  wire mem_reg_bram_0_i_20__1_n_5;
  wire or_ln131_reg_329;
  wire or_ln134_reg_333;
  wire p_1_in;
  wire rgb_img_src_data_full_n;
  wire [23:0]src_TDATA;
  wire src_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(src_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F7FFFFFF080000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_208),
        .I3(ack_out116_out),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00F7FFFFFF080000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_208),
        .I3(ack_out116_out),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h4555BAAA)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out116_out),
        .I1(eol_2_reg_208),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(src_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD8D8D8D8F8F8D8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(src_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(eol_2_reg_208),
        .I5(ack_out116_out),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFF5DFFFFFF5DFF5D)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(eol_2_reg_208),
        .I3(ack_out116_out),
        .I4(src_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(\B_V_data_1_state[1]_i_3_n_5 ),
        .I1(mem_reg_bram_0_i_17__1_n_5),
        .I2(Q[0]),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .O(B_V_data_1_sel0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(eol_2_reg_208),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_3_n_5 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(mem_reg_bram_0_i_17__1_n_5),
        .I3(CO),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2__2_n_5 ),
        .I2(CO),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(mem_reg_bram_0_i_17__1_n_5),
        .I1(Q[0]),
        .O(\ap_CS_fsm[3]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(\ap_CS_fsm[3]_i_2__2_n_5 ),
        .I1(CO),
        .I2(p_1_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(mem_reg_bram_0_i_17__1_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_319[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \eol_reg_154[0]_i_1 
       (.I0(\eol_reg_154_reg[0]_0 ),
        .I1(axi_last_V_1_reg_324),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln122_reg_315),
        .I4(\ap_CS_fsm[3]_i_2__2_n_5 ),
        .I5(p_1_in),
        .O(\eol_reg_154_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry__0_i_1
       (.I0(icmp_ln122_fu_243_p2_carry__0[9]),
        .I1(icmp_ln122_fu_243_p2_carry__0[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry__0_i_2
       (.I0(icmp_ln122_fu_243_p2_carry__0[7]),
        .I1(icmp_ln122_fu_243_p2_carry__0[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry__0_i_3
       (.I0(icmp_ln122_fu_243_p2_carry__0[5]),
        .I1(icmp_ln122_fu_243_p2_carry__0[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry__0_i_4
       (.I0(icmp_ln122_fu_243_p2_carry__0[3]),
        .I1(icmp_ln122_fu_243_p2_carry__0[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_243_p2_carry__0_i_5
       (.I0(icmp_ln122_fu_243_p2_carry__0[1]),
        .I1(icmp_ln122_fu_243_p2_carry__0[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln122_reg_315[0]_i_1 
       (.I0(icmp_ln122_reg_315),
        .I1(\ap_CS_fsm[3]_i_2__2_n_5 ),
        .I2(CO),
        .O(\icmp_ln122_reg_315_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_166[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out116_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_166[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[0]),
        .I3(mem_reg_bram_0_i_17__1_n_5),
        .O(ack_out116_out));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    mem_reg_bram_0_i_12__2
       (.I0(icmp_ln122_reg_315),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(or_ln131_reg_329),
        .I3(or_ln134_reg_333),
        .I4(Q[0]),
        .I5(mem_reg_bram_0_i_17__1_n_5),
        .O(Loop_loop_height_proc1821_U0_rgb_img_src_data_write));
  LUT5 #(
    .INIT(32'h1111F111)) 
    mem_reg_bram_0_i_17__1
       (.I0(mem_reg_bram_0_i_20__1_n_5),
        .I1(rgb_img_src_data_full_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(mem_reg_bram_0_i_17__1_n_5));
  LUT4 #(
    .INIT(16'h4FFF)) 
    mem_reg_bram_0_i_20__1
       (.I0(or_ln134_reg_333),
        .I1(or_ln131_reg_329),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(icmp_ln122_reg_315),
        .O(mem_reg_bram_0_i_20__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \or_ln131_reg_329[0]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(mem_reg_bram_0_i_17__1_n_5),
        .O(E));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_35
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    \sof_2_reg_142_reg[0] ,
    D,
    \ap_CS_fsm_reg[2] ,
    E,
    \tmp_last_V_reg_205_reg[0] ,
    icmp_ln190_reg_1960,
    \icmp_ln190_reg_196_reg[0] ,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    SR,
    dst_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg,
    sof_2_reg_142,
    sof_reg_106,
    icmp_ln190_reg_196_pp0_iter1_reg,
    Q,
    icmp_ln190_fu_169_p2,
    \tmp_last_V_reg_205_reg[0]_0 ,
    \tmp_last_V_reg_205_reg[0]_1 ,
    \tmp_last_V_reg_205_reg[0]_2 ,
    \tmp_last_V_reg_205_reg[0]_3 ,
    dst_TREADY,
    B_V_data_1_sel_wr_reg_0,
    rgb_img_dst_data_empty_n,
    Loop_loop_height_proc1719_U0_ap_start,
    \j_5_reg_131_reg[0] ,
    \B_V_data_1_payload_A_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output \sof_2_reg_142_reg[0] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output \tmp_last_V_reg_205_reg[0] ;
  output icmp_ln190_reg_1960;
  output \icmp_ln190_reg_196_reg[0] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]SR;
  output [23:0]dst_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg;
  input sof_2_reg_142;
  input sof_reg_106;
  input icmp_ln190_reg_196_pp0_iter1_reg;
  input [3:0]Q;
  input icmp_ln190_fu_169_p2;
  input \tmp_last_V_reg_205_reg[0]_0 ;
  input [1:0]\tmp_last_V_reg_205_reg[0]_1 ;
  input \tmp_last_V_reg_205_reg[0]_2 ;
  input \tmp_last_V_reg_205_reg[0]_3 ;
  input dst_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input rgb_img_dst_data_empty_n;
  input Loop_loop_height_proc1719_U0_ap_start;
  input \j_5_reg_131_reg[0] ;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_rd_reg_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1719_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2__3_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]dst_TDATA;
  wire dst_TREADY;
  wire dst_TREADY_int_regslice;
  wire icmp_ln190_fu_169_p2;
  wire icmp_ln190_reg_1960;
  wire \icmp_ln190_reg_196[0]_i_3_n_5 ;
  wire icmp_ln190_reg_196_pp0_iter1_reg;
  wire \icmp_ln190_reg_196_reg[0] ;
  wire \j_5_reg_131[10]_i_4_n_5 ;
  wire \j_5_reg_131_reg[0] ;
  wire rgb_img_dst_data_empty_n;
  wire sof_2_reg_142;
  wire \sof_2_reg_142_reg[0] ;
  wire sof_reg_106;
  wire \tmp_last_V_reg_205_reg[0] ;
  wire \tmp_last_V_reg_205_reg[0]_0 ;
  wire [1:0]\tmp_last_V_reg_205_reg[0]_1 ;
  wire \tmp_last_V_reg_205_reg[0]_2 ;
  wire \tmp_last_V_reg_205_reg[0]_3 ;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(dst_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(dst_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel_rd_reg_n_5),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln190_reg_196_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\icmp_ln190_reg_196_reg[0] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(dst_TREADY),
        .I3(dst_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .O(\icmp_ln190_reg_196_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(dst_TREADY_int_regslice),
        .I3(\icmp_ln190_reg_196_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(dst_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Loop_loop_height_proc1719_U0_ap_start),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h70FFFFFF)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(dst_TREADY_int_regslice),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_5_reg_131_reg[0] ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm[1]_i_2__3_n_5 ),
        .I1(Q[1]),
        .I2(Loop_loop_height_proc1719_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(dst_TREADY_int_regslice),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[1]_i_2__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(ap_NS_fsm18_out),
        .I1(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \ap_CS_fsm[2]_i_2__6 
       (.I0(dst_TREADY_int_regslice),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_5_reg_131_reg[0] ),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(icmp_ln190_fu_169_p2),
        .I1(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I2(Q[2]),
        .I3(ap_NS_fsm18_out),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I4(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h00008800F0008800)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_rst_n),
        .I4(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I5(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dst_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(dst_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_reg_191[10]_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(dst_TREADY),
        .I3(dst_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_196[0]_i_1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .O(icmp_ln190_reg_1960));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \icmp_ln190_reg_196[0]_i_3 
       (.I0(rgb_img_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(icmp_ln190_reg_196_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(dst_TREADY_int_regslice),
        .O(\icmp_ln190_reg_196[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \j_5_reg_131[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\j_5_reg_131[10]_i_4_n_5 ),
        .I2(ap_NS_fsm18_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_5_reg_131[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\j_5_reg_131[10]_i_4_n_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \j_5_reg_131[10]_i_4 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I2(icmp_ln190_fu_169_p2),
        .O(\j_5_reg_131[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    \sof_2_reg_142[0]_i_1 
       (.I0(sof_2_reg_142),
        .I1(ap_NS_fsm18_out),
        .I2(sof_reg_106),
        .I3(\icmp_ln190_reg_196[0]_i_3_n_5 ),
        .I4(icmp_ln190_reg_196_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\sof_2_reg_142_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \tmp_last_V_reg_205[0]_i_1 
       (.I0(\tmp_last_V_reg_205_reg[0]_0 ),
        .I1(\j_5_reg_131[10]_i_4_n_5 ),
        .I2(\tmp_last_V_reg_205_reg[0]_1 [1]),
        .I3(\tmp_last_V_reg_205_reg[0]_2 ),
        .I4(\tmp_last_V_reg_205_reg[0]_1 [0]),
        .I5(\tmp_last_V_reg_205_reg[0]_3 ),
        .O(\tmp_last_V_reg_205_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_154_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel0,
    src_TVALID,
    src_TLAST,
    \eol_2_reg_208_reg[0] ,
    Q,
    \eol_2_reg_208_reg[0]_0 ,
    eol_2_reg_208,
    E,
    axi_last_V_1_reg_324);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_154_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel0;
  input src_TVALID;
  input [0:0]src_TLAST;
  input \eol_2_reg_208_reg[0] ;
  input [1:0]Q;
  input \eol_2_reg_208_reg[0]_0 ;
  input eol_2_reg_208;
  input [0:0]E;
  input axi_last_V_1_reg_324;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_324;
  wire eol_2_reg_208;
  wire \eol_2_reg_208_reg[0] ;
  wire \eol_2_reg_208_reg[0]_0 ;
  wire \eol_reg_154_reg[0] ;
  wire [0:0]src_TLAST;
  wire src_TLAST_int_regslice;
  wire src_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(src_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(src_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(src_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(src_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(B_V_data_1_sel0),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_324[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_1_reg_324),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFACA0A0A0)) 
    \eol_2_reg_208[0]_i_1 
       (.I0(\eol_2_reg_208_reg[0] ),
        .I1(src_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(\eol_2_reg_208_reg[0]_0 ),
        .I4(Q[1]),
        .I5(eol_2_reg_208),
        .O(\eol_reg_154_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_208[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(src_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_34
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_fu_86_reg[0] ,
    or_ln131_fu_269_p2,
    S,
    \start_fu_86_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \start_fu_86_reg[0]_1 ,
    start_fu_86,
    E,
    B_V_data_1_sel0,
    src_TVALID,
    Q,
    CO,
    src_TUSER,
    \or_ln134_reg_333_reg[0] ,
    or_ln134_reg_333);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_fu_86_reg[0] ;
  output or_ln131_fu_269_p2;
  output [0:0]S;
  output \start_fu_86_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \start_fu_86_reg[0]_1 ;
  input [0:0]start_fu_86;
  input [0:0]E;
  input B_V_data_1_sel0;
  input src_TVALID;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]src_TUSER;
  input [0:0]\or_ln134_reg_333_reg[0] ;
  input or_ln134_reg_333;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire or_ln131_fu_269_p2;
  wire or_ln134_reg_333;
  wire [0:0]\or_ln134_reg_333_reg[0] ;
  wire [0:0]src_TUSER;
  wire src_TVALID;
  wire [0:0]start_fu_86;
  wire \start_fu_86_reg[0] ;
  wire \start_fu_86_reg[0]_0 ;
  wire \start_fu_86_reg[0]_1 ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(src_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(src_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(src_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(src_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(B_V_data_1_sel0),
        .I2(src_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555959595559)) 
    j_5_fu_288_p2_carry_i_1
       (.I0(Q),
        .I1(CO),
        .I2(start_fu_86),
        .I3(B_V_data_1_payload_A),
        .I4(B_V_data_1_sel),
        .I5(B_V_data_1_payload_B),
        .O(S));
  LUT4 #(
    .INIT(16'hBABF)) 
    \or_ln131_reg_329[0]_i_2 
       (.I0(start_fu_86),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .O(or_ln131_fu_269_p2));
  LUT6 #(
    .INIT(64'hFDFFFDDD88888888)) 
    \or_ln134_reg_333[0]_i_1 
       (.I0(\or_ln134_reg_333_reg[0] ),
        .I1(start_fu_86),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(or_ln134_reg_333),
        .O(\start_fu_86_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFCCCFC44444444)) 
    \start_fu_86[0]_i_1 
       (.I0(\start_fu_86_reg[0]_1 ),
        .I1(start_fu_86),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(E),
        .O(\start_fu_86_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_36
   (dst_TLAST,
    ap_rst_n_inv,
    ap_clk,
    dst_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]dst_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input dst_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]dst_TLAST;
  wire dst_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(dst_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_37
   (dst_TUSER,
    ap_rst_n_inv,
    ap_clk,
    dst_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_142,
    \B_V_data_1_payload_A_reg[0]_0 ,
    icmp_ln190_reg_196_pp0_iter1_reg);
  output [0:0]dst_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input dst_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_142;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input icmp_ln190_reg_196_pp0_iter1_reg;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dst_TREADY;
  wire [0:0]dst_TUSER;
  wire icmp_ln190_reg_196_pp0_iter1_reg;
  wire sof_2_reg_142;

  LUT6 #(
    .INIT(64'hFFFFFFA2000000A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_2_reg_142),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_196_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_5 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_142),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_196_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_5 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(dst_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(dst_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(dst_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dst_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(dst_TUSER));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
