# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:39 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs_valid index[0] index[1] index[2] index_valid

.latch        n58 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n63 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n68 control.tehb.dataReg[0]  0
.latch        n73 control.tehb.dataReg[1]  0
.latch        n78 control.tehb.dataReg[2]  0
.latch        n83 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n48
01 1
.names control.tehb.control.fullReg new_n48 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n52
11 1
.names ins_ready[1] new_n52 index[0]
00 0
.names index[2] index[0] new_n54
11 1
.names index[1] new_n54 new_n55
10 1
.names index[1] new_n54 new_n56
01 1
.names new_n55 new_n56 new_n57
00 1
.names ins[2] index[0] new_n58_1
10 1
.names index[1] new_n54 new_n59
11 1
.names ins[3] index[0] new_n60
11 1
.names new_n59 new_n60 new_n61
01 1
.names new_n58_1 new_n61 new_n62
00 1
.names index[1] new_n62 new_n63_1
10 1
.names ins[1] index[0] new_n64
11 1
.names ins[0] index[0] new_n65
10 1
.names new_n64 new_n65 new_n66
00 1
.names index[1] new_n66 new_n67
00 1
.names new_n63_1 new_n67 new_n68_1
00 1
.names index[2] index[0] new_n69
00 1
.names new_n54 new_n69 new_n70
00 1
.names new_n68_1 new_n70 new_n71
00 1
.names ins[4] index[0] new_n72
10 1
.names ins[5] index[0] new_n73_1
11 1
.names new_n59 new_n73_1 new_n74
01 1
.names new_n72 new_n74 new_n75
00 1
.names index[1] new_n75 new_n76
00 1
.names ins[6] index[0] new_n77
10 1
.names ins[7] index[0] new_n78_1
11 1
.names new_n59 new_n78_1 new_n79
01 1
.names new_n77 new_n79 new_n80
00 1
.names index[1] new_n80 new_n81
10 1
.names new_n76 new_n81 new_n82
00 1
.names new_n70 new_n82 new_n83_1
10 1
.names new_n71 new_n83_1 new_n84
00 1
.names new_n57 new_n84 new_n85
10 1
.names ins[8] index[0] new_n86
10 1
.names ins[9] index[0] new_n87
11 1
.names new_n59 new_n87 new_n88
01 1
.names new_n86 new_n88 new_n89
00 1
.names new_n56 new_n89 new_n90
10 1
.names new_n85 new_n90 new_n91
00 1
.names index[1] index[0] new_n92
11 1
.names index[2] new_n92 new_n93
10 1
.names new_n91 new_n93 outs[0]
00 1
.names ins[6] index[0] new_n95
11 1
.names ins[1] index[0] new_n96
10 1
.names new_n95 new_n96 new_n97
00 1
.names index[1] index[2] new_n98
00 1
.names new_n97 new_n98 outs[1]
01 1
.names index[1] new_n62 new_n100
00 1
.names index[1] new_n75 new_n101
10 1
.names new_n100 new_n101 new_n102
00 1
.names new_n70 new_n102 new_n103
00 1
.names index[1] new_n80 new_n104
00 1
.names index[1] new_n89 new_n105
10 1
.names new_n104 new_n105 new_n106
00 1
.names new_n70 new_n106 new_n107
10 1
.names new_n103 new_n107 new_n108
00 1
.names new_n57 new_n93 new_n109
10 1
.names new_n108 new_n109 outs[2]
01 1
.names ins[5] index[2] new_n111
10 1
.names ins[9] index[2] new_n112
11 1
.names new_n111 new_n112 new_n113
00 1
.names index[1] new_n113 new_n114
10 1
.names ins[3] index[2] new_n115
10 1
.names ins[7] index[2] new_n116
11 1
.names new_n115 new_n116 new_n117
00 1
.names index[1] new_n117 new_n118
00 1
.names new_n114 new_n118 new_n119
00 1
.names index[0] new_n119 new_n120
00 1
.names ins[4] index[2] new_n121
11 1
.names ins[8] index[2] new_n122
10 1
.names new_n121 new_n122 new_n123
00 1
.names index[1] index[0] new_n124
01 1
.names new_n123 new_n124 new_n125
01 1
.names new_n120 new_n125 new_n126
00 1
.names new_n109 new_n126 outs[3]
10 1
.names new_n70 new_n82 new_n128
00 1
.names index[1] new_n70 new_n129
01 1
.names new_n89 new_n129 new_n130
01 1
.names new_n128 new_n130 new_n131
00 1
.names new_n109 new_n131 outs[4]
10 1
.names ins_valid[0] new_n48 new_n133
00 1
.names control.tehb.control.fullReg new_n133 new_n134
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n134 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n134 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n137
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n138
01 1
.names new_n137 new_n138 new_n139
00 1
.names rst new_n139 new_n140
00 1
.names new_n134 new_n140 n83
01 1
.names new_n137 n83 n58
01 0
.names new_n138 n83 n63
01 0
.names control.tehb.control.fullReg new_n133 new_n144
00 1
.names new_n139 new_n144 new_n145
01 1
.names control.tehb.dataReg[0] new_n145 new_n146
10 1
.names new_n48 new_n145 new_n147
11 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 n68
00 1
.names rst control.tehb.dataReg[1] new_n150
01 1
.names new_n145 new_n150 n73
01 1
.names rst control.tehb.dataReg[2] new_n152
01 1
.names new_n145 new_n152 n78
01 1
.end
