Compiling (synthesis checkpoint) kernel/IP: u96v2_sbc_base_zynq_ultra_ps_e_0_0
Log file: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1/runme.log
