0.6
2018.2
Jun 14 2018
20:07:38
/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sim_1/new/ca6_top_tb.vhd,1557285512,vhdl,,,,ca6_top_tb,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,1557278650,vhdl,,,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_1;blk_mem_gen_0_blk_mem_gen_v8_4_1_synth,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl,1557289246,vhdl,,,,blk_mem_gen_1;blk_mem_gen_1_blk_mem_gen_generic_cstr;blk_mem_gen_1_blk_mem_gen_prim_width;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init;blk_mem_gen_1_blk_mem_gen_top;blk_mem_gen_1_blk_mem_gen_v8_4_1;blk_mem_gen_1_blk_mem_gen_v8_4_1_synth,,,,,,,,
/home/carlos/csun/csun_comp_projects/VHDL/ca6/ca6.srcs/sources_1/new/ca6_top.vhd,1557290978,vhdl,,,,ca6_top,,,,,,,,
