

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  3 11:10:15 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52| 2.080 us | 2.080 us |   52|   52|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |       50|       50|        24|          9|          1|     4|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 24, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 26 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.29>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %0 ], [ %add_ln8, %Col_Loop ]" [conv.cpp:8]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Col_Loop ]" [conv.cpp:34]   --->   Operation 32 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 33 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp eq i3 %indvar_flatten, -4" [conv.cpp:8]   --->   Operation 34 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.18ns)   --->   "%add_ln8 = add i3 %indvar_flatten, 1" [conv.cpp:8]   --->   Operation 35 'add' 'add_ln8' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Col_Loop" [conv.cpp:8]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 37 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 38 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 1, %r_0" [conv.cpp:26]   --->   Operation 39 'add' 'add_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %add_ln26_1, i2 %r_0" [conv.cpp:34]   --->   Operation 40 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i2 %r_0, -2" [conv.cpp:26]   --->   Operation 41 'xor' 'xor_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 -1, %r_0" [conv.cpp:26]   --->   Operation 42 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.62ns)   --->   "%select_ln34_2 = select i1 %icmp_ln11, i2 %add_ln26, i2 %xor_ln26" [conv.cpp:34]   --->   Operation 43 'select' 'select_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34, i1 false)" [conv.cpp:26]   --->   Operation 44 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %tmp_8 to i64" [conv.cpp:26]   --->   Operation 45 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 46 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln26_9 = or i5 %tmp_8, 1" [conv.cpp:26]   --->   Operation 47 'or' 'or_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_9)" [conv.cpp:26]   --->   Operation 48 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %or_ln to i64" [conv.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_4" [conv.cpp:26]   --->   Operation 50 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%select_ln34_3 = select i1 %icmp_ln11, i2 %xor_ln26, i2 %add_ln26_1" [conv.cpp:34]   --->   Operation 51 'select' 'select_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 52 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 53 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 53 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 12.7>
ST_3 : Operation 54 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 54 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 55 [2/2] (10.1ns)   --->   "%tmp_11 = fmul float %input_load, 0x3FC6FD8100000000" [conv.cpp:26]   --->   Operation 55 'fmul' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 56 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 57 [2/2] (10.1ns)   --->   "%tmp_1_0_0_0_1 = fmul float %input_load_1, 0x3FD4656E80000000" [conv.cpp:26]   --->   Operation 57 'fmul' 'tmp_1_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln34" [conv.cpp:26]   --->   Operation 58 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %c, i1 false)" [conv.cpp:26]   --->   Operation 59 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %tmp_12 to i64" [conv.cpp:26]   --->   Operation 60 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_7" [conv.cpp:26]   --->   Operation 61 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln26_10 = or i5 %tmp_12, 1" [conv.cpp:26]   --->   Operation 62 'or' 'or_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln26_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_10)" [conv.cpp:26]   --->   Operation 63 'bitconcatenate' 'or_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i7 %or_ln26_3 to i64" [conv.cpp:26]   --->   Operation 64 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_8" [conv.cpp:26]   --->   Operation 65 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 66 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 67 [2/2] (2.66ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv.cpp:26]   --->   Operation 67 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 68 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %input_load, 0x3FCC2B9280000000" [conv.cpp:26]   --->   Operation 68 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [2/2] (10.1ns)   --->   "%tmp_1_1_0_0_1 = fmul float %input_load_1, 0x3FCF148380000000" [conv.cpp:26]   --->   Operation 69 'fmul' 'tmp_1_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %input_load, 0xBFD0A09820000000" [conv.cpp:26]   --->   Operation 70 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (10.1ns)   --->   "%tmp_1_2_0_0_1 = fmul float %input_load_1, 0x3FD4D0A6C0000000" [conv.cpp:26]   --->   Operation 71 'fmul' 'tmp_1_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 26.1>
ST_4 : Operation 72 [1/2] (10.1ns)   --->   "%tmp_11 = fmul float %input_load, 0x3FC6FD8100000000" [conv.cpp:26]   --->   Operation 72 'fmul' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %tmp_11, 0.000000e+00" [conv.cpp:26]   --->   Operation 73 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/2] (10.1ns)   --->   "%tmp_1_0_0_0_1 = fmul float %input_load_1, 0x3FD4656E80000000" [conv.cpp:26]   --->   Operation 74 'fmul' 'tmp_1_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 75 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 76 [2/2] (10.1ns)   --->   "%tmp_1_0_0_1 = fmul float %input_load_2, 0x3FBDD2D900000000" [conv.cpp:26]   --->   Operation 76 'fmul' 'tmp_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (2.66ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv.cpp:26]   --->   Operation 77 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 78 [2/2] (10.1ns)   --->   "%tmp_1_0_0_1_1 = fmul float %input_load_3, 0xBFBAEA2C00000000" [conv.cpp:26]   --->   Operation 78 'fmul' 'tmp_1_0_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.61ns)   --->   "%xor_ln26_1 = xor i2 %select_ln34, -2" [conv.cpp:26]   --->   Operation 79 'xor' 'xor_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %xor_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 80 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i5 %tmp_16 to i64" [conv.cpp:26]   --->   Operation 81 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_11" [conv.cpp:26]   --->   Operation 82 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln26_12 = or i5 %tmp_16, 1" [conv.cpp:26]   --->   Operation 83 'or' 'or_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln26_6 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_12)" [conv.cpp:26]   --->   Operation 84 'bitconcatenate' 'or_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i7 %or_ln26_6 to i64" [conv.cpp:26]   --->   Operation 85 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv.cpp:26]   --->   Operation 86 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (2.66ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv.cpp:26]   --->   Operation 87 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 88 [2/2] (2.66ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv.cpp:26]   --->   Operation 88 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 89 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %input_load, 0x3FCC2B9280000000" [conv.cpp:26]   --->   Operation 89 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [2/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %tmp_1_1, 0.000000e+00" [conv.cpp:26]   --->   Operation 90 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (10.1ns)   --->   "%tmp_1_1_0_0_1 = fmul float %input_load_1, 0x3FCF148380000000" [conv.cpp:26]   --->   Operation 91 'fmul' 'tmp_1_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [2/2] (10.1ns)   --->   "%tmp_1_1_0_1 = fmul float %input_load_2, 0xBFC9356020000000" [conv.cpp:26]   --->   Operation 92 'fmul' 'tmp_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [2/2] (10.1ns)   --->   "%tmp_1_1_0_1_1 = fmul float %input_load_3, 0x3FCDE41C00000000" [conv.cpp:26]   --->   Operation 93 'fmul' 'tmp_1_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %input_load, 0xBFD0A09820000000" [conv.cpp:26]   --->   Operation 94 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [2/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %tmp_1_2, 0.000000e+00" [conv.cpp:26]   --->   Operation 95 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (10.1ns)   --->   "%tmp_1_2_0_0_1 = fmul float %input_load_1, 0x3FD4D0A6C0000000" [conv.cpp:26]   --->   Operation 96 'fmul' 'tmp_1_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [2/2] (10.1ns)   --->   "%tmp_1_2_0_1 = fmul float %input_load_2, 0xBFD5038B40000000" [conv.cpp:26]   --->   Operation 97 'fmul' 'tmp_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [2/2] (10.1ns)   --->   "%tmp_1_2_0_1_1 = fmul float %input_load_3, 0x3FC128CC40000000" [conv.cpp:26]   --->   Operation 98 'fmul' 'tmp_1_2_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.9>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_3, i2 %select_ln34, i1 false)" [conv.cpp:26]   --->   Operation 99 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i5 %tmp_9 to i64" [conv.cpp:26]   --->   Operation 100 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 101 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %tmp_9, 1" [conv.cpp:26]   --->   Operation 102 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26)" [conv.cpp:26]   --->   Operation 103 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %or_ln26_1 to i64" [conv.cpp:26]   --->   Operation 104 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 105 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 106 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %tmp_11, 0.000000e+00" [conv.cpp:26]   --->   Operation 106 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [2/2] (15.9ns)   --->   "%w_sum_3_0_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_0_1" [conv.cpp:26]   --->   Operation 107 'fadd' 'w_sum_3_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/2] (10.1ns)   --->   "%tmp_1_0_0_1 = fmul float %input_load_2, 0x3FBDD2D900000000" [conv.cpp:26]   --->   Operation 108 'fmul' 'tmp_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (10.1ns)   --->   "%tmp_1_0_0_1_1 = fmul float %input_load_3, 0xBFBAEA2C00000000" [conv.cpp:26]   --->   Operation 109 'fmul' 'tmp_1_0_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (2.66ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv.cpp:26]   --->   Operation 110 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 111 [2/2] (10.1ns)   --->   "%tmp_1_0_0_2 = fmul float %input_load_4, 0xBFC0015BC0000000" [conv.cpp:26]   --->   Operation 111 'fmul' 'tmp_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (2.66ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv.cpp:26]   --->   Operation 112 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 113 [2/2] (10.1ns)   --->   "%tmp_1_0_0_2_1 = fmul float %input_load_5, 0x3F9457BA00000000" [conv.cpp:26]   --->   Operation 113 'fmul' 'tmp_1_0_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/2] (2.66ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv.cpp:26]   --->   Operation 114 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 115 [2/2] (2.66ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv.cpp:26]   --->   Operation 115 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 116 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %tmp_1_1, 0.000000e+00" [conv.cpp:26]   --->   Operation 116 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/2] (15.9ns)   --->   "%w_sum_3_1_0_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_0_1" [conv.cpp:26]   --->   Operation 117 'fadd' 'w_sum_3_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/2] (10.1ns)   --->   "%tmp_1_1_0_1 = fmul float %input_load_2, 0xBFC9356020000000" [conv.cpp:26]   --->   Operation 118 'fmul' 'tmp_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/2] (10.1ns)   --->   "%tmp_1_1_0_1_1 = fmul float %input_load_3, 0x3FCDE41C00000000" [conv.cpp:26]   --->   Operation 119 'fmul' 'tmp_1_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [2/2] (10.1ns)   --->   "%tmp_1_1_0_2 = fmul float %input_load_4, 0xBFC2A44380000000" [conv.cpp:26]   --->   Operation 120 'fmul' 'tmp_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [2/2] (10.1ns)   --->   "%tmp_1_1_0_2_1 = fmul float %input_load_5, 0xBFBF417080000000" [conv.cpp:26]   --->   Operation 121 'fmul' 'tmp_1_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %tmp_1_2, 0.000000e+00" [conv.cpp:26]   --->   Operation 122 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [2/2] (15.9ns)   --->   "%w_sum_3_2_0_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_0_1" [conv.cpp:26]   --->   Operation 123 'fadd' 'w_sum_3_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (10.1ns)   --->   "%tmp_1_2_0_1 = fmul float %input_load_2, 0xBFD5038B40000000" [conv.cpp:26]   --->   Operation 124 'fmul' 'tmp_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/2] (10.1ns)   --->   "%tmp_1_2_0_1_1 = fmul float %input_load_3, 0x3FC128CC40000000" [conv.cpp:26]   --->   Operation 125 'fmul' 'tmp_1_2_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [2/2] (10.1ns)   --->   "%tmp_1_2_0_2 = fmul float %input_load_4, 0x3FD6E164C0000000" [conv.cpp:26]   --->   Operation 126 'fmul' 'tmp_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [2/2] (10.1ns)   --->   "%tmp_1_2_0_2_1 = fmul float %input_load_5, 0x3FC60D0200000000" [conv.cpp:26]   --->   Operation 127 'fmul' 'tmp_1_2_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 128 [1/2] (15.9ns)   --->   "%w_sum_3_0_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_0_1" [conv.cpp:26]   --->   Operation 128 'fadd' 'w_sum_3_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_3, i2 %c, i1 false)" [conv.cpp:26]   --->   Operation 129 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %tmp_13 to i64" [conv.cpp:26]   --->   Operation 130 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv.cpp:26]   --->   Operation 131 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln26_11 = or i5 %tmp_13, 1" [conv.cpp:26]   --->   Operation 132 'or' 'or_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln26_4 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_11)" [conv.cpp:26]   --->   Operation 133 'bitconcatenate' 'or_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i7 %or_ln26_4 to i64" [conv.cpp:26]   --->   Operation 134 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv.cpp:26]   --->   Operation 135 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (15.9ns)   --->   "%w_sum_3_0_0_1 = fadd float %w_sum_3_0_0_0_1, %tmp_1_0_0_1" [conv.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/2] (10.1ns)   --->   "%tmp_1_0_0_2 = fmul float %input_load_4, 0xBFC0015BC0000000" [conv.cpp:26]   --->   Operation 137 'fmul' 'tmp_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/2] (10.1ns)   --->   "%tmp_1_0_0_2_1 = fmul float %input_load_5, 0x3F9457BA00000000" [conv.cpp:26]   --->   Operation 138 'fmul' 'tmp_1_0_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/2] (2.66ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv.cpp:26]   --->   Operation 139 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 140 [2/2] (10.1ns)   --->   "%tmp_1_0_1 = fmul float %input_load_6, 0x3FCEDBDB80000000" [conv.cpp:26]   --->   Operation 140 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/2] (2.66ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv.cpp:26]   --->   Operation 141 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 142 [2/2] (10.1ns)   --->   "%tmp_1_0_1_0_1 = fmul float %input_load_7, 0xBFBE9C8780000000" [conv.cpp:26]   --->   Operation 142 'fmul' 'tmp_1_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [2/2] (2.66ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv.cpp:26]   --->   Operation 143 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 144 [2/2] (2.66ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv.cpp:26]   --->   Operation 144 'load' 'input_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 145 [1/2] (15.9ns)   --->   "%w_sum_3_1_0_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_0_1" [conv.cpp:26]   --->   Operation 145 'fadd' 'w_sum_3_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [2/2] (15.9ns)   --->   "%w_sum_3_1_0_1 = fadd float %w_sum_3_1_0_0_1, %tmp_1_1_0_1" [conv.cpp:26]   --->   Operation 146 'fadd' 'w_sum_3_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/2] (10.1ns)   --->   "%tmp_1_1_0_2 = fmul float %input_load_4, 0xBFC2A44380000000" [conv.cpp:26]   --->   Operation 147 'fmul' 'tmp_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] (10.1ns)   --->   "%tmp_1_1_0_2_1 = fmul float %input_load_5, 0xBFBF417080000000" [conv.cpp:26]   --->   Operation 148 'fmul' 'tmp_1_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [2/2] (10.1ns)   --->   "%tmp_1_1_1 = fmul float %input_load_6, 0xBFD523F380000000" [conv.cpp:26]   --->   Operation 149 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [2/2] (10.1ns)   --->   "%tmp_1_1_1_0_1 = fmul float %input_load_7, 0xBFD5BBBBA0000000" [conv.cpp:26]   --->   Operation 150 'fmul' 'tmp_1_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (15.9ns)   --->   "%w_sum_3_2_0_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_0_1" [conv.cpp:26]   --->   Operation 151 'fadd' 'w_sum_3_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [2/2] (15.9ns)   --->   "%w_sum_3_2_0_1 = fadd float %w_sum_3_2_0_0_1, %tmp_1_2_0_1" [conv.cpp:26]   --->   Operation 152 'fadd' 'w_sum_3_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/2] (10.1ns)   --->   "%tmp_1_2_0_2 = fmul float %input_load_4, 0x3FD6E164C0000000" [conv.cpp:26]   --->   Operation 153 'fmul' 'tmp_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/2] (10.1ns)   --->   "%tmp_1_2_0_2_1 = fmul float %input_load_5, 0x3FC60D0200000000" [conv.cpp:26]   --->   Operation 154 'fmul' 'tmp_1_2_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [2/2] (10.1ns)   --->   "%tmp_1_2_1 = fmul float %input_load_6, 0x3FB9E4F180000000" [conv.cpp:26]   --->   Operation 155 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [2/2] (10.1ns)   --->   "%tmp_1_2_1_0_1 = fmul float %input_load_7, 0xBF9EE96200000000" [conv.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 31.9>
ST_7 : Operation 157 [1/2] (15.9ns)   --->   "%w_sum_3_0_0_1 = fadd float %w_sum_3_0_0_0_1, %tmp_1_0_0_1" [conv.cpp:26]   --->   Operation 157 'fadd' 'w_sum_3_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/2] (15.9ns)   --->   "%w_sum_3_0_0_1_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_1_1" [conv.cpp:26]   --->   Operation 158 'fadd' 'w_sum_3_0_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_3, i2 %xor_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 159 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i5 %tmp_17 to i64" [conv.cpp:26]   --->   Operation 160 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_13" [conv.cpp:26]   --->   Operation 161 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln26_13 = or i5 %tmp_17, 1" [conv.cpp:26]   --->   Operation 162 'or' 'or_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln26_7 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_13)" [conv.cpp:26]   --->   Operation 163 'bitconcatenate' 'or_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i7 %or_ln26_7 to i64" [conv.cpp:26]   --->   Operation 164 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv.cpp:26]   --->   Operation 165 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 166 [1/2] (10.1ns)   --->   "%tmp_1_0_1 = fmul float %input_load_6, 0x3FCEDBDB80000000" [conv.cpp:26]   --->   Operation 166 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/2] (10.1ns)   --->   "%tmp_1_0_1_0_1 = fmul float %input_load_7, 0xBFBE9C8780000000" [conv.cpp:26]   --->   Operation 167 'fmul' 'tmp_1_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (2.66ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv.cpp:26]   --->   Operation 168 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 169 [2/2] (10.1ns)   --->   "%tmp_1_0_1_1 = fmul float %input_load_8, 0xBFCA07AF00000000" [conv.cpp:26]   --->   Operation 169 'fmul' 'tmp_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/2] (2.66ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv.cpp:26]   --->   Operation 170 'load' 'input_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 171 [2/2] (10.1ns)   --->   "%tmp_1_0_1_1_1 = fmul float %input_load_9, 0x3FC887D600000000" [conv.cpp:26]   --->   Operation 171 'fmul' 'tmp_1_0_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [2/2] (2.66ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv.cpp:26]   --->   Operation 172 'load' 'input_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 173 [2/2] (2.66ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv.cpp:26]   --->   Operation 173 'load' 'input_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 174 [1/2] (15.9ns)   --->   "%w_sum_3_1_0_1 = fadd float %w_sum_3_1_0_0_1, %tmp_1_1_0_1" [conv.cpp:26]   --->   Operation 174 'fadd' 'w_sum_3_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [2/2] (15.9ns)   --->   "%w_sum_3_1_0_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_1_1" [conv.cpp:26]   --->   Operation 175 'fadd' 'w_sum_3_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/2] (10.1ns)   --->   "%tmp_1_1_1 = fmul float %input_load_6, 0xBFD523F380000000" [conv.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/2] (10.1ns)   --->   "%tmp_1_1_1_0_1 = fmul float %input_load_7, 0xBFD5BBBBA0000000" [conv.cpp:26]   --->   Operation 177 'fmul' 'tmp_1_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [2/2] (10.1ns)   --->   "%tmp_1_1_1_1 = fmul float %input_load_8, 0x3FD0E1D1C0000000" [conv.cpp:26]   --->   Operation 178 'fmul' 'tmp_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [2/2] (10.1ns)   --->   "%tmp_1_1_1_1_1 = fmul float %input_load_9, 0x3FD4DA0A80000000" [conv.cpp:26]   --->   Operation 179 'fmul' 'tmp_1_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/2] (15.9ns)   --->   "%w_sum_3_2_0_1 = fadd float %w_sum_3_2_0_0_1, %tmp_1_2_0_1" [conv.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [2/2] (15.9ns)   --->   "%w_sum_3_2_0_1_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_0_1_1" [conv.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_2_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/2] (10.1ns)   --->   "%tmp_1_2_1 = fmul float %input_load_6, 0x3FB9E4F180000000" [conv.cpp:26]   --->   Operation 182 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/2] (10.1ns)   --->   "%tmp_1_2_1_0_1 = fmul float %input_load_7, 0xBF9EE96200000000" [conv.cpp:26]   --->   Operation 183 'fmul' 'tmp_1_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [2/2] (10.1ns)   --->   "%tmp_1_2_1_1 = fmul float %input_load_8, 0xBFD2580660000000" [conv.cpp:26]   --->   Operation 184 'fmul' 'tmp_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [2/2] (10.1ns)   --->   "%tmp_1_2_1_1_1 = fmul float %input_load_9, 0x3F9F50D9E0000000" [conv.cpp:26]   --->   Operation 185 'fmul' 'tmp_1_2_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 31.9>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34, i1 false)" [conv.cpp:26]   --->   Operation 186 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %tmp_s to i64" [conv.cpp:26]   --->   Operation 187 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26" [conv.cpp:26]   --->   Operation 188 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i5 %tmp_s, 1" [conv.cpp:26]   --->   Operation 189 'or' 'or_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln26_2)" [conv.cpp:26]   --->   Operation 190 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_10" [conv.cpp:26]   --->   Operation 191 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 192 [1/2] (15.9ns)   --->   "%w_sum_3_0_0_1_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_1_1" [conv.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_0_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [2/2] (15.9ns)   --->   "%w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1_1, %tmp_1_0_0_2" [conv.cpp:26]   --->   Operation 193 'fadd' 'w_sum_3_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/2] (10.1ns)   --->   "%tmp_1_0_1_1 = fmul float %input_load_8, 0xBFCA07AF00000000" [conv.cpp:26]   --->   Operation 194 'fmul' 'tmp_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/2] (10.1ns)   --->   "%tmp_1_0_1_1_1 = fmul float %input_load_9, 0x3FC887D600000000" [conv.cpp:26]   --->   Operation 195 'fmul' 'tmp_1_0_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/2] (2.66ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv.cpp:26]   --->   Operation 196 'load' 'input_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 197 [2/2] (10.1ns)   --->   "%tmp_1_0_1_2 = fmul float %input_load_10, 0x3FD7446280000000" [conv.cpp:26]   --->   Operation 197 'fmul' 'tmp_1_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/2] (2.66ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv.cpp:26]   --->   Operation 198 'load' 'input_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 199 [2/2] (10.1ns)   --->   "%tmp_1_0_1_2_1 = fmul float %input_load_11, 0xBFBC2CF700000000" [conv.cpp:26]   --->   Operation 199 'fmul' 'tmp_1_0_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [2/2] (2.66ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv.cpp:26]   --->   Operation 200 'load' 'input_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 201 [2/2] (2.66ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv.cpp:26]   --->   Operation 201 'load' 'input_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 202 [1/2] (15.9ns)   --->   "%w_sum_3_1_0_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_1_1" [conv.cpp:26]   --->   Operation 202 'fadd' 'w_sum_3_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [2/2] (15.9ns)   --->   "%w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1_1, %tmp_1_1_0_2" [conv.cpp:26]   --->   Operation 203 'fadd' 'w_sum_3_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/2] (10.1ns)   --->   "%tmp_1_1_1_1 = fmul float %input_load_8, 0x3FD0E1D1C0000000" [conv.cpp:26]   --->   Operation 204 'fmul' 'tmp_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/2] (10.1ns)   --->   "%tmp_1_1_1_1_1 = fmul float %input_load_9, 0x3FD4DA0A80000000" [conv.cpp:26]   --->   Operation 205 'fmul' 'tmp_1_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [2/2] (10.1ns)   --->   "%tmp_1_1_1_2 = fmul float %input_load_10, 0xBFC97480E0000000" [conv.cpp:26]   --->   Operation 206 'fmul' 'tmp_1_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [2/2] (10.1ns)   --->   "%tmp_1_1_1_2_1 = fmul float %input_load_11, 0x3FC95D1200000000" [conv.cpp:26]   --->   Operation 207 'fmul' 'tmp_1_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/2] (15.9ns)   --->   "%w_sum_3_2_0_1_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_0_1_1" [conv.cpp:26]   --->   Operation 208 'fadd' 'w_sum_3_2_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [2/2] (15.9ns)   --->   "%w_sum_3_2_0_2 = fadd float %w_sum_3_2_0_1_1, %tmp_1_2_0_2" [conv.cpp:26]   --->   Operation 209 'fadd' 'w_sum_3_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/2] (10.1ns)   --->   "%tmp_1_2_1_1 = fmul float %input_load_8, 0xBFD2580660000000" [conv.cpp:26]   --->   Operation 210 'fmul' 'tmp_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/2] (10.1ns)   --->   "%tmp_1_2_1_1_1 = fmul float %input_load_9, 0x3F9F50D9E0000000" [conv.cpp:26]   --->   Operation 211 'fmul' 'tmp_1_2_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [2/2] (10.1ns)   --->   "%tmp_1_2_1_2 = fmul float %input_load_10, 0xBFD65E66A0000000" [conv.cpp:26]   --->   Operation 212 'fmul' 'tmp_1_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [2/2] (10.1ns)   --->   "%tmp_1_2_1_2_1 = fmul float %input_load_11, 0xBFA17595E0000000" [conv.cpp:26]   --->   Operation 213 'fmul' 'tmp_1_2_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %c, i1 false)" [conv.cpp:26]   --->   Operation 214 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %tmp_14 to i64" [conv.cpp:26]   --->   Operation 215 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_1" [conv.cpp:26]   --->   Operation 216 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%or_ln26_5 = or i5 %tmp_14, 1" [conv.cpp:26]   --->   Operation 217 'or' 'or_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln26_5)" [conv.cpp:26]   --->   Operation 218 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_15" [conv.cpp:26]   --->   Operation 219 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 220 [1/2] (15.9ns)   --->   "%w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1_1, %tmp_1_0_0_2" [conv.cpp:26]   --->   Operation 220 'fadd' 'w_sum_3_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [2/2] (15.9ns)   --->   "%w_sum_3_0_0_2_1 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_2_1" [conv.cpp:26]   --->   Operation 221 'fadd' 'w_sum_3_0_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/2] (10.1ns)   --->   "%tmp_1_0_1_2 = fmul float %input_load_10, 0x3FD7446280000000" [conv.cpp:26]   --->   Operation 222 'fmul' 'tmp_1_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/2] (10.1ns)   --->   "%tmp_1_0_1_2_1 = fmul float %input_load_11, 0xBFBC2CF700000000" [conv.cpp:26]   --->   Operation 223 'fmul' 'tmp_1_0_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/2] (2.66ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv.cpp:26]   --->   Operation 224 'load' 'input_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 225 [2/2] (10.1ns)   --->   "%tmp_1_0_2 = fmul float %input_load_12, 0x3FD3564780000000" [conv.cpp:26]   --->   Operation 225 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/2] (2.66ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv.cpp:26]   --->   Operation 226 'load' 'input_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 227 [2/2] (10.1ns)   --->   "%tmp_1_0_2_0_1 = fmul float %input_load_13, 0x3FD5A9D440000000" [conv.cpp:26]   --->   Operation 227 'fmul' 'tmp_1_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [2/2] (2.66ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv.cpp:26]   --->   Operation 228 'load' 'input_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 229 [2/2] (2.66ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv.cpp:26]   --->   Operation 229 'load' 'input_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 230 [1/2] (15.9ns)   --->   "%w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1_1, %tmp_1_1_0_2" [conv.cpp:26]   --->   Operation 230 'fadd' 'w_sum_3_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [2/2] (15.9ns)   --->   "%w_sum_3_1_0_2_1 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_2_1" [conv.cpp:26]   --->   Operation 231 'fadd' 'w_sum_3_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/2] (10.1ns)   --->   "%tmp_1_1_1_2 = fmul float %input_load_10, 0xBFC97480E0000000" [conv.cpp:26]   --->   Operation 232 'fmul' 'tmp_1_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/2] (10.1ns)   --->   "%tmp_1_1_1_2_1 = fmul float %input_load_11, 0x3FC95D1200000000" [conv.cpp:26]   --->   Operation 233 'fmul' 'tmp_1_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [2/2] (10.1ns)   --->   "%tmp_1_1_2 = fmul float %input_load_12, 0x3FD03F6B40000000" [conv.cpp:26]   --->   Operation 234 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [2/2] (10.1ns)   --->   "%tmp_1_1_2_0_1 = fmul float %input_load_13, 0x3FA8B5CF00000000" [conv.cpp:26]   --->   Operation 235 'fmul' 'tmp_1_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/2] (15.9ns)   --->   "%w_sum_3_2_0_2 = fadd float %w_sum_3_2_0_1_1, %tmp_1_2_0_2" [conv.cpp:26]   --->   Operation 236 'fadd' 'w_sum_3_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [2/2] (15.9ns)   --->   "%w_sum_3_2_0_2_1 = fadd float %w_sum_3_2_0_2, %tmp_1_2_0_2_1" [conv.cpp:26]   --->   Operation 237 'fadd' 'w_sum_3_2_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/2] (10.1ns)   --->   "%tmp_1_2_1_2 = fmul float %input_load_10, 0xBFD65E66A0000000" [conv.cpp:26]   --->   Operation 238 'fmul' 'tmp_1_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/2] (10.1ns)   --->   "%tmp_1_2_1_2_1 = fmul float %input_load_11, 0xBFA17595E0000000" [conv.cpp:26]   --->   Operation 239 'fmul' 'tmp_1_2_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [2/2] (10.1ns)   --->   "%tmp_1_2_2 = fmul float %input_load_12, 0xBFCF882580000000" [conv.cpp:26]   --->   Operation 240 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [2/2] (10.1ns)   --->   "%tmp_1_2_2_0_1 = fmul float %input_load_13, 0xBFA6DEFF20000000" [conv.cpp:26]   --->   Operation 241 'fmul' 'tmp_1_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 31.9>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %xor_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 242 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %tmp_18 to i64" [conv.cpp:26]   --->   Operation 243 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 244 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln26_8 = or i5 %tmp_18, 1" [conv.cpp:26]   --->   Operation 245 'or' 'or_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln26_8)" [conv.cpp:26]   --->   Operation 246 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_19" [conv.cpp:26]   --->   Operation 247 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 248 [1/2] (15.9ns)   --->   "%w_sum_3_0_0_2_1 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_2_1" [conv.cpp:26]   --->   Operation 248 'fadd' 'w_sum_3_0_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [2/2] (15.9ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3_0_0_2_1, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 249 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/2] (10.1ns)   --->   "%tmp_1_0_2 = fmul float %input_load_12, 0x3FD3564780000000" [conv.cpp:26]   --->   Operation 250 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/2] (10.1ns)   --->   "%tmp_1_0_2_0_1 = fmul float %input_load_13, 0x3FD5A9D440000000" [conv.cpp:26]   --->   Operation 251 'fmul' 'tmp_1_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/2] (2.66ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv.cpp:26]   --->   Operation 252 'load' 'input_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 253 [2/2] (10.1ns)   --->   "%tmp_1_0_2_1 = fmul float %input_load_14, 0xBFA4693420000000" [conv.cpp:26]   --->   Operation 253 'fmul' 'tmp_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/2] (2.66ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv.cpp:26]   --->   Operation 254 'load' 'input_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 255 [2/2] (10.1ns)   --->   "%tmp_1_0_2_1_1 = fmul float %input_load_15, 0xBFB6F431E0000000" [conv.cpp:26]   --->   Operation 255 'fmul' 'tmp_1_0_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [2/2] (2.66ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv.cpp:26]   --->   Operation 256 'load' 'input_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 257 [2/2] (2.66ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv.cpp:26]   --->   Operation 257 'load' 'input_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 258 [1/2] (15.9ns)   --->   "%w_sum_3_1_0_2_1 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_2_1" [conv.cpp:26]   --->   Operation 258 'fadd' 'w_sum_3_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [2/2] (15.9ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1_0_2_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 259 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/2] (10.1ns)   --->   "%tmp_1_1_2 = fmul float %input_load_12, 0x3FD03F6B40000000" [conv.cpp:26]   --->   Operation 260 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/2] (10.1ns)   --->   "%tmp_1_1_2_0_1 = fmul float %input_load_13, 0x3FA8B5CF00000000" [conv.cpp:26]   --->   Operation 261 'fmul' 'tmp_1_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [2/2] (10.1ns)   --->   "%tmp_1_1_2_1 = fmul float %input_load_14, 0x3FCB92E280000000" [conv.cpp:26]   --->   Operation 262 'fmul' 'tmp_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [2/2] (10.1ns)   --->   "%tmp_1_1_2_1_1 = fmul float %input_load_15, 0xBFA9710420000000" [conv.cpp:26]   --->   Operation 263 'fmul' 'tmp_1_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/2] (15.9ns)   --->   "%w_sum_3_2_0_2_1 = fadd float %w_sum_3_2_0_2, %tmp_1_2_0_2_1" [conv.cpp:26]   --->   Operation 264 'fadd' 'w_sum_3_2_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [2/2] (15.9ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2_0_2_1, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 265 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/2] (10.1ns)   --->   "%tmp_1_2_2 = fmul float %input_load_12, 0xBFCF882580000000" [conv.cpp:26]   --->   Operation 266 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/2] (10.1ns)   --->   "%tmp_1_2_2_0_1 = fmul float %input_load_13, 0xBFA6DEFF20000000" [conv.cpp:26]   --->   Operation 267 'fmul' 'tmp_1_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [2/2] (10.1ns)   --->   "%tmp_1_2_2_1 = fmul float %input_load_14, 0xBFC3F0DFC0000000" [conv.cpp:26]   --->   Operation 268 'fmul' 'tmp_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [2/2] (10.1ns)   --->   "%tmp_1_2_2_1_1 = fmul float %input_load_15, 0x3FC75C6800000000" [conv.cpp:26]   --->   Operation 269 'fmul' 'tmp_1_2_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 31.9>
ST_11 : Operation 270 [1/2] (15.9ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3_0_0_2_1, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 270 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [2/2] (15.9ns)   --->   "%w_sum_3_0_1_0_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_0_1" [conv.cpp:26]   --->   Operation 271 'fadd' 'w_sum_3_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/2] (10.1ns)   --->   "%tmp_1_0_2_1 = fmul float %input_load_14, 0xBFA4693420000000" [conv.cpp:26]   --->   Operation 272 'fmul' 'tmp_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/2] (10.1ns)   --->   "%tmp_1_0_2_1_1 = fmul float %input_load_15, 0xBFB6F431E0000000" [conv.cpp:26]   --->   Operation 273 'fmul' 'tmp_1_0_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/2] (2.66ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv.cpp:26]   --->   Operation 274 'load' 'input_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 275 [2/2] (10.1ns)   --->   "%tmp_1_0_2_2 = fmul float %input_load_16, 0xBFC48B0F80000000" [conv.cpp:26]   --->   Operation 275 'fmul' 'tmp_1_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/2] (2.66ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv.cpp:26]   --->   Operation 276 'load' 'input_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 277 [2/2] (10.1ns)   --->   "%tmp_1_0_2_2_1 = fmul float %input_load_17, 0xBFD20E33C0000000" [conv.cpp:26]   --->   Operation 277 'fmul' 'tmp_1_0_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/2] (15.9ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1_0_2_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 278 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [2/2] (15.9ns)   --->   "%w_sum_3_1_1_0_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_0_1" [conv.cpp:26]   --->   Operation 279 'fadd' 'w_sum_3_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/2] (10.1ns)   --->   "%tmp_1_1_2_1 = fmul float %input_load_14, 0x3FCB92E280000000" [conv.cpp:26]   --->   Operation 280 'fmul' 'tmp_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/2] (10.1ns)   --->   "%tmp_1_1_2_1_1 = fmul float %input_load_15, 0xBFA9710420000000" [conv.cpp:26]   --->   Operation 281 'fmul' 'tmp_1_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [2/2] (10.1ns)   --->   "%tmp_1_1_2_2 = fmul float %input_load_16, 0x3FD0A41080000000" [conv.cpp:26]   --->   Operation 282 'fmul' 'tmp_1_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [2/2] (10.1ns)   --->   "%tmp_1_1_2_2_1 = fmul float %input_load_17, 0xBFD6FFF920000000" [conv.cpp:26]   --->   Operation 283 'fmul' 'tmp_1_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/2] (15.9ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2_0_2_1, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 284 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [2/2] (15.9ns)   --->   "%w_sum_3_2_1_0_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_0_1" [conv.cpp:26]   --->   Operation 285 'fadd' 'w_sum_3_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/2] (10.1ns)   --->   "%tmp_1_2_2_1 = fmul float %input_load_14, 0xBFC3F0DFC0000000" [conv.cpp:26]   --->   Operation 286 'fmul' 'tmp_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/2] (10.1ns)   --->   "%tmp_1_2_2_1_1 = fmul float %input_load_15, 0x3FC75C6800000000" [conv.cpp:26]   --->   Operation 287 'fmul' 'tmp_1_2_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [2/2] (10.1ns)   --->   "%tmp_1_2_2_2 = fmul float %input_load_16, 0xBFBE844DA0000000" [conv.cpp:26]   --->   Operation 288 'fmul' 'tmp_1_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [2/2] (10.1ns)   --->   "%tmp_1_2_2_2_1 = fmul float %input_load_17, 0xBFCA8798E0000000" [conv.cpp:26]   --->   Operation 289 'fmul' 'tmp_1_2_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 31.9>
ST_12 : Operation 290 [1/2] (15.9ns)   --->   "%w_sum_3_0_1_0_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_0_1" [conv.cpp:26]   --->   Operation 290 'fadd' 'w_sum_3_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [2/2] (15.9ns)   --->   "%w_sum_3_0_1_1 = fadd float %w_sum_3_0_1_0_1, %tmp_1_0_1_1" [conv.cpp:26]   --->   Operation 291 'fadd' 'w_sum_3_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/2] (10.1ns)   --->   "%tmp_1_0_2_2 = fmul float %input_load_16, 0xBFC48B0F80000000" [conv.cpp:26]   --->   Operation 292 'fmul' 'tmp_1_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/2] (10.1ns)   --->   "%tmp_1_0_2_2_1 = fmul float %input_load_17, 0xBFD20E33C0000000" [conv.cpp:26]   --->   Operation 293 'fmul' 'tmp_1_0_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/2] (15.9ns)   --->   "%w_sum_3_1_1_0_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_0_1" [conv.cpp:26]   --->   Operation 294 'fadd' 'w_sum_3_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [2/2] (15.9ns)   --->   "%w_sum_3_1_1_1 = fadd float %w_sum_3_1_1_0_1, %tmp_1_1_1_1" [conv.cpp:26]   --->   Operation 295 'fadd' 'w_sum_3_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/2] (10.1ns)   --->   "%tmp_1_1_2_2 = fmul float %input_load_16, 0x3FD0A41080000000" [conv.cpp:26]   --->   Operation 296 'fmul' 'tmp_1_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/2] (10.1ns)   --->   "%tmp_1_1_2_2_1 = fmul float %input_load_17, 0xBFD6FFF920000000" [conv.cpp:26]   --->   Operation 297 'fmul' 'tmp_1_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/2] (15.9ns)   --->   "%w_sum_3_2_1_0_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_0_1" [conv.cpp:26]   --->   Operation 298 'fadd' 'w_sum_3_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [2/2] (15.9ns)   --->   "%w_sum_3_2_1_1 = fadd float %w_sum_3_2_1_0_1, %tmp_1_2_1_1" [conv.cpp:26]   --->   Operation 299 'fadd' 'w_sum_3_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/2] (10.1ns)   --->   "%tmp_1_2_2_2 = fmul float %input_load_16, 0xBFBE844DA0000000" [conv.cpp:26]   --->   Operation 300 'fmul' 'tmp_1_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/2] (10.1ns)   --->   "%tmp_1_2_2_2_1 = fmul float %input_load_17, 0xBFCA8798E0000000" [conv.cpp:26]   --->   Operation 301 'fmul' 'tmp_1_2_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 31.9>
ST_13 : Operation 302 [1/2] (15.9ns)   --->   "%w_sum_3_0_1_1 = fadd float %w_sum_3_0_1_0_1, %tmp_1_0_1_1" [conv.cpp:26]   --->   Operation 302 'fadd' 'w_sum_3_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [2/2] (15.9ns)   --->   "%w_sum_3_0_1_1_1 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_1_1" [conv.cpp:26]   --->   Operation 303 'fadd' 'w_sum_3_0_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/2] (15.9ns)   --->   "%w_sum_3_1_1_1 = fadd float %w_sum_3_1_1_0_1, %tmp_1_1_1_1" [conv.cpp:26]   --->   Operation 304 'fadd' 'w_sum_3_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [2/2] (15.9ns)   --->   "%w_sum_3_1_1_1_1 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_1_1" [conv.cpp:26]   --->   Operation 305 'fadd' 'w_sum_3_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [1/2] (15.9ns)   --->   "%w_sum_3_2_1_1 = fadd float %w_sum_3_2_1_0_1, %tmp_1_2_1_1" [conv.cpp:26]   --->   Operation 306 'fadd' 'w_sum_3_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [2/2] (15.9ns)   --->   "%w_sum_3_2_1_1_1 = fadd float %w_sum_3_2_1_1, %tmp_1_2_1_1_1" [conv.cpp:26]   --->   Operation 307 'fadd' 'w_sum_3_2_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 31.9>
ST_14 : Operation 308 [1/2] (15.9ns)   --->   "%w_sum_3_0_1_1_1 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_1_1" [conv.cpp:26]   --->   Operation 308 'fadd' 'w_sum_3_0_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [2/2] (15.9ns)   --->   "%w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1_1, %tmp_1_0_1_2" [conv.cpp:26]   --->   Operation 309 'fadd' 'w_sum_3_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/2] (15.9ns)   --->   "%w_sum_3_1_1_1_1 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_1_1" [conv.cpp:26]   --->   Operation 310 'fadd' 'w_sum_3_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [2/2] (15.9ns)   --->   "%w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1_1, %tmp_1_1_1_2" [conv.cpp:26]   --->   Operation 311 'fadd' 'w_sum_3_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/2] (15.9ns)   --->   "%w_sum_3_2_1_1_1 = fadd float %w_sum_3_2_1_1, %tmp_1_2_1_1_1" [conv.cpp:26]   --->   Operation 312 'fadd' 'w_sum_3_2_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [2/2] (15.9ns)   --->   "%w_sum_3_2_1_2 = fadd float %w_sum_3_2_1_1_1, %tmp_1_2_1_2" [conv.cpp:26]   --->   Operation 313 'fadd' 'w_sum_3_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 31.9>
ST_15 : Operation 314 [1/2] (15.9ns)   --->   "%w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1_1, %tmp_1_0_1_2" [conv.cpp:26]   --->   Operation 314 'fadd' 'w_sum_3_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [2/2] (15.9ns)   --->   "%w_sum_3_0_1_2_1 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_2_1" [conv.cpp:26]   --->   Operation 315 'fadd' 'w_sum_3_0_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [1/2] (15.9ns)   --->   "%w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1_1, %tmp_1_1_1_2" [conv.cpp:26]   --->   Operation 316 'fadd' 'w_sum_3_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [2/2] (15.9ns)   --->   "%w_sum_3_1_1_2_1 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_2_1" [conv.cpp:26]   --->   Operation 317 'fadd' 'w_sum_3_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [1/2] (15.9ns)   --->   "%w_sum_3_2_1_2 = fadd float %w_sum_3_2_1_1_1, %tmp_1_2_1_2" [conv.cpp:26]   --->   Operation 318 'fadd' 'w_sum_3_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [2/2] (15.9ns)   --->   "%w_sum_3_2_1_2_1 = fadd float %w_sum_3_2_1_2, %tmp_1_2_1_2_1" [conv.cpp:26]   --->   Operation 319 'fadd' 'w_sum_3_2_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 31.9>
ST_16 : Operation 320 [1/2] (15.9ns)   --->   "%w_sum_3_0_1_2_1 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_2_1" [conv.cpp:26]   --->   Operation 320 'fadd' 'w_sum_3_0_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [2/2] (15.9ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1_2_1, %tmp_1_0_2" [conv.cpp:26]   --->   Operation 321 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/2] (15.9ns)   --->   "%w_sum_3_1_1_2_1 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_2_1" [conv.cpp:26]   --->   Operation 322 'fadd' 'w_sum_3_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [2/2] (15.9ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1_2_1, %tmp_1_1_2" [conv.cpp:26]   --->   Operation 323 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [1/2] (15.9ns)   --->   "%w_sum_3_2_1_2_1 = fadd float %w_sum_3_2_1_2, %tmp_1_2_1_2_1" [conv.cpp:26]   --->   Operation 324 'fadd' 'w_sum_3_2_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [2/2] (15.9ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1_2_1, %tmp_1_2_2" [conv.cpp:26]   --->   Operation 325 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 31.9>
ST_17 : Operation 326 [1/2] (15.9ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1_2_1, %tmp_1_0_2" [conv.cpp:26]   --->   Operation 326 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [2/2] (15.9ns)   --->   "%w_sum_3_0_2_0_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_0_1" [conv.cpp:26]   --->   Operation 327 'fadd' 'w_sum_3_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [1/2] (15.9ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1_2_1, %tmp_1_1_2" [conv.cpp:26]   --->   Operation 328 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [2/2] (15.9ns)   --->   "%w_sum_3_1_2_0_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_0_1" [conv.cpp:26]   --->   Operation 329 'fadd' 'w_sum_3_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [1/2] (15.9ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1_2_1, %tmp_1_2_2" [conv.cpp:26]   --->   Operation 330 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [2/2] (15.9ns)   --->   "%w_sum_3_2_2_0_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_0_1" [conv.cpp:26]   --->   Operation 331 'fadd' 'w_sum_3_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 31.9>
ST_18 : Operation 332 [1/2] (15.9ns)   --->   "%w_sum_3_0_2_0_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_0_1" [conv.cpp:26]   --->   Operation 332 'fadd' 'w_sum_3_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 333 [2/2] (15.9ns)   --->   "%w_sum_3_0_2_1 = fadd float %w_sum_3_0_2_0_1, %tmp_1_0_2_1" [conv.cpp:26]   --->   Operation 333 'fadd' 'w_sum_3_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 334 [1/2] (15.9ns)   --->   "%w_sum_3_1_2_0_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_0_1" [conv.cpp:26]   --->   Operation 334 'fadd' 'w_sum_3_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [2/2] (15.9ns)   --->   "%w_sum_3_1_2_1 = fadd float %w_sum_3_1_2_0_1, %tmp_1_1_2_1" [conv.cpp:26]   --->   Operation 335 'fadd' 'w_sum_3_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/2] (15.9ns)   --->   "%w_sum_3_2_2_0_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_0_1" [conv.cpp:26]   --->   Operation 336 'fadd' 'w_sum_3_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [2/2] (15.9ns)   --->   "%w_sum_3_2_2_1 = fadd float %w_sum_3_2_2_0_1, %tmp_1_2_2_1" [conv.cpp:26]   --->   Operation 337 'fadd' 'w_sum_3_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 31.9>
ST_19 : Operation 338 [1/2] (15.9ns)   --->   "%w_sum_3_0_2_1 = fadd float %w_sum_3_0_2_0_1, %tmp_1_0_2_1" [conv.cpp:26]   --->   Operation 338 'fadd' 'w_sum_3_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [2/2] (15.9ns)   --->   "%w_sum_3_0_2_1_1 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_1_1" [conv.cpp:26]   --->   Operation 339 'fadd' 'w_sum_3_0_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/2] (15.9ns)   --->   "%w_sum_3_1_2_1 = fadd float %w_sum_3_1_2_0_1, %tmp_1_1_2_1" [conv.cpp:26]   --->   Operation 340 'fadd' 'w_sum_3_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 341 [2/2] (15.9ns)   --->   "%w_sum_3_1_2_1_1 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_1_1" [conv.cpp:26]   --->   Operation 341 'fadd' 'w_sum_3_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [1/2] (15.9ns)   --->   "%w_sum_3_2_2_1 = fadd float %w_sum_3_2_2_0_1, %tmp_1_2_2_1" [conv.cpp:26]   --->   Operation 342 'fadd' 'w_sum_3_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [2/2] (15.9ns)   --->   "%w_sum_3_2_2_1_1 = fadd float %w_sum_3_2_2_1, %tmp_1_2_2_1_1" [conv.cpp:26]   --->   Operation 343 'fadd' 'w_sum_3_2_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 31.9>
ST_20 : Operation 344 [1/2] (15.9ns)   --->   "%w_sum_3_0_2_1_1 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_1_1" [conv.cpp:26]   --->   Operation 344 'fadd' 'w_sum_3_0_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 345 [2/2] (15.9ns)   --->   "%w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1_1, %tmp_1_0_2_2" [conv.cpp:26]   --->   Operation 345 'fadd' 'w_sum_3_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/2] (15.9ns)   --->   "%w_sum_3_1_2_1_1 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_1_1" [conv.cpp:26]   --->   Operation 346 'fadd' 'w_sum_3_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [2/2] (15.9ns)   --->   "%w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1_1, %tmp_1_1_2_2" [conv.cpp:26]   --->   Operation 347 'fadd' 'w_sum_3_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/2] (15.9ns)   --->   "%w_sum_3_2_2_1_1 = fadd float %w_sum_3_2_2_1, %tmp_1_2_2_1_1" [conv.cpp:26]   --->   Operation 348 'fadd' 'w_sum_3_2_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [2/2] (15.9ns)   --->   "%w_sum_3_2_2_2 = fadd float %w_sum_3_2_2_1_1, %tmp_1_2_2_2" [conv.cpp:26]   --->   Operation 349 'fadd' 'w_sum_3_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 31.9>
ST_21 : Operation 350 [1/2] (15.9ns)   --->   "%w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1_1, %tmp_1_0_2_2" [conv.cpp:26]   --->   Operation 350 'fadd' 'w_sum_3_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [2/2] (15.9ns)   --->   "%w_sum_3_0_2_2_1 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_2_1" [conv.cpp:26]   --->   Operation 351 'fadd' 'w_sum_3_0_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/2] (15.9ns)   --->   "%w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1_1, %tmp_1_1_2_2" [conv.cpp:26]   --->   Operation 352 'fadd' 'w_sum_3_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [2/2] (15.9ns)   --->   "%w_sum_3_1_2_2_1 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_2_1" [conv.cpp:26]   --->   Operation 353 'fadd' 'w_sum_3_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [1/2] (15.9ns)   --->   "%w_sum_3_2_2_2 = fadd float %w_sum_3_2_2_1_1, %tmp_1_2_2_2" [conv.cpp:26]   --->   Operation 354 'fadd' 'w_sum_3_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [2/2] (15.9ns)   --->   "%w_sum_3_2_2_2_1 = fadd float %w_sum_3_2_2_2, %tmp_1_2_2_2_1" [conv.cpp:26]   --->   Operation 355 'fadd' 'w_sum_3_2_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 31.9>
ST_22 : Operation 356 [1/2] (15.9ns)   --->   "%w_sum_3_0_2_2_1 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_2_1" [conv.cpp:26]   --->   Operation 356 'fadd' 'w_sum_3_0_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [2/2] (15.9ns)   --->   "%w_sum_s = fadd float %w_sum_3_0_2_2_1, 1.000000e+00" [conv.cpp:30]   --->   Operation 357 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/2] (15.9ns)   --->   "%w_sum_3_1_2_2_1 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_2_1" [conv.cpp:26]   --->   Operation 358 'fadd' 'w_sum_3_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [1/2] (15.9ns)   --->   "%w_sum_3_2_2_2_1 = fadd float %w_sum_3_2_2_2, %tmp_1_2_2_2_1" [conv.cpp:26]   --->   Operation 359 'fadd' 'w_sum_3_2_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 33.7>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)" [conv.cpp:34]   --->   Operation 360 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %tmp to i64" [conv.cpp:34]   --->   Operation 361 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln34 to i64" [conv.cpp:34]   --->   Operation 362 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (1.18ns)   --->   "%add_ln34 = add i64 %zext_ln34, %zext_ln34_1" [conv.cpp:34]   --->   Operation 363 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i64 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 364 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i64 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 365 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34_1, i2 0)" [conv.cpp:34]   --->   Operation 366 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %trunc_ln34" [conv.cpp:34]   --->   Operation 367 'sub' 'sub_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i5 %sub_ln34 to i64" [conv.cpp:34]   --->   Operation 368 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_2" [conv.cpp:34]   --->   Operation 369 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 370 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %w_sum_3_0_2_2_1, 1.000000e+00" [conv.cpp:30]   --->   Operation 370 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum_s to i32" [conv.cpp:33]   --->   Operation 371 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 372 'partselect' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 373 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp_2, -1" [conv.cpp:33]   --->   Operation 374 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 375 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 376 'or' 'or_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [1/1] (15.7ns)   --->   "%tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv.cpp:33]   --->   Operation 377 'fcmp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_3" [conv.cpp:33]   --->   Operation 378 'and' 'and_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %and_ln33, float %w_sum_s, float 0.000000e+00" [conv.cpp:33]   --->   Operation 379 'select' 'select_ln33' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 380 [1/1] (1.42ns)   --->   "store float %select_ln33, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 380 'store' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_23 : Operation 381 [2/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_3_1_2_2_1, 2.000000e+00" [conv.cpp:30]   --->   Operation 381 'fadd' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 33.7>
ST_24 : Operation 382 [1/1] (1.36ns)   --->   "%add_ln34_1 = add i5 1, %sub_ln34" [conv.cpp:34]   --->   Operation 382 'add' 'add_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 383 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_3" [conv.cpp:34]   --->   Operation 384 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 385 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_3_1_2_2_1, 2.000000e+00" [conv.cpp:30]   --->   Operation 385 'fadd' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast float %w_sum_1 to i32" [conv.cpp:33]   --->   Operation 386 'bitcast' 'bitcast_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33_1, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 387 'partselect' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33_1 to i23" [conv.cpp:33]   --->   Operation 388 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (1.12ns)   --->   "%icmp_ln33_2 = icmp ne i8 %tmp_4, -1" [conv.cpp:33]   --->   Operation 389 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (1.48ns)   --->   "%icmp_ln33_3 = icmp eq i23 %trunc_ln33_1, 0" [conv.cpp:33]   --->   Operation 390 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%or_ln33_1 = or i1 %icmp_ln33_3, %icmp_ln33_2" [conv.cpp:33]   --->   Operation 391 'or' 'or_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 392 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv.cpp:33]   --->   Operation 392 'fcmp' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%and_ln33_1 = and i1 %or_ln33_1, %tmp_5" [conv.cpp:33]   --->   Operation 393 'and' 'and_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 394 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %and_ln33_1, float %w_sum_1, float 0.000000e+00" [conv.cpp:33]   --->   Operation 394 'select' 'select_ln33_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 395 [1/1] (1.42ns)   --->   "store float %select_ln33_1, float* %conv_out_addr_1, align 4" [conv.cpp:34]   --->   Operation 395 'store' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_24 : Operation 396 [2/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_3_2_2_2_1, 1.500000e+00" [conv.cpp:30]   --->   Operation 396 'fadd' 'w_sum_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 33.7>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 397 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 398 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 399 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 400 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [conv.cpp:13]   --->   Operation 401 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (1.36ns)   --->   "%add_ln34_2 = add i5 2, %sub_ln34" [conv.cpp:34]   --->   Operation 402 'add' 'add_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_2 to i64" [conv.cpp:34]   --->   Operation 403 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 404 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 405 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_3_2_2_2_1, 1.500000e+00" [conv.cpp:30]   --->   Operation 405 'fadd' 'w_sum_2' <Predicate = (!icmp_ln8)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast float %w_sum_2 to i32" [conv.cpp:33]   --->   Operation 406 'bitcast' 'bitcast_ln33_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33_2, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 407 'partselect' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i32 %bitcast_ln33_2 to i23" [conv.cpp:33]   --->   Operation 408 'trunc' 'trunc_ln33_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 409 [1/1] (1.12ns)   --->   "%icmp_ln33_4 = icmp ne i8 %tmp_6, -1" [conv.cpp:33]   --->   Operation 409 'icmp' 'icmp_ln33_4' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [1/1] (1.48ns)   --->   "%icmp_ln33_5 = icmp eq i23 %trunc_ln33_2, 0" [conv.cpp:33]   --->   Operation 410 'icmp' 'icmp_ln33_5' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%or_ln33_2 = or i1 %icmp_ln33_5, %icmp_ln33_4" [conv.cpp:33]   --->   Operation 411 'or' 'or_ln33_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 412 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv.cpp:33]   --->   Operation 412 'fcmp' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%and_ln33_2 = and i1 %or_ln33_2, %tmp_7" [conv.cpp:33]   --->   Operation 413 'and' 'and_ln33_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %and_ln33_2, float %w_sum_2, float 0.000000e+00" [conv.cpp:33]   --->   Operation 414 'select' 'select_ln33_2' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 415 [1/1] (1.42ns)   --->   "store float %select_ln33_2, float* %conv_out_addr_2, align 4" [conv.cpp:34]   --->   Operation 415 'store' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_25 : Operation 416 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [conv.cpp:39]   --->   Operation 416 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 417 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 417 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 26 <SV = 2> <Delay = 0.00>
ST_26 : Operation 418 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 418 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', conv.cpp:8) with incoming values : ('add_ln8', conv.cpp:8) [8]  (1.18 ns)

 <State 2>: 4.29ns
The critical path consists of the following:
	'phi' operation ('r_0', conv.cpp:34) with incoming values : ('select_ln34_1', conv.cpp:34) [9]  (0 ns)
	'add' operation ('add_ln26_1', conv.cpp:26) [19]  (1.01 ns)
	'select' operation ('select_ln34_1', conv.cpp:34) [20]  (0.625 ns)
	'getelementptr' operation ('input_addr', conv.cpp:26) [32]  (0 ns)
	'load' operation ('input_load', conv.cpp:26) on array 'input_r' [64]  (2.66 ns)

 <State 3>: 12.8ns
The critical path consists of the following:
	'load' operation ('input_load', conv.cpp:26) on array 'input_r' [64]  (2.66 ns)
	'fmul' operation ('tmp_11', conv.cpp:26) [65]  (10.1 ns)

 <State 4>: 26.1ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', conv.cpp:26) [65]  (10.1 ns)
	'fadd' operation ('w_sum_3', conv.cpp:26) [66]  (16 ns)

 <State 5>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv.cpp:26) [66]  (16 ns)
	'fadd' operation ('w_sum_3_0_0_0_1', conv.cpp:26) [69]  (16 ns)

 <State 6>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_0_1', conv.cpp:26) [69]  (16 ns)
	'fadd' operation ('w_sum_3_0_0_1', conv.cpp:26) [93]  (16 ns)

 <State 7>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_1', conv.cpp:26) [93]  (16 ns)
	'fadd' operation ('w_sum_3_0_0_1_1', conv.cpp:26) [96]  (16 ns)

 <State 8>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_1_1', conv.cpp:26) [96]  (16 ns)
	'fadd' operation ('w_sum_3_0_0_2', conv.cpp:26) [120]  (16 ns)

 <State 9>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_2', conv.cpp:26) [120]  (16 ns)
	'fadd' operation ('w_sum_3_0_0_2_1', conv.cpp:26) [123]  (16 ns)

 <State 10>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_2_1', conv.cpp:26) [123]  (16 ns)
	'fadd' operation ('w_sum_3_0_1', conv.cpp:26) [126]  (16 ns)

 <State 11>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv.cpp:26) [126]  (16 ns)
	'fadd' operation ('w_sum_3_0_1_0_1', conv.cpp:26) [129]  (16 ns)

 <State 12>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_0_1', conv.cpp:26) [129]  (16 ns)
	'fadd' operation ('w_sum_3_0_1_1', conv.cpp:26) [132]  (16 ns)

 <State 13>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_1', conv.cpp:26) [132]  (16 ns)
	'fadd' operation ('w_sum_3_0_1_1_1', conv.cpp:26) [135]  (16 ns)

 <State 14>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_1_1', conv.cpp:26) [135]  (16 ns)
	'fadd' operation ('w_sum_3_0_1_2', conv.cpp:26) [138]  (16 ns)

 <State 15>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_2', conv.cpp:26) [138]  (16 ns)
	'fadd' operation ('w_sum_3_0_1_2_1', conv.cpp:26) [141]  (16 ns)

 <State 16>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_2_1', conv.cpp:26) [141]  (16 ns)
	'fadd' operation ('w_sum_3_0_2', conv.cpp:26) [144]  (16 ns)

 <State 17>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv.cpp:26) [144]  (16 ns)
	'fadd' operation ('w_sum_3_0_2_0_1', conv.cpp:26) [147]  (16 ns)

 <State 18>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_0_1', conv.cpp:26) [147]  (16 ns)
	'fadd' operation ('w_sum_3_0_2_1', conv.cpp:26) [150]  (16 ns)

 <State 19>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_1', conv.cpp:26) [150]  (16 ns)
	'fadd' operation ('w_sum_3_0_2_1_1', conv.cpp:26) [153]  (16 ns)

 <State 20>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_1_1', conv.cpp:26) [153]  (16 ns)
	'fadd' operation ('w_sum_3_0_2_2', conv.cpp:26) [156]  (16 ns)

 <State 21>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_2', conv.cpp:26) [156]  (16 ns)
	'fadd' operation ('w_sum_3_0_2_2_1', conv.cpp:26) [159]  (16 ns)

 <State 22>: 32ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_2_1', conv.cpp:26) [159]  (16 ns)
	'fadd' operation ('w_sum_s', conv.cpp:30) [160]  (16 ns)

 <State 23>: 33.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv.cpp:30) [160]  (16 ns)
	'fcmp' operation ('tmp_3', conv.cpp:33) [167]  (15.8 ns)
	'and' operation ('and_ln33', conv.cpp:33) [168]  (0 ns)
	'select' operation ('select_ln33', conv.cpp:33) [169]  (0.616 ns)
	'store' operation ('store_ln34', conv.cpp:34) of variable 'select_ln33', conv.cpp:33 on array 'conv_out' [170]  (1.43 ns)

 <State 24>: 33.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv.cpp:30) [207]  (16 ns)
	'fcmp' operation ('tmp_5', conv.cpp:33) [214]  (15.8 ns)
	'and' operation ('and_ln33_1', conv.cpp:33) [215]  (0 ns)
	'select' operation ('select_ln33_1', conv.cpp:33) [216]  (0.616 ns)
	'store' operation ('store_ln34', conv.cpp:34) of variable 'select_ln33_1', conv.cpp:33 on array 'conv_out' [217]  (1.43 ns)

 <State 25>: 33.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv.cpp:30) [254]  (16 ns)
	'fcmp' operation ('tmp_7', conv.cpp:33) [261]  (15.8 ns)
	'and' operation ('and_ln33_2', conv.cpp:33) [262]  (0 ns)
	'select' operation ('select_ln33_2', conv.cpp:33) [263]  (0.616 ns)
	'store' operation ('store_ln34', conv.cpp:34) of variable 'select_ln33_2', conv.cpp:33 on array 'conv_out' [264]  (1.43 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
