this is a process, i leanr about the VerilogHDL code. 
