/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  reg [19:0] _05_;
  wire [7:0] _06_;
  wire [18:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_17z & celloutsig_0_9z);
  assign celloutsig_0_39z = ~(celloutsig_0_7z & celloutsig_0_17z);
  assign celloutsig_0_43z = ~(celloutsig_0_36z & celloutsig_0_29z[2]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[5] & in_data[121]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z & celloutsig_1_3z[5]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z & celloutsig_1_13z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z & celloutsig_0_5z);
  assign celloutsig_0_14z = ~(celloutsig_0_4z[0] & celloutsig_0_5z);
  assign celloutsig_0_25z = ~(_01_ & celloutsig_0_6z);
  assign celloutsig_0_27z = ~(in_data[78] & celloutsig_0_9z);
  assign celloutsig_1_4z = celloutsig_1_1z[2] | celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_11z[11] | celloutsig_1_5z;
  assign celloutsig_1_14z = _02_ | celloutsig_1_9z;
  assign celloutsig_0_15z = celloutsig_0_0z | in_data[29];
  assign celloutsig_0_17z = _03_ | celloutsig_0_6z;
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign { _04_[2:1], _02_ } = _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 20'h00000;
    else _05_ <= { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z };
  reg [7:0] _26_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 8'h00;
    else _26_ <= { in_data[20], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign { _03_, _06_[6:0] } = _26_;
  reg [18:0] _27_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 19'h00000;
    else _27_ <= { celloutsig_0_20z[4:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_20z };
  assign { _07_[18:2], _01_, _07_[0] } = _27_;
  reg [3:0] _28_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 4'h0;
    else _28_ <= { celloutsig_0_4z[3:1], celloutsig_0_24z };
  assign { _08_[3:1], _00_ } = _28_;
  assign celloutsig_1_1z = { in_data[161:157], celloutsig_1_0z } & in_data[109:104];
  assign celloutsig_1_3z = in_data[161:156] & { in_data[175:171], celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z } & { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_11z } & { _07_[12], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_42z = { celloutsig_0_4z[4:3], celloutsig_0_39z, celloutsig_0_4z, _08_[3:1], _00_, celloutsig_0_8z } === { celloutsig_0_3z[2:0], celloutsig_0_23z, _03_, _06_[6:0], celloutsig_0_25z };
  assign celloutsig_0_6z = { celloutsig_0_3z[3:2], celloutsig_0_5z } === { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { in_data[84:83], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z } === { _06_[2:0], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[4:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } === in_data[79:74];
  assign celloutsig_1_15z = { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z } > in_data[169:166];
  assign celloutsig_0_12z = { celloutsig_0_4z[3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z } > { celloutsig_0_3z[3:1], celloutsig_0_2z };
  assign celloutsig_0_19z = { in_data[55:50], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z } > { celloutsig_0_3z[2:0], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2:0], celloutsig_0_4z } <= { celloutsig_0_4z[4:2], celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[77:75], celloutsig_0_0z } <= in_data[18:15];
  assign celloutsig_0_4z = { celloutsig_0_3z[4:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[3:1], in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_5z, _04_[2:1], _02_, celloutsig_1_10z, celloutsig_1_2z } % { 1'h1, _05_[10:4], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_3z[3:1], celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_3z[2:0], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_5z } % { 1'h1, in_data[3:2], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_0z = | in_data[28:22];
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = | { in_data[62:53], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_11z = | { _06_[6:3], celloutsig_0_6z };
  assign celloutsig_1_0z = ^ in_data[188:185];
  assign celloutsig_1_7z = ^ { celloutsig_1_1z[5:4], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { in_data[127:121], celloutsig_1_6z, celloutsig_1_5z, _04_[2:1], _02_, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, _04_[2:1], _02_ };
  assign celloutsig_0_9z = ^ in_data[34:25];
  assign celloutsig_0_13z = ^ in_data[39:33];
  assign celloutsig_0_23z = ^ { celloutsig_0_22z[12:3], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_24z = ^ { celloutsig_0_20z[2:0], celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_10z = { celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_2z } >>> { celloutsig_1_1z[1:0], celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_3z[2:0], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z } >>> in_data[137:125];
  assign celloutsig_0_3z = { in_data[50:47], celloutsig_0_0z } >>> { in_data[87:85], celloutsig_0_2z, celloutsig_0_1z };
  assign _04_[0] = _02_;
  assign _06_[7] = _03_;
  assign _07_[1] = _01_;
  assign _08_[0] = _00_;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
