=====
SETUP
12.540
11.890
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n41_s1
8.684
9.486
tx_s2
11.890
=====
SETUP
12.716
11.715
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
tx_s2
11.715
=====
SETUP
13.953
10.478
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_1_s0
10.478
=====
SETUP
13.953
10.478
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_2_s0
10.478
=====
SETUP
13.953
10.478
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_3_s0
10.478
=====
SETUP
13.953
10.478
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_4_s0
10.478
=====
SETUP
13.953
10.478
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_5_s0
10.478
=====
SETUP
14.236
10.194
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n41_s1
8.684
9.486
bit_index_2_s0
10.194
=====
SETUP
14.236
10.194
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n41_s1
8.684
9.486
bit_index_3_s0
10.194
=====
SETUP
14.320
10.110
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_6_s0
10.110
=====
SETUP
14.320
10.110
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_7_s0
10.110
=====
SETUP
14.320
10.110
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_8_s0
10.110
=====
SETUP
14.320
10.110
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_9_s0
10.110
=====
SETUP
14.320
10.110
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_10_s0
10.110
=====
SETUP
14.320
10.110
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_11_s0
10.110
=====
SETUP
14.405
10.026
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_15_s0
10.026
=====
SETUP
14.405
10.026
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_12_s0
10.026
=====
SETUP
14.405
10.026
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_13_s0
10.026
=====
SETUP
14.405
10.026
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
clk_count_14_s0
10.026
=====
SETUP
14.555
9.519
24.074
clk_ibuf
0.000
4.230
bit_index_2_s0
4.474
4.932
n39_s22
5.354
6.453
tx_s2
9.519
=====
SETUP
14.567
9.506
24.074
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n37_s3
8.684
9.506
bit_index_0_s1
9.506
=====
SETUP
14.597
9.834
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n41_s1
8.684
9.486
bit_index_0_s1
9.834
=====
SETUP
14.597
9.834
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n41_s1
8.684
9.486
bit_index_1_s0
9.834
=====
SETUP
14.747
9.684
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
bit_index_2_s0
9.684
=====
SETUP
14.747
9.684
24.430
clk_ibuf
0.000
4.230
clk_count_5_s0
4.474
4.932
n46_s6
5.352
6.413
n46_s2
6.832
7.864
n46_s7
8.680
9.305
bit_index_3_s0
9.684
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
bit_index_3_s0
3.311
3.644
n34_s0
3.647
4.019
bit_index_3_s0
4.019
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
bit_index_0_s1
3.311
3.644
n37_s3
3.648
4.020
bit_index_0_s1
4.020
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
clk_count_2_s0
3.311
3.644
n30_s
3.647
4.041
clk_count_2_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
clk_count_6_s0
3.311
3.644
n26_s
3.647
4.041
clk_count_6_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
clk_count_8_s0
3.311
3.644
n24_s
3.647
4.041
clk_count_8_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
clk_count_12_s0
3.311
3.644
n20_s
3.647
4.041
clk_count_12_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
clk_count_14_s0
3.311
3.644
n18_s
3.647
4.041
clk_count_14_s0
4.041
=====
HOLD
0.853
4.164
3.311
clk_ibuf
0.000
3.126
clk_count_1_s0
3.311
3.644
n31_s
3.647
4.164
clk_count_1_s0
4.164
=====
HOLD
0.892
4.203
3.311
clk_ibuf
0.000
3.126
clk_count_0_s0
3.311
3.644
n32_s2
3.647
4.203
clk_count_0_s0
4.203
=====
HOLD
0.957
4.268
3.311
clk_ibuf
0.000
3.126
bit_index_0_s1
3.311
3.644
n35_s0
3.896
4.268
bit_index_2_s0
4.268
=====
HOLD
0.962
4.273
3.311
clk_ibuf
0.000
3.126
clk_count_5_s0
3.311
3.644
n27_s
3.879
4.273
clk_count_5_s0
4.273
=====
HOLD
0.962
4.273
3.311
clk_ibuf
0.000
3.126
clk_count_7_s0
3.311
3.644
n25_s
3.879
4.273
clk_count_7_s0
4.273
=====
HOLD
0.962
4.273
3.311
clk_ibuf
0.000
3.126
clk_count_13_s0
3.311
3.644
n19_s
3.879
4.273
clk_count_13_s0
4.273
=====
HOLD
0.965
4.276
3.311
clk_ibuf
0.000
3.126
clk_count_15_s0
3.311
3.644
n17_s
3.882
4.276
clk_count_15_s0
4.276
=====
HOLD
0.965
4.276
3.311
clk_ibuf
0.000
3.126
clk_count_11_s0
3.311
3.644
n21_s
3.882
4.276
clk_count_11_s0
4.276
=====
HOLD
0.970
4.281
3.311
clk_ibuf
0.000
3.126
clk_count_3_s0
3.311
3.644
n29_s
3.887
4.281
clk_count_3_s0
4.281
=====
HOLD
0.970
4.281
3.311
clk_ibuf
0.000
3.126
clk_count_4_s0
3.311
3.644
n28_s
3.887
4.281
clk_count_4_s0
4.281
=====
HOLD
0.970
4.281
3.311
clk_ibuf
0.000
3.126
clk_count_9_s0
3.311
3.644
n23_s
3.887
4.281
clk_count_9_s0
4.281
=====
HOLD
0.970
4.281
3.311
clk_ibuf
0.000
3.126
clk_count_10_s0
3.311
3.644
n22_s
3.887
4.281
clk_count_10_s0
4.281
=====
HOLD
1.061
4.372
3.311
clk_ibuf
0.000
3.126
bit_index_1_s0
3.311
3.644
n36_s0
3.648
4.372
bit_index_1_s0
4.372
=====
HOLD
2.024
5.348
3.323
clk_ibuf
0.000
3.126
clk_count_10_s0
3.311
3.644
n46_s3
3.887
4.272
n46_s7
4.541
5.097
bit_index_1_s0
5.348
=====
HOLD
2.024
5.348
3.323
clk_ibuf
0.000
3.126
clk_count_10_s0
3.311
3.644
n46_s3
3.887
4.272
n46_s7
4.541
5.097
clk_count_0_s0
5.348
=====
HOLD
2.031
5.355
3.323
clk_ibuf
0.000
3.126
bit_index_2_s0
3.311
3.644
n41_s2
3.889
4.491
n41_s1
4.724
5.109
bit_index_0_s1
5.355
=====
HOLD
2.031
5.355
3.323
clk_ibuf
0.000
3.126
bit_index_2_s0
3.311
3.644
n41_s2
3.889
4.491
n41_s1
4.724
5.109
bit_index_1_s0
5.355
=====
HOLD
2.047
5.370
3.323
clk_ibuf
0.000
3.126
clk_count_10_s0
3.311
3.644
n46_s3
3.887
4.272
n46_s7
4.541
5.097
bit_index_2_s0
5.370
