Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav --prj D:/Vivado_Project/CPU_mult/CPU_mult.sim/sim_1/behav/CPU_sim.prj xil_defaultlib.CPU_sim xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/SaExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SaExtend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/SaExtend.v:28]
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/InstructionDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDiv
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/DataSelector_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/ALUOutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUOutDR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/CPU_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_mult
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/imports/Desktop/CPU_mult.v:31]
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado_Project/CPU_mult/CPU_mult.srcs/sources_1/new/SaExtend.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.InstructionDiv
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.DataSelector_2to1
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SaExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUOutDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.CPU_mult
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav
