Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 11:06:56 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (152)
6. checking no_output_delay (154)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rready (HIGH)

bram_tap_A_reg[0]/G
bram_tap_A_reg[1]/G
bram_tap_A_reg[2]/G
bram_tap_A_reg[3]/G
bram_tap_A_reg[4]/G
bram_tap_A_reg[5]/G
bram_tap_A_reg[6]/G

 There are 39 register/latch pins with no clock driven by root clock pin: axistream_smtlast_reg/Q (HIGH)

bram_tap_A_reg[0]/G
bram_tap_A_reg[1]/G
bram_tap_A_reg[2]/G
bram_tap_A_reg[3]/G
bram_tap_A_reg[4]/G
bram_tap_A_reg[5]/G
bram_tap_A_reg[6]/G
bram_tap_Di_reg[0]/G
bram_tap_Di_reg[10]/G
bram_tap_Di_reg[11]/G
bram_tap_Di_reg[12]/G
bram_tap_Di_reg[13]/G
bram_tap_Di_reg[14]/G
bram_tap_Di_reg[15]/G
bram_tap_Di_reg[16]/G
bram_tap_Di_reg[17]/G
bram_tap_Di_reg[18]/G
bram_tap_Di_reg[19]/G
bram_tap_Di_reg[1]/G
bram_tap_Di_reg[20]/G
bram_tap_Di_reg[21]/G
bram_tap_Di_reg[22]/G
bram_tap_Di_reg[23]/G
bram_tap_Di_reg[24]/G
bram_tap_Di_reg[25]/G
bram_tap_Di_reg[26]/G
bram_tap_Di_reg[27]/G
bram_tap_Di_reg[28]/G
bram_tap_Di_reg[29]/G
bram_tap_Di_reg[2]/G
bram_tap_Di_reg[30]/G
bram_tap_Di_reg[31]/G
bram_tap_Di_reg[3]/G
bram_tap_Di_reg[4]/G
bram_tap_Di_reg[5]/G
bram_tap_Di_reg[6]/G
bram_tap_Di_reg[7]/G
bram_tap_Di_reg[8]/G
bram_tap_Di_reg[9]/G

 There are 39 register/latch pins with no clock driven by root clock pin: bram_data_EN_reg/Q (HIGH)

bram_tap_A_reg[0]/G
bram_tap_A_reg[1]/G
bram_tap_A_reg[2]/G
bram_tap_A_reg[3]/G
bram_tap_A_reg[4]/G
bram_tap_A_reg[5]/G
bram_tap_A_reg[6]/G
bram_tap_Di_reg[0]/G
bram_tap_Di_reg[10]/G
bram_tap_Di_reg[11]/G
bram_tap_Di_reg[12]/G
bram_tap_Di_reg[13]/G
bram_tap_Di_reg[14]/G
bram_tap_Di_reg[15]/G
bram_tap_Di_reg[16]/G
bram_tap_Di_reg[17]/G
bram_tap_Di_reg[18]/G
bram_tap_Di_reg[19]/G
bram_tap_Di_reg[1]/G
bram_tap_Di_reg[20]/G
bram_tap_Di_reg[21]/G
bram_tap_Di_reg[22]/G
bram_tap_Di_reg[23]/G
bram_tap_Di_reg[24]/G
bram_tap_Di_reg[25]/G
bram_tap_Di_reg[26]/G
bram_tap_Di_reg[27]/G
bram_tap_Di_reg[28]/G
bram_tap_Di_reg[29]/G
bram_tap_Di_reg[2]/G
bram_tap_Di_reg[30]/G
bram_tap_Di_reg[31]/G
bram_tap_Di_reg[3]/G
bram_tap_Di_reg[4]/G
bram_tap_Di_reg[5]/G
bram_tap_Di_reg[6]/G
bram_tap_Di_reg[7]/G
bram_tap_Di_reg[8]/G
bram_tap_Di_reg[9]/G

 There are 7 register/latch pins with no clock driven by root clock pin: bram_tap_complete_reg/Q (HIGH)

bram_tap_A_reg[0]/G
bram_tap_A_reg[1]/G
bram_tap_A_reg[2]/G
bram_tap_A_reg[3]/G
bram_tap_A_reg[4]/G
bram_tap_A_reg[5]/G
bram_tap_A_reg[6]/G

 There are 39 register/latch pins with no clock driven by root clock pin: bram_tap_counter_reg[0]/Q (HIGH)

bram_tap_A_reg[0]/G
bram_tap_A_reg[1]/G
bram_tap_A_reg[2]/G
bram_tap_A_reg[3]/G
bram_tap_A_reg[4]/G
bram_tap_A_reg[5]/G
bram_tap_A_reg[6]/G
bram_tap_Di_reg[0]/G
bram_tap_Di_reg[10]/G
bram_tap_Di_reg[11]/G
bram_tap_Di_reg[12]/G
bram_tap_Di_reg[13]/G
bram_tap_Di_reg[14]/G
bram_tap_Di_reg[15]/G
bram_tap_Di_reg[16]/G
bram_tap_Di_reg[17]/G
bram_tap_Di_reg[18]/G
bram_tap_Di_reg[19]/G
bram_tap_Di_reg[1]/G
bram_tap_Di_reg[20]/G
bram_tap_Di_reg[21]/G
bram_tap_Di_reg[22]/G
bram_tap_Di_reg[23]/G
bram_tap_Di_reg[24]/G
bram_tap_Di_reg[25]/G
bram_tap_Di_reg[26]/G
bram_tap_Di_reg[27]/G
bram_tap_Di_reg[28]/G
bram_tap_Di_reg[29]/G
bram_tap_Di_reg[2]/G
bram_tap_Di_reg[30]/G
bram_tap_Di_reg[31]/G
bram_tap_Di_reg[3]/G
bram_tap_Di_reg[4]/G
bram_tap_Di_reg[5]/G
bram_tap_Di_reg[6]/G
bram_tap_Di_reg[7]/G
bram_tap_Di_reg[8]/G
bram_tap_Di_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

bram_tap_A_reg[0]/D
bram_tap_A_reg[1]/D
bram_tap_A_reg[2]/D
bram_tap_A_reg[3]/D
bram_tap_A_reg[4]/D
bram_tap_A_reg[5]/D
bram_tap_A_reg[6]/D
bram_tap_Di_reg[0]/D
bram_tap_Di_reg[10]/D
bram_tap_Di_reg[11]/D
bram_tap_Di_reg[12]/D
bram_tap_Di_reg[13]/D
bram_tap_Di_reg[14]/D
bram_tap_Di_reg[15]/D
bram_tap_Di_reg[16]/D
bram_tap_Di_reg[17]/D
bram_tap_Di_reg[18]/D
bram_tap_Di_reg[19]/D
bram_tap_Di_reg[1]/D
bram_tap_Di_reg[20]/D
bram_tap_Di_reg[21]/D
bram_tap_Di_reg[22]/D
bram_tap_Di_reg[23]/D
bram_tap_Di_reg[24]/D
bram_tap_Di_reg[25]/D
bram_tap_Di_reg[26]/D
bram_tap_Di_reg[27]/D
bram_tap_Di_reg[28]/D
bram_tap_Di_reg[29]/D
bram_tap_Di_reg[2]/D
bram_tap_Di_reg[30]/D
bram_tap_Di_reg[31]/D
bram_tap_Di_reg[3]/D
bram_tap_Di_reg[4]/D
bram_tap_Di_reg[5]/D
bram_tap_Di_reg[6]/D
bram_tap_Di_reg[7]/D
bram_tap_Di_reg[8]/D
bram_tap_Di_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (152)
--------------------------------
 There are 152 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (154)
---------------------------------
 There are 154 ports with no output delay specified. (HIGH)

arready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                  188        0.140        0.000                      0                  188        1.600        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.100}        4.200           238.095         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.012        0.000                      0                  188        0.140        0.000                      0                  188        1.600        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  cal_count[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.765 r  cal_count[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    cal_count[3]_i_1_n_0
                         FDRE                                         r  cal_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[0]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    cal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  cal_count[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.765 r  cal_count[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    cal_count[3]_i_1_n_0
                         FDRE                                         r  cal_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[1]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    cal_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  cal_count[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.765 r  cal_count[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    cal_count[3]_i_1_n_0
                         FDRE                                         r  cal_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[2]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    cal_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  cal_count[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.765 r  cal_count[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    cal_count[3]_i_1_n_0
                         FDRE                                         r  cal_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[3]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    cal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            count_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  count_data[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.765 r  count_data[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    count_data[3]_i_1_n_0
                         FDRE                                         r  count_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_data_reg[0]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    count_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            count_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  count_data[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.765 r  count_data[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    count_data[3]_i_1_n_0
                         FDRE                                         r  count_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_data_reg[1]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    count_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            count_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  count_data[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.765 r  count_data[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    count_data[3]_i_1_n_0
                         FDRE                                         r  count_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_data_reg[2]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    count_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            count_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.145ns (30.084%)  route 2.661ns (69.916%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.782     3.716    cal_block_reg_n_0_[0]
                                                                      r  count_tap[3]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.011 r  count_tap[3]_i_5/O
                         net (fo=1, unplaced)         0.449     4.460    count_tap[3]_i_5_n_0
                                                                      r  count_tap[3]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  count_tap[3]_i_4/O
                         net (fo=4, unplaced)         0.473     5.057    count_tap[3]_i_4_n_0
                                                                      r  cal_count[3]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.181 r  cal_count[3]_i_3/O
                         net (fo=2, unplaced)         0.460     5.641    cal_count
                                                                      r  count_data[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.765 r  count_data[3]_i_1/O
                         net (fo=4, unplaced)         0.497     6.262    count_data[3]_i_1_n_0
                         FDRE                                         r  count_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_data_reg[3]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_CE)      -0.202     6.274    count_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 data_return_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            data_return_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 2.421ns (60.344%)  route 1.591ns (39.656%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_return_reg[19]/Q
                         net (fo=3, unplaced)         0.488     3.422    data_return[19]
                                                                      r  data_return[23]_i_6/I1
                         LUT3 (Prop_lut3_I1_O)        0.320     3.742 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     4.227    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355     4.582 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000     4.582    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.095 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.095    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.212 r  data_return_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.212    data_return_reg[27]_i_2_n_0
                                                                      r  data_return_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.543 r  data_return_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     6.161    data_plus[31]
                                                                      r  data_return[31]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.468 r  data_return[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.468    data_return[31]_i_1_n_0
                         FDRE                                         r  data_return_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[31]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_D)        0.044     6.520    data_return_reg[31]
  -------------------------------------------------------------------
                         required time                          6.520    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 data_return_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            data_return_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (axis_clk rise@4.200ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 2.304ns (59.153%)  route 1.591ns (40.847%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.328 - 4.200 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_return_reg[19]/Q
                         net (fo=3, unplaced)         0.488     3.422    data_return[19]
                                                                      r  data_return[23]_i_6/I1
                         LUT3 (Prop_lut3_I1_O)        0.320     3.742 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     4.227    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355     4.582 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000     4.582    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.095 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.095    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.426 r  data_return_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.044    data_plus[27]
                                                                      r  data_return[27]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     6.351 r  data_return[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.351    data_return[27]_i_1_n_0
                         FDRE                                         r  data_return_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.200     4.200 r  
                                                      0.000     4.200 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.200    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.038 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.798    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.889 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     6.328    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[27]/C
                         clock pessimism              0.184     6.511    
                         clock uncertainty           -0.035     6.476    
                         FDRE (Setup_fdre_C_D)        0.044     6.520    data_return_reg[27]
  -------------------------------------------------------------------
                         required time                          6.520    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 saxi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            saxi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  saxi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  saxi_rvalid_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    rvalid_OBUF
                                                                      r  saxi_rvalid_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  saxi_rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    saxi_rvalid_i_1_n_0
                         FDRE                                         r  saxi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  saxi_rvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    saxi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cal_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cal_count_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    cal_count_reg_n_0_[2]
                                                                      f  cal_count[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  cal_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.067    cal_count[3]_i_2_n_0
                         FDRE                                         r  cal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 idle_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  idle_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    idle_reg_n_0
                                                                      f  done_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  done_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    done_i_1_n_0
                         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    done_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cal_count_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    cal_count_reg_n_0_[1]
                                                                      r  cal_count[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  cal_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cal_count[1]_i_1_n_0
                         FDRE                                         r  cal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cal_block_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cal_block_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.973    cal_block_reg_n_0_[0]
                                                                      r  cal_count[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.071 r  cal_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    cal_count[0]_i_1_n_0
                         FDRE                                         r  cal_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cal_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 count_tap_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            count_tap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_tap_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_tap_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    count_tap_reg_n_0_[1]
                                                                      f  count_tap[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.071 r  count_tap[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    count_tap[0]_i_1_n_0
                         FDRE                                         r  count_tap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_tap_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count_tap_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 count_tap_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            count_tap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_tap_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  count_tap_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    count_tap_reg_n_0_[1]
                                                                      r  count_tap[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.071 r  count_tap[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    count_tap[2]_i_1_n_0
                         FDRE                                         r  count_tap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_tap_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    count_tap_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cal_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_block_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cal_block_reg[3]/Q
                         net (fo=10, unplaced)        0.149     0.974    cal_block_reg_n_0_[3]
                                                                      f  cal_block[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.072 r  cal_block[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    cal_block[0]
                         FDRE                                         r  cal_block_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cal_block_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cal_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_block_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cal_block_reg[3]/Q
                         net (fo=10, unplaced)        0.149     0.974    cal_block_reg_n_0_[3]
                                                                      f  cal_block[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.072 r  cal_block[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    cal_block[2]
                         FDRE                                         r  cal_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cal_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cal_block_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            cal_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cal_block_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.974    cal_block_reg_n_0_[2]
                                                                      r  cal_count[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.072 r  cal_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    cal_count[2]_i_1_n_0
                         FDRE                                         r  cal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cal_count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cal_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.100 }
Period(ns):         4.200
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.200       2.045                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                axistream_smtlast_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_A_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_A_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_Di_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_Di_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_Di_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.200       3.200                bram_data_Di_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.100       1.600                axistream_smtlast_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.100       1.600                axistream_smtlast_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.100       1.600                axistream_smtlast_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.100       1.600                axistream_smtlast_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.100       1.600                bram_data_A_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.094ns (52.580%)  route 3.692ns (47.420%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     4.228    p_19_in
                                                                      f  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.352 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.152    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.787 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.787    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.094ns (52.580%)  route 3.692ns (47.420%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     4.228    p_19_in
                                                                      f  rdata_OBUF[1]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.352 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.152    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.787 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.787    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.094ns (52.580%)  route 3.692ns (47.420%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.522     4.228    p_19_in
                                                                      f  rdata_OBUF[2]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.352 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.152    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.787 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.787    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[27]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.094ns (52.783%)  route 3.662ns (47.217%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[27] (IN)
                         net (fo=0)                   0.000     0.000    wdata[27]
                                                                      r  wdata_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wdata_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    wdata_IBUF[27]
                                                                      r  rdata_OBUF[31]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_13/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_13_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     2.471 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         1.111     3.582    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.706 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=35, unplaced)        0.492     4.198    p_19_in
                                                                      f  rdata_OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.322 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.122    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.757 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.757    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            bram_tap_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[0]
                         LDCE                                         r  bram_tap_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            bram_tap_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[10]
                         LDCE                                         r  bram_tap_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            bram_tap_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                         LDCE                                         r  bram_tap_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            bram_tap_Di_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[12]
                         LDCE                                         r  bram_tap_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            bram_tap_Di_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[13]
                         LDCE                                         r  bram_tap_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            bram_tap_Di_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[14]
                         LDCE                                         r  bram_tap_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            bram_tap_Di_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[15]
                         LDCE                                         r  bram_tap_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            bram_tap_Di_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[16]
                         LDCE                                         r  bram_tap_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            bram_tap_Di_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[17]
                         LDCE                                         r  bram_tap_Di_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            bram_tap_Di_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[18]
                         LDCE                                         r  bram_tap_Di_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.531ns (57.834%)  route 2.575ns (42.166%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.803     3.737    sm_tlast_OBUF
                                                                      f  rdata_OBUF[31]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.032 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=30, unplaced)        0.972     5.004    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[19]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.128 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.928    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.563 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.563    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_tap_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.245ns (53.215%)  route 0.215ns (46.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_tap_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_tap_reg[3]/Q
                         net (fo=9, unplaced)         0.215     1.040    count_tap_reg_n_0_[3]
                                                                      f  bram_tap_A_reg[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.138 r  bram_tap_A_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.138    bram_tap_A_reg[4]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_tap_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.245ns (53.118%)  route 0.216ns (46.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_tap_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  bram_tap_counter_reg[0]/Q
                         net (fo=10, unplaced)        0.216     1.041    bram_tap_counter[0]
                                                                      r  bram_tap_A_reg[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.139 r  bram_tap_A_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.139    bram_tap_A_reg[0]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_tap_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.245ns (53.118%)  route 0.216ns (46.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_tap_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  bram_tap_counter_reg[0]/Q
                         net (fo=10, unplaced)        0.216     1.041    bram_tap_counter[0]
                                                                      r  bram_tap_A_reg[1]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.139 r  bram_tap_A_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.139    bram_tap_A_reg[1]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_tap_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.245ns (53.118%)  route 0.216ns (46.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_tap_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  bram_tap_counter_reg[0]/Q
                         net (fo=10, unplaced)        0.216     1.041    bram_tap_counter[0]
                                                                      r  bram_tap_A_reg[6]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.139 r  bram_tap_A_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.139    bram_tap_A_reg[6]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.245ns (44.395%)  route 0.307ns (55.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.307     1.131    sm_tlast_OBUF
                                                                      f  bram_tap_A_reg[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.229 r  bram_tap_A_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.229    bram_tap_A_reg[2]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.245ns (44.395%)  route 0.307ns (55.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.307     1.131    sm_tlast_OBUF
                                                                      f  bram_tap_A_reg[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.229 r  bram_tap_A_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.229    bram_tap_A_reg[3]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_smtlast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            bram_tap_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.245ns (44.395%)  route 0.307ns (55.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  axistream_smtlast_reg/Q
                         net (fo=22, unplaced)        0.307     1.131    sm_tlast_OBUF
                                                                      f  bram_tap_A_reg[5]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.229 r  bram_tap_A_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.229    bram_tap_A_reg[5]_i_1_n_0
                         LDCE                                         r  bram_tap_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 saxi_arready_reg/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  saxi_arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  saxi_arready_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_data_Di_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  bram_data_Di_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_data_Di_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  bram_data_Di_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.908ns  (logic 8.406ns (70.590%)  route 3.502ns (29.410%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  data_return_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.652    data_return_reg[27]_i_2_n_0
                                                                      r  data_return_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.983 r  data_return_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.601    data_plus[31]
                                                                      r  data_return[31]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.908 r  data_return[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.908    data_return[31]_i_1_n_0
                         FDRE                                         r  data_return_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.791ns  (logic 8.289ns (70.298%)  route 3.502ns (29.702%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.866 r  data_return_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.484    data_plus[27]
                                                                      r  data_return[27]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.791 r  data_return[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.791    data_return[27]_i_1_n_0
                         FDRE                                         r  data_return_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.665ns  (logic 8.131ns (69.703%)  route 3.534ns (30.297%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[1])
                                                      1.820     8.232 r  data_plus0__1/P[1]
                         net (fo=3, unplaced)         0.800     9.032    data_plus0__1_n_104
                                                                      r  data_return[19]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     9.185 r  data_return[19]_i_3/O
                         net (fo=2, unplaced)         0.517     9.702    data_return[19]_i_3_n_0
                                                                      r  data_return[19]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.033 r  data_return[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.033    data_return[19]_i_5_n_0
                                                                      r  data_return_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.409 r  data_return_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.409    data_return_reg[19]_i_2_n_0
                                                                      r  data_return_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.740 r  data_return_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.358    data_plus[23]
                                                                      r  data_return[23]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.665 r  data_return[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.665    data_return[23]_i_1_n_0
                         FDRE                                         r  data_return_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.661ns  (logic 8.325ns (71.390%)  route 3.336ns (28.610%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  data_return_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.652    data_return_reg[27]_i_2_n_0
                                                                      r  data_return_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.908 r  data_return_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.360    data_plus[30]
                                                                      r  data_return[30]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    11.661 r  data_return[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.661    data_return[30]_i_1_n_0
                         FDRE                                         r  data_return_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.607ns  (logic 8.411ns (72.463%)  route 3.196ns (27.537%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  data_return_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.652    data_return_reg[27]_i_2_n_0
                                                                      r  data_return_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.989 r  data_return_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.301    data_plus[29]
                                                                      r  data_return[29]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    11.607 r  data_return[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.607    data_return[29]_i_1_n_0
                         FDRE                                         r  data_return_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.544ns  (logic 8.208ns (71.100%)  route 3.336ns (28.900%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.791 r  data_return_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.243    data_plus[26]
                                                                      r  data_return[26]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    11.544 r  data_return[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.544    data_return[26]_i_1_n_0
                         FDRE                                         r  data_return_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 8.295ns (72.192%)  route 3.195ns (27.808%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  data_return_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.652    data_return_reg[27]_i_2_n_0
                                                                      r  data_return_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.884 r  data_return_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.195    data_plus[28]
                                                                      r  data_return[28]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    11.490 r  data_return[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.490    data_return[28]_i_1_n_0
                         FDRE                                         r  data_return_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.490ns  (logic 8.294ns (72.183%)  route 3.196ns (27.817%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.872 r  data_return_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.184    data_plus[25]
                                                                      r  data_return[25]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    11.490 r  data_return[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.490    data_return[25]_i_1_n_0
                         FDRE                                         r  data_return_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.418ns  (logic 8.050ns (70.501%)  route 3.368ns (29.499%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[1])
                                                      1.820     8.232 r  data_plus0__1/P[1]
                         net (fo=3, unplaced)         0.800     9.032    data_plus0__1_n_104
                                                                      r  data_return[19]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.153     9.185 r  data_return[19]_i_3/O
                         net (fo=2, unplaced)         0.517     9.702    data_return[19]_i_3_n_0
                                                                      r  data_return[19]_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.033 r  data_return[19]_i_5/O
                         net (fo=1, unplaced)         0.000    10.033    data_return[19]_i_5_n_0
                                                                      r  data_return_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.409 r  data_return_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.409    data_return_reg[19]_i_2_n_0
                                                                      r  data_return_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.665 r  data_return_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.117    data_plus[22]
                                                                      r  data_return[22]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    11.418 r  data_return[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.418    data_return[22]_i_1_n_0
                         FDRE                                         r  data_return_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[22]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            data_return_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.373ns  (logic 8.178ns (71.905%)  route 3.195ns (28.095%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  data_plus0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841     5.612 r  data_plus0__0/P[47]
                         net (fo=18, unplaced)        0.800     6.412    data_plus0__0_n_58
                                                                      r  data_plus0__1/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[2])
                                                      1.820     8.232 r  data_plus0__1/P[2]
                         net (fo=2, unplaced)         0.800     9.032    data_plus0__1_n_103
                                                                      r  data_return[23]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     9.182 r  data_return[23]_i_6/O
                         net (fo=2, unplaced)         0.485     9.667    data_return[23]_i_6_n_0
                                                                      r  data_return[23]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.355    10.022 r  data_return[23]_i_10/O
                         net (fo=1, unplaced)         0.000    10.022    data_return[23]_i_10_n_0
                                                                      r  data_return_reg[23]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.535 r  data_return_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.535    data_return_reg[23]_i_2_n_0
                                                                      r  data_return_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.767 r  data_return_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.078    data_plus[24]
                                                                      r  data_return[24]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    11.373 r  data_return[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.373    data_return[24]_i_1_n_0
                         FDRE                                         r  data_return_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_return_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            axistream_smtlast_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=40, unplaced)        0.337     0.538    ss_tlast_IBUF
                                                                      r  axistream_smtlast_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  axistream_smtlast_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    axistream_smtlast_i_1_n_0
                         FDRE                                         r  axistream_smtlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  axistream_smtlast_reg/C

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            bram_data_Di_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  bram_data_Di[0]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[0]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            bram_data_Di_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                                                                      r  bram_data_Di[10]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[10]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            bram_data_Di_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                                                                      r  bram_data_Di[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[12]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            bram_data_Di_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                                                                      r  bram_data_Di[14]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[14]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[14]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            bram_data_Di_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[16]
                                                                      r  bram_data_Di[16]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[16]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[16]/C

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            bram_data_Di_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[18]
                                                                      r  bram_data_Di[18]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[18]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[18]/C

Slack:                    inf
  Source:                 ss_tdata[20]
                            (input port)
  Destination:            bram_data_Di_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[20] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[20]
                                                                      r  ss_tdata_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[20]
                                                                      r  bram_data_Di[20]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[20]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[20]/C

Slack:                    inf
  Source:                 ss_tdata[22]
                            (input port)
  Destination:            bram_data_Di_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[22] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[22]
                                                                      r  ss_tdata_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[22]
                                                                      r  bram_data_Di[22]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[22]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[22]/C

Slack:                    inf
  Source:                 ss_tdata[24]
                            (input port)
  Destination:            bram_data_Di_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[24] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[24]
                                                                      r  ss_tdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[24]
                                                                      r  bram_data_Di[24]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  bram_data_Di[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    bram_data_Di[24]_i_1_n_0
                         FDRE                                         r  bram_data_Di_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=100, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  bram_data_Di_reg[24]/C





