# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/SyncMux.sv ../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv ../primary-sources/verification/layers-SyncMux-Verification.sv ../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv ../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      5249  2132595  1748006501   903681500  1748006501   903681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/../generated-sources/testbench.sv"
S      3635  2120870  1748006501   898681500  1748006501   893681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/../primary-sources/SyncMux.sv"
S       256  2120903  1748006501   899681500  1748006501   893681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv"
S       256  2120908  1748006501   900681500  1748006501   893681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv"
S       253  2120906  1748006501   899681500  1748006501   893681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv"
S       178  2120871  1748006501   899681500  1748006501   893681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/../primary-sources/verification/layers-SyncMux-Verification.sv"
S       178  2120871  1748006501   899681500  1748006501   893681500 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-3/primary-sources/verification/layers-SyncMux-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2132608  1748006502    85681505  1748006502    85681505 "verilated-sources/VsvsimTestbench.cpp"
T      4404  2132607  1748006502    84681505  1748006502    84681505 "verilated-sources/VsvsimTestbench.h"
T      2236  2132618  1748006502   100681505  1748006502   100681505 "verilated-sources/VsvsimTestbench.mk"
T      7761  2132606  1748006502    84681505  1748006502    84681505 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5774  2132605  1748006502    84681505  1748006502    84681505 "verilated-sources/VsvsimTestbench__Dpi.h"
T     15142  2132609  1748006502    85681505  1748006502    85681505 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      7509  2132603  1748006502    83681505  1748006502    83681505 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3680  2132604  1748006502    84681505  1748006502    84681505 "verilated-sources/VsvsimTestbench__Syms.h"
T      1861  2132611  1748006502    85681505  1748006502    85681505 "verilated-sources/VsvsimTestbench___024root.h"
T      8355  2132616  1748006502    87681505  1748006502    87681505 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     10189  2132615  1748006502    86681505  1748006502    86681505 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     12851  2132614  1748006502    86681505  1748006502    86681505 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3290  2132613  1748006502    86681505  1748006502    86681505 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2132612  1748006502    85681505  1748006502    85681505 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2132610  1748006502    85681505  1748006502    85681505 "verilated-sources/VsvsimTestbench__pch.h"
T      2052  2132619  1748006502   100681505  1748006502   100681505 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748006502   100681505  1748006502   100681505 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2132617  1748006502   100681505  1748006502   100681505 "verilated-sources/VsvsimTestbench_classes.mk"
