
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124c4  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60012934  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  6001293c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001c8  200005b0  60012ee4  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000017ec  00000000  00000000  00020a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d6d1  00000000  00000000  00022277  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001729  00000000  00000000  0002f948  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000348b  00000000  00000000  00031071  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002e9c  00000000  00000000  000344fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004706  00000000  00000000  00037398  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000030e5  00000000  00000000  0003ba9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005742c  00000000  00000000  0003eb83  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00095faf  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  00095fd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
     4a0:	b580      	push	{r7, lr}
     4a2:	b088      	sub	sp, #32
     4a4:	af00      	add	r7, sp, #0
     4a6:	60f8      	str	r0, [r7, #12]
     4a8:	60b9      	str	r1, [r7, #8]
     4aa:	607a      	str	r2, [r7, #4]
     4ac:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
     4ae:	68fb      	ldr	r3, [r7, #12]
     4b0:	68ba      	ldr	r2, [r7, #8]
     4b2:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
     4b4:	68fb      	ldr	r3, [r7, #12]
     4b6:	681b      	ldr	r3, [r3, #0]
     4b8:	f103 0308 	add.w	r3, r3, #8
     4bc:	4618      	mov	r0, r3
     4be:	f04f 0100 	mov.w	r1, #0
     4c2:	f001 fd39 	bl	1f38 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
     4c6:	68fb      	ldr	r3, [r7, #12]
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	f103 030c 	add.w	r3, r3, #12
     4ce:	4618      	mov	r0, r3
     4d0:	f04f 0100 	mov.w	r1, #0
     4d4:	f001 fd30 	bl	1f38 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
     4d8:	68fb      	ldr	r3, [r7, #12]
     4da:	681b      	ldr	r3, [r3, #0]
     4dc:	4618      	mov	r0, r3
     4de:	6879      	ldr	r1, [r7, #4]
     4e0:	f001 fcfa 	bl	1ed8 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
     4e4:	683b      	ldr	r3, [r7, #0]
     4e6:	2b00      	cmp	r3, #0
     4e8:	d111      	bne.n	50e <PWM_init+0x6e>
     4ea:	f242 1364 	movw	r3, #8548	; 0x2164
     4ee:	f2c0 0301 	movt	r3, #1
     4f2:	f107 0c10 	add.w	ip, r7, #16
     4f6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     4f8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     4fc:	f8ac 3000 	strh.w	r3, [ip]
     500:	f107 0310 	add.w	r3, r7, #16
     504:	4618      	mov	r0, r3
     506:	f04f 01ae 	mov.w	r1, #174	; 0xae
     50a:	f001 fcd1 	bl	1eb0 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
     50e:	68fb      	ldr	r3, [r7, #12]
     510:	681b      	ldr	r3, [r3, #0]
     512:	f103 0304 	add.w	r3, r3, #4
     516:	4618      	mov	r0, r3
     518:	6839      	ldr	r1, [r7, #0]
     51a:	f001 fcdd 	bl	1ed8 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
     51e:	68fb      	ldr	r3, [r7, #12]
     520:	681b      	ldr	r3, [r3, #0]
     522:	f103 0310 	add.w	r3, r3, #16
     526:	4618      	mov	r0, r3
     528:	f04f 0100 	mov.w	r1, #0
     52c:	f001 fcd4 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
     530:	68fb      	ldr	r3, [r7, #12]
     532:	681b      	ldr	r3, [r3, #0]
     534:	f103 0318 	add.w	r3, r3, #24
     538:	4618      	mov	r0, r3
     53a:	f04f 0100 	mov.w	r1, #0
     53e:	f001 fccb 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
     542:	68fb      	ldr	r3, [r7, #12]
     544:	681b      	ldr	r3, [r3, #0]
     546:	f103 0320 	add.w	r3, r3, #32
     54a:	4618      	mov	r0, r3
     54c:	f04f 0100 	mov.w	r1, #0
     550:	f001 fcc2 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
     554:	68fb      	ldr	r3, [r7, #12]
     556:	681b      	ldr	r3, [r3, #0]
     558:	f103 0328 	add.w	r3, r3, #40	; 0x28
     55c:	4618      	mov	r0, r3
     55e:	f04f 0100 	mov.w	r1, #0
     562:	f001 fcb9 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
     566:	68fb      	ldr	r3, [r7, #12]
     568:	681b      	ldr	r3, [r3, #0]
     56a:	f103 0330 	add.w	r3, r3, #48	; 0x30
     56e:	4618      	mov	r0, r3
     570:	f04f 0100 	mov.w	r1, #0
     574:	f001 fcb0 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
     578:	68fb      	ldr	r3, [r7, #12]
     57a:	681b      	ldr	r3, [r3, #0]
     57c:	f103 0338 	add.w	r3, r3, #56	; 0x38
     580:	4618      	mov	r0, r3
     582:	f04f 0100 	mov.w	r1, #0
     586:	f001 fca7 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
     58a:	68fb      	ldr	r3, [r7, #12]
     58c:	681b      	ldr	r3, [r3, #0]
     58e:	f103 0340 	add.w	r3, r3, #64	; 0x40
     592:	4618      	mov	r0, r3
     594:	f04f 0100 	mov.w	r1, #0
     598:	f001 fc9e 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
     59c:	68fb      	ldr	r3, [r7, #12]
     59e:	681b      	ldr	r3, [r3, #0]
     5a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
     5a4:	4618      	mov	r0, r3
     5a6:	f04f 0100 	mov.w	r1, #0
     5aa:	f001 fc95 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
     5ae:	68fb      	ldr	r3, [r7, #12]
     5b0:	681b      	ldr	r3, [r3, #0]
     5b2:	f103 0350 	add.w	r3, r3, #80	; 0x50
     5b6:	4618      	mov	r0, r3
     5b8:	f04f 0100 	mov.w	r1, #0
     5bc:	f001 fc8c 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
     5c0:	68fb      	ldr	r3, [r7, #12]
     5c2:	681b      	ldr	r3, [r3, #0]
     5c4:	f103 0358 	add.w	r3, r3, #88	; 0x58
     5c8:	4618      	mov	r0, r3
     5ca:	f04f 0100 	mov.w	r1, #0
     5ce:	f001 fc83 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
     5d2:	68fb      	ldr	r3, [r7, #12]
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	f103 0360 	add.w	r3, r3, #96	; 0x60
     5da:	4618      	mov	r0, r3
     5dc:	f04f 0100 	mov.w	r1, #0
     5e0:	f001 fc7a 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
     5e4:	68fb      	ldr	r3, [r7, #12]
     5e6:	681b      	ldr	r3, [r3, #0]
     5e8:	f103 0368 	add.w	r3, r3, #104	; 0x68
     5ec:	4618      	mov	r0, r3
     5ee:	f04f 0100 	mov.w	r1, #0
     5f2:	f001 fc71 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
     5f6:	68fb      	ldr	r3, [r7, #12]
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	f103 0370 	add.w	r3, r3, #112	; 0x70
     5fe:	4618      	mov	r0, r3
     600:	f04f 0100 	mov.w	r1, #0
     604:	f001 fc68 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
     608:	68fb      	ldr	r3, [r7, #12]
     60a:	681b      	ldr	r3, [r3, #0]
     60c:	f103 0378 	add.w	r3, r3, #120	; 0x78
     610:	4618      	mov	r0, r3
     612:	f04f 0100 	mov.w	r1, #0
     616:	f001 fc5f 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
     61a:	68fb      	ldr	r3, [r7, #12]
     61c:	681b      	ldr	r3, [r3, #0]
     61e:	f103 0380 	add.w	r3, r3, #128	; 0x80
     622:	4618      	mov	r0, r3
     624:	f04f 0100 	mov.w	r1, #0
     628:	f001 fc56 	bl	1ed8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
     62c:	68fb      	ldr	r3, [r7, #12]
     62e:	681b      	ldr	r3, [r3, #0]
     630:	f103 0388 	add.w	r3, r3, #136	; 0x88
     634:	4618      	mov	r0, r3
     636:	f04f 0100 	mov.w	r1, #0
     63a:	f001 fc4d 	bl	1ed8 <HW_set_32bit_reg>
}
     63e:	f107 0720 	add.w	r7, r7, #32
     642:	46bd      	mov	sp, r7
     644:	bd80      	pop	{r7, pc}
     646:	bf00      	nop

00000648 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     648:	b580      	push	{r7, lr}
     64a:	b08a      	sub	sp, #40	; 0x28
     64c:	af00      	add	r7, sp, #0
     64e:	6078      	str	r0, [r7, #4]
     650:	460b      	mov	r3, r1
     652:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     654:	78fb      	ldrb	r3, [r7, #3]
     656:	2b00      	cmp	r3, #0
     658:	d111      	bne.n	67e <PWM_enable+0x36>
     65a:	f242 1364 	movw	r3, #8548	; 0x2164
     65e:	f2c0 0301 	movt	r3, #1
     662:	f107 0c18 	add.w	ip, r7, #24
     666:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     668:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     66c:	f8ac 3000 	strh.w	r3, [ip]
     670:	f107 0318 	add.w	r3, r7, #24
     674:	4618      	mov	r0, r3
     676:	f04f 01d3 	mov.w	r1, #211	; 0xd3
     67a:	f001 fc19 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     67e:	78fb      	ldrb	r3, [r7, #3]
     680:	2b10      	cmp	r3, #16
     682:	d911      	bls.n	6a8 <PWM_enable+0x60>
     684:	f242 1364 	movw	r3, #8548	; 0x2164
     688:	f2c0 0301 	movt	r3, #1
     68c:	f107 0c08 	add.w	ip, r7, #8
     690:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     692:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     696:	f8ac 3000 	strh.w	r3, [ip]
     69a:	f107 0308 	add.w	r3, r7, #8
     69e:	4618      	mov	r0, r3
     6a0:	f04f 01d4 	mov.w	r1, #212	; 0xd4
     6a4:	f001 fc04 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     6a8:	78fb      	ldrb	r3, [r7, #3]
     6aa:	2b00      	cmp	r3, #0
     6ac:	d046      	beq.n	73c <PWM_enable+0xf4>
     6ae:	78fb      	ldrb	r3, [r7, #3]
     6b0:	2b10      	cmp	r3, #16
     6b2:	d843      	bhi.n	73c <PWM_enable+0xf4>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     6b4:	78fa      	ldrb	r2, [r7, #3]
     6b6:	f242 0360 	movw	r3, #8288	; 0x2060
     6ba:	f2c0 0301 	movt	r3, #1
     6be:	5c9b      	ldrb	r3, [r3, r2]
     6c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     6c4:	78fb      	ldrb	r3, [r7, #3]
     6c6:	2b08      	cmp	r3, #8
     6c8:	d81c      	bhi.n	704 <PWM_enable+0xbc>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     6ca:	687b      	ldr	r3, [r7, #4]
     6cc:	681b      	ldr	r3, [r3, #0]
     6ce:	f103 0308 	add.w	r3, r3, #8
     6d2:	4618      	mov	r0, r3
     6d4:	f001 fc32 	bl	1f3c <HW_get_8bit_reg>
     6d8:	4603      	mov	r3, r0
     6da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     6de:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     6e6:	ea42 0303 	orr.w	r3, r2, r3
     6ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     6ee:	687b      	ldr	r3, [r7, #4]
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	f103 0208 	add.w	r2, r3, #8
     6f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     6fa:	4610      	mov	r0, r2
     6fc:	4619      	mov	r1, r3
     6fe:	f001 fc1b 	bl	1f38 <HW_set_8bit_reg>
     702:	e01b      	b.n	73c <PWM_enable+0xf4>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     704:	687b      	ldr	r3, [r7, #4]
     706:	681b      	ldr	r3, [r3, #0]
     708:	f103 030c 	add.w	r3, r3, #12
     70c:	4618      	mov	r0, r3
     70e:	f001 fc15 	bl	1f3c <HW_get_8bit_reg>
     712:	4603      	mov	r3, r0
     714:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     718:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     720:	ea42 0303 	orr.w	r3, r2, r3
     724:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     728:	687b      	ldr	r3, [r7, #4]
     72a:	681b      	ldr	r3, [r3, #0]
     72c:	f103 020c 	add.w	r2, r3, #12
     730:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     734:	4610      	mov	r0, r2
     736:	4619      	mov	r1, r3
     738:	f001 fbfe 	bl	1f38 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     73c:	f107 0728 	add.w	r7, r7, #40	; 0x28
     740:	46bd      	mov	sp, r7
     742:	bd80      	pop	{r7, pc}

00000744 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     744:	b580      	push	{r7, lr}
     746:	b08a      	sub	sp, #40	; 0x28
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
     74c:	460b      	mov	r3, r1
     74e:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     750:	78fb      	ldrb	r3, [r7, #3]
     752:	2b00      	cmp	r3, #0
     754:	d111      	bne.n	77a <PWM_disable+0x36>
     756:	f242 1364 	movw	r3, #8548	; 0x2164
     75a:	f2c0 0301 	movt	r3, #1
     75e:	f107 0c18 	add.w	ip, r7, #24
     762:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     764:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     768:	f8ac 3000 	strh.w	r3, [ip]
     76c:	f107 0318 	add.w	r3, r7, #24
     770:	4618      	mov	r0, r3
     772:	f240 1101 	movw	r1, #257	; 0x101
     776:	f001 fb9b 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     77a:	78fb      	ldrb	r3, [r7, #3]
     77c:	2b10      	cmp	r3, #16
     77e:	d911      	bls.n	7a4 <PWM_disable+0x60>
     780:	f242 1364 	movw	r3, #8548	; 0x2164
     784:	f2c0 0301 	movt	r3, #1
     788:	f107 0c08 	add.w	ip, r7, #8
     78c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     78e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     792:	f8ac 3000 	strh.w	r3, [ip]
     796:	f107 0308 	add.w	r3, r7, #8
     79a:	4618      	mov	r0, r3
     79c:	f44f 7181 	mov.w	r1, #258	; 0x102
     7a0:	f001 fb86 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     7a4:	78fb      	ldrb	r3, [r7, #3]
     7a6:	2b00      	cmp	r3, #0
     7a8:	d04c      	beq.n	844 <PWM_disable+0x100>
     7aa:	78fb      	ldrb	r3, [r7, #3]
     7ac:	2b10      	cmp	r3, #16
     7ae:	d849      	bhi.n	844 <PWM_disable+0x100>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     7b0:	78fa      	ldrb	r2, [r7, #3]
     7b2:	f242 0360 	movw	r3, #8288	; 0x2060
     7b6:	f2c0 0301 	movt	r3, #1
     7ba:	5c9b      	ldrb	r3, [r3, r2]
     7bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     7c0:	78fb      	ldrb	r3, [r7, #3]
     7c2:	2b08      	cmp	r3, #8
     7c4:	d81f      	bhi.n	806 <PWM_disable+0xc2>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     7c6:	687b      	ldr	r3, [r7, #4]
     7c8:	681b      	ldr	r3, [r3, #0]
     7ca:	f103 0308 	add.w	r3, r3, #8
     7ce:	4618      	mov	r0, r3
     7d0:	f001 fbb4 	bl	1f3c <HW_get_8bit_reg>
     7d4:	4603      	mov	r3, r0
     7d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     7da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     7de:	ea6f 0303 	mvn.w	r3, r3
     7e2:	b2da      	uxtb	r2, r3
     7e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7e8:	ea02 0303 	and.w	r3, r2, r3
     7ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     7f0:	687b      	ldr	r3, [r7, #4]
     7f2:	681b      	ldr	r3, [r3, #0]
     7f4:	f103 0208 	add.w	r2, r3, #8
     7f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7fc:	4610      	mov	r0, r2
     7fe:	4619      	mov	r1, r3
     800:	f001 fb9a 	bl	1f38 <HW_set_8bit_reg>
     804:	e01e      	b.n	844 <PWM_disable+0x100>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     806:	687b      	ldr	r3, [r7, #4]
     808:	681b      	ldr	r3, [r3, #0]
     80a:	f103 030c 	add.w	r3, r3, #12
     80e:	4618      	mov	r0, r3
     810:	f001 fb94 	bl	1f3c <HW_get_8bit_reg>
     814:	4603      	mov	r3, r0
     816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     81a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     81e:	ea6f 0303 	mvn.w	r3, r3
     822:	b2da      	uxtb	r2, r3
     824:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     828:	ea02 0303 	and.w	r3, r2, r3
     82c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     830:	687b      	ldr	r3, [r7, #4]
     832:	681b      	ldr	r3, [r3, #0]
     834:	f103 020c 	add.w	r2, r3, #12
     838:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     83c:	4610      	mov	r0, r2
     83e:	4619      	mov	r1, r3
     840:	f001 fb7a 	bl	1f38 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     844:	f107 0728 	add.w	r7, r7, #40	; 0x28
     848:	46bd      	mov	sp, r7
     84a:	bd80      	pop	{r7, pc}

0000084c <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
     84c:	b580      	push	{r7, lr}
     84e:	b086      	sub	sp, #24
     850:	af00      	add	r7, sp, #0
     852:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
     854:	687b      	ldr	r3, [r7, #4]
     856:	681b      	ldr	r3, [r3, #0]
     858:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     85c:	4618      	mov	r0, r3
     85e:	f04f 0101 	mov.w	r1, #1
     862:	f001 fb51 	bl	1f08 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
     866:	687b      	ldr	r3, [r7, #4]
     868:	681b      	ldr	r3, [r3, #0]
     86a:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     86e:	4618      	mov	r0, r3
     870:	f001 fb4c 	bl	1f0c <HW_get_16bit_reg>
     874:	4603      	mov	r3, r0
     876:	2b01      	cmp	r3, #1
     878:	d011      	beq.n	89e <PWM_enable_synch_update+0x52>
     87a:	f242 1364 	movw	r3, #8548	; 0x2164
     87e:	f2c0 0301 	movt	r3, #1
     882:	f107 0c08 	add.w	ip, r7, #8
     886:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     888:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     88c:	f8ac 3000 	strh.w	r3, [ip]
     890:	f107 0308 	add.w	r3, r7, #8
     894:	4618      	mov	r0, r3
     896:	f44f 7198 	mov.w	r1, #304	; 0x130
     89a:	f001 fb09 	bl	1eb0 <HAL_assert_fail>
}
     89e:	f107 0718 	add.w	r7, r7, #24
     8a2:	46bd      	mov	sp, r7
     8a4:	bd80      	pop	{r7, pc}
     8a6:	bf00      	nop

000008a8 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
     8a8:	b580      	push	{r7, lr}
     8aa:	b086      	sub	sp, #24
     8ac:	af00      	add	r7, sp, #0
     8ae:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
     8b0:	687b      	ldr	r3, [r7, #4]
     8b2:	681b      	ldr	r3, [r3, #0]
     8b4:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8b8:	4618      	mov	r0, r3
     8ba:	f04f 0100 	mov.w	r1, #0
     8be:	f001 fb23 	bl	1f08 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
     8c2:	687b      	ldr	r3, [r7, #4]
     8c4:	681b      	ldr	r3, [r3, #0]
     8c6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8ca:	4618      	mov	r0, r3
     8cc:	f001 fb1e 	bl	1f0c <HW_get_16bit_reg>
     8d0:	4603      	mov	r3, r0
     8d2:	2b00      	cmp	r3, #0
     8d4:	d011      	beq.n	8fa <PWM_disable_synch_update+0x52>
     8d6:	f242 1364 	movw	r3, #8548	; 0x2164
     8da:	f2c0 0301 	movt	r3, #1
     8de:	f107 0c08 	add.w	ip, r7, #8
     8e2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     8e4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     8e8:	f8ac 3000 	strh.w	r3, [ip]
     8ec:	f107 0308 	add.w	r3, r7, #8
     8f0:	4618      	mov	r0, r3
     8f2:	f44f 71a1 	mov.w	r1, #322	; 0x142
     8f6:	f001 fadb 	bl	1eb0 <HAL_assert_fail>
}
     8fa:	f107 0718 	add.w	r7, r7, #24
     8fe:	46bd      	mov	sp, r7
     900:	bd80      	pop	{r7, pc}
     902:	bf00      	nop

00000904 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
     904:	b580      	push	{r7, lr}
     906:	b098      	sub	sp, #96	; 0x60
     908:	af00      	add	r7, sp, #0
     90a:	60f8      	str	r0, [r7, #12]
     90c:	460b      	mov	r3, r1
     90e:	607a      	str	r2, [r7, #4]
     910:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     912:	7afb      	ldrb	r3, [r7, #11]
     914:	2b00      	cmp	r3, #0
     916:	d111      	bne.n	93c <PWM_set_duty_cycle+0x38>
     918:	f242 1364 	movw	r3, #8548	; 0x2164
     91c:	f2c0 0301 	movt	r3, #1
     920:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     924:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     926:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     92a:	f8ac 3000 	strh.w	r3, [ip]
     92e:	f107 0344 	add.w	r3, r7, #68	; 0x44
     932:	4618      	mov	r0, r3
     934:	f44f 71a9 	mov.w	r1, #338	; 0x152
     938:	f001 faba 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     93c:	7afb      	ldrb	r3, [r7, #11]
     93e:	2b10      	cmp	r3, #16
     940:	d911      	bls.n	966 <PWM_set_duty_cycle+0x62>
     942:	f242 1364 	movw	r3, #8548	; 0x2164
     946:	f2c0 0301 	movt	r3, #1
     94a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     94e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     950:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     954:	f8ac 3000 	strh.w	r3, [ip]
     958:	f107 0334 	add.w	r3, r7, #52	; 0x34
     95c:	4618      	mov	r0, r3
     95e:	f240 1153 	movw	r1, #339	; 0x153
     962:	f001 faa5 	bl	1eb0 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     966:	68fb      	ldr	r3, [r7, #12]
     968:	681b      	ldr	r3, [r3, #0]
     96a:	f103 0304 	add.w	r3, r3, #4
     96e:	4618      	mov	r0, r3
     970:	f001 fab4 	bl	1edc <HW_get_32bit_reg>
     974:	4603      	mov	r3, r0
     976:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_ASSERT( duty_cycle <= period );
     978:	687a      	ldr	r2, [r7, #4]
     97a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     97c:	429a      	cmp	r2, r3
     97e:	d911      	bls.n	9a4 <PWM_set_duty_cycle+0xa0>
     980:	f242 1364 	movw	r3, #8548	; 0x2164
     984:	f2c0 0301 	movt	r3, #1
     988:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     98c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     98e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     992:	f8ac 3000 	strh.w	r3, [ip]
     996:	f107 0324 	add.w	r3, r7, #36	; 0x24
     99a:	4618      	mov	r0, r3
     99c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
     9a0:	f001 fa86 	bl	1eb0 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     9a4:	7afb      	ldrb	r3, [r7, #11]
     9a6:	2b00      	cmp	r3, #0
     9a8:	d057      	beq.n	a5a <PWM_set_duty_cycle+0x156>
     9aa:	7afb      	ldrb	r3, [r7, #11]
     9ac:	2b10      	cmp	r3, #16
     9ae:	d854      	bhi.n	a5a <PWM_set_duty_cycle+0x156>
    {
        if ( duty_cycle == 0u )
     9b0:	687b      	ldr	r3, [r7, #4]
     9b2:	2b00      	cmp	r3, #0
     9b4:	d105      	bne.n	9c2 <PWM_set_duty_cycle+0xbe>
        {
            PWM_disable( pwm_inst, pwm_id );
     9b6:	7afb      	ldrb	r3, [r7, #11]
     9b8:	68f8      	ldr	r0, [r7, #12]
     9ba:	4619      	mov	r1, r3
     9bc:	f7ff fec2 	bl	744 <PWM_disable>
     9c0:	e04b      	b.n	a5a <PWM_set_duty_cycle+0x156>
        }
        else
        {
            HW_set_32bit_reg
     9c2:	68fb      	ldr	r3, [r7, #12]
     9c4:	681a      	ldr	r2, [r3, #0]
     9c6:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     9c8:	f242 0398 	movw	r3, #8344	; 0x2098
     9cc:	f2c0 0301 	movt	r3, #1
     9d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
     9d4:	4413      	add	r3, r2
     9d6:	4618      	mov	r0, r3
     9d8:	f04f 0100 	mov.w	r1, #0
     9dc:	f001 fa7c 	bl	1ed8 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9e0:	68fb      	ldr	r3, [r7, #12]
     9e2:	681a      	ldr	r2, [r3, #0]
     9e4:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     9e6:	f242 03dc 	movw	r3, #8412	; 0x20dc
     9ea:	f2c0 0301 	movt	r3, #1
     9ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9f2:	4413      	add	r3, r2
     9f4:	4618      	mov	r0, r3
     9f6:	6879      	ldr	r1, [r7, #4]
     9f8:	f001 fa6e 	bl	1ed8 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
     9fc:	7afa      	ldrb	r2, [r7, #11]
     9fe:	f242 03dc 	movw	r3, #8412	; 0x20dc
     a02:	f2c0 0301 	movt	r3, #1
     a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     a0c:	68fb      	ldr	r3, [r7, #12]
     a0e:	681a      	ldr	r2, [r3, #0]
     a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     a12:	4413      	add	r3, r2
     a14:	4618      	mov	r0, r3
     a16:	f001 fa91 	bl	1f3c <HW_get_8bit_reg>
     a1a:	4603      	mov	r3, r0
     a1c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
     a20:	687b      	ldr	r3, [r7, #4]
     a22:	b2db      	uxtb	r3, r3
     a24:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     a28:	429a      	cmp	r2, r3
     a2a:	d011      	beq.n	a50 <PWM_set_duty_cycle+0x14c>
     a2c:	f242 1364 	movw	r3, #8548	; 0x2164
     a30:	f2c0 0301 	movt	r3, #1
     a34:	f107 0c14 	add.w	ip, r7, #20
     a38:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a3a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a3e:	f8ac 3000 	strh.w	r3, [ip]
     a42:	f107 0314 	add.w	r3, r7, #20
     a46:	4618      	mov	r0, r3
     a48:	f240 117d 	movw	r1, #381	; 0x17d
     a4c:	f001 fa30 	bl	1eb0 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
     a50:	7afb      	ldrb	r3, [r7, #11]
     a52:	68f8      	ldr	r0, [r7, #12]
     a54:	4619      	mov	r1, r3
     a56:	f7ff fdf7 	bl	648 <PWM_enable>
        }
    }
}
     a5a:	f107 0760 	add.w	r7, r7, #96	; 0x60
     a5e:	46bd      	mov	sp, r7
     a60:	bd80      	pop	{r7, pc}
     a62:	bf00      	nop

00000a64 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
     a64:	b580      	push	{r7, lr}
     a66:	b0a2      	sub	sp, #136	; 0x88
     a68:	af00      	add	r7, sp, #0
     a6a:	60f8      	str	r0, [r7, #12]
     a6c:	607a      	str	r2, [r7, #4]
     a6e:	603b      	str	r3, [r7, #0]
     a70:	460b      	mov	r3, r1
     a72:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     a74:	7afb      	ldrb	r3, [r7, #11]
     a76:	2b00      	cmp	r3, #0
     a78:	d111      	bne.n	a9e <PWM_set_edges+0x3a>
     a7a:	f242 1364 	movw	r3, #8548	; 0x2164
     a7e:	f2c0 0301 	movt	r3, #1
     a82:	f107 0c64 	add.w	ip, r7, #100	; 0x64
     a86:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a8c:	f8ac 3000 	strh.w	r3, [ip]
     a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
     a94:	4618      	mov	r0, r3
     a96:	f44f 71c9 	mov.w	r1, #402	; 0x192
     a9a:	f001 fa09 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     a9e:	7afb      	ldrb	r3, [r7, #11]
     aa0:	2b10      	cmp	r3, #16
     aa2:	d911      	bls.n	ac8 <PWM_set_edges+0x64>
     aa4:	f242 1364 	movw	r3, #8548	; 0x2164
     aa8:	f2c0 0301 	movt	r3, #1
     aac:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     ab0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     ab2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     ab6:	f8ac 3000 	strh.w	r3, [ip]
     aba:	f107 0354 	add.w	r3, r7, #84	; 0x54
     abe:	4618      	mov	r0, r3
     ac0:	f240 1193 	movw	r1, #403	; 0x193
     ac4:	f001 f9f4 	bl	1eb0 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     ac8:	68fb      	ldr	r3, [r7, #12]
     aca:	681b      	ldr	r3, [r3, #0]
     acc:	f103 0304 	add.w	r3, r3, #4
     ad0:	4618      	mov	r0, r3
     ad2:	f001 fa03 	bl	1edc <HW_get_32bit_reg>
     ad6:	4603      	mov	r3, r0
     ad8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_ASSERT( pos_edge <= period );
     ada:	687a      	ldr	r2, [r7, #4]
     adc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     ade:	429a      	cmp	r2, r3
     ae0:	d911      	bls.n	b06 <PWM_set_edges+0xa2>
     ae2:	f242 1364 	movw	r3, #8548	; 0x2164
     ae6:	f2c0 0301 	movt	r3, #1
     aea:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     aee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     af0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     af4:	f8ac 3000 	strh.w	r3, [ip]
     af8:	f107 0344 	add.w	r3, r7, #68	; 0x44
     afc:	4618      	mov	r0, r3
     afe:	f240 119d 	movw	r1, #413	; 0x19d
     b02:	f001 f9d5 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
     b06:	683a      	ldr	r2, [r7, #0]
     b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b0a:	429a      	cmp	r2, r3
     b0c:	d911      	bls.n	b32 <PWM_set_edges+0xce>
     b0e:	f242 1364 	movw	r3, #8548	; 0x2164
     b12:	f2c0 0301 	movt	r3, #1
     b16:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     b1a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b1c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b20:	f8ac 3000 	strh.w	r3, [ip]
     b24:	f107 0334 	add.w	r3, r7, #52	; 0x34
     b28:	4618      	mov	r0, r3
     b2a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
     b2e:	f001 f9bf 	bl	1eb0 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     b32:	7afb      	ldrb	r3, [r7, #11]
     b34:	2b00      	cmp	r3, #0
     b36:	d074      	beq.n	c22 <PWM_set_edges+0x1be>
     b38:	7afb      	ldrb	r3, [r7, #11]
     b3a:	2b10      	cmp	r3, #16
     b3c:	d871      	bhi.n	c22 <PWM_set_edges+0x1be>
    {
        HW_set_32bit_reg
     b3e:	68fb      	ldr	r3, [r7, #12]
     b40:	681a      	ldr	r2, [r3, #0]
     b42:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     b44:	f242 0398 	movw	r3, #8344	; 0x2098
     b48:	f2c0 0301 	movt	r3, #1
     b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
     b50:	4413      	add	r3, r2
     b52:	4618      	mov	r0, r3
     b54:	6879      	ldr	r1, [r7, #4]
     b56:	f001 f9bf 	bl	1ed8 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
     b5a:	7afa      	ldrb	r2, [r7, #11]
     b5c:	f242 0398 	movw	r3, #8344	; 0x2098
     b60:	f2c0 0301 	movt	r3, #1
     b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     b68:	67fb      	str	r3, [r7, #124]	; 0x7c
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
     b6a:	68fb      	ldr	r3, [r7, #12]
     b6c:	681a      	ldr	r2, [r3, #0]
     b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
     b70:	4413      	add	r3, r2
     b72:	4618      	mov	r0, r3
     b74:	f001 f9e2 	bl	1f3c <HW_get_8bit_reg>
     b78:	4603      	mov	r3, r0
     b7a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     b7e:	687b      	ldr	r3, [r7, #4]
     b80:	b2db      	uxtb	r3, r3
     b82:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
     b86:	429a      	cmp	r2, r3
     b88:	d011      	beq.n	bae <PWM_set_edges+0x14a>
     b8a:	f242 1364 	movw	r3, #8548	; 0x2164
     b8e:	f2c0 0301 	movt	r3, #1
     b92:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     b96:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b98:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b9c:	f8ac 3000 	strh.w	r3, [ip]
     ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
     ba4:	4618      	mov	r0, r3
     ba6:	f240 11b5 	movw	r1, #437	; 0x1b5
     baa:	f001 f981 	bl	1eb0 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
     bae:	68fb      	ldr	r3, [r7, #12]
     bb0:	681a      	ldr	r2, [r3, #0]
     bb2:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     bb4:	f242 03dc 	movw	r3, #8412	; 0x20dc
     bb8:	f2c0 0301 	movt	r3, #1
     bbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
     bc0:	4413      	add	r3, r2
     bc2:	4618      	mov	r0, r3
     bc4:	6839      	ldr	r1, [r7, #0]
     bc6:	f001 f987 	bl	1ed8 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
     bca:	7afa      	ldrb	r2, [r7, #11]
     bcc:	f242 03dc 	movw	r3, #8412	; 0x20dc
     bd0:	f2c0 0301 	movt	r3, #1
     bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     bd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     bdc:	68fb      	ldr	r3, [r7, #12]
     bde:	681a      	ldr	r2, [r3, #0]
     be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
     be4:	4413      	add	r3, r2
     be6:	4618      	mov	r0, r3
     be8:	f001 f9a8 	bl	1f3c <HW_get_8bit_reg>
     bec:	4603      	mov	r3, r0
     bee:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     bf2:	683b      	ldr	r3, [r7, #0]
     bf4:	b2db      	uxtb	r3, r3
     bf6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
     bfa:	429a      	cmp	r2, r3
     bfc:	d011      	beq.n	c22 <PWM_set_edges+0x1be>
     bfe:	f242 1364 	movw	r3, #8548	; 0x2164
     c02:	f2c0 0301 	movt	r3, #1
     c06:	f107 0c14 	add.w	ip, r7, #20
     c0a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c0c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c10:	f8ac 3000 	strh.w	r3, [ip]
     c14:	f107 0314 	add.w	r3, r7, #20
     c18:	4618      	mov	r0, r3
     c1a:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
     c1e:	f001 f947 	bl	1eb0 <HAL_assert_fail>
    }
#endif
    }
}
     c22:	f107 0788 	add.w	r7, r7, #136	; 0x88
     c26:	46bd      	mov	sp, r7
     c28:	bd80      	pop	{r7, pc}
     c2a:	bf00      	nop

00000c2c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     c2c:	b580      	push	{r7, lr}
     c2e:	b090      	sub	sp, #64	; 0x40
     c30:	af00      	add	r7, sp, #0
     c32:	6078      	str	r0, [r7, #4]
     c34:	460b      	mov	r3, r1
     c36:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
     c38:	f04f 0300 	mov.w	r3, #0
     c3c:	637b      	str	r3, [r7, #52]	; 0x34
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     c3e:	78fb      	ldrb	r3, [r7, #3]
     c40:	2b00      	cmp	r3, #0
     c42:	d111      	bne.n	c68 <PWM_get_duty_cycle+0x3c>
     c44:	f242 1364 	movw	r3, #8548	; 0x2164
     c48:	f2c0 0301 	movt	r3, #1
     c4c:	f107 0c1c 	add.w	ip, r7, #28
     c50:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c52:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c56:	f8ac 3000 	strh.w	r3, [ip]
     c5a:	f107 031c 	add.w	r3, r7, #28
     c5e:	4618      	mov	r0, r3
     c60:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
     c64:	f001 f924 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     c68:	78fb      	ldrb	r3, [r7, #3]
     c6a:	2b10      	cmp	r3, #16
     c6c:	d911      	bls.n	c92 <PWM_get_duty_cycle+0x66>
     c6e:	f242 1364 	movw	r3, #8548	; 0x2164
     c72:	f2c0 0301 	movt	r3, #1
     c76:	f107 0c0c 	add.w	ip, r7, #12
     c7a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c7c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c80:	f8ac 3000 	strh.w	r3, [ip]
     c84:	f107 030c 	add.w	r3, r7, #12
     c88:	4618      	mov	r0, r3
     c8a:	f240 11e3 	movw	r1, #483	; 0x1e3
     c8e:	f001 f90f 	bl	1eb0 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     c92:	78fb      	ldrb	r3, [r7, #3]
     c94:	2b00      	cmp	r3, #0
     c96:	d070      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
     c98:	78fb      	ldrb	r3, [r7, #3]
     c9a:	2b10      	cmp	r3, #16
     c9c:	d86d      	bhi.n	d7a <PWM_get_duty_cycle+0x14e>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     c9e:	78fa      	ldrb	r2, [r7, #3]
     ca0:	f242 0360 	movw	r3, #8288	; 0x2060
     ca4:	f2c0 0301 	movt	r3, #1
     ca8:	5c9b      	ldrb	r3, [r3, r2]
     caa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
     cae:	78fb      	ldrb	r3, [r7, #3]
     cb0:	2b08      	cmp	r3, #8
     cb2:	d812      	bhi.n	cda <PWM_get_duty_cycle+0xae>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     cb4:	687b      	ldr	r3, [r7, #4]
     cb6:	681b      	ldr	r3, [r3, #0]
     cb8:	f103 0308 	add.w	r3, r3, #8
     cbc:	4618      	mov	r0, r3
     cbe:	f001 f93d 	bl	1f3c <HW_get_8bit_reg>
     cc2:	4603      	mov	r3, r0
     cc4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cc8:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cd0:	ea02 0303 	and.w	r3, r2, r3
     cd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
     cd8:	e011      	b.n	cfe <PWM_get_duty_cycle+0xd2>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	681b      	ldr	r3, [r3, #0]
     cde:	f103 030c 	add.w	r3, r3, #12
     ce2:	4618      	mov	r0, r3
     ce4:	f001 f92a 	bl	1f3c <HW_get_8bit_reg>
     ce8:	4603      	mov	r3, r0
     cea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cee:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cf6:	ea02 0303 	and.w	r3, r2, r3
     cfa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
     cfe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
     d02:	2b00      	cmp	r3, #0
     d04:	d039      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
        {
            pos_edge = HW_get_32bit_reg
     d06:	687b      	ldr	r3, [r7, #4]
     d08:	681a      	ldr	r2, [r3, #0]
     d0a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
     d0c:	f242 0398 	movw	r3, #8344	; 0x2098
     d10:	f2c0 0301 	movt	r3, #1
     d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
     d18:	4413      	add	r3, r2
     d1a:	4618      	mov	r0, r3
     d1c:	f001 f8de 	bl	1edc <HW_get_32bit_reg>
     d20:	4603      	mov	r3, r0
     d22:	62fb      	str	r3, [r7, #44]	; 0x2c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d24:	687b      	ldr	r3, [r7, #4]
     d26:	681a      	ldr	r2, [r3, #0]
     d28:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
     d2a:	f242 03dc 	movw	r3, #8412	; 0x20dc
     d2e:	f2c0 0301 	movt	r3, #1
     d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d36:	4413      	add	r3, r2
     d38:	4618      	mov	r0, r3
     d3a:	f001 f8cf 	bl	1edc <HW_get_32bit_reg>
     d3e:	4603      	mov	r3, r0
     d40:	633b      	str	r3, [r7, #48]	; 0x30
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     d42:	687b      	ldr	r3, [r7, #4]
     d44:	681b      	ldr	r3, [r3, #0]
     d46:	f103 0304 	add.w	r3, r3, #4
     d4a:	4618      	mov	r0, r3
     d4c:	f001 f8c6 	bl	1edc <HW_get_32bit_reg>
     d50:	4603      	mov	r3, r0
     d52:	63bb      	str	r3, [r7, #56]	; 0x38
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
     d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     d58:	429a      	cmp	r2, r3
     d5a:	d805      	bhi.n	d68 <PWM_get_duty_cycle+0x13c>
            {
                duty_cycle = neg_edge - pos_edge ;
     d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d60:	ebc3 0302 	rsb	r3, r3, r2
     d64:	637b      	str	r3, [r7, #52]	; 0x34
     d66:	e008      	b.n	d7a <PWM_get_duty_cycle+0x14e>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
     d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d6c:	ebc3 0202 	rsb	r2, r3, r2
     d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d72:	4413      	add	r3, r2
     d74:	f103 0301 	add.w	r3, r3, #1
     d78:	637b      	str	r3, [r7, #52]	; 0x34
            }
        }
    }

    return(duty_cycle);
     d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
     d7c:	4618      	mov	r0, r3
     d7e:	f107 0740 	add.w	r7, r7, #64	; 0x40
     d82:	46bd      	mov	sp, r7
     d84:	bd80      	pop	{r7, pc}
     d86:	bf00      	nop

00000d88 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
     d88:	b580      	push	{r7, lr}
     d8a:	b09e      	sub	sp, #120	; 0x78
     d8c:	af00      	add	r7, sp, #0
     d8e:	60f8      	str	r0, [r7, #12]
     d90:	607a      	str	r2, [r7, #4]
     d92:	460a      	mov	r2, r1
     d94:	72fa      	strb	r2, [r7, #11]
     d96:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
     d98:	f04f 0300 	mov.w	r3, #0
     d9c:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t neg_edge = 0u;
     d9e:	f04f 0300 	mov.w	r3, #0
     da2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     da4:	7afb      	ldrb	r3, [r7, #11]
     da6:	2b00      	cmp	r3, #0
     da8:	d111      	bne.n	dce <PWM_generate_aligned_wave+0x46>
     daa:	f242 1364 	movw	r3, #8548	; 0x2164
     dae:	f2c0 0301 	movt	r3, #1
     db2:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     db6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     db8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     dbc:	f8ac 3000 	strh.w	r3, [ip]
     dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
     dc4:	4618      	mov	r0, r3
     dc6:	f240 215e 	movw	r1, #606	; 0x25e
     dca:	f001 f871 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     dce:	7afb      	ldrb	r3, [r7, #11]
     dd0:	2b10      	cmp	r3, #16
     dd2:	d911      	bls.n	df8 <PWM_generate_aligned_wave+0x70>
     dd4:	f242 1364 	movw	r3, #8548	; 0x2164
     dd8:	f2c0 0301 	movt	r3, #1
     ddc:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     de0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     de2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     de6:	f8ac 3000 	strh.w	r3, [ip]
     dea:	f107 0344 	add.w	r3, r7, #68	; 0x44
     dee:	4618      	mov	r0, r3
     df0:	f240 215f 	movw	r1, #607	; 0x25f
     df4:	f001 f85c 	bl	1eb0 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
     df8:	7afb      	ldrb	r3, [r7, #11]
     dfa:	2b00      	cmp	r3, #0
     dfc:	f000 80db 	beq.w	fb6 <PWM_generate_aligned_wave+0x22e>
     e00:	7afb      	ldrb	r3, [r7, #11]
     e02:	2b10      	cmp	r3, #16
     e04:	f200 80d7 	bhi.w	fb6 <PWM_generate_aligned_wave+0x22e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     e08:	68fb      	ldr	r3, [r7, #12]
     e0a:	681b      	ldr	r3, [r3, #0]
     e0c:	f103 0304 	add.w	r3, r3, #4
     e10:	4618      	mov	r0, r3
     e12:	f001 f863 	bl	1edc <HW_get_32bit_reg>
     e16:	4603      	mov	r3, r0
     e18:	667b      	str	r3, [r7, #100]	; 0x64

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
     e1a:	687a      	ldr	r2, [r7, #4]
     e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
     e1e:	429a      	cmp	r2, r3
     e20:	d911      	bls.n	e46 <PWM_generate_aligned_wave+0xbe>
     e22:	f242 1364 	movw	r3, #8548	; 0x2164
     e26:	f2c0 0301 	movt	r3, #1
     e2a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     e2e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     e30:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     e34:	f8ac 3000 	strh.w	r3, [ip]
     e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
     e3c:	4618      	mov	r0, r3
     e3e:	f240 2169 	movw	r1, #617	; 0x269
     e42:	f001 f835 	bl	1eb0 <HAL_assert_fail>

        if( 0u == duty_cycle)
     e46:	687b      	ldr	r3, [r7, #4]
     e48:	2b00      	cmp	r3, #0
     e4a:	d105      	bne.n	e58 <PWM_generate_aligned_wave+0xd0>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
     e4c:	7afb      	ldrb	r3, [r7, #11]
     e4e:	68f8      	ldr	r0, [r7, #12]
     e50:	4619      	mov	r1, r3
     e52:	f7ff fc77 	bl	744 <PWM_disable>
     e56:	e0ae      	b.n	fb6 <PWM_generate_aligned_wave+0x22e>
        }
        else
        {
            switch(alignment_type)
     e58:	78fb      	ldrb	r3, [r7, #3]
     e5a:	2b01      	cmp	r3, #1
     e5c:	d009      	beq.n	e72 <PWM_generate_aligned_wave+0xea>
     e5e:	2b02      	cmp	r3, #2
     e60:	d02a      	beq.n	eb8 <PWM_generate_aligned_wave+0x130>
     e62:	2b00      	cmp	r3, #0
     e64:	d132      	bne.n	ecc <PWM_generate_aligned_wave+0x144>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
     e66:	f04f 0300 	mov.w	r3, #0
     e6a:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = duty_cycle;
     e6c:	687b      	ldr	r3, [r7, #4]
     e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
                    break;
     e70:	e02c      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
     e72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e74:	687b      	ldr	r3, [r7, #4]
     e76:	ea82 0303 	eor.w	r3, r2, r3
     e7a:	f003 0301 	and.w	r3, r3, #1
     e7e:	b2db      	uxtb	r3, r3
     e80:	2b00      	cmp	r3, #0
     e82:	d00d      	beq.n	ea0 <PWM_generate_aligned_wave+0x118>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
     e84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e86:	687b      	ldr	r3, [r7, #4]
     e88:	ebc3 0302 	rsb	r3, r3, r2
     e8c:	f103 0301 	add.w	r3, r3, #1
     e90:	ea4f 0353 	mov.w	r3, r3, lsr #1
     e94:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
     e98:	687b      	ldr	r3, [r7, #4]
     e9a:	4413      	add	r3, r2
     e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
     e9e:	e015      	b.n	ecc <PWM_generate_aligned_wave+0x144>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
     ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     ea2:	687b      	ldr	r3, [r7, #4]
     ea4:	ebc3 0302 	rsb	r3, r3, r2
     ea8:	ea4f 0353 	mov.w	r3, r3, lsr #1
     eac:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     eae:	6eba      	ldr	r2, [r7, #104]	; 0x68
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	4413      	add	r3, r2
     eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
#endif
                    }
                    break;
     eb6:	e009      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
     eb8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     eba:	687b      	ldr	r3, [r7, #4]
     ebc:	ebc3 0302 	rsb	r3, r3, r2
     ec0:	f103 0301 	add.w	r3, r3, #1
     ec4:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = 0u ;
     ec6:	f04f 0300 	mov.w	r3, #0
     eca:	66fb      	str	r3, [r7, #108]	; 0x6c

                default :
                    break ;
            }

            HW_set_32bit_reg
     ecc:	68fb      	ldr	r3, [r7, #12]
     ece:	681a      	ldr	r2, [r3, #0]
     ed0:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     ed2:	f242 0398 	movw	r3, #8344	; 0x2098
     ed6:	f2c0 0301 	movt	r3, #1
     eda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
     ede:	4413      	add	r3, r2
     ee0:	4618      	mov	r0, r3
     ee2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
     ee4:	f000 fff8 	bl	1ed8 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     ee8:	68fb      	ldr	r3, [r7, #12]
     eea:	681a      	ldr	r2, [r3, #0]
     eec:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     eee:	f242 03dc 	movw	r3, #8412	; 0x20dc
     ef2:	f2c0 0301 	movt	r3, #1
     ef6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     efa:	4413      	add	r3, r2
     efc:	4618      	mov	r0, r3
     efe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
     f00:	f000 ffea 	bl	1ed8 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
     f04:	7afa      	ldrb	r2, [r7, #11]
     f06:	f242 0398 	movw	r3, #8344	; 0x2098
     f0a:	f2c0 0301 	movt	r3, #1
     f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f12:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f14:	68fb      	ldr	r3, [r7, #12]
     f16:	681a      	ldr	r2, [r3, #0]
     f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f1a:	4413      	add	r3, r2
     f1c:	4618      	mov	r0, r3
     f1e:	f001 f80d 	bl	1f3c <HW_get_8bit_reg>
     f22:	4603      	mov	r3, r0
     f24:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     f2a:	b2db      	uxtb	r3, r3
     f2c:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f30:	429a      	cmp	r2, r3
     f32:	d011      	beq.n	f58 <PWM_generate_aligned_wave+0x1d0>
     f34:	f242 1364 	movw	r3, #8548	; 0x2164
     f38:	f2c0 0301 	movt	r3, #1
     f3c:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     f40:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f42:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f46:	f8ac 3000 	strh.w	r3, [ip]
     f4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
     f4e:	4618      	mov	r0, r3
     f50:	f240 21cb 	movw	r1, #715	; 0x2cb
     f54:	f000 ffac 	bl	1eb0 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
     f58:	7afa      	ldrb	r2, [r7, #11]
     f5a:	f242 03dc 	movw	r3, #8412	; 0x20dc
     f5e:	f2c0 0301 	movt	r3, #1
     f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f66:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f68:	68fb      	ldr	r3, [r7, #12]
     f6a:	681a      	ldr	r2, [r3, #0]
     f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f6e:	4413      	add	r3, r2
     f70:	4618      	mov	r0, r3
     f72:	f000 ffe3 	bl	1f3c <HW_get_8bit_reg>
     f76:	4603      	mov	r3, r0
     f78:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     f7e:	b2db      	uxtb	r3, r3
     f80:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f84:	429a      	cmp	r2, r3
     f86:	d011      	beq.n	fac <PWM_generate_aligned_wave+0x224>
     f88:	f242 1364 	movw	r3, #8548	; 0x2164
     f8c:	f2c0 0301 	movt	r3, #1
     f90:	f107 0c14 	add.w	ip, r7, #20
     f94:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f96:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f9a:	f8ac 3000 	strh.w	r3, [ip]
     f9e:	f107 0314 	add.w	r3, r7, #20
     fa2:	4618      	mov	r0, r3
     fa4:	f240 21cf 	movw	r1, #719	; 0x2cf
     fa8:	f000 ff82 	bl	1eb0 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
     fac:	7afb      	ldrb	r3, [r7, #11]
     fae:	68f8      	ldr	r0, [r7, #12]
     fb0:	4619      	mov	r1, r3
     fb2:	f7ff fb49 	bl	648 <PWM_enable>
        }
    }
}
     fb6:	f107 0778 	add.w	r7, r7, #120	; 0x78
     fba:	46bd      	mov	sp, r7
     fbc:	bd80      	pop	{r7, pc}
     fbe:	bf00      	nop

00000fc0 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     fc0:	b580      	push	{r7, lr}
     fc2:	b090      	sub	sp, #64	; 0x40
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
     fc8:	460b      	mov	r3, r1
     fca:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     fcc:	78fb      	ldrb	r3, [r7, #3]
     fce:	2b00      	cmp	r3, #0
     fd0:	d111      	bne.n	ff6 <PWM_enable_stretch_pulse+0x36>
     fd2:	f242 1364 	movw	r3, #8548	; 0x2164
     fd6:	f2c0 0301 	movt	r3, #1
     fda:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
     fde:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     fe0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     fe4:	f8ac 3000 	strh.w	r3, [ip]
     fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
     fec:	4618      	mov	r0, r3
     fee:	f240 21e5 	movw	r1, #741	; 0x2e5
     ff2:	f000 ff5d 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     ff6:	78fb      	ldrb	r3, [r7, #3]
     ff8:	2b10      	cmp	r3, #16
     ffa:	d911      	bls.n	1020 <PROCESS_STACK_SIZE+0x20>
     ffc:	f242 1364 	movw	r3, #8548	; 0x2164
    1000:	f2c0 0301 	movt	r3, #1
    1004:	f107 0c1c 	add.w	ip, r7, #28
    1008:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    100a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    100e:	f8ac 3000 	strh.w	r3, [ip]
    1012:	f107 031c 	add.w	r3, r7, #28
    1016:	4618      	mov	r0, r3
    1018:	f240 21e6 	movw	r1, #742	; 0x2e6
    101c:	f000 ff48 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1020:	78fb      	ldrb	r3, [r7, #3]
    1022:	2b00      	cmp	r3, #0
    1024:	d040      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1026:	78fb      	ldrb	r3, [r7, #3]
    1028:	2b10      	cmp	r3, #16
    102a:	d83d      	bhi.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    102c:	78fa      	ldrb	r2, [r7, #3]
    102e:	f242 0374 	movw	r3, #8308	; 0x2074
    1032:	f2c0 0301 	movt	r3, #1
    1036:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    103a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    103c:	687b      	ldr	r3, [r7, #4]
    103e:	681b      	ldr	r3, [r3, #0]
    1040:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1044:	4618      	mov	r0, r3
    1046:	f000 ff61 	bl	1f0c <HW_get_16bit_reg>
    104a:	4603      	mov	r3, r0
    104c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value |= pwm_id_mask;
    104e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    1050:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1052:	ea42 0303 	orr.w	r3, r2, r3
    1056:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    1058:	687b      	ldr	r3, [r7, #4]
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1060:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1062:	4610      	mov	r0, r2
    1064:	4619      	mov	r1, r3
    1066:	f000 ff4f 	bl	1f08 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1072:	4618      	mov	r0, r3
    1074:	f000 ff4a 	bl	1f0c <HW_get_16bit_reg>
    1078:	4603      	mov	r3, r0
    107a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    107c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    107e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1080:	429a      	cmp	r2, r3
    1082:	d011      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1084:	f242 1364 	movw	r3, #8548	; 0x2164
    1088:	f2c0 0301 	movt	r3, #1
    108c:	f107 0c0c 	add.w	ip, r7, #12
    1090:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1092:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1096:	f8ac 3000 	strh.w	r3, [ip]
    109a:	f107 030c 	add.w	r3, r7, #12
    109e:	4618      	mov	r0, r3
    10a0:	f240 21fe 	movw	r1, #766	; 0x2fe
    10a4:	f000 ff04 	bl	1eb0 <HAL_assert_fail>
    }
#endif
    }
}
    10a8:	f107 0740 	add.w	r7, r7, #64	; 0x40
    10ac:	46bd      	mov	sp, r7
    10ae:	bd80      	pop	{r7, pc}

000010b0 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    10b0:	b580      	push	{r7, lr}
    10b2:	b090      	sub	sp, #64	; 0x40
    10b4:	af00      	add	r7, sp, #0
    10b6:	6078      	str	r0, [r7, #4]
    10b8:	460b      	mov	r3, r1
    10ba:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    10bc:	78fb      	ldrb	r3, [r7, #3]
    10be:	2b00      	cmp	r3, #0
    10c0:	d111      	bne.n	10e6 <PWM_disable_stretch_pulse+0x36>
    10c2:	f242 1364 	movw	r3, #8548	; 0x2164
    10c6:	f2c0 0301 	movt	r3, #1
    10ca:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    10ce:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10d0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10d4:	f8ac 3000 	strh.w	r3, [ip]
    10d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    10dc:	4618      	mov	r0, r3
    10de:	f240 3112 	movw	r1, #786	; 0x312
    10e2:	f000 fee5 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    10e6:	78fb      	ldrb	r3, [r7, #3]
    10e8:	2b10      	cmp	r3, #16
    10ea:	d911      	bls.n	1110 <PWM_disable_stretch_pulse+0x60>
    10ec:	f242 1364 	movw	r3, #8548	; 0x2164
    10f0:	f2c0 0301 	movt	r3, #1
    10f4:	f107 0c1c 	add.w	ip, r7, #28
    10f8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10fa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10fe:	f8ac 3000 	strh.w	r3, [ip]
    1102:	f107 031c 	add.w	r3, r7, #28
    1106:	4618      	mov	r0, r3
    1108:	f240 3113 	movw	r1, #787	; 0x313
    110c:	f000 fed0 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1110:	78fb      	ldrb	r3, [r7, #3]
    1112:	2b00      	cmp	r3, #0
    1114:	d043      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    1116:	78fb      	ldrb	r3, [r7, #3]
    1118:	2b10      	cmp	r3, #16
    111a:	d840      	bhi.n	119e <PWM_disable_stretch_pulse+0xee>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    111c:	78fa      	ldrb	r2, [r7, #3]
    111e:	f242 0374 	movw	r3, #8308	; 0x2074
    1122:	f2c0 0301 	movt	r3, #1
    1126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    112a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    112c:	687b      	ldr	r3, [r7, #4]
    112e:	681b      	ldr	r3, [r3, #0]
    1130:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1134:	4618      	mov	r0, r3
    1136:	f000 fee9 	bl	1f0c <HW_get_16bit_reg>
    113a:	4603      	mov	r3, r0
    113c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value &= (uint16_t)~pwm_id_mask;
    113e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1140:	ea6f 0303 	mvn.w	r3, r3
    1144:	b29a      	uxth	r2, r3
    1146:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1148:	ea02 0303 	and.w	r3, r2, r3
    114c:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	681b      	ldr	r3, [r3, #0]
    1152:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1156:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1158:	4610      	mov	r0, r2
    115a:	4619      	mov	r1, r3
    115c:	f000 fed4 	bl	1f08 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    1160:	687b      	ldr	r3, [r7, #4]
    1162:	681b      	ldr	r3, [r3, #0]
    1164:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1168:	4618      	mov	r0, r3
    116a:	f000 fecf 	bl	1f0c <HW_get_16bit_reg>
    116e:	4603      	mov	r3, r0
    1170:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    1172:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    1174:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1176:	429a      	cmp	r2, r3
    1178:	d011      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    117a:	f242 1364 	movw	r3, #8548	; 0x2164
    117e:	f2c0 0301 	movt	r3, #1
    1182:	f107 0c0c 	add.w	ip, r7, #12
    1186:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1188:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    118c:	f8ac 3000 	strh.w	r3, [ip]
    1190:	f107 030c 	add.w	r3, r7, #12
    1194:	4618      	mov	r0, r3
    1196:	f240 312b 	movw	r1, #811	; 0x32b
    119a:	f000 fe89 	bl	1eb0 <HAL_assert_fail>
    }
#endif
    }
}
    119e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    11a2:	46bd      	mov	sp, r7
    11a4:	bd80      	pop	{r7, pc}
    11a6:	bf00      	nop

000011a8 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    11a8:	b580      	push	{r7, lr}
    11aa:	b086      	sub	sp, #24
    11ac:	af00      	add	r7, sp, #0
    11ae:	6078      	str	r0, [r7, #4]
    11b0:	460b      	mov	r3, r1
    11b2:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    11b4:	687b      	ldr	r3, [r7, #4]
    11b6:	681b      	ldr	r3, [r3, #0]
    11b8:	f103 0294 	add.w	r2, r3, #148	; 0x94
    11bc:	78fb      	ldrb	r3, [r7, #3]
    11be:	4610      	mov	r0, r2
    11c0:	4619      	mov	r1, r3
    11c2:	f000 fea1 	bl	1f08 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    11c6:	687b      	ldr	r3, [r7, #4]
    11c8:	681b      	ldr	r3, [r3, #0]
    11ca:	f103 0394 	add.w	r3, r3, #148	; 0x94
    11ce:	4618      	mov	r0, r3
    11d0:	f000 fe9c 	bl	1f0c <HW_get_16bit_reg>
    11d4:	4603      	mov	r3, r0
    11d6:	82fb      	strh	r3, [r7, #22]
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    11d8:	8afb      	ldrh	r3, [r7, #22]
    11da:	b2db      	uxtb	r3, r3
    11dc:	78fa      	ldrb	r2, [r7, #3]
    11de:	429a      	cmp	r2, r3
    11e0:	d011      	beq.n	1206 <PWM_tach_init+0x5e>
    11e2:	f242 1364 	movw	r3, #8548	; 0x2164
    11e6:	f2c0 0301 	movt	r3, #1
    11ea:	f107 0c08 	add.w	ip, r7, #8
    11ee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    11f0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    11f4:	f8ac 3000 	strh.w	r3, [ip]
    11f8:	f107 0308 	add.w	r3, r7, #8
    11fc:	4618      	mov	r0, r3
    11fe:	f240 314a 	movw	r1, #842	; 0x34a
    1202:	f000 fe55 	bl	1eb0 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    1206:	687b      	ldr	r3, [r7, #4]
    1208:	681b      	ldr	r3, [r3, #0]
    120a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    120e:	4618      	mov	r0, r3
    1210:	f04f 0100 	mov.w	r1, #0
    1214:	f000 fe78 	bl	1f08 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    1218:	687b      	ldr	r3, [r7, #4]
    121a:	681b      	ldr	r3, [r3, #0]
    121c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1220:	4618      	mov	r0, r3
    1222:	f04f 0100 	mov.w	r1, #0
    1226:	f000 fe6f 	bl	1f08 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    122a:	687b      	ldr	r3, [r7, #4]
    122c:	681b      	ldr	r3, [r3, #0]
    122e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1232:	4618      	mov	r0, r3
    1234:	f64f 71ff 	movw	r1, #65535	; 0xffff
    1238:	f000 fe66 	bl	1f08 <HW_set_16bit_reg>

}
    123c:	f107 0718 	add.w	r7, r7, #24
    1240:	46bd      	mov	sp, r7
    1242:	bd80      	pop	{r7, pc}

00001244 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    1244:	b580      	push	{r7, lr}
    1246:	b090      	sub	sp, #64	; 0x40
    1248:	af00      	add	r7, sp, #0
    124a:	6078      	str	r0, [r7, #4]
    124c:	4613      	mov	r3, r2
    124e:	460a      	mov	r2, r1
    1250:	70fa      	strb	r2, [r7, #3]
    1252:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1254:	78fb      	ldrb	r3, [r7, #3]
    1256:	2b00      	cmp	r3, #0
    1258:	d111      	bne.n	127e <PWM_tach_set_mode+0x3a>
    125a:	f242 1364 	movw	r3, #8548	; 0x2164
    125e:	f2c0 0301 	movt	r3, #1
    1262:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    1266:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1268:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    126c:	f8ac 3000 	strh.w	r3, [ip]
    1270:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1274:	4618      	mov	r0, r3
    1276:	f240 3169 	movw	r1, #873	; 0x369
    127a:	f000 fe19 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    127e:	78fb      	ldrb	r3, [r7, #3]
    1280:	2b10      	cmp	r3, #16
    1282:	d911      	bls.n	12a8 <PWM_tach_set_mode+0x64>
    1284:	f242 1364 	movw	r3, #8548	; 0x2164
    1288:	f2c0 0301 	movt	r3, #1
    128c:	f107 0c1c 	add.w	ip, r7, #28
    1290:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1292:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1296:	f8ac 3000 	strh.w	r3, [ip]
    129a:	f107 031c 	add.w	r3, r7, #28
    129e:	4618      	mov	r0, r3
    12a0:	f240 316a 	movw	r1, #874	; 0x36a
    12a4:	f000 fe04 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    12a8:	78fb      	ldrb	r3, [r7, #3]
    12aa:	2b00      	cmp	r3, #0
    12ac:	d04c      	beq.n	1348 <PWM_tach_set_mode+0x104>
    12ae:	78fb      	ldrb	r3, [r7, #3]
    12b0:	2b10      	cmp	r3, #16
    12b2:	d849      	bhi.n	1348 <PWM_tach_set_mode+0x104>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    12b4:	78fa      	ldrb	r2, [r7, #3]
    12b6:	f242 0374 	movw	r3, #8308	; 0x2074
    12ba:	f2c0 0301 	movt	r3, #1
    12be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    12c2:	87bb      	strh	r3, [r7, #60]	; 0x3c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    12c4:	687b      	ldr	r3, [r7, #4]
    12c6:	681b      	ldr	r3, [r3, #0]
    12c8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    12cc:	4618      	mov	r0, r3
    12ce:	f000 fe1d 	bl	1f0c <HW_get_16bit_reg>
    12d2:	4603      	mov	r3, r0
    12d4:	877b      	strh	r3, [r7, #58]	; 0x3a
        if (pwm_tachmode)
    12d6:	883b      	ldrh	r3, [r7, #0]
    12d8:	2b00      	cmp	r3, #0
    12da:	d005      	beq.n	12e8 <PWM_tach_set_mode+0xa4>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    12dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    12de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12e0:	ea42 0303 	orr.w	r3, r2, r3
    12e4:	877b      	strh	r3, [r7, #58]	; 0x3a
    12e6:	e007      	b.n	12f8 <PWM_tach_set_mode+0xb4>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    12e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12ea:	ea6f 0303 	mvn.w	r3, r3
    12ee:	b29a      	uxth	r2, r3
    12f0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    12f2:	ea02 0303 	and.w	r3, r2, r3
    12f6:	877b      	strh	r3, [r7, #58]	; 0x3a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    12f8:	687b      	ldr	r3, [r7, #4]
    12fa:	681b      	ldr	r3, [r3, #0]
    12fc:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    1300:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1302:	4610      	mov	r0, r2
    1304:	4619      	mov	r1, r3
    1306:	f000 fdff 	bl	1f08 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    130a:	687b      	ldr	r3, [r7, #4]
    130c:	681b      	ldr	r3, [r3, #0]
    130e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    1312:	4618      	mov	r0, r3
    1314:	f000 fdfa 	bl	1f0c <HW_get_16bit_reg>
    1318:	4603      	mov	r3, r0
    131a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    131c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    131e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1320:	429a      	cmp	r2, r3
    1322:	d011      	beq.n	1348 <PWM_tach_set_mode+0x104>
    1324:	f242 1364 	movw	r3, #8548	; 0x2164
    1328:	f2c0 0301 	movt	r3, #1
    132c:	f107 0c0c 	add.w	ip, r7, #12
    1330:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1332:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1336:	f8ac 3000 	strh.w	r3, [ip]
    133a:	f107 030c 	add.w	r3, r7, #12
    133e:	4618      	mov	r0, r3
    1340:	f44f 7161 	mov.w	r1, #900	; 0x384
    1344:	f000 fdb4 	bl	1eb0 <HAL_assert_fail>
    }
#endif
    }
}
    1348:	f107 0740 	add.w	r7, r7, #64	; 0x40
    134c:	46bd      	mov	sp, r7
    134e:	bd80      	pop	{r7, pc}

00001350 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1350:	b580      	push	{r7, lr}
    1352:	b08a      	sub	sp, #40	; 0x28
    1354:	af00      	add	r7, sp, #0
    1356:	6078      	str	r0, [r7, #4]
    1358:	460b      	mov	r3, r1
    135a:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    135c:	f04f 0300 	mov.w	r3, #0
    1360:	84fb      	strh	r3, [r7, #38]	; 0x26

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1362:	78fb      	ldrb	r3, [r7, #3]
    1364:	2b00      	cmp	r3, #0
    1366:	d111      	bne.n	138c <PWM_tach_read_value+0x3c>
    1368:	f242 1364 	movw	r3, #8548	; 0x2164
    136c:	f2c0 0301 	movt	r3, #1
    1370:	f107 0c18 	add.w	ip, r7, #24
    1374:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1376:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    137a:	f8ac 3000 	strh.w	r3, [ip]
    137e:	f107 0318 	add.w	r3, r7, #24
    1382:	4618      	mov	r0, r3
    1384:	f44f 7166 	mov.w	r1, #920	; 0x398
    1388:	f000 fd92 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    138c:	78fb      	ldrb	r3, [r7, #3]
    138e:	2b10      	cmp	r3, #16
    1390:	d911      	bls.n	13b6 <PWM_tach_read_value+0x66>
    1392:	f242 1364 	movw	r3, #8548	; 0x2164
    1396:	f2c0 0301 	movt	r3, #1
    139a:	f107 0c08 	add.w	ip, r7, #8
    139e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    13a0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    13a4:	f8ac 3000 	strh.w	r3, [ip]
    13a8:	f107 0308 	add.w	r3, r7, #8
    13ac:	4618      	mov	r0, r3
    13ae:	f240 3199 	movw	r1, #921	; 0x399
    13b2:	f000 fd7d 	bl	1eb0 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    13b6:	78fb      	ldrb	r3, [r7, #3]
    13b8:	2b00      	cmp	r3, #0
    13ba:	d011      	beq.n	13e0 <PWM_tach_read_value+0x90>
    13bc:	78fb      	ldrb	r3, [r7, #3]
    13be:	2b10      	cmp	r3, #16
    13c0:	d80e      	bhi.n	13e0 <PWM_tach_read_value+0x90>
    {
        tach_value = HW_get_16bit_reg
    13c2:	687b      	ldr	r3, [r7, #4]
    13c4:	681a      	ldr	r2, [r3, #0]
    13c6:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    13c8:	f242 1320 	movw	r3, #8480	; 0x2120
    13cc:	f2c0 0301 	movt	r3, #1
    13d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    13d4:	4413      	add	r3, r2
    13d6:	4618      	mov	r0, r3
    13d8:	f000 fd98 	bl	1f0c <HW_get_16bit_reg>
    13dc:	4603      	mov	r3, r0
    13de:	84fb      	strh	r3, [r7, #38]	; 0x26
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    13e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
    13e2:	4618      	mov	r0, r3
    13e4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    13e8:	46bd      	mov	sp, r7
    13ea:	bd80      	pop	{r7, pc}

000013ec <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b08a      	sub	sp, #40	; 0x28
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
    13f4:	460b      	mov	r3, r1
    13f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    13f8:	78fb      	ldrb	r3, [r7, #3]
    13fa:	2b00      	cmp	r3, #0
    13fc:	d111      	bne.n	1422 <PWM_tach_clear_status+0x36>
    13fe:	f242 1364 	movw	r3, #8548	; 0x2164
    1402:	f2c0 0301 	movt	r3, #1
    1406:	f107 0c18 	add.w	ip, r7, #24
    140a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    140c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1410:	f8ac 3000 	strh.w	r3, [ip]
    1414:	f107 0318 	add.w	r3, r7, #24
    1418:	4618      	mov	r0, r3
    141a:	f240 31b3 	movw	r1, #947	; 0x3b3
    141e:	f000 fd47 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1422:	78fb      	ldrb	r3, [r7, #3]
    1424:	2b10      	cmp	r3, #16
    1426:	d911      	bls.n	144c <PWM_tach_clear_status+0x60>
    1428:	f242 1364 	movw	r3, #8548	; 0x2164
    142c:	f2c0 0301 	movt	r3, #1
    1430:	f107 0c08 	add.w	ip, r7, #8
    1434:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1436:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    143a:	f8ac 3000 	strh.w	r3, [ip]
    143e:	f107 0308 	add.w	r3, r7, #8
    1442:	4618      	mov	r0, r3
    1444:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    1448:	f000 fd32 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    144c:	78fb      	ldrb	r3, [r7, #3]
    144e:	2b00      	cmp	r3, #0
    1450:	d013      	beq.n	147a <PWM_tach_clear_status+0x8e>
    1452:	78fb      	ldrb	r3, [r7, #3]
    1454:	2b10      	cmp	r3, #16
    1456:	d810      	bhi.n	147a <PWM_tach_clear_status+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1458:	78fa      	ldrb	r2, [r7, #3]
    145a:	f242 0374 	movw	r3, #8308	; 0x2074
    145e:	f2c0 0301 	movt	r3, #1
    1462:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1466:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    1468:	687b      	ldr	r3, [r7, #4]
    146a:	681b      	ldr	r3, [r3, #0]
    146c:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1470:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1472:	4610      	mov	r0, r2
    1474:	4619      	mov	r1, r3
    1476:	f000 fd47 	bl	1f08 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    147a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    147e:	46bd      	mov	sp, r7
    1480:	bd80      	pop	{r7, pc}
    1482:	bf00      	nop

00001484 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1484:	b580      	push	{r7, lr}
    1486:	b08c      	sub	sp, #48	; 0x30
    1488:	af00      	add	r7, sp, #0
    148a:	6078      	str	r0, [r7, #4]
    148c:	460b      	mov	r3, r1
    148e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    1490:	f04f 0300 	mov.w	r3, #0
    1494:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1496:	78fb      	ldrb	r3, [r7, #3]
    1498:	2b00      	cmp	r3, #0
    149a:	d111      	bne.n	14c0 <PWM_tach_read_status+0x3c>
    149c:	f242 1364 	movw	r3, #8548	; 0x2164
    14a0:	f2c0 0301 	movt	r3, #1
    14a4:	f107 0c1c 	add.w	ip, r7, #28
    14a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14aa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14ae:	f8ac 3000 	strh.w	r3, [ip]
    14b2:	f107 031c 	add.w	r3, r7, #28
    14b6:	4618      	mov	r0, r3
    14b8:	f240 31d3 	movw	r1, #979	; 0x3d3
    14bc:	f000 fcf8 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    14c0:	78fb      	ldrb	r3, [r7, #3]
    14c2:	2b10      	cmp	r3, #16
    14c4:	d911      	bls.n	14ea <PWM_tach_read_status+0x66>
    14c6:	f242 1364 	movw	r3, #8548	; 0x2164
    14ca:	f2c0 0301 	movt	r3, #1
    14ce:	f107 0c0c 	add.w	ip, r7, #12
    14d2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14d4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14d8:	f8ac 3000 	strh.w	r3, [ip]
    14dc:	f107 030c 	add.w	r3, r7, #12
    14e0:	4618      	mov	r0, r3
    14e2:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    14e6:	f000 fce3 	bl	1eb0 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    14ea:	78fb      	ldrb	r3, [r7, #3]
    14ec:	2b00      	cmp	r3, #0
    14ee:	d018      	beq.n	1522 <PWM_tach_read_status+0x9e>
    14f0:	78fb      	ldrb	r3, [r7, #3]
    14f2:	2b10      	cmp	r3, #16
    14f4:	d815      	bhi.n	1522 <PWM_tach_read_status+0x9e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    14f6:	78fa      	ldrb	r2, [r7, #3]
    14f8:	f242 0374 	movw	r3, #8308	; 0x2074
    14fc:	f2c0 0301 	movt	r3, #1
    1500:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1504:	85bb      	strh	r3, [r7, #44]	; 0x2c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    1506:	687b      	ldr	r3, [r7, #4]
    1508:	681b      	ldr	r3, [r3, #0]
    150a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    150e:	4618      	mov	r0, r3
    1510:	f000 fcfc 	bl	1f0c <HW_get_16bit_reg>
    1514:	4603      	mov	r3, r0
    1516:	85fb      	strh	r3, [r7, #46]	; 0x2e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    1518:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
    151a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
    151c:	ea02 0303 	and.w	r3, r2, r3
    1520:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    return ( pwm_tach_status );
    1522:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
    1524:	4618      	mov	r0, r3
    1526:	f107 0730 	add.w	r7, r7, #48	; 0x30
    152a:	46bd      	mov	sp, r7
    152c:	bd80      	pop	{r7, pc}
    152e:	bf00      	nop

00001530 <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    1530:	b580      	push	{r7, lr}
    1532:	b084      	sub	sp, #16
    1534:	af00      	add	r7, sp, #0
    1536:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    1538:	687b      	ldr	r3, [r7, #4]
    153a:	681b      	ldr	r3, [r3, #0]
    153c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1540:	4618      	mov	r0, r3
    1542:	f000 fce3 	bl	1f0c <HW_get_16bit_reg>
    1546:	4603      	mov	r3, r0
    1548:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    154a:	687b      	ldr	r3, [r7, #4]
    154c:	681b      	ldr	r3, [r3, #0]
    154e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1552:	4618      	mov	r0, r3
    1554:	f000 fcda 	bl	1f0c <HW_get_16bit_reg>
    1558:	4603      	mov	r3, r0
    155a:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    155c:	893a      	ldrh	r2, [r7, #8]
    155e:	897b      	ldrh	r3, [r7, #10]
    1560:	ea02 0303 	and.w	r3, r2, r3
    1564:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    1566:	893b      	ldrh	r3, [r7, #8]
    1568:	2b00      	cmp	r3, #0
    156a:	d103      	bne.n	1574 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    156c:	f04f 0300 	mov.w	r3, #0
    1570:	737b      	strb	r3, [r7, #13]
    1572:	e034      	b.n	15de <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    1574:	f04f 0301 	mov.w	r3, #1
    1578:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    157a:	893b      	ldrh	r3, [r7, #8]
    157c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    1580:	2b00      	cmp	r3, #0
    1582:	d107      	bne.n	1594 <PWM_tach_get_irq_source+0x64>
    1584:	89fb      	ldrh	r3, [r7, #14]
    1586:	f103 0308 	add.w	r3, r3, #8
    158a:	81fb      	strh	r3, [r7, #14]
    158c:	893b      	ldrh	r3, [r7, #8]
    158e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1592:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    1594:	893b      	ldrh	r3, [r7, #8]
    1596:	f003 030f 	and.w	r3, r3, #15
    159a:	2b00      	cmp	r3, #0
    159c:	d107      	bne.n	15ae <PWM_tach_get_irq_source+0x7e>
    159e:	89fb      	ldrh	r3, [r7, #14]
    15a0:	f103 0304 	add.w	r3, r3, #4
    15a4:	81fb      	strh	r3, [r7, #14]
    15a6:	893b      	ldrh	r3, [r7, #8]
    15a8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    15ac:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    15ae:	893b      	ldrh	r3, [r7, #8]
    15b0:	f003 0303 	and.w	r3, r3, #3
    15b4:	2b00      	cmp	r3, #0
    15b6:	d107      	bne.n	15c8 <PWM_tach_get_irq_source+0x98>
    15b8:	89fb      	ldrh	r3, [r7, #14]
    15ba:	f103 0302 	add.w	r3, r3, #2
    15be:	81fb      	strh	r3, [r7, #14]
    15c0:	893b      	ldrh	r3, [r7, #8]
    15c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    15c6:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    15c8:	893b      	ldrh	r3, [r7, #8]
    15ca:	f003 0301 	and.w	r3, r3, #1
    15ce:	2b00      	cmp	r3, #0
    15d0:	d103      	bne.n	15da <PWM_tach_get_irq_source+0xaa>
    15d2:	89fb      	ldrh	r3, [r7, #14]
    15d4:	f103 0301 	add.w	r3, r3, #1
    15d8:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    15da:	89fb      	ldrh	r3, [r7, #14]
    15dc:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    15de:	7b7b      	ldrb	r3, [r7, #13]
}
    15e0:	4618      	mov	r0, r3
    15e2:	f107 0710 	add.w	r7, r7, #16
    15e6:	46bd      	mov	sp, r7
    15e8:	bd80      	pop	{r7, pc}
    15ea:	bf00      	nop

000015ec <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    15ec:	b580      	push	{r7, lr}
    15ee:	b090      	sub	sp, #64	; 0x40
    15f0:	af00      	add	r7, sp, #0
    15f2:	6078      	str	r0, [r7, #4]
    15f4:	460b      	mov	r3, r1
    15f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    15f8:	78fb      	ldrb	r3, [r7, #3]
    15fa:	2b00      	cmp	r3, #0
    15fc:	d111      	bne.n	1622 <PWM_tach_enable_irq+0x36>
    15fe:	f242 1364 	movw	r3, #8548	; 0x2164
    1602:	f2c0 0301 	movt	r3, #1
    1606:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    160a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    160c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1610:	f8ac 3000 	strh.w	r3, [ip]
    1614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1618:	4618      	mov	r0, r3
    161a:	f44f 6182 	mov.w	r1, #1040	; 0x410
    161e:	f000 fc47 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1622:	78fb      	ldrb	r3, [r7, #3]
    1624:	2b10      	cmp	r3, #16
    1626:	d911      	bls.n	164c <PWM_tach_enable_irq+0x60>
    1628:	f242 1364 	movw	r3, #8548	; 0x2164
    162c:	f2c0 0301 	movt	r3, #1
    1630:	f107 0c1c 	add.w	ip, r7, #28
    1634:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1636:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    163a:	f8ac 3000 	strh.w	r3, [ip]
    163e:	f107 031c 	add.w	r3, r7, #28
    1642:	4618      	mov	r0, r3
    1644:	f240 4111 	movw	r1, #1041	; 0x411
    1648:	f000 fc32 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    164c:	78fb      	ldrb	r3, [r7, #3]
    164e:	2b00      	cmp	r3, #0
    1650:	d040      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    1652:	78fb      	ldrb	r3, [r7, #3]
    1654:	2b10      	cmp	r3, #16
    1656:	d83d      	bhi.n	16d4 <PWM_tach_enable_irq+0xe8>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1658:	78fa      	ldrb	r2, [r7, #3]
    165a:	f242 0374 	movw	r3, #8308	; 0x2074
    165e:	f2c0 0301 	movt	r3, #1
    1662:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1666:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1668:	687b      	ldr	r3, [r7, #4]
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1670:	4618      	mov	r0, r3
    1672:	f000 fc4b 	bl	1f0c <HW_get_16bit_reg>
    1676:	4603      	mov	r3, r0
    1678:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq |= pwm_tach_id_mask;
    167a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    167c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    167e:	ea42 0303 	orr.w	r3, r2, r3
    1682:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    168c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    168e:	4610      	mov	r0, r2
    1690:	4619      	mov	r1, r3
    1692:	f000 fc39 	bl	1f08 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    1696:	687b      	ldr	r3, [r7, #4]
    1698:	681b      	ldr	r3, [r3, #0]
    169a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    169e:	4618      	mov	r0, r3
    16a0:	f000 fc34 	bl	1f0c <HW_get_16bit_reg>
    16a4:	4603      	mov	r3, r0
    16a6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    16a8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    16aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    16ac:	429a      	cmp	r2, r3
    16ae:	d011      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    16b0:	f242 1364 	movw	r3, #8548	; 0x2164
    16b4:	f2c0 0301 	movt	r3, #1
    16b8:	f107 0c0c 	add.w	ip, r7, #12
    16bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16be:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    16c2:	f8ac 3000 	strh.w	r3, [ip]
    16c6:	f107 030c 	add.w	r3, r7, #12
    16ca:	4618      	mov	r0, r3
    16cc:	f240 4127 	movw	r1, #1063	; 0x427
    16d0:	f000 fbee 	bl	1eb0 <HAL_assert_fail>
    }
#endif
    }
}
    16d4:	f107 0740 	add.w	r7, r7, #64	; 0x40
    16d8:	46bd      	mov	sp, r7
    16da:	bd80      	pop	{r7, pc}

000016dc <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    16dc:	b580      	push	{r7, lr}
    16de:	b090      	sub	sp, #64	; 0x40
    16e0:	af00      	add	r7, sp, #0
    16e2:	6078      	str	r0, [r7, #4]
    16e4:	460b      	mov	r3, r1
    16e6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    16e8:	78fb      	ldrb	r3, [r7, #3]
    16ea:	2b00      	cmp	r3, #0
    16ec:	d111      	bne.n	1712 <PWM_tach_disable_irq+0x36>
    16ee:	f242 1364 	movw	r3, #8548	; 0x2164
    16f2:	f2c0 0301 	movt	r3, #1
    16f6:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    16fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16fc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1700:	f8ac 3000 	strh.w	r3, [ip]
    1704:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1708:	4618      	mov	r0, r3
    170a:	f240 413b 	movw	r1, #1083	; 0x43b
    170e:	f000 fbcf 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1712:	78fb      	ldrb	r3, [r7, #3]
    1714:	2b10      	cmp	r3, #16
    1716:	d911      	bls.n	173c <PWM_tach_disable_irq+0x60>
    1718:	f242 1364 	movw	r3, #8548	; 0x2164
    171c:	f2c0 0301 	movt	r3, #1
    1720:	f107 0c1c 	add.w	ip, r7, #28
    1724:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1726:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    172a:	f8ac 3000 	strh.w	r3, [ip]
    172e:	f107 031c 	add.w	r3, r7, #28
    1732:	4618      	mov	r0, r3
    1734:	f240 413c 	movw	r1, #1084	; 0x43c
    1738:	f000 fbba 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    173c:	78fb      	ldrb	r3, [r7, #3]
    173e:	2b00      	cmp	r3, #0
    1740:	d043      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    1742:	78fb      	ldrb	r3, [r7, #3]
    1744:	2b10      	cmp	r3, #16
    1746:	d840      	bhi.n	17ca <PWM_tach_disable_irq+0xee>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1748:	78fa      	ldrb	r2, [r7, #3]
    174a:	f242 0374 	movw	r3, #8308	; 0x2074
    174e:	f2c0 0301 	movt	r3, #1
    1752:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1756:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1758:	687b      	ldr	r3, [r7, #4]
    175a:	681b      	ldr	r3, [r3, #0]
    175c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1760:	4618      	mov	r0, r3
    1762:	f000 fbd3 	bl	1f0c <HW_get_16bit_reg>
    1766:	4603      	mov	r3, r0
    1768:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    176a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    176c:	ea6f 0303 	mvn.w	r3, r3
    1770:	b29a      	uxth	r2, r3
    1772:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1774:	ea02 0303 	and.w	r3, r2, r3
    1778:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	681b      	ldr	r3, [r3, #0]
    177e:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    1782:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1784:	4610      	mov	r0, r2
    1786:	4619      	mov	r1, r3
    1788:	f000 fbbe 	bl	1f08 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	681b      	ldr	r3, [r3, #0]
    1790:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1794:	4618      	mov	r0, r3
    1796:	f000 fbb9 	bl	1f0c <HW_get_16bit_reg>
    179a:	4603      	mov	r3, r0
    179c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    179e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    17a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    17a2:	429a      	cmp	r2, r3
    17a4:	d011      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    17a6:	f242 1364 	movw	r3, #8548	; 0x2164
    17aa:	f2c0 0301 	movt	r3, #1
    17ae:	f107 0c0c 	add.w	ip, r7, #12
    17b2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17b4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17b8:	f8ac 3000 	strh.w	r3, [ip]
    17bc:	f107 030c 	add.w	r3, r7, #12
    17c0:	4618      	mov	r0, r3
    17c2:	f240 4152 	movw	r1, #1106	; 0x452
    17c6:	f000 fb73 	bl	1eb0 <HAL_assert_fail>
    }
#endif
    }
}
    17ca:	f107 0740 	add.w	r7, r7, #64	; 0x40
    17ce:	46bd      	mov	sp, r7
    17d0:	bd80      	pop	{r7, pc}
    17d2:	bf00      	nop

000017d4 <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    17d4:	b580      	push	{r7, lr}
    17d6:	b08a      	sub	sp, #40	; 0x28
    17d8:	af00      	add	r7, sp, #0
    17da:	6078      	str	r0, [r7, #4]
    17dc:	460b      	mov	r3, r1
    17de:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    17e0:	78fb      	ldrb	r3, [r7, #3]
    17e2:	2b00      	cmp	r3, #0
    17e4:	d111      	bne.n	180a <PWM_tach_clear_irq+0x36>
    17e6:	f242 1364 	movw	r3, #8548	; 0x2164
    17ea:	f2c0 0301 	movt	r3, #1
    17ee:	f107 0c18 	add.w	ip, r7, #24
    17f2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17f4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17f8:	f8ac 3000 	strh.w	r3, [ip]
    17fc:	f107 0318 	add.w	r3, r7, #24
    1800:	4618      	mov	r0, r3
    1802:	f240 4166 	movw	r1, #1126	; 0x466
    1806:	f000 fb53 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    180a:	78fb      	ldrb	r3, [r7, #3]
    180c:	2b10      	cmp	r3, #16
    180e:	d911      	bls.n	1834 <PWM_tach_clear_irq+0x60>
    1810:	f242 1364 	movw	r3, #8548	; 0x2164
    1814:	f2c0 0301 	movt	r3, #1
    1818:	f107 0c08 	add.w	ip, r7, #8
    181c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    181e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1822:	f8ac 3000 	strh.w	r3, [ip]
    1826:	f107 0308 	add.w	r3, r7, #8
    182a:	4618      	mov	r0, r3
    182c:	f240 4167 	movw	r1, #1127	; 0x467
    1830:	f000 fb3e 	bl	1eb0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    1834:	78fb      	ldrb	r3, [r7, #3]
    1836:	2b00      	cmp	r3, #0
    1838:	d013      	beq.n	1862 <PWM_tach_clear_irq+0x8e>
    183a:	78fb      	ldrb	r3, [r7, #3]
    183c:	2b10      	cmp	r3, #16
    183e:	d810      	bhi.n	1862 <PWM_tach_clear_irq+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1840:	78fa      	ldrb	r2, [r7, #3]
    1842:	f242 0374 	movw	r3, #8308	; 0x2074
    1846:	f2c0 0301 	movt	r3, #1
    184a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    184e:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    1850:	687b      	ldr	r3, [r7, #4]
    1852:	681b      	ldr	r3, [r3, #0]
    1854:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    185a:	4610      	mov	r0, r2
    185c:	4619      	mov	r1, r3
    185e:	f000 fb53 	bl	1f08 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    1862:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1866:	46bd      	mov	sp, r7
    1868:	bd80      	pop	{r7, pc}
    186a:	bf00      	nop
    186c:	0000      	lsls	r0, r0, #0
	...

00001870 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
    1870:	b580      	push	{r7, lr}
    1872:	af00      	add	r7, sp, #0
//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 1);
    1874:	f04f 001f 	mov.w	r0, #31
    1878:	f04f 0101 	mov.w	r1, #1
    187c:	f001 fb74 	bl	2f68 <MSS_GPIO_set_output>
	return;
}
    1880:	bd80      	pop	{r7, pc}
    1882:	bf00      	nop

00001884 <stop_gun>:

void stop_gun(){
    1884:	b580      	push	{r7, lr}
    1886:	af00      	add	r7, sp, #0
//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 0);
    1888:	f04f 001f 	mov.w	r0, #31
    188c:	f04f 0100 	mov.w	r1, #0
    1890:	f001 fb6a 	bl	2f68 <MSS_GPIO_set_output>
	return;
}
    1894:	bd80      	pop	{r7, pc}
    1896:	bf00      	nop

00001898 <pwm_init>:

void pwm_init(){
    1898:	b580      	push	{r7, lr}
    189a:	af00      	add	r7, sp, #0
//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
    189c:	f240 6018 	movw	r0, #1560	; 0x618
    18a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18a4:	f240 0100 	movw	r1, #0
    18a8:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18ac:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
    18b0:	f2c0 0205 	movt	r2, #5
    18b4:	f44f 7380 	mov.w	r3, #256	; 0x100
    18b8:	f7fe fdf2 	bl	4a0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
    18bc:	f240 601c 	movw	r0, #1564	; 0x61c
    18c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18c4:	f240 1100 	movw	r1, #256	; 0x100
    18c8:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18cc:	f240 32e7 	movw	r2, #999	; 0x3e7
    18d0:	f240 73cf 	movw	r3, #1999	; 0x7cf
    18d4:	f7fe fde4 	bl	4a0 <PWM_init>
}
    18d8:	bd80      	pop	{r7, pc}
    18da:	bf00      	nop

000018dc <wheel1>:

void wheel1(int pwm){
    18dc:	b580      	push	{r7, lr}
    18de:	b082      	sub	sp, #8
    18e0:	af00      	add	r7, sp, #0
    18e2:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel1 
	if (pwm == 0){
    18e4:	687b      	ldr	r3, [r7, #4]
    18e6:	2b00      	cmp	r3, #0
    18e8:	d110      	bne.n	190c <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
    18ea:	f240 6018 	movw	r0, #1560	; 0x618
    18ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18f2:	f04f 0101 	mov.w	r1, #1
    18f6:	f7fe ff25 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_2);
    18fa:	f240 6018 	movw	r0, #1560	; 0x618
    18fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1902:	f04f 0102 	mov.w	r1, #2
    1906:	f7fe ff1d 	bl	744 <PWM_disable>
    190a:	e03b      	b.n	1984 <wheel1+0xa8>
	}
	else if (pwm > 0){
    190c:	687b      	ldr	r3, [r7, #4]
    190e:	2b00      	cmp	r3, #0
    1910:	dd1a      	ble.n	1948 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);;
    1912:	687b      	ldr	r3, [r7, #4]
    1914:	f240 6018 	movw	r0, #1560	; 0x618
    1918:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191c:	f04f 0101 	mov.w	r1, #1
    1920:	461a      	mov	r2, r3
    1922:	f7fe ffef 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
    1926:	f240 6018 	movw	r0, #1560	; 0x618
    192a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    192e:	f04f 0101 	mov.w	r1, #1
    1932:	f7fe fe89 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_2);
    1936:	f240 6018 	movw	r0, #1560	; 0x618
    193a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    193e:	f04f 0102 	mov.w	r1, #2
    1942:	f7fe feff 	bl	744 <PWM_disable>
    1946:	e01d      	b.n	1984 <wheel1+0xa8>
	}
	else {
		pwm *= -1;
    1948:	687b      	ldr	r3, [r7, #4]
    194a:	f1c3 0300 	rsb	r3, r3, #0
    194e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);;
    1950:	687b      	ldr	r3, [r7, #4]
    1952:	f240 6018 	movw	r0, #1560	; 0x618
    1956:	f2c2 0000 	movt	r0, #8192	; 0x2000
    195a:	f04f 0102 	mov.w	r1, #2
    195e:	461a      	mov	r2, r3
    1960:	f7fe ffd0 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
    1964:	f240 6018 	movw	r0, #1560	; 0x618
    1968:	f2c2 0000 	movt	r0, #8192	; 0x2000
    196c:	f04f 0102 	mov.w	r1, #2
    1970:	f7fe fe6a 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_1);
    1974:	f240 6018 	movw	r0, #1560	; 0x618
    1978:	f2c2 0000 	movt	r0, #8192	; 0x2000
    197c:	f04f 0101 	mov.w	r1, #1
    1980:	f7fe fee0 	bl	744 <PWM_disable>
	}
	return;
}
    1984:	f107 0708 	add.w	r7, r7, #8
    1988:	46bd      	mov	sp, r7
    198a:	bd80      	pop	{r7, pc}

0000198c <wheel2>:

void wheel2(int pwm){
    198c:	b580      	push	{r7, lr}
    198e:	b082      	sub	sp, #8
    1990:	af00      	add	r7, sp, #0
    1992:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
    1994:	687b      	ldr	r3, [r7, #4]
    1996:	2b00      	cmp	r3, #0
    1998:	d110      	bne.n	19bc <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
    199a:	f240 6018 	movw	r0, #1560	; 0x618
    199e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19a2:	f04f 0103 	mov.w	r1, #3
    19a6:	f7fe fecd 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_4);
    19aa:	f240 6018 	movw	r0, #1560	; 0x618
    19ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19b2:	f04f 0104 	mov.w	r1, #4
    19b6:	f7fe fec5 	bl	744 <PWM_disable>
    19ba:	e03b      	b.n	1a34 <wheel2+0xa8>
	}
	else if (pwm > 0){
    19bc:	687b      	ldr	r3, [r7, #4]
    19be:	2b00      	cmp	r3, #0
    19c0:	dd1a      	ble.n	19f8 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);;
    19c2:	687b      	ldr	r3, [r7, #4]
    19c4:	f240 6018 	movw	r0, #1560	; 0x618
    19c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19cc:	f04f 0103 	mov.w	r1, #3
    19d0:	461a      	mov	r2, r3
    19d2:	f7fe ff97 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
    19d6:	f240 6018 	movw	r0, #1560	; 0x618
    19da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19de:	f04f 0103 	mov.w	r1, #3
    19e2:	f7fe fe31 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_4);
    19e6:	f240 6018 	movw	r0, #1560	; 0x618
    19ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19ee:	f04f 0104 	mov.w	r1, #4
    19f2:	f7fe fea7 	bl	744 <PWM_disable>
    19f6:	e01d      	b.n	1a34 <wheel2+0xa8>
	}
	else {
		pwm *= -1;
    19f8:	687b      	ldr	r3, [r7, #4]
    19fa:	f1c3 0300 	rsb	r3, r3, #0
    19fe:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);;
    1a00:	687b      	ldr	r3, [r7, #4]
    1a02:	f240 6018 	movw	r0, #1560	; 0x618
    1a06:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a0a:	f04f 0104 	mov.w	r1, #4
    1a0e:	461a      	mov	r2, r3
    1a10:	f7fe ff78 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
    1a14:	f240 6018 	movw	r0, #1560	; 0x618
    1a18:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a1c:	f04f 0104 	mov.w	r1, #4
    1a20:	f7fe fe12 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_3);
    1a24:	f240 6018 	movw	r0, #1560	; 0x618
    1a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a2c:	f04f 0103 	mov.w	r1, #3
    1a30:	f7fe fe88 	bl	744 <PWM_disable>
	}
	return;
}
    1a34:	f107 0708 	add.w	r7, r7, #8
    1a38:	46bd      	mov	sp, r7
    1a3a:	bd80      	pop	{r7, pc}

00001a3c <wheel3>:

void wheel3(int pwm){
    1a3c:	b580      	push	{r7, lr}
    1a3e:	b082      	sub	sp, #8
    1a40:	af00      	add	r7, sp, #0
    1a42:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
    1a44:	687b      	ldr	r3, [r7, #4]
    1a46:	2b00      	cmp	r3, #0
    1a48:	d110      	bne.n	1a6c <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
    1a4a:	f240 6018 	movw	r0, #1560	; 0x618
    1a4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a52:	f04f 0105 	mov.w	r1, #5
    1a56:	f7fe fe75 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_6);
    1a5a:	f240 6018 	movw	r0, #1560	; 0x618
    1a5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a62:	f04f 0106 	mov.w	r1, #6
    1a66:	f7fe fe6d 	bl	744 <PWM_disable>
    1a6a:	e03b      	b.n	1ae4 <wheel3+0xa8>
	}
	else if (pwm > 0){
    1a6c:	687b      	ldr	r3, [r7, #4]
    1a6e:	2b00      	cmp	r3, #0
    1a70:	dd1a      	ble.n	1aa8 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);;
    1a72:	687b      	ldr	r3, [r7, #4]
    1a74:	f240 6018 	movw	r0, #1560	; 0x618
    1a78:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a7c:	f04f 0105 	mov.w	r1, #5
    1a80:	461a      	mov	r2, r3
    1a82:	f7fe ff3f 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
    1a86:	f240 6018 	movw	r0, #1560	; 0x618
    1a8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a8e:	f04f 0105 	mov.w	r1, #5
    1a92:	f7fe fdd9 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_6);
    1a96:	f240 6018 	movw	r0, #1560	; 0x618
    1a9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a9e:	f04f 0106 	mov.w	r1, #6
    1aa2:	f7fe fe4f 	bl	744 <PWM_disable>
    1aa6:	e01d      	b.n	1ae4 <wheel3+0xa8>
	}
	else {
		pwm *= -1;
    1aa8:	687b      	ldr	r3, [r7, #4]
    1aaa:	f1c3 0300 	rsb	r3, r3, #0
    1aae:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);;
    1ab0:	687b      	ldr	r3, [r7, #4]
    1ab2:	f240 6018 	movw	r0, #1560	; 0x618
    1ab6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aba:	f04f 0106 	mov.w	r1, #6
    1abe:	461a      	mov	r2, r3
    1ac0:	f7fe ff20 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
    1ac4:	f240 6018 	movw	r0, #1560	; 0x618
    1ac8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1acc:	f04f 0106 	mov.w	r1, #6
    1ad0:	f7fe fdba 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_5);
    1ad4:	f240 6018 	movw	r0, #1560	; 0x618
    1ad8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1adc:	f04f 0105 	mov.w	r1, #5
    1ae0:	f7fe fe30 	bl	744 <PWM_disable>
	}
	return;
}
    1ae4:	f107 0708 	add.w	r7, r7, #8
    1ae8:	46bd      	mov	sp, r7
    1aea:	bd80      	pop	{r7, pc}

00001aec <wheel4>:

void wheel4(int pwm){
    1aec:	b580      	push	{r7, lr}
    1aee:	b082      	sub	sp, #8
    1af0:	af00      	add	r7, sp, #0
    1af2:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
    1af4:	687b      	ldr	r3, [r7, #4]
    1af6:	2b00      	cmp	r3, #0
    1af8:	d110      	bne.n	1b1c <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
    1afa:	f240 6018 	movw	r0, #1560	; 0x618
    1afe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b02:	f04f 0107 	mov.w	r1, #7
    1b06:	f7fe fe1d 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_8);
    1b0a:	f240 6018 	movw	r0, #1560	; 0x618
    1b0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b12:	f04f 0108 	mov.w	r1, #8
    1b16:	f7fe fe15 	bl	744 <PWM_disable>
    1b1a:	e03b      	b.n	1b94 <wheel4+0xa8>
	}
	else if (pwm > 0){
    1b1c:	687b      	ldr	r3, [r7, #4]
    1b1e:	2b00      	cmp	r3, #0
    1b20:	dd1a      	ble.n	1b58 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);;
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	f240 6018 	movw	r0, #1560	; 0x618
    1b28:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b2c:	f04f 0107 	mov.w	r1, #7
    1b30:	461a      	mov	r2, r3
    1b32:	f7fe fee7 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
    1b36:	f240 6018 	movw	r0, #1560	; 0x618
    1b3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b3e:	f04f 0107 	mov.w	r1, #7
    1b42:	f7fe fd81 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_8);
    1b46:	f240 6018 	movw	r0, #1560	; 0x618
    1b4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b4e:	f04f 0108 	mov.w	r1, #8
    1b52:	f7fe fdf7 	bl	744 <PWM_disable>
    1b56:	e01d      	b.n	1b94 <wheel4+0xa8>
	}
	else {
		pwm *= -1;
    1b58:	687b      	ldr	r3, [r7, #4]
    1b5a:	f1c3 0300 	rsb	r3, r3, #0
    1b5e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);;
    1b60:	687b      	ldr	r3, [r7, #4]
    1b62:	f240 6018 	movw	r0, #1560	; 0x618
    1b66:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b6a:	f04f 0108 	mov.w	r1, #8
    1b6e:	461a      	mov	r2, r3
    1b70:	f7fe fec8 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
    1b74:	f240 6018 	movw	r0, #1560	; 0x618
    1b78:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b7c:	f04f 0108 	mov.w	r1, #8
    1b80:	f7fe fd62 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_7);
    1b84:	f240 6018 	movw	r0, #1560	; 0x618
    1b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b8c:	f04f 0107 	mov.w	r1, #7
    1b90:	f7fe fdd8 	bl	744 <PWM_disable>
	}
	return;
}
    1b94:	f107 0708 	add.w	r7, r7, #8
    1b98:	46bd      	mov	sp, r7
    1b9a:	bd80      	pop	{r7, pc}

00001b9c <set_gun_angle>:

void set_gun_angle(int angle){
    1b9c:	b580      	push	{r7, lr}
    1b9e:	b082      	sub	sp, #8
    1ba0:	af00      	add	r7, sp, #0
    1ba2:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          angle is a number between 0 and 204
//EFFECTS: Sets angle of gun on robot
	angle += 46;
    1ba4:	687b      	ldr	r3, [r7, #4]
    1ba6:	f103 032e 	add.w	r3, r3, #46	; 0x2e
    1baa:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
    1bac:	687b      	ldr	r3, [r7, #4]
    1bae:	f240 601c 	movw	r0, #1564	; 0x61c
    1bb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bb6:	f04f 0101 	mov.w	r1, #1
    1bba:	461a      	mov	r2, r3
    1bbc:	f7fe fea2 	bl	904 <PWM_set_duty_cycle>
	return;
}
    1bc0:	f107 0708 	add.w	r7, r7, #8
    1bc4:	46bd      	mov	sp, r7
    1bc6:	bd80      	pop	{r7, pc}

00001bc8 <range_init>:

void range_init() {
    1bc8:	b580      	push	{r7, lr}
    1bca:	af00      	add	r7, sp, #0
	ACE_init();
    1bcc:	f003 fb82 	bl	52d4 <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    1bd0:	f242 1074 	movw	r0, #8564	; 0x2174
    1bd4:	f2c0 0001 	movt	r0, #1
    1bd8:	f004 f942 	bl	5e60 <ACE_get_channel_handle>
    1bdc:	4603      	mov	r3, r0
    1bde:	461a      	mov	r2, r3
    1be0:	f240 6320 	movw	r3, #1568	; 0x620
    1be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be8:	701a      	strb	r2, [r3, #0]
}
    1bea:	bd80      	pop	{r7, pc}

00001bec <get_range>:

int get_range() {
    1bec:	b580      	push	{r7, lr}
    1bee:	b088      	sub	sp, #32
    1bf0:	af02      	add	r7, sp, #8
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
    1bf2:	f240 6320 	movw	r3, #1568	; 0x620
    1bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bfa:	781b      	ldrb	r3, [r3, #0]
    1bfc:	4618      	mov	r0, r3
    1bfe:	f004 f993 	bl	5f28 <ACE_get_ppe_sample>
    1c02:	4603      	mov	r3, r0
    1c04:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
    1c06:	88fb      	ldrh	r3, [r7, #6]
    1c08:	4618      	mov	r0, r3
    1c0a:	f005 fb7f 	bl	730c <__aeabi_ui2d>
    1c0e:	4602      	mov	r2, r0
    1c10:	460b      	mov	r3, r1
    1c12:	4610      	mov	r0, r2
    1c14:	4619      	mov	r1, r3
    1c16:	a330      	add	r3, pc, #192	; (adr r3, 1cd8 <get_range+0xec>)
    1c18:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c1c:	f005 fd16 	bl	764c <__aeabi_ddiv>
    1c20:	4602      	mov	r2, r0
    1c22:	460b      	mov	r3, r1
    1c24:	4610      	mov	r0, r2
    1c26:	4619      	mov	r1, r3
    1c28:	f04f 0200 	mov.w	r2, #0
    1c2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c30:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    1c34:	f005 fbe0 	bl	73f8 <__aeabi_dmul>
    1c38:	4602      	mov	r2, r0
    1c3a:	460b      	mov	r3, r1
    1c3c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
    1c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    1c44:	a326      	add	r3, pc, #152	; (adr r3, 1ce0 <get_range+0xf4>)
    1c46:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c4a:	f005 fbd5 	bl	73f8 <__aeabi_dmul>
    1c4e:	4602      	mov	r2, r0
    1c50:	460b      	mov	r3, r1
    1c52:	4610      	mov	r0, r2
    1c54:	4619      	mov	r1, r3
    1c56:	f005 fde1 	bl	781c <__aeabi_d2iz>
    1c5a:	4603      	mov	r3, r0
    1c5c:	613b      	str	r3, [r7, #16]
	to_return = inches;
    1c5e:	693b      	ldr	r3, [r7, #16]
    1c60:	603b      	str	r3, [r7, #0]
	int feet = inches/12;
    1c62:	693a      	ldr	r2, [r7, #16]
    1c64:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1c68:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1c6c:	fb83 1302 	smull	r1, r3, r3, r2
    1c70:	ea4f 0163 	mov.w	r1, r3, asr #1
    1c74:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1c78:	ebc3 0301 	rsb	r3, r3, r1
    1c7c:	617b      	str	r3, [r7, #20]
	inches %= 12;
    1c7e:	693a      	ldr	r2, [r7, #16]
    1c80:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1c84:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1c88:	fb83 1302 	smull	r1, r3, r3, r2
    1c8c:	ea4f 0163 	mov.w	r1, r3, asr #1
    1c90:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1c94:	ebc3 0101 	rsb	r1, r3, r1
    1c98:	460b      	mov	r3, r1
    1c9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1c9e:	440b      	add	r3, r1
    1ca0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1ca4:	ebc3 0302 	rsb	r3, r3, r2
    1ca8:	613b      	str	r3, [r7, #16]
	printf("Adc_data: %d, voltage: %f, Distance: %d\' %d\"\n\r", adc_data, voltage, feet, inches);
    1caa:	88fb      	ldrh	r3, [r7, #6]
    1cac:	697a      	ldr	r2, [r7, #20]
    1cae:	9200      	str	r2, [sp, #0]
    1cb0:	693a      	ldr	r2, [r7, #16]
    1cb2:	9201      	str	r2, [sp, #4]
    1cb4:	f242 1088 	movw	r0, #8584	; 0x2188
    1cb8:	f2c0 0001 	movt	r0, #1
    1cbc:	4619      	mov	r1, r3
    1cbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    1cc2:	f005 fe01 	bl	78c8 <printf>
	return inches;
    1cc6:	693b      	ldr	r3, [r7, #16]
}
    1cc8:	4618      	mov	r0, r3
    1cca:	f107 0718 	add.w	r7, r7, #24
    1cce:	46bd      	mov	sp, r7
    1cd0:	bd80      	pop	{r7, pc}
    1cd2:	bf00      	nop
    1cd4:	f3af 8000 	nop.w
    1cd8:	00000000 	.word	0x00000000
    1cdc:	40affe00 	.word	0x40affe00
    1ce0:	00000000 	.word	0x00000000
    1ce4:	40598000 	.word	0x40598000

00001ce8 <main>:

int main(){
    1ce8:	b580      	push	{r7, lr}
    1cea:	b0cc      	sub	sp, #304	; 0x130
    1cec:	af04      	add	r7, sp, #16
	pwm_init();
    1cee:	f7ff fdd3 	bl	1898 <pwm_init>
	MSS_GPIO_init();
    1cf2:	f001 f8e5 	bl	2ec0 <MSS_GPIO_init>
	range_init();
    1cf6:	f7ff ff67 	bl	1bc8 <range_init>
	MSS_GPIO_config(MSS_GPIO_31, MSS_GPIO_OUTPUT_MODE);
    1cfa:	f04f 001f 	mov.w	r0, #31
    1cfe:	f04f 0105 	mov.w	r1, #5
    1d02:	f001 f913 	bl	2f2c <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
    1d06:	f240 6010 	movw	r0, #1552	; 0x610
    1d0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d0e:	f240 2100 	movw	r1, #512	; 0x200
    1d12:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1d16:	f04f 02a2 	mov.w	r2, #162	; 0xa2
    1d1a:	f04f 0301 	mov.w	r3, #1
    1d1e:	f004 f92d 	bl	5f7c <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
    1d22:	f04f 0300 	mov.w	r3, #0
    1d26:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    1d2a:	e000      	b.n	1d2e <main+0x46>
			wheel2(joyy);
			wheel3(joyx);
			wheel4(joyy);

		}
	}
    1d2c:	bf00      	nop
	int offset = 0;
	size_t received;
	int joyx, joyy, cx, cy, start, fire;

	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff+offset, sizeof(buff)-offset)));
    1d2e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
    1d32:	f107 0318 	add.w	r3, r7, #24
    1d36:	4413      	add	r3, r2
    1d38:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
    1d3c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
    1d40:	f240 6010 	movw	r0, #1552	; 0x610
    1d44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d48:	4619      	mov	r1, r3
    1d4a:	f004 fbd5 	bl	64f8 <UART_get_rx>
    1d4e:	4603      	mov	r3, r0
    1d50:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    1d54:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
    1d58:	2b00      	cmp	r3, #0
    1d5a:	d0e8      	beq.n	1d2e <main+0x46>
		offset += received;
    1d5c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
    1d60:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
    1d64:	4413      	add	r3, r2
    1d66:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
		if (buff[offset-1] == '\0') { // message fully received
    1d6a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
    1d6e:	f103 33ff 	add.w	r3, r3, #4294967295
    1d72:	f107 0218 	add.w	r2, r7, #24
    1d76:	5cd3      	ldrb	r3, [r2, r3]
    1d78:	2b00      	cmp	r3, #0
    1d7a:	d1d7      	bne.n	1d2c <main+0x44>
			//printf("%s\n\r", buff);
			sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &start, &fire);
    1d7c:	f107 0118 	add.w	r1, r7, #24
    1d80:	f107 0214 	add.w	r2, r7, #20
    1d84:	f107 0310 	add.w	r3, r7, #16
    1d88:	f107 000c 	add.w	r0, r7, #12
    1d8c:	9000      	str	r0, [sp, #0]
    1d8e:	f107 0008 	add.w	r0, r7, #8
    1d92:	9001      	str	r0, [sp, #4]
    1d94:	f107 0004 	add.w	r0, r7, #4
    1d98:	9002      	str	r0, [sp, #8]
    1d9a:	4638      	mov	r0, r7
    1d9c:	9003      	str	r0, [sp, #12]
    1d9e:	4608      	mov	r0, r1
    1da0:	f242 11b8 	movw	r1, #8632	; 0x21b8
    1da4:	f2c0 0101 	movt	r1, #1
    1da8:	f005 fdee 	bl	7988 <sscanf>
			printf("JoyX: %d, JoyY: %d, CX: %d, CY: %d, Start: %d, Fire: %d\n\r", joyx, joyy, cx, cy, start, fire);
    1dac:	f107 0314 	add.w	r3, r7, #20
    1db0:	6819      	ldr	r1, [r3, #0]
    1db2:	f107 0310 	add.w	r3, r7, #16
    1db6:	681a      	ldr	r2, [r3, #0]
    1db8:	f107 030c 	add.w	r3, r7, #12
    1dbc:	681b      	ldr	r3, [r3, #0]
    1dbe:	f107 0008 	add.w	r0, r7, #8
    1dc2:	f8d0 e000 	ldr.w	lr, [r0]
    1dc6:	f107 0004 	add.w	r0, r7, #4
    1dca:	f8d0 c000 	ldr.w	ip, [r0]
    1dce:	4638      	mov	r0, r7
    1dd0:	6800      	ldr	r0, [r0, #0]
    1dd2:	f8cd e000 	str.w	lr, [sp]
    1dd6:	f8cd c004 	str.w	ip, [sp, #4]
    1dda:	9002      	str	r0, [sp, #8]
    1ddc:	f242 10cc 	movw	r0, #8652	; 0x21cc
    1de0:	f2c0 0001 	movt	r0, #1
    1de4:	f005 fd70 	bl	78c8 <printf>
			offset = 0;
    1de8:	f04f 0300 	mov.w	r3, #0
    1dec:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

			wheel1(joyx);
    1df0:	f107 0314 	add.w	r3, r7, #20
    1df4:	681b      	ldr	r3, [r3, #0]
    1df6:	4618      	mov	r0, r3
    1df8:	f7ff fd70 	bl	18dc <wheel1>
			wheel2(joyy);
    1dfc:	f107 0310 	add.w	r3, r7, #16
    1e00:	681b      	ldr	r3, [r3, #0]
    1e02:	4618      	mov	r0, r3
    1e04:	f7ff fdc2 	bl	198c <wheel2>
			wheel3(joyx);
    1e08:	f107 0314 	add.w	r3, r7, #20
    1e0c:	681b      	ldr	r3, [r3, #0]
    1e0e:	4618      	mov	r0, r3
    1e10:	f7ff fe14 	bl	1a3c <wheel3>
			wheel4(joyy);
    1e14:	f107 0310 	add.w	r3, r7, #16
    1e18:	681b      	ldr	r3, [r3, #0]
    1e1a:	4618      	mov	r0, r3
    1e1c:	f7ff fe66 	bl	1aec <wheel4>

		}
	}
    1e20:	e785      	b.n	1d2e <main+0x46>
    1e22:	bf00      	nop
    1e24:	f3af 8000 	nop.w

00001e28 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1e28:	b480      	push	{r7}
    1e2a:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1e2c:	be00      	bkpt	0x0000
}
    1e2e:	46bd      	mov	sp, r7
    1e30:	bc80      	pop	{r7}
    1e32:	4770      	bx	lr

00001e34 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1e34:	b480      	push	{r7}
    1e36:	b083      	sub	sp, #12
    1e38:	af00      	add	r7, sp, #0
    1e3a:	6078      	str	r0, [r7, #4]
    1e3c:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1e3e:	be00      	bkpt	0x0000
}
    1e40:	f107 070c 	add.w	r7, r7, #12
    1e44:	46bd      	mov	sp, r7
    1e46:	bc80      	pop	{r7}
    1e48:	4770      	bx	lr
    1e4a:	bf00      	nop

00001e4c <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1e4c:	b480      	push	{r7}
    1e4e:	b083      	sub	sp, #12
    1e50:	af00      	add	r7, sp, #0
    1e52:	6078      	str	r0, [r7, #4]
    1e54:	460b      	mov	r3, r1
    1e56:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e58:	be00      	bkpt	0x0000
}
    1e5a:	f107 070c 	add.w	r7, r7, #12
    1e5e:	46bd      	mov	sp, r7
    1e60:	bc80      	pop	{r7}
    1e62:	4770      	bx	lr

00001e64 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1e64:	b480      	push	{r7}
    1e66:	b083      	sub	sp, #12
    1e68:	af00      	add	r7, sp, #0
    1e6a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e6c:	be00      	bkpt	0x0000
}
    1e6e:	f107 070c 	add.w	r7, r7, #12
    1e72:	46bd      	mov	sp, r7
    1e74:	bc80      	pop	{r7}
    1e76:	4770      	bx	lr

00001e78 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1e78:	b480      	push	{r7}
    1e7a:	b083      	sub	sp, #12
    1e7c:	af00      	add	r7, sp, #0
    1e7e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e80:	be00      	bkpt	0x0000
}
    1e82:	f107 070c 	add.w	r7, r7, #12
    1e86:	46bd      	mov	sp, r7
    1e88:	bc80      	pop	{r7}
    1e8a:	4770      	bx	lr

00001e8c <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1e8c:	b480      	push	{r7}
    1e8e:	b083      	sub	sp, #12
    1e90:	af00      	add	r7, sp, #0
    1e92:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e94:	be00      	bkpt	0x0000
}
    1e96:	f107 070c 	add.w	r7, r7, #12
    1e9a:	46bd      	mov	sp, r7
    1e9c:	bc80      	pop	{r7}
    1e9e:	4770      	bx	lr

00001ea0 <HAL_disable_interrupts>:
    1ea0:	f3ef 8010 	mrs	r0, PRIMASK
    1ea4:	b672      	cpsid	i
    1ea6:	4770      	bx	lr

00001ea8 <HAL_restore_interrupts>:
    1ea8:	f380 8810 	msr	PRIMASK, r0
    1eac:	4770      	bx	lr
	...

00001eb0 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1eb0:	b480      	push	{r7}
    1eb2:	b087      	sub	sp, #28
    1eb4:	af00      	add	r7, sp, #0
    1eb6:	6078      	str	r0, [r7, #4]
    1eb8:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1eba:	687b      	ldr	r3, [r7, #4]
    1ebc:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1ebe:	683b      	ldr	r3, [r7, #0]
    1ec0:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1ec2:	697b      	ldr	r3, [r7, #20]
    1ec4:	781b      	ldrb	r3, [r3, #0]
    1ec6:	b2db      	uxtb	r3, r3
    1ec8:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1eca:	693b      	ldr	r3, [r7, #16]
    1ecc:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1ece:	68bb      	ldr	r3, [r7, #8]
    1ed0:	f103 0301 	add.w	r3, r3, #1
    1ed4:	60bb      	str	r3, [r7, #8]
    }
    1ed6:	e7f0      	b.n	1eba <HAL_assert_fail+0xa>

00001ed8 <HW_set_32bit_reg>:
    1ed8:	6001      	str	r1, [r0, #0]
    1eda:	4770      	bx	lr

00001edc <HW_get_32bit_reg>:
    1edc:	6800      	ldr	r0, [r0, #0]
    1ede:	4770      	bx	lr

00001ee0 <HW_set_32bit_reg_field>:
    1ee0:	b50e      	push	{r1, r2, r3, lr}
    1ee2:	fa03 f301 	lsl.w	r3, r3, r1
    1ee6:	ea03 0302 	and.w	r3, r3, r2
    1eea:	6801      	ldr	r1, [r0, #0]
    1eec:	ea6f 0202 	mvn.w	r2, r2
    1ef0:	ea01 0102 	and.w	r1, r1, r2
    1ef4:	ea41 0103 	orr.w	r1, r1, r3
    1ef8:	6001      	str	r1, [r0, #0]
    1efa:	bd0e      	pop	{r1, r2, r3, pc}

00001efc <HW_get_32bit_reg_field>:
    1efc:	6800      	ldr	r0, [r0, #0]
    1efe:	ea00 0002 	and.w	r0, r0, r2
    1f02:	fa20 f001 	lsr.w	r0, r0, r1
    1f06:	4770      	bx	lr

00001f08 <HW_set_16bit_reg>:
    1f08:	8001      	strh	r1, [r0, #0]
    1f0a:	4770      	bx	lr

00001f0c <HW_get_16bit_reg>:
    1f0c:	8800      	ldrh	r0, [r0, #0]
    1f0e:	4770      	bx	lr

00001f10 <HW_set_16bit_reg_field>:
    1f10:	b50e      	push	{r1, r2, r3, lr}
    1f12:	fa03 f301 	lsl.w	r3, r3, r1
    1f16:	ea03 0302 	and.w	r3, r3, r2
    1f1a:	8801      	ldrh	r1, [r0, #0]
    1f1c:	ea6f 0202 	mvn.w	r2, r2
    1f20:	ea01 0102 	and.w	r1, r1, r2
    1f24:	ea41 0103 	orr.w	r1, r1, r3
    1f28:	8001      	strh	r1, [r0, #0]
    1f2a:	bd0e      	pop	{r1, r2, r3, pc}

00001f2c <HW_get_16bit_reg_field>:
    1f2c:	8800      	ldrh	r0, [r0, #0]
    1f2e:	ea00 0002 	and.w	r0, r0, r2
    1f32:	fa20 f001 	lsr.w	r0, r0, r1
    1f36:	4770      	bx	lr

00001f38 <HW_set_8bit_reg>:
    1f38:	7001      	strb	r1, [r0, #0]
    1f3a:	4770      	bx	lr

00001f3c <HW_get_8bit_reg>:
    1f3c:	7800      	ldrb	r0, [r0, #0]
    1f3e:	4770      	bx	lr

00001f40 <HW_set_8bit_reg_field>:
    1f40:	b50e      	push	{r1, r2, r3, lr}
    1f42:	fa03 f301 	lsl.w	r3, r3, r1
    1f46:	ea03 0302 	and.w	r3, r3, r2
    1f4a:	7801      	ldrb	r1, [r0, #0]
    1f4c:	ea6f 0202 	mvn.w	r2, r2
    1f50:	ea01 0102 	and.w	r1, r1, r2
    1f54:	ea41 0103 	orr.w	r1, r1, r3
    1f58:	7001      	strb	r1, [r0, #0]
    1f5a:	bd0e      	pop	{r1, r2, r3, pc}

00001f5c <HW_get_8bit_reg_field>:
    1f5c:	7800      	ldrb	r0, [r0, #0]
    1f5e:	ea00 0002 	and.w	r0, r0, r2
    1f62:	fa20 f001 	lsr.w	r0, r0, r1
    1f66:	4770      	bx	lr

00001f68 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1f68:	b480      	push	{r7}
    1f6a:	b083      	sub	sp, #12
    1f6c:	af00      	add	r7, sp, #0
    1f6e:	4603      	mov	r3, r0
    1f70:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1f72:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f76:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f82:	88f9      	ldrh	r1, [r7, #6]
    1f84:	f001 011f 	and.w	r1, r1, #31
    1f88:	f04f 0001 	mov.w	r0, #1
    1f8c:	fa00 f101 	lsl.w	r1, r0, r1
    1f90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f94:	f107 070c 	add.w	r7, r7, #12
    1f98:	46bd      	mov	sp, r7
    1f9a:	bc80      	pop	{r7}
    1f9c:	4770      	bx	lr
    1f9e:	bf00      	nop

00001fa0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1fa0:	b480      	push	{r7}
    1fa2:	b083      	sub	sp, #12
    1fa4:	af00      	add	r7, sp, #0
    1fa6:	4603      	mov	r3, r0
    1fa8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1faa:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fae:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fb2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1fb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1fba:	88f9      	ldrh	r1, [r7, #6]
    1fbc:	f001 011f 	and.w	r1, r1, #31
    1fc0:	f04f 0001 	mov.w	r0, #1
    1fc4:	fa00 f101 	lsl.w	r1, r0, r1
    1fc8:	f102 0220 	add.w	r2, r2, #32
    1fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1fd0:	f107 070c 	add.w	r7, r7, #12
    1fd4:	46bd      	mov	sp, r7
    1fd6:	bc80      	pop	{r7}
    1fd8:	4770      	bx	lr
    1fda:	bf00      	nop

00001fdc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1fdc:	b480      	push	{r7}
    1fde:	b083      	sub	sp, #12
    1fe0:	af00      	add	r7, sp, #0
    1fe2:	4603      	mov	r3, r0
    1fe4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1fe6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1ff2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ff6:	88f9      	ldrh	r1, [r7, #6]
    1ff8:	f001 011f 	and.w	r1, r1, #31
    1ffc:	f04f 0001 	mov.w	r0, #1
    2000:	fa00 f101 	lsl.w	r1, r0, r1
    2004:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    200c:	f107 070c 	add.w	r7, r7, #12
    2010:	46bd      	mov	sp, r7
    2012:	bc80      	pop	{r7}
    2014:	4770      	bx	lr
    2016:	bf00      	nop

00002018 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    2018:	b580      	push	{r7, lr}
    201a:	b088      	sub	sp, #32
    201c:	af00      	add	r7, sp, #0
    201e:	60f8      	str	r0, [r7, #12]
    2020:	60b9      	str	r1, [r7, #8]
    2022:	4613      	mov	r3, r2
    2024:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    2026:	f04f 0301 	mov.w	r3, #1
    202a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    202c:	f04f 0300 	mov.w	r3, #0
    2030:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2032:	68fa      	ldr	r2, [r7, #12]
    2034:	f240 634c 	movw	r3, #1612	; 0x64c
    2038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    203c:	429a      	cmp	r2, r3
    203e:	d007      	beq.n	2050 <MSS_UART_init+0x38>
    2040:	68fa      	ldr	r2, [r7, #12]
    2042:	f240 6324 	movw	r3, #1572	; 0x624
    2046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    204a:	429a      	cmp	r2, r3
    204c:	d000      	beq.n	2050 <MSS_UART_init+0x38>
    204e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2050:	68bb      	ldr	r3, [r7, #8]
    2052:	2b00      	cmp	r3, #0
    2054:	d100      	bne.n	2058 <MSS_UART_init+0x40>
    2056:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    2058:	f004 fd9a 	bl	6b90 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    205c:	68fa      	ldr	r2, [r7, #12]
    205e:	f240 634c 	movw	r3, #1612	; 0x64c
    2062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2066:	429a      	cmp	r2, r3
    2068:	d12e      	bne.n	20c8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    206a:	68fb      	ldr	r3, [r7, #12]
    206c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2070:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    2072:	68fb      	ldr	r3, [r7, #12]
    2074:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    2078:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    207a:	68fb      	ldr	r3, [r7, #12]
    207c:	f04f 020a 	mov.w	r2, #10
    2080:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    2082:	f240 0358 	movw	r3, #88	; 0x58
    2086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    208a:	681b      	ldr	r3, [r3, #0]
    208c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    208e:	f242 0300 	movw	r3, #8192	; 0x2000
    2092:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2096:	f242 0200 	movw	r2, #8192	; 0x2000
    209a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    209e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    20a4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    20a6:	f04f 000a 	mov.w	r0, #10
    20aa:	f7ff ff97 	bl	1fdc <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    20ae:	f242 0300 	movw	r3, #8192	; 0x2000
    20b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20b6:	f242 0200 	movw	r2, #8192	; 0x2000
    20ba:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20be:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    20c4:	631a      	str	r2, [r3, #48]	; 0x30
    20c6:	e031      	b.n	212c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    20c8:	68fa      	ldr	r2, [r7, #12]
    20ca:	f240 0300 	movw	r3, #0
    20ce:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20d2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    20d4:	68fa      	ldr	r2, [r7, #12]
    20d6:	f240 0300 	movw	r3, #0
    20da:	f2c4 2320 	movt	r3, #16928	; 0x4220
    20de:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    20e0:	68fb      	ldr	r3, [r7, #12]
    20e2:	f04f 020b 	mov.w	r2, #11
    20e6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    20e8:	f240 035c 	movw	r3, #92	; 0x5c
    20ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f0:	681b      	ldr	r3, [r3, #0]
    20f2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    20f4:	f242 0300 	movw	r3, #8192	; 0x2000
    20f8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20fc:	f242 0200 	movw	r2, #8192	; 0x2000
    2100:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2104:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2106:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    210a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    210c:	f04f 000b 	mov.w	r0, #11
    2110:	f7ff ff64 	bl	1fdc <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2114:	f242 0300 	movw	r3, #8192	; 0x2000
    2118:	f2ce 0304 	movt	r3, #57348	; 0xe004
    211c:	f242 0200 	movw	r2, #8192	; 0x2000
    2120:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2124:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2126:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    212a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    212c:	68fb      	ldr	r3, [r7, #12]
    212e:	681b      	ldr	r3, [r3, #0]
    2130:	f04f 0200 	mov.w	r2, #0
    2134:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    2136:	68bb      	ldr	r3, [r7, #8]
    2138:	2b00      	cmp	r3, #0
    213a:	d021      	beq.n	2180 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    213c:	69ba      	ldr	r2, [r7, #24]
    213e:	68bb      	ldr	r3, [r7, #8]
    2140:	fbb2 f3f3 	udiv	r3, r2, r3
    2144:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    2146:	69fb      	ldr	r3, [r7, #28]
    2148:	f003 0308 	and.w	r3, r3, #8
    214c:	2b00      	cmp	r3, #0
    214e:	d006      	beq.n	215e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2150:	69fb      	ldr	r3, [r7, #28]
    2152:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2156:	f103 0301 	add.w	r3, r3, #1
    215a:	61fb      	str	r3, [r7, #28]
    215c:	e003      	b.n	2166 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    215e:	69fb      	ldr	r3, [r7, #28]
    2160:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2164:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2166:	69fa      	ldr	r2, [r7, #28]
    2168:	f64f 73ff 	movw	r3, #65535	; 0xffff
    216c:	429a      	cmp	r2, r3
    216e:	d900      	bls.n	2172 <MSS_UART_init+0x15a>
    2170:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    2172:	69fa      	ldr	r2, [r7, #28]
    2174:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2178:	429a      	cmp	r2, r3
    217a:	d801      	bhi.n	2180 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    217c:	69fb      	ldr	r3, [r7, #28]
    217e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    2180:	68fb      	ldr	r3, [r7, #12]
    2182:	685b      	ldr	r3, [r3, #4]
    2184:	f04f 0201 	mov.w	r2, #1
    2188:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    218c:	68fb      	ldr	r3, [r7, #12]
    218e:	681b      	ldr	r3, [r3, #0]
    2190:	8afa      	ldrh	r2, [r7, #22]
    2192:	ea4f 2212 	mov.w	r2, r2, lsr #8
    2196:	b292      	uxth	r2, r2
    2198:	b2d2      	uxtb	r2, r2
    219a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    219c:	68fb      	ldr	r3, [r7, #12]
    219e:	681b      	ldr	r3, [r3, #0]
    21a0:	8afa      	ldrh	r2, [r7, #22]
    21a2:	b2d2      	uxtb	r2, r2
    21a4:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    21a6:	68fb      	ldr	r3, [r7, #12]
    21a8:	685b      	ldr	r3, [r3, #4]
    21aa:	f04f 0200 	mov.w	r2, #0
    21ae:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    21b2:	68fb      	ldr	r3, [r7, #12]
    21b4:	681b      	ldr	r3, [r3, #0]
    21b6:	79fa      	ldrb	r2, [r7, #7]
    21b8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    21ba:	68fb      	ldr	r3, [r7, #12]
    21bc:	681b      	ldr	r3, [r3, #0]
    21be:	f04f 020e 	mov.w	r2, #14
    21c2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    21c4:	68fb      	ldr	r3, [r7, #12]
    21c6:	685b      	ldr	r3, [r3, #4]
    21c8:	f04f 0200 	mov.w	r2, #0
    21cc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    21d0:	68fb      	ldr	r3, [r7, #12]
    21d2:	f04f 0200 	mov.w	r2, #0
    21d6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    21d8:	68fb      	ldr	r3, [r7, #12]
    21da:	f04f 0200 	mov.w	r2, #0
    21de:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    21e0:	68fb      	ldr	r3, [r7, #12]
    21e2:	f04f 0200 	mov.w	r2, #0
    21e6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    21e8:	68fb      	ldr	r3, [r7, #12]
    21ea:	f04f 0200 	mov.w	r2, #0
    21ee:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    21f0:	68fa      	ldr	r2, [r7, #12]
    21f2:	f642 030d 	movw	r3, #10253	; 0x280d
    21f6:	f2c0 0300 	movt	r3, #0
    21fa:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    21fc:	68fb      	ldr	r3, [r7, #12]
    21fe:	f04f 0200 	mov.w	r2, #0
    2202:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2204:	68fb      	ldr	r3, [r7, #12]
    2206:	f04f 0200 	mov.w	r2, #0
    220a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    220c:	68fb      	ldr	r3, [r7, #12]
    220e:	f04f 0200 	mov.w	r2, #0
    2212:	729a      	strb	r2, [r3, #10]
}
    2214:	f107 0720 	add.w	r7, r7, #32
    2218:	46bd      	mov	sp, r7
    221a:	bd80      	pop	{r7, pc}

0000221c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    221c:	b480      	push	{r7}
    221e:	b089      	sub	sp, #36	; 0x24
    2220:	af00      	add	r7, sp, #0
    2222:	60f8      	str	r0, [r7, #12]
    2224:	60b9      	str	r1, [r7, #8]
    2226:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    2228:	f04f 0300 	mov.w	r3, #0
    222c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    222e:	68fa      	ldr	r2, [r7, #12]
    2230:	f240 634c 	movw	r3, #1612	; 0x64c
    2234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2238:	429a      	cmp	r2, r3
    223a:	d007      	beq.n	224c <MSS_UART_polled_tx+0x30>
    223c:	68fa      	ldr	r2, [r7, #12]
    223e:	f240 6324 	movw	r3, #1572	; 0x624
    2242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2246:	429a      	cmp	r2, r3
    2248:	d000      	beq.n	224c <MSS_UART_polled_tx+0x30>
    224a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    224c:	68bb      	ldr	r3, [r7, #8]
    224e:	2b00      	cmp	r3, #0
    2250:	d100      	bne.n	2254 <MSS_UART_polled_tx+0x38>
    2252:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2254:	687b      	ldr	r3, [r7, #4]
    2256:	2b00      	cmp	r3, #0
    2258:	d100      	bne.n	225c <MSS_UART_polled_tx+0x40>
    225a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    225c:	68fa      	ldr	r2, [r7, #12]
    225e:	f240 634c 	movw	r3, #1612	; 0x64c
    2262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2266:	429a      	cmp	r2, r3
    2268:	d006      	beq.n	2278 <MSS_UART_polled_tx+0x5c>
    226a:	68fa      	ldr	r2, [r7, #12]
    226c:	f240 6324 	movw	r3, #1572	; 0x624
    2270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2274:	429a      	cmp	r2, r3
    2276:	d13d      	bne.n	22f4 <MSS_UART_polled_tx+0xd8>
    2278:	68bb      	ldr	r3, [r7, #8]
    227a:	2b00      	cmp	r3, #0
    227c:	d03a      	beq.n	22f4 <MSS_UART_polled_tx+0xd8>
    227e:	687b      	ldr	r3, [r7, #4]
    2280:	2b00      	cmp	r3, #0
    2282:	d037      	beq.n	22f4 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2284:	68fb      	ldr	r3, [r7, #12]
    2286:	681b      	ldr	r3, [r3, #0]
    2288:	7d1b      	ldrb	r3, [r3, #20]
    228a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    228c:	68fb      	ldr	r3, [r7, #12]
    228e:	7a9a      	ldrb	r2, [r3, #10]
    2290:	7efb      	ldrb	r3, [r7, #27]
    2292:	ea42 0303 	orr.w	r3, r2, r3
    2296:	b2da      	uxtb	r2, r3
    2298:	68fb      	ldr	r3, [r7, #12]
    229a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    229c:	7efb      	ldrb	r3, [r7, #27]
    229e:	f003 0320 	and.w	r3, r3, #32
    22a2:	2b00      	cmp	r3, #0
    22a4:	d023      	beq.n	22ee <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    22a6:	f04f 0310 	mov.w	r3, #16
    22aa:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    22ac:	687b      	ldr	r3, [r7, #4]
    22ae:	2b0f      	cmp	r3, #15
    22b0:	d801      	bhi.n	22b6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22b6:	f04f 0300 	mov.w	r3, #0
    22ba:	617b      	str	r3, [r7, #20]
    22bc:	e00e      	b.n	22dc <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    22be:	68fb      	ldr	r3, [r7, #12]
    22c0:	681b      	ldr	r3, [r3, #0]
    22c2:	68b9      	ldr	r1, [r7, #8]
    22c4:	693a      	ldr	r2, [r7, #16]
    22c6:	440a      	add	r2, r1
    22c8:	7812      	ldrb	r2, [r2, #0]
    22ca:	701a      	strb	r2, [r3, #0]
    22cc:	693b      	ldr	r3, [r7, #16]
    22ce:	f103 0301 	add.w	r3, r3, #1
    22d2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22d4:	697b      	ldr	r3, [r7, #20]
    22d6:	f103 0301 	add.w	r3, r3, #1
    22da:	617b      	str	r3, [r7, #20]
    22dc:	697a      	ldr	r2, [r7, #20]
    22de:	69fb      	ldr	r3, [r7, #28]
    22e0:	429a      	cmp	r2, r3
    22e2:	d3ec      	bcc.n	22be <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    22e4:	687a      	ldr	r2, [r7, #4]
    22e6:	697b      	ldr	r3, [r7, #20]
    22e8:	ebc3 0302 	rsb	r3, r3, r2
    22ec:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    22ee:	687b      	ldr	r3, [r7, #4]
    22f0:	2b00      	cmp	r3, #0
    22f2:	d1c7      	bne.n	2284 <MSS_UART_polled_tx+0x68>
    }
}
    22f4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    22f8:	46bd      	mov	sp, r7
    22fa:	bc80      	pop	{r7}
    22fc:	4770      	bx	lr
    22fe:	bf00      	nop

00002300 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2300:	b480      	push	{r7}
    2302:	b087      	sub	sp, #28
    2304:	af00      	add	r7, sp, #0
    2306:	6078      	str	r0, [r7, #4]
    2308:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    230a:	f04f 0300 	mov.w	r3, #0
    230e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2310:	687a      	ldr	r2, [r7, #4]
    2312:	f240 634c 	movw	r3, #1612	; 0x64c
    2316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    231a:	429a      	cmp	r2, r3
    231c:	d007      	beq.n	232e <MSS_UART_polled_tx_string+0x2e>
    231e:	687a      	ldr	r2, [r7, #4]
    2320:	f240 6324 	movw	r3, #1572	; 0x624
    2324:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2328:	429a      	cmp	r2, r3
    232a:	d000      	beq.n	232e <MSS_UART_polled_tx_string+0x2e>
    232c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    232e:	683b      	ldr	r3, [r7, #0]
    2330:	2b00      	cmp	r3, #0
    2332:	d100      	bne.n	2336 <MSS_UART_polled_tx_string+0x36>
    2334:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2336:	687a      	ldr	r2, [r7, #4]
    2338:	f240 634c 	movw	r3, #1612	; 0x64c
    233c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2340:	429a      	cmp	r2, r3
    2342:	d006      	beq.n	2352 <MSS_UART_polled_tx_string+0x52>
    2344:	687a      	ldr	r2, [r7, #4]
    2346:	f240 6324 	movw	r3, #1572	; 0x624
    234a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    234e:	429a      	cmp	r2, r3
    2350:	d138      	bne.n	23c4 <MSS_UART_polled_tx_string+0xc4>
    2352:	683b      	ldr	r3, [r7, #0]
    2354:	2b00      	cmp	r3, #0
    2356:	d035      	beq.n	23c4 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2358:	683a      	ldr	r2, [r7, #0]
    235a:	68bb      	ldr	r3, [r7, #8]
    235c:	4413      	add	r3, r2
    235e:	781b      	ldrb	r3, [r3, #0]
    2360:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2362:	e02c      	b.n	23be <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2364:	687b      	ldr	r3, [r7, #4]
    2366:	681b      	ldr	r3, [r3, #0]
    2368:	7d1b      	ldrb	r3, [r3, #20]
    236a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    236c:	687b      	ldr	r3, [r7, #4]
    236e:	7a9a      	ldrb	r2, [r3, #10]
    2370:	7dfb      	ldrb	r3, [r7, #23]
    2372:	ea42 0303 	orr.w	r3, r2, r3
    2376:	b2da      	uxtb	r2, r3
    2378:	687b      	ldr	r3, [r7, #4]
    237a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    237c:	7dfb      	ldrb	r3, [r7, #23]
    237e:	f003 0320 	and.w	r3, r3, #32
    2382:	2b00      	cmp	r3, #0
    2384:	d0ee      	beq.n	2364 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    2386:	f04f 0300 	mov.w	r3, #0
    238a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    238c:	e011      	b.n	23b2 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    238e:	687b      	ldr	r3, [r7, #4]
    2390:	681b      	ldr	r3, [r3, #0]
    2392:	693a      	ldr	r2, [r7, #16]
    2394:	b2d2      	uxtb	r2, r2
    2396:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2398:	68fb      	ldr	r3, [r7, #12]
    239a:	f103 0301 	add.w	r3, r3, #1
    239e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    23a0:	68bb      	ldr	r3, [r7, #8]
    23a2:	f103 0301 	add.w	r3, r3, #1
    23a6:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    23a8:	683a      	ldr	r2, [r7, #0]
    23aa:	68bb      	ldr	r3, [r7, #8]
    23ac:	4413      	add	r3, r2
    23ae:	781b      	ldrb	r3, [r3, #0]
    23b0:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23b2:	693b      	ldr	r3, [r7, #16]
    23b4:	2b00      	cmp	r3, #0
    23b6:	d002      	beq.n	23be <MSS_UART_polled_tx_string+0xbe>
    23b8:	68fb      	ldr	r3, [r7, #12]
    23ba:	2b0f      	cmp	r3, #15
    23bc:	d9e7      	bls.n	238e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    23be:	693b      	ldr	r3, [r7, #16]
    23c0:	2b00      	cmp	r3, #0
    23c2:	d1cf      	bne.n	2364 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    23c4:	f107 071c 	add.w	r7, r7, #28
    23c8:	46bd      	mov	sp, r7
    23ca:	bc80      	pop	{r7}
    23cc:	4770      	bx	lr
    23ce:	bf00      	nop

000023d0 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    23d0:	b580      	push	{r7, lr}
    23d2:	b084      	sub	sp, #16
    23d4:	af00      	add	r7, sp, #0
    23d6:	60f8      	str	r0, [r7, #12]
    23d8:	60b9      	str	r1, [r7, #8]
    23da:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23dc:	68fa      	ldr	r2, [r7, #12]
    23de:	f240 634c 	movw	r3, #1612	; 0x64c
    23e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23e6:	429a      	cmp	r2, r3
    23e8:	d007      	beq.n	23fa <MSS_UART_irq_tx+0x2a>
    23ea:	68fa      	ldr	r2, [r7, #12]
    23ec:	f240 6324 	movw	r3, #1572	; 0x624
    23f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f4:	429a      	cmp	r2, r3
    23f6:	d000      	beq.n	23fa <MSS_UART_irq_tx+0x2a>
    23f8:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    23fa:	68bb      	ldr	r3, [r7, #8]
    23fc:	2b00      	cmp	r3, #0
    23fe:	d100      	bne.n	2402 <MSS_UART_irq_tx+0x32>
    2400:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2402:	687b      	ldr	r3, [r7, #4]
    2404:	2b00      	cmp	r3, #0
    2406:	d100      	bne.n	240a <MSS_UART_irq_tx+0x3a>
    2408:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    240a:	687b      	ldr	r3, [r7, #4]
    240c:	2b00      	cmp	r3, #0
    240e:	d032      	beq.n	2476 <MSS_UART_irq_tx+0xa6>
    2410:	68bb      	ldr	r3, [r7, #8]
    2412:	2b00      	cmp	r3, #0
    2414:	d02f      	beq.n	2476 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    2416:	68fa      	ldr	r2, [r7, #12]
    2418:	f240 634c 	movw	r3, #1612	; 0x64c
    241c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2420:	429a      	cmp	r2, r3
    2422:	d006      	beq.n	2432 <MSS_UART_irq_tx+0x62>
    2424:	68fa      	ldr	r2, [r7, #12]
    2426:	f240 6324 	movw	r3, #1572	; 0x624
    242a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    242e:	429a      	cmp	r2, r3
    2430:	d121      	bne.n	2476 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    2432:	68fb      	ldr	r3, [r7, #12]
    2434:	68ba      	ldr	r2, [r7, #8]
    2436:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    2438:	68fb      	ldr	r3, [r7, #12]
    243a:	687a      	ldr	r2, [r7, #4]
    243c:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    243e:	68fb      	ldr	r3, [r7, #12]
    2440:	f04f 0200 	mov.w	r2, #0
    2444:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2446:	68fb      	ldr	r3, [r7, #12]
    2448:	891b      	ldrh	r3, [r3, #8]
    244a:	b21b      	sxth	r3, r3
    244c:	4618      	mov	r0, r3
    244e:	f7ff fdc5 	bl	1fdc <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    2452:	68fa      	ldr	r2, [r7, #12]
    2454:	f642 030d 	movw	r3, #10253	; 0x280d
    2458:	f2c0 0300 	movt	r3, #0
    245c:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    245e:	68fb      	ldr	r3, [r7, #12]
    2460:	685b      	ldr	r3, [r3, #4]
    2462:	f04f 0201 	mov.w	r2, #1
    2466:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    246a:	68fb      	ldr	r3, [r7, #12]
    246c:	891b      	ldrh	r3, [r3, #8]
    246e:	b21b      	sxth	r3, r3
    2470:	4618      	mov	r0, r3
    2472:	f7ff fd79 	bl	1f68 <NVIC_EnableIRQ>
    }
}
    2476:	f107 0710 	add.w	r7, r7, #16
    247a:	46bd      	mov	sp, r7
    247c:	bd80      	pop	{r7, pc}
    247e:	bf00      	nop

00002480 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    2480:	b480      	push	{r7}
    2482:	b085      	sub	sp, #20
    2484:	af00      	add	r7, sp, #0
    2486:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    2488:	f04f 0300 	mov.w	r3, #0
    248c:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    248e:	f04f 0300 	mov.w	r3, #0
    2492:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2494:	687a      	ldr	r2, [r7, #4]
    2496:	f240 634c 	movw	r3, #1612	; 0x64c
    249a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    249e:	429a      	cmp	r2, r3
    24a0:	d007      	beq.n	24b2 <MSS_UART_tx_complete+0x32>
    24a2:	687a      	ldr	r2, [r7, #4]
    24a4:	f240 6324 	movw	r3, #1572	; 0x624
    24a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ac:	429a      	cmp	r2, r3
    24ae:	d000      	beq.n	24b2 <MSS_UART_tx_complete+0x32>
    24b0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    24b2:	687a      	ldr	r2, [r7, #4]
    24b4:	f240 634c 	movw	r3, #1612	; 0x64c
    24b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24bc:	429a      	cmp	r2, r3
    24be:	d006      	beq.n	24ce <MSS_UART_tx_complete+0x4e>
    24c0:	687a      	ldr	r2, [r7, #4]
    24c2:	f240 6324 	movw	r3, #1572	; 0x624
    24c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ca:	429a      	cmp	r2, r3
    24cc:	d117      	bne.n	24fe <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    24ce:	687b      	ldr	r3, [r7, #4]
    24d0:	681b      	ldr	r3, [r3, #0]
    24d2:	7d1b      	ldrb	r3, [r3, #20]
    24d4:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    24d6:	687b      	ldr	r3, [r7, #4]
    24d8:	7a9a      	ldrb	r2, [r3, #10]
    24da:	7bfb      	ldrb	r3, [r7, #15]
    24dc:	ea42 0303 	orr.w	r3, r2, r3
    24e0:	b2da      	uxtb	r2, r3
    24e2:	687b      	ldr	r3, [r7, #4]
    24e4:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    24e6:	687b      	ldr	r3, [r7, #4]
    24e8:	691b      	ldr	r3, [r3, #16]
    24ea:	2b00      	cmp	r3, #0
    24ec:	d107      	bne.n	24fe <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    24ee:	7bfb      	ldrb	r3, [r7, #15]
    24f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    24f4:	2b00      	cmp	r3, #0
    24f6:	d002      	beq.n	24fe <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    24f8:	f04f 0301 	mov.w	r3, #1
    24fc:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    24fe:	7bbb      	ldrb	r3, [r7, #14]
    2500:	b25b      	sxtb	r3, r3
}
    2502:	4618      	mov	r0, r3
    2504:	f107 0714 	add.w	r7, r7, #20
    2508:	46bd      	mov	sp, r7
    250a:	bc80      	pop	{r7}
    250c:	4770      	bx	lr
    250e:	bf00      	nop

00002510 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2510:	b480      	push	{r7}
    2512:	b087      	sub	sp, #28
    2514:	af00      	add	r7, sp, #0
    2516:	60f8      	str	r0, [r7, #12]
    2518:	60b9      	str	r1, [r7, #8]
    251a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    251c:	f04f 0300 	mov.w	r3, #0
    2520:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    2522:	f04f 0300 	mov.w	r3, #0
    2526:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2528:	68fa      	ldr	r2, [r7, #12]
    252a:	f240 634c 	movw	r3, #1612	; 0x64c
    252e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2532:	429a      	cmp	r2, r3
    2534:	d007      	beq.n	2546 <MSS_UART_get_rx+0x36>
    2536:	68fa      	ldr	r2, [r7, #12]
    2538:	f240 6324 	movw	r3, #1572	; 0x624
    253c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2540:	429a      	cmp	r2, r3
    2542:	d000      	beq.n	2546 <MSS_UART_get_rx+0x36>
    2544:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    2546:	68bb      	ldr	r3, [r7, #8]
    2548:	2b00      	cmp	r3, #0
    254a:	d100      	bne.n	254e <MSS_UART_get_rx+0x3e>
    254c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    254e:	687b      	ldr	r3, [r7, #4]
    2550:	2b00      	cmp	r3, #0
    2552:	d100      	bne.n	2556 <MSS_UART_get_rx+0x46>
    2554:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2556:	68fa      	ldr	r2, [r7, #12]
    2558:	f240 634c 	movw	r3, #1612	; 0x64c
    255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2560:	429a      	cmp	r2, r3
    2562:	d006      	beq.n	2572 <MSS_UART_get_rx+0x62>
    2564:	68fa      	ldr	r2, [r7, #12]
    2566:	f240 6324 	movw	r3, #1572	; 0x624
    256a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    256e:	429a      	cmp	r2, r3
    2570:	d134      	bne.n	25dc <MSS_UART_get_rx+0xcc>
    2572:	68bb      	ldr	r3, [r7, #8]
    2574:	2b00      	cmp	r3, #0
    2576:	d031      	beq.n	25dc <MSS_UART_get_rx+0xcc>
    2578:	687b      	ldr	r3, [r7, #4]
    257a:	2b00      	cmp	r3, #0
    257c:	d02e      	beq.n	25dc <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    257e:	68fb      	ldr	r3, [r7, #12]
    2580:	681b      	ldr	r3, [r3, #0]
    2582:	7d1b      	ldrb	r3, [r3, #20]
    2584:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2586:	68fb      	ldr	r3, [r7, #12]
    2588:	7a9a      	ldrb	r2, [r3, #10]
    258a:	7dfb      	ldrb	r3, [r7, #23]
    258c:	ea42 0303 	orr.w	r3, r2, r3
    2590:	b2da      	uxtb	r2, r3
    2592:	68fb      	ldr	r3, [r7, #12]
    2594:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2596:	e017      	b.n	25c8 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2598:	68ba      	ldr	r2, [r7, #8]
    259a:	693b      	ldr	r3, [r7, #16]
    259c:	4413      	add	r3, r2
    259e:	68fa      	ldr	r2, [r7, #12]
    25a0:	6812      	ldr	r2, [r2, #0]
    25a2:	7812      	ldrb	r2, [r2, #0]
    25a4:	b2d2      	uxtb	r2, r2
    25a6:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    25a8:	693b      	ldr	r3, [r7, #16]
    25aa:	f103 0301 	add.w	r3, r3, #1
    25ae:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    25b0:	68fb      	ldr	r3, [r7, #12]
    25b2:	681b      	ldr	r3, [r3, #0]
    25b4:	7d1b      	ldrb	r3, [r3, #20]
    25b6:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    25b8:	68fb      	ldr	r3, [r7, #12]
    25ba:	7a9a      	ldrb	r2, [r3, #10]
    25bc:	7dfb      	ldrb	r3, [r7, #23]
    25be:	ea42 0303 	orr.w	r3, r2, r3
    25c2:	b2da      	uxtb	r2, r3
    25c4:	68fb      	ldr	r3, [r7, #12]
    25c6:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    25c8:	7dfb      	ldrb	r3, [r7, #23]
    25ca:	f003 0301 	and.w	r3, r3, #1
    25ce:	b2db      	uxtb	r3, r3
    25d0:	2b00      	cmp	r3, #0
    25d2:	d003      	beq.n	25dc <MSS_UART_get_rx+0xcc>
    25d4:	693a      	ldr	r2, [r7, #16]
    25d6:	687b      	ldr	r3, [r7, #4]
    25d8:	429a      	cmp	r2, r3
    25da:	d3dd      	bcc.n	2598 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    25dc:	693b      	ldr	r3, [r7, #16]
}
    25de:	4618      	mov	r0, r3
    25e0:	f107 071c 	add.w	r7, r7, #28
    25e4:	46bd      	mov	sp, r7
    25e6:	bc80      	pop	{r7}
    25e8:	4770      	bx	lr
    25ea:	bf00      	nop

000025ec <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    25ec:	b580      	push	{r7, lr}
    25ee:	b082      	sub	sp, #8
    25f0:	af00      	add	r7, sp, #0
    25f2:	6078      	str	r0, [r7, #4]
    25f4:	460b      	mov	r3, r1
    25f6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    25f8:	687a      	ldr	r2, [r7, #4]
    25fa:	f240 634c 	movw	r3, #1612	; 0x64c
    25fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2602:	429a      	cmp	r2, r3
    2604:	d007      	beq.n	2616 <MSS_UART_enable_irq+0x2a>
    2606:	687a      	ldr	r2, [r7, #4]
    2608:	f240 6324 	movw	r3, #1572	; 0x624
    260c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2610:	429a      	cmp	r2, r3
    2612:	d000      	beq.n	2616 <MSS_UART_enable_irq+0x2a>
    2614:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2616:	687a      	ldr	r2, [r7, #4]
    2618:	f240 634c 	movw	r3, #1612	; 0x64c
    261c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2620:	429a      	cmp	r2, r3
    2622:	d006      	beq.n	2632 <MSS_UART_enable_irq+0x46>
    2624:	687a      	ldr	r2, [r7, #4]
    2626:	f240 6324 	movw	r3, #1572	; 0x624
    262a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    262e:	429a      	cmp	r2, r3
    2630:	d116      	bne.n	2660 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2632:	687b      	ldr	r3, [r7, #4]
    2634:	891b      	ldrh	r3, [r3, #8]
    2636:	b21b      	sxth	r3, r3
    2638:	4618      	mov	r0, r3
    263a:	f7ff fccf 	bl	1fdc <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    263e:	687b      	ldr	r3, [r7, #4]
    2640:	681b      	ldr	r3, [r3, #0]
    2642:	687a      	ldr	r2, [r7, #4]
    2644:	6812      	ldr	r2, [r2, #0]
    2646:	7912      	ldrb	r2, [r2, #4]
    2648:	b2d1      	uxtb	r1, r2
    264a:	78fa      	ldrb	r2, [r7, #3]
    264c:	ea41 0202 	orr.w	r2, r1, r2
    2650:	b2d2      	uxtb	r2, r2
    2652:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2654:	687b      	ldr	r3, [r7, #4]
    2656:	891b      	ldrh	r3, [r3, #8]
    2658:	b21b      	sxth	r3, r3
    265a:	4618      	mov	r0, r3
    265c:	f7ff fc84 	bl	1f68 <NVIC_EnableIRQ>
    }
}
    2660:	f107 0708 	add.w	r7, r7, #8
    2664:	46bd      	mov	sp, r7
    2666:	bd80      	pop	{r7, pc}

00002668 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2668:	b580      	push	{r7, lr}
    266a:	b082      	sub	sp, #8
    266c:	af00      	add	r7, sp, #0
    266e:	6078      	str	r0, [r7, #4]
    2670:	460b      	mov	r3, r1
    2672:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2674:	687a      	ldr	r2, [r7, #4]
    2676:	f240 634c 	movw	r3, #1612	; 0x64c
    267a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    267e:	429a      	cmp	r2, r3
    2680:	d007      	beq.n	2692 <MSS_UART_disable_irq+0x2a>
    2682:	687a      	ldr	r2, [r7, #4]
    2684:	f240 6324 	movw	r3, #1572	; 0x624
    2688:	f2c2 0300 	movt	r3, #8192	; 0x2000
    268c:	429a      	cmp	r2, r3
    268e:	d000      	beq.n	2692 <MSS_UART_disable_irq+0x2a>
    2690:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2692:	687a      	ldr	r2, [r7, #4]
    2694:	f240 634c 	movw	r3, #1612	; 0x64c
    2698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    269c:	429a      	cmp	r2, r3
    269e:	d006      	beq.n	26ae <MSS_UART_disable_irq+0x46>
    26a0:	687a      	ldr	r2, [r7, #4]
    26a2:	f240 6324 	movw	r3, #1572	; 0x624
    26a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26aa:	429a      	cmp	r2, r3
    26ac:	d11c      	bne.n	26e8 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    26ae:	687b      	ldr	r3, [r7, #4]
    26b0:	681b      	ldr	r3, [r3, #0]
    26b2:	687a      	ldr	r2, [r7, #4]
    26b4:	6812      	ldr	r2, [r2, #0]
    26b6:	7912      	ldrb	r2, [r2, #4]
    26b8:	b2d1      	uxtb	r1, r2
    26ba:	78fa      	ldrb	r2, [r7, #3]
    26bc:	ea6f 0202 	mvn.w	r2, r2
    26c0:	b2d2      	uxtb	r2, r2
    26c2:	ea01 0202 	and.w	r2, r1, r2
    26c6:	b2d2      	uxtb	r2, r2
    26c8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    26ca:	687b      	ldr	r3, [r7, #4]
    26cc:	891b      	ldrh	r3, [r3, #8]
    26ce:	b21b      	sxth	r3, r3
    26d0:	4618      	mov	r0, r3
    26d2:	f7ff fc83 	bl	1fdc <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    26d6:	78fb      	ldrb	r3, [r7, #3]
    26d8:	2b0f      	cmp	r3, #15
    26da:	d105      	bne.n	26e8 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    26dc:	687b      	ldr	r3, [r7, #4]
    26de:	891b      	ldrh	r3, [r3, #8]
    26e0:	b21b      	sxth	r3, r3
    26e2:	4618      	mov	r0, r3
    26e4:	f7ff fc5c 	bl	1fa0 <NVIC_DisableIRQ>

        }
    }
}
    26e8:	f107 0708 	add.w	r7, r7, #8
    26ec:	46bd      	mov	sp, r7
    26ee:	bd80      	pop	{r7, pc}

000026f0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    26f0:	b580      	push	{r7, lr}
    26f2:	b084      	sub	sp, #16
    26f4:	af00      	add	r7, sp, #0
    26f6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26f8:	687a      	ldr	r2, [r7, #4]
    26fa:	f240 634c 	movw	r3, #1612	; 0x64c
    26fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2702:	429a      	cmp	r2, r3
    2704:	d007      	beq.n	2716 <MSS_UART_isr+0x26>
    2706:	687a      	ldr	r2, [r7, #4]
    2708:	f240 6324 	movw	r3, #1572	; 0x624
    270c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2710:	429a      	cmp	r2, r3
    2712:	d000      	beq.n	2716 <MSS_UART_isr+0x26>
    2714:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2716:	687a      	ldr	r2, [r7, #4]
    2718:	f240 634c 	movw	r3, #1612	; 0x64c
    271c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2720:	429a      	cmp	r2, r3
    2722:	d006      	beq.n	2732 <MSS_UART_isr+0x42>
    2724:	687a      	ldr	r2, [r7, #4]
    2726:	f240 6324 	movw	r3, #1572	; 0x624
    272a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    272e:	429a      	cmp	r2, r3
    2730:	d167      	bne.n	2802 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2732:	687b      	ldr	r3, [r7, #4]
    2734:	681b      	ldr	r3, [r3, #0]
    2736:	7a1b      	ldrb	r3, [r3, #8]
    2738:	b2db      	uxtb	r3, r3
    273a:	f003 030f 	and.w	r3, r3, #15
    273e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2740:	7bfb      	ldrb	r3, [r7, #15]
    2742:	2b0c      	cmp	r3, #12
    2744:	d854      	bhi.n	27f0 <MSS_UART_isr+0x100>
    2746:	a201      	add	r2, pc, #4	; (adr r2, 274c <MSS_UART_isr+0x5c>)
    2748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    274c:	00002781 	.word	0x00002781
    2750:	000027f1 	.word	0x000027f1
    2754:	0000279d 	.word	0x0000279d
    2758:	000027f1 	.word	0x000027f1
    275c:	000027b9 	.word	0x000027b9
    2760:	000027f1 	.word	0x000027f1
    2764:	000027d5 	.word	0x000027d5
    2768:	000027f1 	.word	0x000027f1
    276c:	000027f1 	.word	0x000027f1
    2770:	000027f1 	.word	0x000027f1
    2774:	000027f1 	.word	0x000027f1
    2778:	000027f1 	.word	0x000027f1
    277c:	000027b9 	.word	0x000027b9
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2780:	687b      	ldr	r3, [r7, #4]
    2782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2784:	2b00      	cmp	r3, #0
    2786:	d100      	bne.n	278a <MSS_UART_isr+0x9a>
    2788:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    278a:	687b      	ldr	r3, [r7, #4]
    278c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    278e:	2b00      	cmp	r3, #0
    2790:	d030      	beq.n	27f4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2792:	687b      	ldr	r3, [r7, #4]
    2794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2796:	6878      	ldr	r0, [r7, #4]
    2798:	4798      	blx	r3
                }
            }
            break;
    279a:	e032      	b.n	2802 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    279c:	687b      	ldr	r3, [r7, #4]
    279e:	6a1b      	ldr	r3, [r3, #32]
    27a0:	2b00      	cmp	r3, #0
    27a2:	d100      	bne.n	27a6 <MSS_UART_isr+0xb6>
    27a4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    27a6:	687b      	ldr	r3, [r7, #4]
    27a8:	6a1b      	ldr	r3, [r3, #32]
    27aa:	2b00      	cmp	r3, #0
    27ac:	d024      	beq.n	27f8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    27ae:	687b      	ldr	r3, [r7, #4]
    27b0:	6a1b      	ldr	r3, [r3, #32]
    27b2:	6878      	ldr	r0, [r7, #4]
    27b4:	4798      	blx	r3
                }
            }
            break;
    27b6:	e024      	b.n	2802 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    27b8:	687b      	ldr	r3, [r7, #4]
    27ba:	69db      	ldr	r3, [r3, #28]
    27bc:	2b00      	cmp	r3, #0
    27be:	d100      	bne.n	27c2 <MSS_UART_isr+0xd2>
    27c0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    27c2:	687b      	ldr	r3, [r7, #4]
    27c4:	69db      	ldr	r3, [r3, #28]
    27c6:	2b00      	cmp	r3, #0
    27c8:	d018      	beq.n	27fc <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    27ca:	687b      	ldr	r3, [r7, #4]
    27cc:	69db      	ldr	r3, [r3, #28]
    27ce:	6878      	ldr	r0, [r7, #4]
    27d0:	4798      	blx	r3
                }
            }
            break;
    27d2:	e016      	b.n	2802 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    27d4:	687b      	ldr	r3, [r7, #4]
    27d6:	699b      	ldr	r3, [r3, #24]
    27d8:	2b00      	cmp	r3, #0
    27da:	d100      	bne.n	27de <MSS_UART_isr+0xee>
    27dc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    27de:	687b      	ldr	r3, [r7, #4]
    27e0:	699b      	ldr	r3, [r3, #24]
    27e2:	2b00      	cmp	r3, #0
    27e4:	d00c      	beq.n	2800 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    27e6:	687b      	ldr	r3, [r7, #4]
    27e8:	699b      	ldr	r3, [r3, #24]
    27ea:	6878      	ldr	r0, [r7, #4]
    27ec:	4798      	blx	r3
                }
            }
            break;
    27ee:	e008      	b.n	2802 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    27f0:	be00      	bkpt	0x0000
    27f2:	e006      	b.n	2802 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    27f4:	bf00      	nop
    27f6:	e004      	b.n	2802 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    27f8:	bf00      	nop
    27fa:	e002      	b.n	2802 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    27fc:	bf00      	nop
    27fe:	e000      	b.n	2802 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2800:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2802:	f107 0710 	add.w	r7, r7, #16
    2806:	46bd      	mov	sp, r7
    2808:	bd80      	pop	{r7, pc}
    280a:	bf00      	nop

0000280c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    280c:	b480      	push	{r7}
    280e:	b087      	sub	sp, #28
    2810:	af00      	add	r7, sp, #0
    2812:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2814:	687a      	ldr	r2, [r7, #4]
    2816:	f240 634c 	movw	r3, #1612	; 0x64c
    281a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    281e:	429a      	cmp	r2, r3
    2820:	d007      	beq.n	2832 <default_tx_handler+0x26>
    2822:	687a      	ldr	r2, [r7, #4]
    2824:	f240 6324 	movw	r3, #1572	; 0x624
    2828:	f2c2 0300 	movt	r3, #8192	; 0x2000
    282c:	429a      	cmp	r2, r3
    282e:	d000      	beq.n	2832 <default_tx_handler+0x26>
    2830:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2832:	687b      	ldr	r3, [r7, #4]
    2834:	68db      	ldr	r3, [r3, #12]
    2836:	2b00      	cmp	r3, #0
    2838:	d100      	bne.n	283c <default_tx_handler+0x30>
    283a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    283c:	687b      	ldr	r3, [r7, #4]
    283e:	691b      	ldr	r3, [r3, #16]
    2840:	2b00      	cmp	r3, #0
    2842:	d100      	bne.n	2846 <default_tx_handler+0x3a>
    2844:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2846:	687a      	ldr	r2, [r7, #4]
    2848:	f240 634c 	movw	r3, #1612	; 0x64c
    284c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2850:	429a      	cmp	r2, r3
    2852:	d006      	beq.n	2862 <default_tx_handler+0x56>
    2854:	687a      	ldr	r2, [r7, #4]
    2856:	f240 6324 	movw	r3, #1572	; 0x624
    285a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    285e:	429a      	cmp	r2, r3
    2860:	d152      	bne.n	2908 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2862:	687b      	ldr	r3, [r7, #4]
    2864:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2866:	2b00      	cmp	r3, #0
    2868:	d04e      	beq.n	2908 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    286a:	687b      	ldr	r3, [r7, #4]
    286c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    286e:	2b00      	cmp	r3, #0
    2870:	d04a      	beq.n	2908 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2872:	687b      	ldr	r3, [r7, #4]
    2874:	681b      	ldr	r3, [r3, #0]
    2876:	7d1b      	ldrb	r3, [r3, #20]
    2878:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    287a:	687b      	ldr	r3, [r7, #4]
    287c:	7a9a      	ldrb	r2, [r3, #10]
    287e:	7afb      	ldrb	r3, [r7, #11]
    2880:	ea42 0303 	orr.w	r3, r2, r3
    2884:	b2da      	uxtb	r2, r3
    2886:	687b      	ldr	r3, [r7, #4]
    2888:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    288a:	7afb      	ldrb	r3, [r7, #11]
    288c:	f003 0320 	and.w	r3, r3, #32
    2890:	2b00      	cmp	r3, #0
    2892:	d029      	beq.n	28e8 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2894:	f04f 0310 	mov.w	r3, #16
    2898:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	691a      	ldr	r2, [r3, #16]
    289e:	687b      	ldr	r3, [r7, #4]
    28a0:	695b      	ldr	r3, [r3, #20]
    28a2:	ebc3 0302 	rsb	r3, r3, r2
    28a6:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    28a8:	697b      	ldr	r3, [r7, #20]
    28aa:	2b0f      	cmp	r3, #15
    28ac:	d801      	bhi.n	28b2 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    28ae:	697b      	ldr	r3, [r7, #20]
    28b0:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28b2:	f04f 0300 	mov.w	r3, #0
    28b6:	60fb      	str	r3, [r7, #12]
    28b8:	e012      	b.n	28e0 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    28ba:	687b      	ldr	r3, [r7, #4]
    28bc:	681b      	ldr	r3, [r3, #0]
    28be:	687a      	ldr	r2, [r7, #4]
    28c0:	68d1      	ldr	r1, [r2, #12]
    28c2:	687a      	ldr	r2, [r7, #4]
    28c4:	6952      	ldr	r2, [r2, #20]
    28c6:	440a      	add	r2, r1
    28c8:	7812      	ldrb	r2, [r2, #0]
    28ca:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    28cc:	687b      	ldr	r3, [r7, #4]
    28ce:	695b      	ldr	r3, [r3, #20]
    28d0:	f103 0201 	add.w	r2, r3, #1
    28d4:	687b      	ldr	r3, [r7, #4]
    28d6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28d8:	68fb      	ldr	r3, [r7, #12]
    28da:	f103 0301 	add.w	r3, r3, #1
    28de:	60fb      	str	r3, [r7, #12]
    28e0:	68fa      	ldr	r2, [r7, #12]
    28e2:	693b      	ldr	r3, [r7, #16]
    28e4:	429a      	cmp	r2, r3
    28e6:	d3e8      	bcc.n	28ba <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    28e8:	687b      	ldr	r3, [r7, #4]
    28ea:	695a      	ldr	r2, [r3, #20]
    28ec:	687b      	ldr	r3, [r7, #4]
    28ee:	691b      	ldr	r3, [r3, #16]
    28f0:	429a      	cmp	r2, r3
    28f2:	d109      	bne.n	2908 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    28f4:	687b      	ldr	r3, [r7, #4]
    28f6:	f04f 0200 	mov.w	r2, #0
    28fa:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    28fc:	687b      	ldr	r3, [r7, #4]
    28fe:	685b      	ldr	r3, [r3, #4]
    2900:	f04f 0200 	mov.w	r2, #0
    2904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2908:	f107 071c 	add.w	r7, r7, #28
    290c:	46bd      	mov	sp, r7
    290e:	bc80      	pop	{r7}
    2910:	4770      	bx	lr
    2912:	bf00      	nop

00002914 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2914:	b580      	push	{r7, lr}
    2916:	b084      	sub	sp, #16
    2918:	af00      	add	r7, sp, #0
    291a:	60f8      	str	r0, [r7, #12]
    291c:	60b9      	str	r1, [r7, #8]
    291e:	4613      	mov	r3, r2
    2920:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2922:	68fa      	ldr	r2, [r7, #12]
    2924:	f240 634c 	movw	r3, #1612	; 0x64c
    2928:	f2c2 0300 	movt	r3, #8192	; 0x2000
    292c:	429a      	cmp	r2, r3
    292e:	d007      	beq.n	2940 <MSS_UART_set_rx_handler+0x2c>
    2930:	68fa      	ldr	r2, [r7, #12]
    2932:	f240 6324 	movw	r3, #1572	; 0x624
    2936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    293a:	429a      	cmp	r2, r3
    293c:	d000      	beq.n	2940 <MSS_UART_set_rx_handler+0x2c>
    293e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2940:	68bb      	ldr	r3, [r7, #8]
    2942:	2b00      	cmp	r3, #0
    2944:	d100      	bne.n	2948 <MSS_UART_set_rx_handler+0x34>
    2946:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2948:	79fb      	ldrb	r3, [r7, #7]
    294a:	2bc0      	cmp	r3, #192	; 0xc0
    294c:	d900      	bls.n	2950 <MSS_UART_set_rx_handler+0x3c>
    294e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2950:	68fa      	ldr	r2, [r7, #12]
    2952:	f240 634c 	movw	r3, #1612	; 0x64c
    2956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    295a:	429a      	cmp	r2, r3
    295c:	d006      	beq.n	296c <MSS_UART_set_rx_handler+0x58>
    295e:	68fa      	ldr	r2, [r7, #12]
    2960:	f240 6324 	movw	r3, #1572	; 0x624
    2964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2968:	429a      	cmp	r2, r3
    296a:	d123      	bne.n	29b4 <MSS_UART_set_rx_handler+0xa0>
    296c:	68bb      	ldr	r3, [r7, #8]
    296e:	2b00      	cmp	r3, #0
    2970:	d020      	beq.n	29b4 <MSS_UART_set_rx_handler+0xa0>
    2972:	79fb      	ldrb	r3, [r7, #7]
    2974:	2bc0      	cmp	r3, #192	; 0xc0
    2976:	d81d      	bhi.n	29b4 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2978:	68fb      	ldr	r3, [r7, #12]
    297a:	68ba      	ldr	r2, [r7, #8]
    297c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    297e:	68fb      	ldr	r3, [r7, #12]
    2980:	681a      	ldr	r2, [r3, #0]
    2982:	79fb      	ldrb	r3, [r7, #7]
    2984:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2988:	f043 030a 	orr.w	r3, r3, #10
    298c:	b2db      	uxtb	r3, r3
    298e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2990:	68fb      	ldr	r3, [r7, #12]
    2992:	891b      	ldrh	r3, [r3, #8]
    2994:	b21b      	sxth	r3, r3
    2996:	4618      	mov	r0, r3
    2998:	f7ff fb20 	bl	1fdc <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    299c:	68fb      	ldr	r3, [r7, #12]
    299e:	685b      	ldr	r3, [r3, #4]
    29a0:	f04f 0201 	mov.w	r2, #1
    29a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    29a8:	68fb      	ldr	r3, [r7, #12]
    29aa:	891b      	ldrh	r3, [r3, #8]
    29ac:	b21b      	sxth	r3, r3
    29ae:	4618      	mov	r0, r3
    29b0:	f7ff fada 	bl	1f68 <NVIC_EnableIRQ>
    }
}
    29b4:	f107 0710 	add.w	r7, r7, #16
    29b8:	46bd      	mov	sp, r7
    29ba:	bd80      	pop	{r7, pc}

000029bc <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    29bc:	b480      	push	{r7}
    29be:	b083      	sub	sp, #12
    29c0:	af00      	add	r7, sp, #0
    29c2:	6078      	str	r0, [r7, #4]
    29c4:	460b      	mov	r3, r1
    29c6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29c8:	687a      	ldr	r2, [r7, #4]
    29ca:	f240 634c 	movw	r3, #1612	; 0x64c
    29ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29d2:	429a      	cmp	r2, r3
    29d4:	d007      	beq.n	29e6 <MSS_UART_set_loopback+0x2a>
    29d6:	687a      	ldr	r2, [r7, #4]
    29d8:	f240 6324 	movw	r3, #1572	; 0x624
    29dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e0:	429a      	cmp	r2, r3
    29e2:	d000      	beq.n	29e6 <MSS_UART_set_loopback+0x2a>
    29e4:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29e6:	687a      	ldr	r2, [r7, #4]
    29e8:	f240 634c 	movw	r3, #1612	; 0x64c
    29ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f0:	429a      	cmp	r2, r3
    29f2:	d006      	beq.n	2a02 <MSS_UART_set_loopback+0x46>
    29f4:	687a      	ldr	r2, [r7, #4]
    29f6:	f240 6324 	movw	r3, #1572	; 0x624
    29fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29fe:	429a      	cmp	r2, r3
    2a00:	d10f      	bne.n	2a22 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2a02:	78fb      	ldrb	r3, [r7, #3]
    2a04:	2b00      	cmp	r3, #0
    2a06:	d106      	bne.n	2a16 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2a08:	687b      	ldr	r3, [r7, #4]
    2a0a:	685b      	ldr	r3, [r3, #4]
    2a0c:	f04f 0200 	mov.w	r2, #0
    2a10:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2a14:	e005      	b.n	2a22 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2a16:	687b      	ldr	r3, [r7, #4]
    2a18:	685b      	ldr	r3, [r3, #4]
    2a1a:	f04f 0201 	mov.w	r2, #1
    2a1e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    2a22:	f107 070c 	add.w	r7, r7, #12
    2a26:	46bd      	mov	sp, r7
    2a28:	bc80      	pop	{r7}
    2a2a:	4770      	bx	lr

00002a2c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2a2c:	4668      	mov	r0, sp
    2a2e:	f020 0107 	bic.w	r1, r0, #7
    2a32:	468d      	mov	sp, r1
    2a34:	b589      	push	{r0, r3, r7, lr}
    2a36:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2a38:	f240 604c 	movw	r0, #1612	; 0x64c
    2a3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a40:	f7ff fe56 	bl	26f0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2a44:	f04f 000a 	mov.w	r0, #10
    2a48:	f7ff fac8 	bl	1fdc <NVIC_ClearPendingIRQ>
}
    2a4c:	46bd      	mov	sp, r7
    2a4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a52:	4685      	mov	sp, r0
    2a54:	4770      	bx	lr
    2a56:	bf00      	nop

00002a58 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2a58:	4668      	mov	r0, sp
    2a5a:	f020 0107 	bic.w	r1, r0, #7
    2a5e:	468d      	mov	sp, r1
    2a60:	b589      	push	{r0, r3, r7, lr}
    2a62:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2a64:	f240 6024 	movw	r0, #1572	; 0x624
    2a68:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a6c:	f7ff fe40 	bl	26f0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2a70:	f04f 000b 	mov.w	r0, #11
    2a74:	f7ff fab2 	bl	1fdc <NVIC_ClearPendingIRQ>
}
    2a78:	46bd      	mov	sp, r7
    2a7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a7e:	4685      	mov	sp, r0
    2a80:	4770      	bx	lr
    2a82:	bf00      	nop

00002a84 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2a84:	b580      	push	{r7, lr}
    2a86:	b082      	sub	sp, #8
    2a88:	af00      	add	r7, sp, #0
    2a8a:	6078      	str	r0, [r7, #4]
    2a8c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2a8e:	687a      	ldr	r2, [r7, #4]
    2a90:	f240 634c 	movw	r3, #1612	; 0x64c
    2a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a98:	429a      	cmp	r2, r3
    2a9a:	d007      	beq.n	2aac <MSS_UART_set_rxstatus_handler+0x28>
    2a9c:	687a      	ldr	r2, [r7, #4]
    2a9e:	f240 6324 	movw	r3, #1572	; 0x624
    2aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa6:	429a      	cmp	r2, r3
    2aa8:	d000      	beq.n	2aac <MSS_UART_set_rxstatus_handler+0x28>
    2aaa:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2aac:	683b      	ldr	r3, [r7, #0]
    2aae:	2b00      	cmp	r3, #0
    2ab0:	d100      	bne.n	2ab4 <MSS_UART_set_rxstatus_handler+0x30>
    2ab2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2ab4:	687a      	ldr	r2, [r7, #4]
    2ab6:	f240 634c 	movw	r3, #1612	; 0x64c
    2aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2abe:	429a      	cmp	r2, r3
    2ac0:	d006      	beq.n	2ad0 <MSS_UART_set_rxstatus_handler+0x4c>
    2ac2:	687a      	ldr	r2, [r7, #4]
    2ac4:	f240 6324 	movw	r3, #1572	; 0x624
    2ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2acc:	429a      	cmp	r2, r3
    2ace:	d117      	bne.n	2b00 <MSS_UART_set_rxstatus_handler+0x7c>
    2ad0:	683b      	ldr	r3, [r7, #0]
    2ad2:	2b00      	cmp	r3, #0
    2ad4:	d014      	beq.n	2b00 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2ad6:	687b      	ldr	r3, [r7, #4]
    2ad8:	683a      	ldr	r2, [r7, #0]
    2ada:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2adc:	687b      	ldr	r3, [r7, #4]
    2ade:	891b      	ldrh	r3, [r3, #8]
    2ae0:	b21b      	sxth	r3, r3
    2ae2:	4618      	mov	r0, r3
    2ae4:	f7ff fa7a 	bl	1fdc <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2ae8:	687b      	ldr	r3, [r7, #4]
    2aea:	685b      	ldr	r3, [r3, #4]
    2aec:	f04f 0201 	mov.w	r2, #1
    2af0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2af4:	687b      	ldr	r3, [r7, #4]
    2af6:	891b      	ldrh	r3, [r3, #8]
    2af8:	b21b      	sxth	r3, r3
    2afa:	4618      	mov	r0, r3
    2afc:	f7ff fa34 	bl	1f68 <NVIC_EnableIRQ>
    }
}
    2b00:	f107 0708 	add.w	r7, r7, #8
    2b04:	46bd      	mov	sp, r7
    2b06:	bd80      	pop	{r7, pc}

00002b08 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2b08:	b580      	push	{r7, lr}
    2b0a:	b082      	sub	sp, #8
    2b0c:	af00      	add	r7, sp, #0
    2b0e:	6078      	str	r0, [r7, #4]
    2b10:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2b12:	687a      	ldr	r2, [r7, #4]
    2b14:	f240 634c 	movw	r3, #1612	; 0x64c
    2b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b1c:	429a      	cmp	r2, r3
    2b1e:	d007      	beq.n	2b30 <MSS_UART_set_tx_handler+0x28>
    2b20:	687a      	ldr	r2, [r7, #4]
    2b22:	f240 6324 	movw	r3, #1572	; 0x624
    2b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b2a:	429a      	cmp	r2, r3
    2b2c:	d000      	beq.n	2b30 <MSS_UART_set_tx_handler+0x28>
    2b2e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2b30:	683b      	ldr	r3, [r7, #0]
    2b32:	2b00      	cmp	r3, #0
    2b34:	d100      	bne.n	2b38 <MSS_UART_set_tx_handler+0x30>
    2b36:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b38:	687a      	ldr	r2, [r7, #4]
    2b3a:	f240 634c 	movw	r3, #1612	; 0x64c
    2b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b42:	429a      	cmp	r2, r3
    2b44:	d006      	beq.n	2b54 <MSS_UART_set_tx_handler+0x4c>
    2b46:	687a      	ldr	r2, [r7, #4]
    2b48:	f240 6324 	movw	r3, #1572	; 0x624
    2b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b50:	429a      	cmp	r2, r3
    2b52:	d11f      	bne.n	2b94 <MSS_UART_set_tx_handler+0x8c>
    2b54:	683b      	ldr	r3, [r7, #0]
    2b56:	2b00      	cmp	r3, #0
    2b58:	d01c      	beq.n	2b94 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2b5a:	687b      	ldr	r3, [r7, #4]
    2b5c:	683a      	ldr	r2, [r7, #0]
    2b5e:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2b60:	687b      	ldr	r3, [r7, #4]
    2b62:	f04f 0200 	mov.w	r2, #0
    2b66:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2b68:	687b      	ldr	r3, [r7, #4]
    2b6a:	f04f 0200 	mov.w	r2, #0
    2b6e:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2b70:	687b      	ldr	r3, [r7, #4]
    2b72:	891b      	ldrh	r3, [r3, #8]
    2b74:	b21b      	sxth	r3, r3
    2b76:	4618      	mov	r0, r3
    2b78:	f7ff fa30 	bl	1fdc <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2b7c:	687b      	ldr	r3, [r7, #4]
    2b7e:	685b      	ldr	r3, [r3, #4]
    2b80:	f04f 0201 	mov.w	r2, #1
    2b84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2b88:	687b      	ldr	r3, [r7, #4]
    2b8a:	891b      	ldrh	r3, [r3, #8]
    2b8c:	b21b      	sxth	r3, r3
    2b8e:	4618      	mov	r0, r3
    2b90:	f7ff f9ea 	bl	1f68 <NVIC_EnableIRQ>
    }
}
    2b94:	f107 0708 	add.w	r7, r7, #8
    2b98:	46bd      	mov	sp, r7
    2b9a:	bd80      	pop	{r7, pc}

00002b9c <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2b9c:	b580      	push	{r7, lr}
    2b9e:	b082      	sub	sp, #8
    2ba0:	af00      	add	r7, sp, #0
    2ba2:	6078      	str	r0, [r7, #4]
    2ba4:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2ba6:	687a      	ldr	r2, [r7, #4]
    2ba8:	f240 634c 	movw	r3, #1612	; 0x64c
    2bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bb0:	429a      	cmp	r2, r3
    2bb2:	d007      	beq.n	2bc4 <MSS_UART_set_modemstatus_handler+0x28>
    2bb4:	687a      	ldr	r2, [r7, #4]
    2bb6:	f240 6324 	movw	r3, #1572	; 0x624
    2bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bbe:	429a      	cmp	r2, r3
    2bc0:	d000      	beq.n	2bc4 <MSS_UART_set_modemstatus_handler+0x28>
    2bc2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2bc4:	683b      	ldr	r3, [r7, #0]
    2bc6:	2b00      	cmp	r3, #0
    2bc8:	d100      	bne.n	2bcc <MSS_UART_set_modemstatus_handler+0x30>
    2bca:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2bcc:	687a      	ldr	r2, [r7, #4]
    2bce:	f240 634c 	movw	r3, #1612	; 0x64c
    2bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd6:	429a      	cmp	r2, r3
    2bd8:	d006      	beq.n	2be8 <MSS_UART_set_modemstatus_handler+0x4c>
    2bda:	687a      	ldr	r2, [r7, #4]
    2bdc:	f240 6324 	movw	r3, #1572	; 0x624
    2be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2be4:	429a      	cmp	r2, r3
    2be6:	d117      	bne.n	2c18 <MSS_UART_set_modemstatus_handler+0x7c>
    2be8:	683b      	ldr	r3, [r7, #0]
    2bea:	2b00      	cmp	r3, #0
    2bec:	d014      	beq.n	2c18 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2bee:	687b      	ldr	r3, [r7, #4]
    2bf0:	683a      	ldr	r2, [r7, #0]
    2bf2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2bf4:	687b      	ldr	r3, [r7, #4]
    2bf6:	891b      	ldrh	r3, [r3, #8]
    2bf8:	b21b      	sxth	r3, r3
    2bfa:	4618      	mov	r0, r3
    2bfc:	f7ff f9ee 	bl	1fdc <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2c00:	687b      	ldr	r3, [r7, #4]
    2c02:	685b      	ldr	r3, [r3, #4]
    2c04:	f04f 0201 	mov.w	r2, #1
    2c08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c0c:	687b      	ldr	r3, [r7, #4]
    2c0e:	891b      	ldrh	r3, [r3, #8]
    2c10:	b21b      	sxth	r3, r3
    2c12:	4618      	mov	r0, r3
    2c14:	f7ff f9a8 	bl	1f68 <NVIC_EnableIRQ>
    }
}
    2c18:	f107 0708 	add.w	r7, r7, #8
    2c1c:	46bd      	mov	sp, r7
    2c1e:	bd80      	pop	{r7, pc}

00002c20 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2c20:	b480      	push	{r7}
    2c22:	b089      	sub	sp, #36	; 0x24
    2c24:	af00      	add	r7, sp, #0
    2c26:	60f8      	str	r0, [r7, #12]
    2c28:	60b9      	str	r1, [r7, #8]
    2c2a:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2c2c:	f04f 0300 	mov.w	r3, #0
    2c30:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2c32:	f04f 0300 	mov.w	r3, #0
    2c36:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c38:	68fa      	ldr	r2, [r7, #12]
    2c3a:	f240 634c 	movw	r3, #1612	; 0x64c
    2c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c42:	429a      	cmp	r2, r3
    2c44:	d007      	beq.n	2c56 <MSS_UART_fill_tx_fifo+0x36>
    2c46:	68fa      	ldr	r2, [r7, #12]
    2c48:	f240 6324 	movw	r3, #1572	; 0x624
    2c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c50:	429a      	cmp	r2, r3
    2c52:	d000      	beq.n	2c56 <MSS_UART_fill_tx_fifo+0x36>
    2c54:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2c56:	68bb      	ldr	r3, [r7, #8]
    2c58:	2b00      	cmp	r3, #0
    2c5a:	d100      	bne.n	2c5e <MSS_UART_fill_tx_fifo+0x3e>
    2c5c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2c5e:	687b      	ldr	r3, [r7, #4]
    2c60:	2b00      	cmp	r3, #0
    2c62:	d100      	bne.n	2c66 <MSS_UART_fill_tx_fifo+0x46>
    2c64:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2c66:	68fa      	ldr	r2, [r7, #12]
    2c68:	f240 634c 	movw	r3, #1612	; 0x64c
    2c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c70:	429a      	cmp	r2, r3
    2c72:	d006      	beq.n	2c82 <MSS_UART_fill_tx_fifo+0x62>
    2c74:	68fa      	ldr	r2, [r7, #12]
    2c76:	f240 6324 	movw	r3, #1572	; 0x624
    2c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c7e:	429a      	cmp	r2, r3
    2c80:	d131      	bne.n	2ce6 <MSS_UART_fill_tx_fifo+0xc6>
    2c82:	68bb      	ldr	r3, [r7, #8]
    2c84:	2b00      	cmp	r3, #0
    2c86:	d02e      	beq.n	2ce6 <MSS_UART_fill_tx_fifo+0xc6>
    2c88:	687b      	ldr	r3, [r7, #4]
    2c8a:	2b00      	cmp	r3, #0
    2c8c:	d02b      	beq.n	2ce6 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2c8e:	68fb      	ldr	r3, [r7, #12]
    2c90:	681b      	ldr	r3, [r3, #0]
    2c92:	7d1b      	ldrb	r3, [r3, #20]
    2c94:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2c96:	68fb      	ldr	r3, [r7, #12]
    2c98:	7a9a      	ldrb	r2, [r3, #10]
    2c9a:	7dfb      	ldrb	r3, [r7, #23]
    2c9c:	ea42 0303 	orr.w	r3, r2, r3
    2ca0:	b2da      	uxtb	r2, r3
    2ca2:	68fb      	ldr	r3, [r7, #12]
    2ca4:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2ca6:	7dfb      	ldrb	r3, [r7, #23]
    2ca8:	f003 0320 	and.w	r3, r3, #32
    2cac:	2b00      	cmp	r3, #0
    2cae:	d01a      	beq.n	2ce6 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2cb0:	f04f 0310 	mov.w	r3, #16
    2cb4:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2cb6:	687b      	ldr	r3, [r7, #4]
    2cb8:	2b0f      	cmp	r3, #15
    2cba:	d801      	bhi.n	2cc0 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2cbc:	687b      	ldr	r3, [r7, #4]
    2cbe:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2cc0:	f04f 0300 	mov.w	r3, #0
    2cc4:	61bb      	str	r3, [r7, #24]
    2cc6:	e00a      	b.n	2cde <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2cc8:	68fb      	ldr	r3, [r7, #12]
    2cca:	681b      	ldr	r3, [r3, #0]
    2ccc:	68b9      	ldr	r1, [r7, #8]
    2cce:	69ba      	ldr	r2, [r7, #24]
    2cd0:	440a      	add	r2, r1
    2cd2:	7812      	ldrb	r2, [r2, #0]
    2cd4:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2cd6:	69bb      	ldr	r3, [r7, #24]
    2cd8:	f103 0301 	add.w	r3, r3, #1
    2cdc:	61bb      	str	r3, [r7, #24]
    2cde:	69ba      	ldr	r2, [r7, #24]
    2ce0:	69fb      	ldr	r3, [r7, #28]
    2ce2:	429a      	cmp	r2, r3
    2ce4:	d3f0      	bcc.n	2cc8 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2ce6:	69bb      	ldr	r3, [r7, #24]
}
    2ce8:	4618      	mov	r0, r3
    2cea:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2cee:	46bd      	mov	sp, r7
    2cf0:	bc80      	pop	{r7}
    2cf2:	4770      	bx	lr

00002cf4 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2cf4:	b480      	push	{r7}
    2cf6:	b085      	sub	sp, #20
    2cf8:	af00      	add	r7, sp, #0
    2cfa:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2cfc:	f04f 33ff 	mov.w	r3, #4294967295
    2d00:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d02:	687a      	ldr	r2, [r7, #4]
    2d04:	f240 634c 	movw	r3, #1612	; 0x64c
    2d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d0c:	429a      	cmp	r2, r3
    2d0e:	d007      	beq.n	2d20 <MSS_UART_get_rx_status+0x2c>
    2d10:	687a      	ldr	r2, [r7, #4]
    2d12:	f240 6324 	movw	r3, #1572	; 0x624
    2d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d1a:	429a      	cmp	r2, r3
    2d1c:	d000      	beq.n	2d20 <MSS_UART_get_rx_status+0x2c>
    2d1e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2d20:	687a      	ldr	r2, [r7, #4]
    2d22:	f240 634c 	movw	r3, #1612	; 0x64c
    2d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d2a:	429a      	cmp	r2, r3
    2d2c:	d006      	beq.n	2d3c <MSS_UART_get_rx_status+0x48>
    2d2e:	687a      	ldr	r2, [r7, #4]
    2d30:	f240 6324 	movw	r3, #1572	; 0x624
    2d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d38:	429a      	cmp	r2, r3
    2d3a:	d113      	bne.n	2d64 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2d3c:	687b      	ldr	r3, [r7, #4]
    2d3e:	7a9a      	ldrb	r2, [r3, #10]
    2d40:	687b      	ldr	r3, [r7, #4]
    2d42:	681b      	ldr	r3, [r3, #0]
    2d44:	7d1b      	ldrb	r3, [r3, #20]
    2d46:	b2db      	uxtb	r3, r3
    2d48:	ea42 0303 	orr.w	r3, r2, r3
    2d4c:	b2da      	uxtb	r2, r3
    2d4e:	687b      	ldr	r3, [r7, #4]
    2d50:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2d52:	687b      	ldr	r3, [r7, #4]
    2d54:	7a9b      	ldrb	r3, [r3, #10]
    2d56:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2d5a:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2d5c:	687b      	ldr	r3, [r7, #4]
    2d5e:	f04f 0200 	mov.w	r2, #0
    2d62:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2d64:	7bfb      	ldrb	r3, [r7, #15]
}
    2d66:	4618      	mov	r0, r3
    2d68:	f107 0714 	add.w	r7, r7, #20
    2d6c:	46bd      	mov	sp, r7
    2d6e:	bc80      	pop	{r7}
    2d70:	4770      	bx	lr
    2d72:	bf00      	nop

00002d74 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2d74:	b480      	push	{r7}
    2d76:	b085      	sub	sp, #20
    2d78:	af00      	add	r7, sp, #0
    2d7a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d7c:	f04f 33ff 	mov.w	r3, #4294967295
    2d80:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d82:	687a      	ldr	r2, [r7, #4]
    2d84:	f240 634c 	movw	r3, #1612	; 0x64c
    2d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d8c:	429a      	cmp	r2, r3
    2d8e:	d007      	beq.n	2da0 <MSS_UART_get_modem_status+0x2c>
    2d90:	687a      	ldr	r2, [r7, #4]
    2d92:	f240 6324 	movw	r3, #1572	; 0x624
    2d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d9a:	429a      	cmp	r2, r3
    2d9c:	d000      	beq.n	2da0 <MSS_UART_get_modem_status+0x2c>
    2d9e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2da0:	687a      	ldr	r2, [r7, #4]
    2da2:	f240 634c 	movw	r3, #1612	; 0x64c
    2da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2daa:	429a      	cmp	r2, r3
    2dac:	d006      	beq.n	2dbc <MSS_UART_get_modem_status+0x48>
    2dae:	687a      	ldr	r2, [r7, #4]
    2db0:	f240 6324 	movw	r3, #1572	; 0x624
    2db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2db8:	429a      	cmp	r2, r3
    2dba:	d103      	bne.n	2dc4 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2dbc:	687b      	ldr	r3, [r7, #4]
    2dbe:	681b      	ldr	r3, [r3, #0]
    2dc0:	7e1b      	ldrb	r3, [r3, #24]
    2dc2:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2dc4:	7bfb      	ldrb	r3, [r7, #15]
}
    2dc6:	4618      	mov	r0, r3
    2dc8:	f107 0714 	add.w	r7, r7, #20
    2dcc:	46bd      	mov	sp, r7
    2dce:	bc80      	pop	{r7}
    2dd0:	4770      	bx	lr
    2dd2:	bf00      	nop

00002dd4 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2dd4:	b480      	push	{r7}
    2dd6:	b085      	sub	sp, #20
    2dd8:	af00      	add	r7, sp, #0
    2dda:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2ddc:	f04f 0300 	mov.w	r3, #0
    2de0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2de2:	687a      	ldr	r2, [r7, #4]
    2de4:	f240 634c 	movw	r3, #1612	; 0x64c
    2de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dec:	429a      	cmp	r2, r3
    2dee:	d007      	beq.n	2e00 <MSS_UART_get_tx_status+0x2c>
    2df0:	687a      	ldr	r2, [r7, #4]
    2df2:	f240 6324 	movw	r3, #1572	; 0x624
    2df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dfa:	429a      	cmp	r2, r3
    2dfc:	d000      	beq.n	2e00 <MSS_UART_get_tx_status+0x2c>
    2dfe:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2e00:	687a      	ldr	r2, [r7, #4]
    2e02:	f240 634c 	movw	r3, #1612	; 0x64c
    2e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e0a:	429a      	cmp	r2, r3
    2e0c:	d006      	beq.n	2e1c <MSS_UART_get_tx_status+0x48>
    2e0e:	687a      	ldr	r2, [r7, #4]
    2e10:	f240 6324 	movw	r3, #1572	; 0x624
    2e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e18:	429a      	cmp	r2, r3
    2e1a:	d10f      	bne.n	2e3c <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2e1c:	687b      	ldr	r3, [r7, #4]
    2e1e:	681b      	ldr	r3, [r3, #0]
    2e20:	7d1b      	ldrb	r3, [r3, #20]
    2e22:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2e24:	687b      	ldr	r3, [r7, #4]
    2e26:	7a9a      	ldrb	r2, [r3, #10]
    2e28:	7bfb      	ldrb	r3, [r7, #15]
    2e2a:	ea42 0303 	orr.w	r3, r2, r3
    2e2e:	b2da      	uxtb	r2, r3
    2e30:	687b      	ldr	r3, [r7, #4]
    2e32:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2e34:	7bfb      	ldrb	r3, [r7, #15]
    2e36:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2e3a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2e3c:	7bfb      	ldrb	r3, [r7, #15]
}
    2e3e:	4618      	mov	r0, r3
    2e40:	f107 0714 	add.w	r7, r7, #20
    2e44:	46bd      	mov	sp, r7
    2e46:	bc80      	pop	{r7}
    2e48:	4770      	bx	lr
    2e4a:	bf00      	nop

00002e4c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2e4c:	b480      	push	{r7}
    2e4e:	b083      	sub	sp, #12
    2e50:	af00      	add	r7, sp, #0
    2e52:	4603      	mov	r3, r0
    2e54:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2e56:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2e62:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e66:	88f9      	ldrh	r1, [r7, #6]
    2e68:	f001 011f 	and.w	r1, r1, #31
    2e6c:	f04f 0001 	mov.w	r0, #1
    2e70:	fa00 f101 	lsl.w	r1, r0, r1
    2e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2e78:	f107 070c 	add.w	r7, r7, #12
    2e7c:	46bd      	mov	sp, r7
    2e7e:	bc80      	pop	{r7}
    2e80:	4770      	bx	lr
    2e82:	bf00      	nop

00002e84 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2e84:	b480      	push	{r7}
    2e86:	b083      	sub	sp, #12
    2e88:	af00      	add	r7, sp, #0
    2e8a:	4603      	mov	r3, r0
    2e8c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2e8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2e9a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e9e:	88f9      	ldrh	r1, [r7, #6]
    2ea0:	f001 011f 	and.w	r1, r1, #31
    2ea4:	f04f 0001 	mov.w	r0, #1
    2ea8:	fa00 f101 	lsl.w	r1, r0, r1
    2eac:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2eb4:	f107 070c 	add.w	r7, r7, #12
    2eb8:	46bd      	mov	sp, r7
    2eba:	bc80      	pop	{r7}
    2ebc:	4770      	bx	lr
    2ebe:	bf00      	nop

00002ec0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2ec0:	b580      	push	{r7, lr}
    2ec2:	b082      	sub	sp, #8
    2ec4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2ec6:	f242 0300 	movw	r3, #8192	; 0x2000
    2eca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2ece:	f242 0200 	movw	r2, #8192	; 0x2000
    2ed2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ed6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ed8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2edc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2ede:	f04f 0300 	mov.w	r3, #0
    2ee2:	607b      	str	r3, [r7, #4]
    2ee4:	e00e      	b.n	2f04 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2ee6:	687a      	ldr	r2, [r7, #4]
    2ee8:	f242 23f4 	movw	r3, #8948	; 0x22f4
    2eec:	f2c0 0301 	movt	r3, #1
    2ef0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2ef4:	b21b      	sxth	r3, r3
    2ef6:	4618      	mov	r0, r3
    2ef8:	f7ff ffc4 	bl	2e84 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2efc:	687b      	ldr	r3, [r7, #4]
    2efe:	f103 0301 	add.w	r3, r3, #1
    2f02:	607b      	str	r3, [r7, #4]
    2f04:	687b      	ldr	r3, [r7, #4]
    2f06:	2b1f      	cmp	r3, #31
    2f08:	d9ed      	bls.n	2ee6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2f0a:	f242 0300 	movw	r3, #8192	; 0x2000
    2f0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2f12:	f242 0200 	movw	r2, #8192	; 0x2000
    2f16:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2f1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2f1c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2f20:	631a      	str	r2, [r3, #48]	; 0x30
}
    2f22:	f107 0708 	add.w	r7, r7, #8
    2f26:	46bd      	mov	sp, r7
    2f28:	bd80      	pop	{r7, pc}
    2f2a:	bf00      	nop

00002f2c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2f2c:	b480      	push	{r7}
    2f2e:	b085      	sub	sp, #20
    2f30:	af00      	add	r7, sp, #0
    2f32:	4603      	mov	r3, r0
    2f34:	6039      	str	r1, [r7, #0]
    2f36:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2f38:	79fb      	ldrb	r3, [r7, #7]
    2f3a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2f3c:	68fb      	ldr	r3, [r7, #12]
    2f3e:	2b1f      	cmp	r3, #31
    2f40:	d900      	bls.n	2f44 <MSS_GPIO_config+0x18>
    2f42:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2f44:	68fb      	ldr	r3, [r7, #12]
    2f46:	2b1f      	cmp	r3, #31
    2f48:	d808      	bhi.n	2f5c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2f4a:	68fa      	ldr	r2, [r7, #12]
    2f4c:	f242 2374 	movw	r3, #8820	; 0x2274
    2f50:	f2c0 0301 	movt	r3, #1
    2f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2f58:	683a      	ldr	r2, [r7, #0]
    2f5a:	601a      	str	r2, [r3, #0]
    }
}
    2f5c:	f107 0714 	add.w	r7, r7, #20
    2f60:	46bd      	mov	sp, r7
    2f62:	bc80      	pop	{r7}
    2f64:	4770      	bx	lr
    2f66:	bf00      	nop

00002f68 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2f68:	b480      	push	{r7}
    2f6a:	b085      	sub	sp, #20
    2f6c:	af00      	add	r7, sp, #0
    2f6e:	4602      	mov	r2, r0
    2f70:	460b      	mov	r3, r1
    2f72:	71fa      	strb	r2, [r7, #7]
    2f74:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2f76:	79fb      	ldrb	r3, [r7, #7]
    2f78:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2f7a:	68fb      	ldr	r3, [r7, #12]
    2f7c:	2b1f      	cmp	r3, #31
    2f7e:	d900      	bls.n	2f82 <MSS_GPIO_set_output+0x1a>
    2f80:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2f82:	68fb      	ldr	r3, [r7, #12]
    2f84:	2b1f      	cmp	r3, #31
    2f86:	d809      	bhi.n	2f9c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2f88:	f240 0300 	movw	r3, #0
    2f8c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2f90:	68fa      	ldr	r2, [r7, #12]
    2f92:	79b9      	ldrb	r1, [r7, #6]
    2f94:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2f9c:	f107 0714 	add.w	r7, r7, #20
    2fa0:	46bd      	mov	sp, r7
    2fa2:	bc80      	pop	{r7}
    2fa4:	4770      	bx	lr
    2fa6:	bf00      	nop

00002fa8 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    2fa8:	b480      	push	{r7}
    2faa:	b087      	sub	sp, #28
    2fac:	af00      	add	r7, sp, #0
    2fae:	4602      	mov	r2, r0
    2fb0:	460b      	mov	r3, r1
    2fb2:	71fa      	strb	r2, [r7, #7]
    2fb4:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    2fb6:	79fb      	ldrb	r3, [r7, #7]
    2fb8:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2fba:	697b      	ldr	r3, [r7, #20]
    2fbc:	2b1f      	cmp	r3, #31
    2fbe:	d900      	bls.n	2fc2 <MSS_GPIO_drive_inout+0x1a>
    2fc0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2fc2:	697b      	ldr	r3, [r7, #20]
    2fc4:	2b1f      	cmp	r3, #31
    2fc6:	d87d      	bhi.n	30c4 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    2fc8:	79bb      	ldrb	r3, [r7, #6]
    2fca:	2b01      	cmp	r3, #1
    2fcc:	d004      	beq.n	2fd8 <MSS_GPIO_drive_inout+0x30>
    2fce:	2b02      	cmp	r3, #2
    2fd0:	d060      	beq.n	3094 <MSS_GPIO_drive_inout+0xec>
    2fd2:	2b00      	cmp	r3, #0
    2fd4:	d02e      	beq.n	3034 <MSS_GPIO_drive_inout+0x8c>
    2fd6:	e074      	b.n	30c2 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    2fd8:	f243 0300 	movw	r3, #12288	; 0x3000
    2fdc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    2fe4:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    2fe6:	697b      	ldr	r3, [r7, #20]
    2fe8:	f04f 0201 	mov.w	r2, #1
    2fec:	fa02 f303 	lsl.w	r3, r2, r3
    2ff0:	68fa      	ldr	r2, [r7, #12]
    2ff2:	ea42 0303 	orr.w	r3, r2, r3
    2ff6:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2ff8:	f243 0300 	movw	r3, #12288	; 0x3000
    2ffc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3000:	68fa      	ldr	r2, [r7, #12]
    3002:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3006:	697a      	ldr	r2, [r7, #20]
    3008:	f242 2374 	movw	r3, #8820	; 0x2274
    300c:	f2c0 0301 	movt	r3, #1
    3010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3014:	681b      	ldr	r3, [r3, #0]
    3016:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3018:	693b      	ldr	r3, [r7, #16]
    301a:	f043 0304 	orr.w	r3, r3, #4
    301e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3020:	697a      	ldr	r2, [r7, #20]
    3022:	f242 2374 	movw	r3, #8820	; 0x2274
    3026:	f2c0 0301 	movt	r3, #1
    302a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    302e:	693a      	ldr	r2, [r7, #16]
    3030:	601a      	str	r2, [r3, #0]
            break;
    3032:	e047      	b.n	30c4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    3034:	f243 0300 	movw	r3, #12288	; 0x3000
    3038:	f2c4 0301 	movt	r3, #16385	; 0x4001
    303c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3040:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    3042:	697b      	ldr	r3, [r7, #20]
    3044:	f04f 0201 	mov.w	r2, #1
    3048:	fa02 f303 	lsl.w	r3, r2, r3
    304c:	ea6f 0303 	mvn.w	r3, r3
    3050:	68fa      	ldr	r2, [r7, #12]
    3052:	ea02 0303 	and.w	r3, r2, r3
    3056:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3058:	f243 0300 	movw	r3, #12288	; 0x3000
    305c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3060:	68fa      	ldr	r2, [r7, #12]
    3062:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3066:	697a      	ldr	r2, [r7, #20]
    3068:	f242 2374 	movw	r3, #8820	; 0x2274
    306c:	f2c0 0301 	movt	r3, #1
    3070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3074:	681b      	ldr	r3, [r3, #0]
    3076:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3078:	693b      	ldr	r3, [r7, #16]
    307a:	f043 0304 	orr.w	r3, r3, #4
    307e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3080:	697a      	ldr	r2, [r7, #20]
    3082:	f242 2374 	movw	r3, #8820	; 0x2274
    3086:	f2c0 0301 	movt	r3, #1
    308a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    308e:	693a      	ldr	r2, [r7, #16]
    3090:	601a      	str	r2, [r3, #0]
            break;
    3092:	e017      	b.n	30c4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3094:	697a      	ldr	r2, [r7, #20]
    3096:	f242 2374 	movw	r3, #8820	; 0x2274
    309a:	f2c0 0301 	movt	r3, #1
    309e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30a2:	681b      	ldr	r3, [r3, #0]
    30a4:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    30a6:	693b      	ldr	r3, [r7, #16]
    30a8:	f023 0304 	bic.w	r3, r3, #4
    30ac:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    30ae:	697a      	ldr	r2, [r7, #20]
    30b0:	f242 2374 	movw	r3, #8820	; 0x2274
    30b4:	f2c0 0301 	movt	r3, #1
    30b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30bc:	693a      	ldr	r2, [r7, #16]
    30be:	601a      	str	r2, [r3, #0]
            break;
    30c0:	e000      	b.n	30c4 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    30c2:	be00      	bkpt	0x0000
            break;
        }
    }
}
    30c4:	f107 071c 	add.w	r7, r7, #28
    30c8:	46bd      	mov	sp, r7
    30ca:	bc80      	pop	{r7}
    30cc:	4770      	bx	lr
    30ce:	bf00      	nop

000030d0 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    30d0:	b580      	push	{r7, lr}
    30d2:	b084      	sub	sp, #16
    30d4:	af00      	add	r7, sp, #0
    30d6:	4603      	mov	r3, r0
    30d8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    30da:	79fb      	ldrb	r3, [r7, #7]
    30dc:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    30de:	68fb      	ldr	r3, [r7, #12]
    30e0:	2b1f      	cmp	r3, #31
    30e2:	d900      	bls.n	30e6 <MSS_GPIO_enable_irq+0x16>
    30e4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    30e6:	68fb      	ldr	r3, [r7, #12]
    30e8:	2b1f      	cmp	r3, #31
    30ea:	d81e      	bhi.n	312a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    30ec:	68fa      	ldr	r2, [r7, #12]
    30ee:	f242 2374 	movw	r3, #8820	; 0x2274
    30f2:	f2c0 0301 	movt	r3, #1
    30f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30fa:	681b      	ldr	r3, [r3, #0]
    30fc:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    30fe:	68fa      	ldr	r2, [r7, #12]
    3100:	f242 2374 	movw	r3, #8820	; 0x2274
    3104:	f2c0 0301 	movt	r3, #1
    3108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    310c:	68ba      	ldr	r2, [r7, #8]
    310e:	f042 0208 	orr.w	r2, r2, #8
    3112:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    3114:	68fa      	ldr	r2, [r7, #12]
    3116:	f242 23f4 	movw	r3, #8948	; 0x22f4
    311a:	f2c0 0301 	movt	r3, #1
    311e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3122:	b21b      	sxth	r3, r3
    3124:	4618      	mov	r0, r3
    3126:	f7ff fe91 	bl	2e4c <NVIC_EnableIRQ>
    }
}
    312a:	f107 0710 	add.w	r7, r7, #16
    312e:	46bd      	mov	sp, r7
    3130:	bd80      	pop	{r7, pc}
    3132:	bf00      	nop

00003134 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    3134:	b480      	push	{r7}
    3136:	b085      	sub	sp, #20
    3138:	af00      	add	r7, sp, #0
    313a:	4603      	mov	r3, r0
    313c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    313e:	79fb      	ldrb	r3, [r7, #7]
    3140:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3142:	68fb      	ldr	r3, [r7, #12]
    3144:	2b1f      	cmp	r3, #31
    3146:	d900      	bls.n	314a <MSS_GPIO_disable_irq+0x16>
    3148:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    314a:	68fb      	ldr	r3, [r7, #12]
    314c:	2b1f      	cmp	r3, #31
    314e:	d813      	bhi.n	3178 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    3150:	68fa      	ldr	r2, [r7, #12]
    3152:	f242 2374 	movw	r3, #8820	; 0x2274
    3156:	f2c0 0301 	movt	r3, #1
    315a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    315e:	681b      	ldr	r3, [r3, #0]
    3160:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    3162:	68fa      	ldr	r2, [r7, #12]
    3164:	f242 2374 	movw	r3, #8820	; 0x2274
    3168:	f2c0 0301 	movt	r3, #1
    316c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3170:	68ba      	ldr	r2, [r7, #8]
    3172:	f022 0208 	bic.w	r2, r2, #8
    3176:	601a      	str	r2, [r3, #0]
    }
}
    3178:	f107 0714 	add.w	r7, r7, #20
    317c:	46bd      	mov	sp, r7
    317e:	bc80      	pop	{r7}
    3180:	4770      	bx	lr
    3182:	bf00      	nop

00003184 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    3184:	b580      	push	{r7, lr}
    3186:	b084      	sub	sp, #16
    3188:	af00      	add	r7, sp, #0
    318a:	4603      	mov	r3, r0
    318c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    318e:	79fb      	ldrb	r3, [r7, #7]
    3190:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3192:	68fb      	ldr	r3, [r7, #12]
    3194:	2b1f      	cmp	r3, #31
    3196:	d900      	bls.n	319a <MSS_GPIO_clear_irq+0x16>
    3198:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    319a:	68fb      	ldr	r3, [r7, #12]
    319c:	2b1f      	cmp	r3, #31
    319e:	d815      	bhi.n	31cc <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    31a0:	f243 0300 	movw	r3, #12288	; 0x3000
    31a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    31a8:	68fa      	ldr	r2, [r7, #12]
    31aa:	f04f 0101 	mov.w	r1, #1
    31ae:	fa01 f202 	lsl.w	r2, r1, r2
    31b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    31b6:	68fa      	ldr	r2, [r7, #12]
    31b8:	f242 23f4 	movw	r3, #8948	; 0x22f4
    31bc:	f2c0 0301 	movt	r3, #1
    31c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    31c4:	b21b      	sxth	r3, r3
    31c6:	4618      	mov	r0, r3
    31c8:	f7ff fe5c 	bl	2e84 <NVIC_ClearPendingIRQ>
    }
}
    31cc:	f107 0710 	add.w	r7, r7, #16
    31d0:	46bd      	mov	sp, r7
    31d2:	bd80      	pop	{r7, pc}

000031d4 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    31d4:	b480      	push	{r7}
    31d6:	b085      	sub	sp, #20
    31d8:	af00      	add	r7, sp, #0
    31da:	4603      	mov	r3, r0
    31dc:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    31de:	f04f 0300 	mov.w	r3, #0
    31e2:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    31e4:	79fb      	ldrb	r3, [r7, #7]
    31e6:	2b00      	cmp	r3, #0
    31e8:	d000      	beq.n	31ec <ACE_get_channel_type+0x18>
    31ea:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    31ec:	79fb      	ldrb	r3, [r7, #7]
    31ee:	2b00      	cmp	r3, #0
    31f0:	d107      	bne.n	3202 <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    31f2:	79fa      	ldrb	r2, [r7, #7]
    31f4:	f240 53c0 	movw	r3, #1472	; 0x5c0
    31f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31fc:	5c9b      	ldrb	r3, [r3, r2]
    31fe:	73fb      	strb	r3, [r7, #15]
    3200:	e002      	b.n	3208 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    3202:	f04f 0300 	mov.w	r3, #0
    3206:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    3208:	7bfb      	ldrb	r3, [r7, #15]
}
    320a:	4618      	mov	r0, r3
    320c:	f107 0714 	add.w	r7, r7, #20
    3210:	46bd      	mov	sp, r7
    3212:	bc80      	pop	{r7}
    3214:	4770      	bx	lr
    3216:	bf00      	nop

00003218 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3218:	b480      	push	{r7}
    321a:	b085      	sub	sp, #20
    321c:	af00      	add	r7, sp, #0
    321e:	4602      	mov	r2, r0
    3220:	460b      	mov	r3, r1
    3222:	71fa      	strb	r2, [r7, #7]
    3224:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3226:	79fa      	ldrb	r2, [r7, #7]
    3228:	f240 0318 	movw	r3, #24
    322c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3230:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3234:	4413      	add	r3, r2
    3236:	791b      	ldrb	r3, [r3, #4]
    3238:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    323a:	7bbb      	ldrb	r3, [r7, #14]
    323c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3240:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    3242:	7bfb      	ldrb	r3, [r7, #15]
    3244:	f240 0210 	movw	r2, #16
    3248:	f2c2 0200 	movt	r2, #8192	; 0x2000
    324c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3250:	4413      	add	r3, r2
    3252:	885b      	ldrh	r3, [r3, #2]
    3254:	88ba      	ldrh	r2, [r7, #4]
    3256:	fb02 f203 	mul.w	r2, r2, r3
    325a:	7bf9      	ldrb	r1, [r7, #15]
    325c:	f240 0310 	movw	r3, #16
    3260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3264:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    3268:	fbb2 f3f3 	udiv	r3, r2, r3
    326c:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    326e:	68bb      	ldr	r3, [r7, #8]
}
    3270:	4618      	mov	r0, r3
    3272:	f107 0714 	add.w	r7, r7, #20
    3276:	46bd      	mov	sp, r7
    3278:	bc80      	pop	{r7}
    327a:	4770      	bx	lr

0000327c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    327c:	b480      	push	{r7}
    327e:	b087      	sub	sp, #28
    3280:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    3282:	f240 0300 	movw	r3, #0
    3286:	f2c4 0302 	movt	r3, #16386	; 0x4002
    328a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    328e:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    3290:	f240 0300 	movw	r3, #0
    3294:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3298:	f04f 0200 	mov.w	r2, #0
    329c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    32a0:	f04f 0300 	mov.w	r3, #0
    32a4:	71fb      	strb	r3, [r7, #7]
    32a6:	e039      	b.n	331c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    32a8:	79fb      	ldrb	r3, [r7, #7]
    32aa:	ea4f 0353 	mov.w	r3, r3, lsr #1
    32ae:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    32b0:	f240 0200 	movw	r2, #0
    32b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    32b8:	7c79      	ldrb	r1, [r7, #17]
    32ba:	460b      	mov	r3, r1
    32bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    32c0:	440b      	add	r3, r1
    32c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    32c6:	4413      	add	r3, r2
    32c8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    32cc:	791b      	ldrb	r3, [r3, #4]
    32ce:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    32d0:	79fb      	ldrb	r3, [r7, #7]
    32d2:	f003 0301 	and.w	r3, r3, #1
    32d6:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    32d8:	7cfb      	ldrb	r3, [r7, #19]
    32da:	2b00      	cmp	r3, #0
    32dc:	d00d      	beq.n	32fa <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    32de:	79f9      	ldrb	r1, [r7, #7]
    32e0:	7cbb      	ldrb	r3, [r7, #18]
    32e2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    32e6:	b2db      	uxtb	r3, r3
    32e8:	461a      	mov	r2, r3
    32ea:	f002 0203 	and.w	r2, r2, #3
    32ee:	f240 53b4 	movw	r3, #1460	; 0x5b4
    32f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32f6:	545a      	strb	r2, [r3, r1]
    32f8:	e00c      	b.n	3314 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    32fa:	79f9      	ldrb	r1, [r7, #7]
    32fc:	7cbb      	ldrb	r3, [r7, #18]
    32fe:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3302:	b2db      	uxtb	r3, r3
    3304:	461a      	mov	r2, r3
    3306:	f002 0203 	and.w	r2, r2, #3
    330a:	f240 53b4 	movw	r3, #1460	; 0x5b4
    330e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3312:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3314:	79fb      	ldrb	r3, [r7, #7]
    3316:	f103 0301 	add.w	r3, r3, #1
    331a:	71fb      	strb	r3, [r7, #7]
    331c:	79fb      	ldrb	r3, [r7, #7]
    331e:	2b09      	cmp	r3, #9
    3320:	d9c2      	bls.n	32a8 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    3322:	f04f 0300 	mov.w	r3, #0
    3326:	60bb      	str	r3, [r7, #8]
    3328:	e073      	b.n	3412 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    332a:	68ba      	ldr	r2, [r7, #8]
    332c:	f240 0318 	movw	r3, #24
    3330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3334:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3338:	4413      	add	r3, r2
    333a:	791b      	ldrb	r3, [r3, #4]
    333c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    333e:	7dba      	ldrb	r2, [r7, #22]
    3340:	f242 3364 	movw	r3, #9060	; 0x2364
    3344:	f2c0 0301 	movt	r3, #1
    3348:	5c9b      	ldrb	r3, [r3, r2]
    334a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    334c:	7dba      	ldrb	r2, [r7, #22]
    334e:	f242 3334 	movw	r3, #9012	; 0x2334
    3352:	f2c0 0301 	movt	r3, #1
    3356:	5c9b      	ldrb	r3, [r3, r2]
    3358:	2b01      	cmp	r3, #1
    335a:	d007      	beq.n	336c <ace_init_convert+0xf0>
    335c:	2b02      	cmp	r3, #2
    335e:	d027      	beq.n	33b0 <ace_init_convert+0x134>
    3360:	2b00      	cmp	r3, #0
    3362:	d147      	bne.n	33f4 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    3364:	f04f 0300 	mov.w	r3, #0
    3368:	75fb      	strb	r3, [r7, #23]
                break;
    336a:	e047      	b.n	33fc <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    336c:	7d3b      	ldrb	r3, [r7, #20]
    336e:	2bff      	cmp	r3, #255	; 0xff
    3370:	d100      	bne.n	3374 <ace_init_convert+0xf8>
    3372:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    3374:	f240 0200 	movw	r2, #0
    3378:	f2c4 0202 	movt	r2, #16386	; 0x4002
    337c:	7d39      	ldrb	r1, [r7, #20]
    337e:	460b      	mov	r3, r1
    3380:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3384:	440b      	add	r3, r1
    3386:	ea4f 1303 	mov.w	r3, r3, lsl #4
    338a:	4413      	add	r3, r2
    338c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3390:	7a1b      	ldrb	r3, [r3, #8]
    3392:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    3394:	7d7b      	ldrb	r3, [r7, #21]
    3396:	f003 0301 	and.w	r3, r3, #1
    339a:	b2db      	uxtb	r3, r3
    339c:	2b00      	cmp	r3, #0
    339e:	d003      	beq.n	33a8 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    33a0:	f04f 0300 	mov.w	r3, #0
    33a4:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    33a6:	e029      	b.n	33fc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    33a8:	f04f 0301 	mov.w	r3, #1
    33ac:	75fb      	strb	r3, [r7, #23]
                }
                break;
    33ae:	e025      	b.n	33fc <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    33b0:	7d3b      	ldrb	r3, [r7, #20]
    33b2:	2bff      	cmp	r3, #255	; 0xff
    33b4:	d100      	bne.n	33b8 <ace_init_convert+0x13c>
    33b6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    33b8:	f240 0200 	movw	r2, #0
    33bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    33c0:	7d39      	ldrb	r1, [r7, #20]
    33c2:	460b      	mov	r3, r1
    33c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33c8:	440b      	add	r3, r1
    33ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    33ce:	4413      	add	r3, r2
    33d0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    33d4:	791b      	ldrb	r3, [r3, #4]
    33d6:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    33d8:	7d7b      	ldrb	r3, [r7, #21]
    33da:	f003 0301 	and.w	r3, r3, #1
    33de:	b2db      	uxtb	r3, r3
    33e0:	2b00      	cmp	r3, #0
    33e2:	d003      	beq.n	33ec <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    33e4:	f04f 0300 	mov.w	r3, #0
    33e8:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    33ea:	e007      	b.n	33fc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    33ec:	f04f 0302 	mov.w	r3, #2
    33f0:	75fb      	strb	r3, [r7, #23]
                }
                break;
    33f2:	e003      	b.n	33fc <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    33f4:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    33f6:	f04f 0300 	mov.w	r3, #0
    33fa:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    33fc:	68ba      	ldr	r2, [r7, #8]
    33fe:	f240 53c0 	movw	r3, #1472	; 0x5c0
    3402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3406:	7df9      	ldrb	r1, [r7, #23]
    3408:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    340a:	68bb      	ldr	r3, [r7, #8]
    340c:	f103 0301 	add.w	r3, r3, #1
    3410:	60bb      	str	r3, [r7, #8]
    3412:	68bb      	ldr	r3, [r7, #8]
    3414:	2b00      	cmp	r3, #0
    3416:	dd88      	ble.n	332a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    3418:	f240 0300 	movw	r3, #0
    341c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3420:	68fa      	ldr	r2, [r7, #12]
    3422:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    3426:	f107 071c 	add.w	r7, r7, #28
    342a:	46bd      	mov	sp, r7
    342c:	bc80      	pop	{r7}
    342e:	4770      	bx	lr

00003430 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3430:	b480      	push	{r7}
    3432:	b08d      	sub	sp, #52	; 0x34
    3434:	af00      	add	r7, sp, #0
    3436:	4602      	mov	r2, r0
    3438:	460b      	mov	r3, r1
    343a:	71fa      	strb	r2, [r7, #7]
    343c:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    343e:	79fa      	ldrb	r2, [r7, #7]
    3440:	f240 0318 	movw	r3, #24
    3444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3448:	ea4f 1202 	mov.w	r2, r2, lsl #4
    344c:	4413      	add	r3, r2
    344e:	791b      	ldrb	r3, [r3, #4]
    3450:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    3452:	7cbb      	ldrb	r3, [r7, #18]
    3454:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3458:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    345a:	7cba      	ldrb	r2, [r7, #18]
    345c:	f242 3394 	movw	r3, #9108	; 0x2394
    3460:	f2c0 0301 	movt	r3, #1
    3464:	5c9b      	ldrb	r3, [r3, r2]
    3466:	2bff      	cmp	r3, #255	; 0xff
    3468:	d11c      	bne.n	34a4 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    346a:	7cfb      	ldrb	r3, [r7, #19]
    346c:	f240 0210 	movw	r2, #16
    3470:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3474:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3478:	4413      	add	r3, r2
    347a:	885b      	ldrh	r3, [r3, #2]
    347c:	88ba      	ldrh	r2, [r7, #4]
    347e:	fb02 f203 	mul.w	r2, r2, r3
    3482:	f240 1301 	movw	r3, #257	; 0x101
    3486:	f2c0 0310 	movt	r3, #16
    348a:	fba3 1302 	umull	r1, r3, r3, r2
    348e:	ebc3 0202 	rsb	r2, r3, r2
    3492:	ea4f 0252 	mov.w	r2, r2, lsr #1
    3496:	4413      	add	r3, r2
    3498:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    349c:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    349e:	697b      	ldr	r3, [r7, #20]
    34a0:	60fb      	str	r3, [r7, #12]
    34a2:	e03d      	b.n	3520 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    34a4:	7cba      	ldrb	r2, [r7, #18]
    34a6:	f242 33c4 	movw	r3, #9156	; 0x23c4
    34aa:	f2c0 0301 	movt	r3, #1
    34ae:	5c9b      	ldrb	r3, [r3, r2]
    34b0:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    34b2:	7efa      	ldrb	r2, [r7, #27]
    34b4:	f240 53b4 	movw	r3, #1460	; 0x5b4
    34b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34bc:	5c9b      	ldrb	r3, [r3, r2]
    34be:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    34c0:	88bb      	ldrh	r3, [r7, #4]
    34c2:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    34c4:	f640 73ff 	movw	r3, #4095	; 0xfff
    34c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    34ca:	7eba      	ldrb	r2, [r7, #26]
    34cc:	f242 33f4 	movw	r3, #9204	; 0x23f4
    34d0:	f2c0 0301 	movt	r3, #1
    34d4:	5c9b      	ldrb	r3, [r3, r2]
    34d6:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    34d8:	7eba      	ldrb	r2, [r7, #26]
    34da:	f242 33f8 	movw	r3, #9208	; 0x23f8
    34de:	f2c0 0301 	movt	r3, #1
    34e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    34e6:	b21b      	sxth	r3, r3
    34e8:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    34ea:	7cfb      	ldrb	r3, [r7, #19]
    34ec:	f240 0210 	movw	r2, #16
    34f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    34f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    34f8:	4413      	add	r3, r2
    34fa:	885b      	ldrh	r3, [r3, #2]
    34fc:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    34fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3500:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3502:	ebc3 0302 	rsb	r3, r3, r2
    3506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    3508:	6a39      	ldr	r1, [r7, #32]
    350a:	fb01 f202 	mul.w	r2, r1, r2
    350e:	fb02 f203 	mul.w	r2, r2, r3
    3512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3514:	fb92 f3f3 	sdiv	r3, r2, r3
    3518:	69fa      	ldr	r2, [r7, #28]
    351a:	ebc3 0302 	rsb	r3, r3, r2
    351e:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    3520:	68fb      	ldr	r3, [r7, #12]
}
    3522:	4618      	mov	r0, r3
    3524:	f107 0734 	add.w	r7, r7, #52	; 0x34
    3528:	46bd      	mov	sp, r7
    352a:	bc80      	pop	{r7}
    352c:	4770      	bx	lr
    352e:	bf00      	nop

00003530 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3530:	b580      	push	{r7, lr}
    3532:	b086      	sub	sp, #24
    3534:	af00      	add	r7, sp, #0
    3536:	4602      	mov	r2, r0
    3538:	460b      	mov	r3, r1
    353a:	71fa      	strb	r2, [r7, #7]
    353c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    353e:	f04f 0300 	mov.w	r3, #0
    3542:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3544:	79fb      	ldrb	r3, [r7, #7]
    3546:	2b00      	cmp	r3, #0
    3548:	d000      	beq.n	354c <ACE_convert_to_mA+0x1c>
    354a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    354c:	79fb      	ldrb	r3, [r7, #7]
    354e:	2b00      	cmp	r3, #0
    3550:	d142      	bne.n	35d8 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3552:	79fa      	ldrb	r2, [r7, #7]
    3554:	f240 0318 	movw	r3, #24
    3558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    355c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3560:	4413      	add	r3, r2
    3562:	791b      	ldrb	r3, [r3, #4]
    3564:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3566:	7bbb      	ldrb	r3, [r7, #14]
    3568:	2b2f      	cmp	r3, #47	; 0x2f
    356a:	d900      	bls.n	356e <ACE_convert_to_mA+0x3e>
    356c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    356e:	7bba      	ldrb	r2, [r7, #14]
    3570:	f242 3334 	movw	r3, #9012	; 0x2334
    3574:	f2c0 0301 	movt	r3, #1
    3578:	5c9b      	ldrb	r3, [r3, r2]
    357a:	2b01      	cmp	r3, #1
    357c:	d12c      	bne.n	35d8 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    357e:	7bbb      	ldrb	r3, [r7, #14]
    3580:	f003 0304 	and.w	r3, r3, #4
    3584:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3588:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    358a:	7bbb      	ldrb	r3, [r7, #14]
    358c:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3590:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3594:	b2db      	uxtb	r3, r3
    3596:	4413      	add	r3, r2
    3598:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    359a:	7bfb      	ldrb	r3, [r7, #15]
    359c:	2b03      	cmp	r3, #3
    359e:	d81b      	bhi.n	35d8 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    35a0:	7bfa      	ldrb	r2, [r7, #15]
    35a2:	f242 2308 	movw	r3, #8712	; 0x2208
    35a6:	f2c0 0301 	movt	r3, #1
    35aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    35ae:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    35b0:	79fa      	ldrb	r2, [r7, #7]
    35b2:	88bb      	ldrh	r3, [r7, #4]
    35b4:	4610      	mov	r0, r2
    35b6:	4619      	mov	r1, r3
    35b8:	f7ff ff3a 	bl	3430 <ACE_convert_to_mV>
    35bc:	4603      	mov	r3, r0
    35be:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    35c0:	697a      	ldr	r2, [r7, #20]
    35c2:	4613      	mov	r3, r2
    35c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    35c8:	4413      	add	r3, r2
    35ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    35ce:	461a      	mov	r2, r3
    35d0:	693b      	ldr	r3, [r7, #16]
    35d2:	fbb2 f3f3 	udiv	r3, r2, r3
    35d6:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    35d8:	68bb      	ldr	r3, [r7, #8]
}
    35da:	4618      	mov	r0, r3
    35dc:	f107 0718 	add.w	r7, r7, #24
    35e0:	46bd      	mov	sp, r7
    35e2:	bd80      	pop	{r7, pc}

000035e4 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    35e4:	b580      	push	{r7, lr}
    35e6:	b086      	sub	sp, #24
    35e8:	af00      	add	r7, sp, #0
    35ea:	4602      	mov	r2, r0
    35ec:	460b      	mov	r3, r1
    35ee:	71fa      	strb	r2, [r7, #7]
    35f0:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    35f2:	f04f 0300 	mov.w	r3, #0
    35f6:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    35f8:	79fb      	ldrb	r3, [r7, #7]
    35fa:	2b00      	cmp	r3, #0
    35fc:	d000      	beq.n	3600 <ACE_convert_to_uA+0x1c>
    35fe:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    3600:	79fb      	ldrb	r3, [r7, #7]
    3602:	2b00      	cmp	r3, #0
    3604:	d13f      	bne.n	3686 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3606:	79fa      	ldrb	r2, [r7, #7]
    3608:	f240 0318 	movw	r3, #24
    360c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3610:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3614:	4413      	add	r3, r2
    3616:	791b      	ldrb	r3, [r3, #4]
    3618:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    361a:	7bbb      	ldrb	r3, [r7, #14]
    361c:	2b2f      	cmp	r3, #47	; 0x2f
    361e:	d900      	bls.n	3622 <ACE_convert_to_uA+0x3e>
    3620:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3622:	7bba      	ldrb	r2, [r7, #14]
    3624:	f242 3334 	movw	r3, #9012	; 0x2334
    3628:	f2c0 0301 	movt	r3, #1
    362c:	5c9b      	ldrb	r3, [r3, r2]
    362e:	2b01      	cmp	r3, #1
    3630:	d129      	bne.n	3686 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3632:	7bbb      	ldrb	r3, [r7, #14]
    3634:	f003 0304 	and.w	r3, r3, #4
    3638:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    363c:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    363e:	7bbb      	ldrb	r3, [r7, #14]
    3640:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3644:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3648:	b2db      	uxtb	r3, r3
    364a:	4413      	add	r3, r2
    364c:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    364e:	7bfb      	ldrb	r3, [r7, #15]
    3650:	2b03      	cmp	r3, #3
    3652:	d818      	bhi.n	3686 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    3654:	7bfa      	ldrb	r2, [r7, #15]
    3656:	f242 2308 	movw	r3, #8712	; 0x2208
    365a:	f2c0 0301 	movt	r3, #1
    365e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3662:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3664:	79fa      	ldrb	r2, [r7, #7]
    3666:	88bb      	ldrh	r3, [r7, #4]
    3668:	4610      	mov	r0, r2
    366a:	4619      	mov	r1, r3
    366c:	f7ff fee0 	bl	3430 <ACE_convert_to_mV>
    3670:	4603      	mov	r3, r0
    3672:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    3674:	697b      	ldr	r3, [r7, #20]
    3676:	f644 6220 	movw	r2, #20000	; 0x4e20
    367a:	fb02 f203 	mul.w	r2, r2, r3
    367e:	693b      	ldr	r3, [r7, #16]
    3680:	fbb2 f3f3 	udiv	r3, r2, r3
    3684:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    3686:	68bb      	ldr	r3, [r7, #8]
}
    3688:	4618      	mov	r0, r3
    368a:	f107 0718 	add.w	r7, r7, #24
    368e:	46bd      	mov	sp, r7
    3690:	bd80      	pop	{r7, pc}
    3692:	bf00      	nop

00003694 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3694:	b580      	push	{r7, lr}
    3696:	b084      	sub	sp, #16
    3698:	af00      	add	r7, sp, #0
    369a:	4602      	mov	r2, r0
    369c:	460b      	mov	r3, r1
    369e:	71fa      	strb	r2, [r7, #7]
    36a0:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    36a2:	79fa      	ldrb	r2, [r7, #7]
    36a4:	88bb      	ldrh	r3, [r7, #4]
    36a6:	4610      	mov	r0, r2
    36a8:	4619      	mov	r1, r3
    36aa:	f7ff fec1 	bl	3430 <ACE_convert_to_mV>
    36ae:	4603      	mov	r3, r0
    36b0:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    36b2:	68fa      	ldr	r2, [r7, #12]
    36b4:	4613      	mov	r3, r2
    36b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36ba:	4413      	add	r3, r2
    36bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    36c0:	461a      	mov	r2, r3
    36c2:	f248 531f 	movw	r3, #34079	; 0x851f
    36c6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    36ca:	fba3 1302 	umull	r1, r3, r3, r2
    36ce:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    36d2:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    36d4:	68bb      	ldr	r3, [r7, #8]
}
    36d6:	4618      	mov	r0, r3
    36d8:	f107 0710 	add.w	r7, r7, #16
    36dc:	46bd      	mov	sp, r7
    36de:	bd80      	pop	{r7, pc}

000036e0 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    36e0:	b580      	push	{r7, lr}
    36e2:	b084      	sub	sp, #16
    36e4:	af00      	add	r7, sp, #0
    36e6:	4602      	mov	r2, r0
    36e8:	460b      	mov	r3, r1
    36ea:	71fa      	strb	r2, [r7, #7]
    36ec:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    36ee:	79fa      	ldrb	r2, [r7, #7]
    36f0:	88bb      	ldrh	r3, [r7, #4]
    36f2:	4610      	mov	r0, r2
    36f4:	4619      	mov	r1, r3
    36f6:	f7ff fe9b 	bl	3430 <ACE_convert_to_mV>
    36fa:	4603      	mov	r3, r0
    36fc:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    36fe:	68fb      	ldr	r3, [r7, #12]
    3700:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3704:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    3708:	f1a3 030b 	sub.w	r3, r3, #11
    370c:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    370e:	68bb      	ldr	r3, [r7, #8]
}
    3710:	4618      	mov	r0, r3
    3712:	f107 0710 	add.w	r7, r7, #16
    3716:	46bd      	mov	sp, r7
    3718:	bd80      	pop	{r7, pc}
    371a:	bf00      	nop

0000371c <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    371c:	b580      	push	{r7, lr}
    371e:	b084      	sub	sp, #16
    3720:	af00      	add	r7, sp, #0
    3722:	4602      	mov	r2, r0
    3724:	460b      	mov	r3, r1
    3726:	71fa      	strb	r2, [r7, #7]
    3728:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    372a:	79fa      	ldrb	r2, [r7, #7]
    372c:	88bb      	ldrh	r3, [r7, #4]
    372e:	4610      	mov	r0, r2
    3730:	4619      	mov	r1, r3
    3732:	f7ff ffaf 	bl	3694 <ACE_convert_to_Kelvin>
    3736:	4603      	mov	r3, r0
    3738:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    373a:	68fa      	ldr	r2, [r7, #12]
    373c:	4613      	mov	r3, r2
    373e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3742:	441a      	add	r2, r3
    3744:	f246 6367 	movw	r3, #26215	; 0x6667
    3748:	f2c6 6366 	movt	r3, #26214	; 0x6666
    374c:	fb83 1302 	smull	r1, r3, r3, r2
    3750:	ea4f 0163 	mov.w	r1, r3, asr #1
    3754:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3758:	ebc3 0301 	rsb	r3, r3, r1
    375c:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    3760:	f1a3 0303 	sub.w	r3, r3, #3
    3764:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    3766:	68fb      	ldr	r3, [r7, #12]
}
    3768:	4618      	mov	r0, r3
    376a:	f107 0710 	add.w	r7, r7, #16
    376e:	46bd      	mov	sp, r7
    3770:	bd80      	pop	{r7, pc}
    3772:	bf00      	nop

00003774 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    3774:	b480      	push	{r7}
    3776:	b085      	sub	sp, #20
    3778:	af00      	add	r7, sp, #0
    377a:	4603      	mov	r3, r0
    377c:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    377e:	f04f 0300 	mov.w	r3, #0
    3782:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    3784:	79fb      	ldrb	r3, [r7, #7]
    3786:	2b00      	cmp	r3, #0
    3788:	d109      	bne.n	379e <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    378a:	79fa      	ldrb	r2, [r7, #7]
    378c:	f240 0318 	movw	r3, #24
    3790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3794:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3798:	4413      	add	r3, r2
    379a:	681b      	ldr	r3, [r3, #0]
    379c:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    379e:	68fb      	ldr	r3, [r7, #12]
}
    37a0:	4618      	mov	r0, r3
    37a2:	f107 0714 	add.w	r7, r7, #20
    37a6:	46bd      	mov	sp, r7
    37a8:	bc80      	pop	{r7}
    37aa:	4770      	bx	lr

000037ac <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    37ac:	b480      	push	{r7}
    37ae:	b087      	sub	sp, #28
    37b0:	af00      	add	r7, sp, #0
    37b2:	4603      	mov	r3, r0
    37b4:	6039      	str	r1, [r7, #0]
    37b6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    37b8:	79fa      	ldrb	r2, [r7, #7]
    37ba:	f240 0318 	movw	r3, #24
    37be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37c2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    37c6:	4413      	add	r3, r2
    37c8:	791b      	ldrb	r3, [r3, #4]
    37ca:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    37cc:	7bbb      	ldrb	r3, [r7, #14]
    37ce:	ea4f 1313 	mov.w	r3, r3, lsr #4
    37d2:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    37d4:	7bfb      	ldrb	r3, [r7, #15]
    37d6:	f240 0210 	movw	r2, #16
    37da:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37e2:	4413      	add	r3, r2
    37e4:	885b      	ldrh	r3, [r3, #2]
    37e6:	461a      	mov	r2, r3
    37e8:	683b      	ldr	r3, [r7, #0]
    37ea:	429a      	cmp	r2, r3
    37ec:	d20a      	bcs.n	3804 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    37ee:	7bfa      	ldrb	r2, [r7, #15]
    37f0:	f240 0310 	movw	r3, #16
    37f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37f8:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    37fc:	f103 33ff 	add.w	r3, r3, #4294967295
    3800:	81bb      	strh	r3, [r7, #12]
    3802:	e01b      	b.n	383c <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    3804:	7bfb      	ldrb	r3, [r7, #15]
    3806:	f240 0210 	movw	r2, #16
    380a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    380e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3812:	4413      	add	r3, r2
    3814:	885b      	ldrh	r3, [r3, #2]
    3816:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    3818:	7bfa      	ldrb	r2, [r7, #15]
    381a:	f240 0310 	movw	r3, #16
    381e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3822:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    3826:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    3828:	697b      	ldr	r3, [r7, #20]
    382a:	f103 33ff 	add.w	r3, r3, #4294967295
    382e:	683a      	ldr	r2, [r7, #0]
    3830:	fb02 f203 	mul.w	r2, r2, r3
    3834:	693b      	ldr	r3, [r7, #16]
    3836:	fbb2 f3f3 	udiv	r3, r2, r3
    383a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    383c:	89bb      	ldrh	r3, [r7, #12]
}
    383e:	4618      	mov	r0, r3
    3840:	f107 071c 	add.w	r7, r7, #28
    3844:	46bd      	mov	sp, r7
    3846:	bc80      	pop	{r7}
    3848:	4770      	bx	lr
    384a:	bf00      	nop

0000384c <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    384c:	b480      	push	{r7}
    384e:	b085      	sub	sp, #20
    3850:	af00      	add	r7, sp, #0
    3852:	4603      	mov	r3, r0
    3854:	6039      	str	r1, [r7, #0]
    3856:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3858:	79fa      	ldrb	r2, [r7, #7]
    385a:	f240 0318 	movw	r3, #24
    385e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3862:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3866:	4413      	add	r3, r2
    3868:	791b      	ldrb	r3, [r3, #4]
    386a:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    386c:	7bbb      	ldrb	r3, [r7, #14]
    386e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3872:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3874:	7bfb      	ldrb	r3, [r7, #15]
    3876:	f240 0210 	movw	r2, #16
    387a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    387e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3882:	4413      	add	r3, r2
    3884:	885b      	ldrh	r3, [r3, #2]
    3886:	461a      	mov	r2, r3
    3888:	683b      	ldr	r3, [r7, #0]
    388a:	429a      	cmp	r2, r3
    388c:	d203      	bcs.n	3896 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    388e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3892:	81bb      	strh	r3, [r7, #12]
    3894:	e011      	b.n	38ba <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3896:	683a      	ldr	r2, [r7, #0]
    3898:	4613      	mov	r3, r2
    389a:	ea4f 3303 	mov.w	r3, r3, lsl #12
    389e:	ebc2 0103 	rsb	r1, r2, r3
    38a2:	7bfb      	ldrb	r3, [r7, #15]
    38a4:	f240 0210 	movw	r2, #16
    38a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38b0:	4413      	add	r3, r2
    38b2:	885b      	ldrh	r3, [r3, #2]
    38b4:	fbb1 f3f3 	udiv	r3, r1, r3
    38b8:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    38ba:	89bb      	ldrh	r3, [r7, #12]
}
    38bc:	4618      	mov	r0, r3
    38be:	f107 0714 	add.w	r7, r7, #20
    38c2:	46bd      	mov	sp, r7
    38c4:	bc80      	pop	{r7}
    38c6:	4770      	bx	lr

000038c8 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    38c8:	b480      	push	{r7}
    38ca:	b08b      	sub	sp, #44	; 0x2c
    38cc:	af00      	add	r7, sp, #0
    38ce:	4603      	mov	r3, r0
    38d0:	6039      	str	r1, [r7, #0]
    38d2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    38d4:	79fa      	ldrb	r2, [r7, #7]
    38d6:	f240 0318 	movw	r3, #24
    38da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38de:	ea4f 1202 	mov.w	r2, r2, lsl #4
    38e2:	4413      	add	r3, r2
    38e4:	791b      	ldrb	r3, [r3, #4]
    38e6:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    38e8:	7abb      	ldrb	r3, [r7, #10]
    38ea:	ea4f 1313 	mov.w	r3, r3, lsr #4
    38ee:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    38f0:	7aba      	ldrb	r2, [r7, #10]
    38f2:	f242 3394 	movw	r3, #9108	; 0x2394
    38f6:	f2c0 0301 	movt	r3, #1
    38fa:	5c9b      	ldrb	r3, [r3, r2]
    38fc:	2bff      	cmp	r3, #255	; 0xff
    38fe:	d11b      	bne.n	3938 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    3900:	683b      	ldr	r3, [r7, #0]
    3902:	2b00      	cmp	r3, #0
    3904:	dd02      	ble.n	390c <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    3906:	683b      	ldr	r3, [r7, #0]
    3908:	60fb      	str	r3, [r7, #12]
    390a:	e002      	b.n	3912 <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    390c:	f04f 0300 	mov.w	r3, #0
    3910:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3912:	68fa      	ldr	r2, [r7, #12]
    3914:	4613      	mov	r3, r2
    3916:	ea4f 3303 	mov.w	r3, r3, lsl #12
    391a:	ebc2 0103 	rsb	r1, r2, r3
    391e:	7afb      	ldrb	r3, [r7, #11]
    3920:	f240 0210 	movw	r2, #16
    3924:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3928:	ea4f 0383 	mov.w	r3, r3, lsl #2
    392c:	4413      	add	r3, r2
    392e:	885b      	ldrh	r3, [r3, #2]
    3930:	fbb1 f3f3 	udiv	r3, r1, r3
    3934:	813b      	strh	r3, [r7, #8]
    3936:	e03f      	b.n	39b8 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    3938:	7aba      	ldrb	r2, [r7, #10]
    393a:	f242 33c4 	movw	r3, #9156	; 0x23c4
    393e:	f2c0 0301 	movt	r3, #1
    3942:	5c9b      	ldrb	r3, [r3, r2]
    3944:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    3946:	7cba      	ldrb	r2, [r7, #18]
    3948:	f240 53b4 	movw	r3, #1460	; 0x5b4
    394c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3950:	5c9b      	ldrb	r3, [r3, r2]
    3952:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    3954:	f640 73ff 	movw	r3, #4095	; 0xfff
    3958:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    395a:	7cfa      	ldrb	r2, [r7, #19]
    395c:	f242 33f4 	movw	r3, #9204	; 0x23f4
    3960:	f2c0 0301 	movt	r3, #1
    3964:	5c9b      	ldrb	r3, [r3, r2]
    3966:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    3968:	7cfa      	ldrb	r2, [r7, #19]
    396a:	f242 33f8 	movw	r3, #9208	; 0x23f8
    396e:	f2c0 0301 	movt	r3, #1
    3972:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3976:	b21b      	sxth	r3, r3
    3978:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    397a:	7afb      	ldrb	r3, [r7, #11]
    397c:	f240 0210 	movw	r2, #16
    3980:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3984:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3988:	4413      	add	r3, r2
    398a:	885b      	ldrh	r3, [r3, #2]
    398c:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    398e:	697a      	ldr	r2, [r7, #20]
    3990:	683b      	ldr	r3, [r7, #0]
    3992:	ebc3 0302 	rsb	r3, r3, r2
    3996:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    3998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    399a:	b29a      	uxth	r2, r3
    399c:	69bb      	ldr	r3, [r7, #24]
    399e:	6a79      	ldr	r1, [r7, #36]	; 0x24
    39a0:	fb01 f103 	mul.w	r1, r1, r3
    39a4:	69fb      	ldr	r3, [r7, #28]
    39a6:	fbb1 f1f3 	udiv	r1, r1, r3
    39aa:	6a3b      	ldr	r3, [r7, #32]
    39ac:	fbb1 f3f3 	udiv	r3, r1, r3
    39b0:	b29b      	uxth	r3, r3
    39b2:	ebc3 0302 	rsb	r3, r3, r2
    39b6:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    39b8:	893a      	ldrh	r2, [r7, #8]
    39ba:	f640 73ff 	movw	r3, #4095	; 0xfff
    39be:	429a      	cmp	r2, r3
    39c0:	d902      	bls.n	39c8 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    39c2:	f640 73ff 	movw	r3, #4095	; 0xfff
    39c6:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    39c8:	893b      	ldrh	r3, [r7, #8]
}
    39ca:	4618      	mov	r0, r3
    39cc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    39d0:	46bd      	mov	sp, r7
    39d2:	bc80      	pop	{r7}
    39d4:	4770      	bx	lr
    39d6:	bf00      	nop

000039d8 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    39d8:	b580      	push	{r7, lr}
    39da:	b086      	sub	sp, #24
    39dc:	af00      	add	r7, sp, #0
    39de:	4603      	mov	r3, r0
    39e0:	6039      	str	r1, [r7, #0]
    39e2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    39e4:	f04f 0300 	mov.w	r3, #0
    39e8:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    39ea:	f04f 0301 	mov.w	r3, #1
    39ee:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    39f0:	79fb      	ldrb	r3, [r7, #7]
    39f2:	2b00      	cmp	r3, #0
    39f4:	d000      	beq.n	39f8 <ACE_convert_from_mA+0x20>
    39f6:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    39f8:	79fa      	ldrb	r2, [r7, #7]
    39fa:	f240 0318 	movw	r3, #24
    39fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a02:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3a06:	4413      	add	r3, r2
    3a08:	791b      	ldrb	r3, [r3, #4]
    3a0a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3a0c:	7dbb      	ldrb	r3, [r7, #22]
    3a0e:	2b2f      	cmp	r3, #47	; 0x2f
    3a10:	d900      	bls.n	3a14 <ACE_convert_from_mA+0x3c>
    3a12:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3a14:	7dba      	ldrb	r2, [r7, #22]
    3a16:	f242 3334 	movw	r3, #9012	; 0x2334
    3a1a:	f2c0 0301 	movt	r3, #1
    3a1e:	5c9b      	ldrb	r3, [r3, r2]
    3a20:	2b01      	cmp	r3, #1
    3a22:	d134      	bne.n	3a8e <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3a24:	7dbb      	ldrb	r3, [r7, #22]
    3a26:	f003 0304 	and.w	r3, r3, #4
    3a2a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3a2e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3a30:	7dbb      	ldrb	r3, [r7, #22]
    3a32:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3a36:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3a3a:	b2db      	uxtb	r3, r3
    3a3c:	4413      	add	r3, r2
    3a3e:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3a40:	7dfb      	ldrb	r3, [r7, #23]
    3a42:	2b03      	cmp	r3, #3
    3a44:	d823      	bhi.n	3a8e <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3a46:	7dfa      	ldrb	r2, [r7, #23]
    3a48:	f242 2308 	movw	r3, #8712	; 0x2208
    3a4c:	f2c0 0301 	movt	r3, #1
    3a50:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3a54:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    3a56:	683b      	ldr	r3, [r7, #0]
    3a58:	693a      	ldr	r2, [r7, #16]
    3a5a:	fb02 f203 	mul.w	r2, r2, r3
    3a5e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3a62:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3a66:	fba3 1302 	umull	r1, r3, r3, r2
    3a6a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3a6e:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3a70:	79fb      	ldrb	r3, [r7, #7]
    3a72:	4618      	mov	r0, r3
    3a74:	68f9      	ldr	r1, [r7, #12]
    3a76:	f7ff fee9 	bl	384c <convert_mV_to_ppe_value>
    3a7a:	4603      	mov	r3, r0
    3a7c:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3a7e:	897a      	ldrh	r2, [r7, #10]
    3a80:	f640 73ff 	movw	r3, #4095	; 0xfff
    3a84:	429a      	cmp	r2, r3
    3a86:	d902      	bls.n	3a8e <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3a88:	f640 73ff 	movw	r3, #4095	; 0xfff
    3a8c:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3a8e:	897b      	ldrh	r3, [r7, #10]
}
    3a90:	4618      	mov	r0, r3
    3a92:	f107 0718 	add.w	r7, r7, #24
    3a96:	46bd      	mov	sp, r7
    3a98:	bd80      	pop	{r7, pc}
    3a9a:	bf00      	nop

00003a9c <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3a9c:	b580      	push	{r7, lr}
    3a9e:	b086      	sub	sp, #24
    3aa0:	af00      	add	r7, sp, #0
    3aa2:	4603      	mov	r3, r0
    3aa4:	6039      	str	r1, [r7, #0]
    3aa6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3aa8:	f04f 0300 	mov.w	r3, #0
    3aac:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3aae:	f04f 0301 	mov.w	r3, #1
    3ab2:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3ab4:	79fb      	ldrb	r3, [r7, #7]
    3ab6:	2b00      	cmp	r3, #0
    3ab8:	d000      	beq.n	3abc <ACE_convert_from_uA+0x20>
    3aba:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3abc:	79fa      	ldrb	r2, [r7, #7]
    3abe:	f240 0318 	movw	r3, #24
    3ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ac6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3aca:	4413      	add	r3, r2
    3acc:	791b      	ldrb	r3, [r3, #4]
    3ace:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3ad0:	7dbb      	ldrb	r3, [r7, #22]
    3ad2:	2b2f      	cmp	r3, #47	; 0x2f
    3ad4:	d900      	bls.n	3ad8 <ACE_convert_from_uA+0x3c>
    3ad6:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3ad8:	7dba      	ldrb	r2, [r7, #22]
    3ada:	f242 3334 	movw	r3, #9012	; 0x2334
    3ade:	f2c0 0301 	movt	r3, #1
    3ae2:	5c9b      	ldrb	r3, [r3, r2]
    3ae4:	2b01      	cmp	r3, #1
    3ae6:	d134      	bne.n	3b52 <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3ae8:	7dbb      	ldrb	r3, [r7, #22]
    3aea:	f003 0304 	and.w	r3, r3, #4
    3aee:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3af2:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3af4:	7dbb      	ldrb	r3, [r7, #22]
    3af6:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3afa:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3afe:	b2db      	uxtb	r3, r3
    3b00:	4413      	add	r3, r2
    3b02:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3b04:	7dfb      	ldrb	r3, [r7, #23]
    3b06:	2b03      	cmp	r3, #3
    3b08:	d823      	bhi.n	3b52 <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3b0a:	7dfa      	ldrb	r2, [r7, #23]
    3b0c:	f242 2308 	movw	r3, #8712	; 0x2208
    3b10:	f2c0 0301 	movt	r3, #1
    3b14:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3b18:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    3b1a:	683b      	ldr	r3, [r7, #0]
    3b1c:	693a      	ldr	r2, [r7, #16]
    3b1e:	fb02 f203 	mul.w	r2, r2, r3
    3b22:	f241 7359 	movw	r3, #5977	; 0x1759
    3b26:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    3b2a:	fba3 1302 	umull	r1, r3, r3, r2
    3b2e:	ea4f 3393 	mov.w	r3, r3, lsr #14
    3b32:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3b34:	79fb      	ldrb	r3, [r7, #7]
    3b36:	4618      	mov	r0, r3
    3b38:	68f9      	ldr	r1, [r7, #12]
    3b3a:	f7ff fe87 	bl	384c <convert_mV_to_ppe_value>
    3b3e:	4603      	mov	r3, r0
    3b40:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3b42:	897a      	ldrh	r2, [r7, #10]
    3b44:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b48:	429a      	cmp	r2, r3
    3b4a:	d902      	bls.n	3b52 <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3b4c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b50:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3b52:	897b      	ldrh	r3, [r7, #10]
}
    3b54:	4618      	mov	r0, r3
    3b56:	f107 0718 	add.w	r7, r7, #24
    3b5a:	46bd      	mov	sp, r7
    3b5c:	bd80      	pop	{r7, pc}
    3b5e:	bf00      	nop

00003b60 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3b60:	b580      	push	{r7, lr}
    3b62:	b084      	sub	sp, #16
    3b64:	af00      	add	r7, sp, #0
    3b66:	4603      	mov	r3, r0
    3b68:	6039      	str	r1, [r7, #0]
    3b6a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    3b6c:	683a      	ldr	r2, [r7, #0]
    3b6e:	4613      	mov	r3, r2
    3b70:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b74:	4413      	add	r3, r2
    3b76:	ea4f 0283 	mov.w	r2, r3, lsl #2
    3b7a:	441a      	add	r2, r3
    3b7c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3b80:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3b84:	fba3 1302 	umull	r1, r3, r3, r2
    3b88:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3b8c:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3b8e:	79fb      	ldrb	r3, [r7, #7]
    3b90:	4618      	mov	r0, r3
    3b92:	68f9      	ldr	r1, [r7, #12]
    3b94:	f7ff fe5a 	bl	384c <convert_mV_to_ppe_value>
    3b98:	4603      	mov	r3, r0
    3b9a:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3b9c:	897a      	ldrh	r2, [r7, #10]
    3b9e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3ba2:	429a      	cmp	r2, r3
    3ba4:	d902      	bls.n	3bac <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3ba6:	f640 73ff 	movw	r3, #4095	; 0xfff
    3baa:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3bac:	897b      	ldrh	r3, [r7, #10]
}
    3bae:	4618      	mov	r0, r3
    3bb0:	f107 0710 	add.w	r7, r7, #16
    3bb4:	46bd      	mov	sp, r7
    3bb6:	bd80      	pop	{r7, pc}

00003bb8 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3bb8:	b580      	push	{r7, lr}
    3bba:	b084      	sub	sp, #16
    3bbc:	af00      	add	r7, sp, #0
    3bbe:	4603      	mov	r3, r0
    3bc0:	6039      	str	r1, [r7, #0]
    3bc2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    3bc4:	683b      	ldr	r3, [r7, #0]
    3bc6:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    3bca:	f103 030b 	add.w	r3, r3, #11
    3bce:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    3bd0:	683b      	ldr	r3, [r7, #0]
    3bd2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3bd6:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3bd8:	79fb      	ldrb	r3, [r7, #7]
    3bda:	4618      	mov	r0, r3
    3bdc:	68f9      	ldr	r1, [r7, #12]
    3bde:	f7ff fe35 	bl	384c <convert_mV_to_ppe_value>
    3be2:	4603      	mov	r3, r0
    3be4:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3be6:	897a      	ldrh	r2, [r7, #10]
    3be8:	f640 73ff 	movw	r3, #4095	; 0xfff
    3bec:	429a      	cmp	r2, r3
    3bee:	d902      	bls.n	3bf6 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3bf0:	f640 73ff 	movw	r3, #4095	; 0xfff
    3bf4:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3bf6:	897b      	ldrh	r3, [r7, #10]
}
    3bf8:	4618      	mov	r0, r3
    3bfa:	f107 0710 	add.w	r7, r7, #16
    3bfe:	46bd      	mov	sp, r7
    3c00:	bd80      	pop	{r7, pc}
    3c02:	bf00      	nop

00003c04 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3c04:	b580      	push	{r7, lr}
    3c06:	b084      	sub	sp, #16
    3c08:	af00      	add	r7, sp, #0
    3c0a:	4603      	mov	r3, r0
    3c0c:	6039      	str	r1, [r7, #0]
    3c0e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    3c10:	683b      	ldr	r3, [r7, #0]
    3c12:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    3c16:	f103 0303 	add.w	r3, r3, #3
    3c1a:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    3c1c:	683b      	ldr	r3, [r7, #0]
    3c1e:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    3c20:	68fa      	ldr	r2, [r7, #12]
    3c22:	4613      	mov	r3, r2
    3c24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c28:	441a      	add	r2, r3
    3c2a:	f648 6339 	movw	r3, #36409	; 0x8e39
    3c2e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    3c32:	fba3 1302 	umull	r1, r3, r3, r2
    3c36:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3c3a:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3c3c:	79fb      	ldrb	r3, [r7, #7]
    3c3e:	4618      	mov	r0, r3
    3c40:	68f9      	ldr	r1, [r7, #12]
    3c42:	f7ff ff8d 	bl	3b60 <ACE_convert_from_Kelvin>
    3c46:	4603      	mov	r3, r0
    3c48:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3c4a:	897a      	ldrh	r2, [r7, #10]
    3c4c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c50:	429a      	cmp	r2, r3
    3c52:	d902      	bls.n	3c5a <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3c54:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c58:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3c5a:	897b      	ldrh	r3, [r7, #10]
}
    3c5c:	4618      	mov	r0, r3
    3c5e:	f107 0710 	add.w	r7, r7, #16
    3c62:	46bd      	mov	sp, r7
    3c64:	bd80      	pop	{r7, pc}
    3c66:	bf00      	nop

00003c68 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    3c68:	b480      	push	{r7}
    3c6a:	b085      	sub	sp, #20
    3c6c:	af00      	add	r7, sp, #0
    3c6e:	6078      	str	r0, [r7, #4]
    3c70:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    3c72:	687b      	ldr	r3, [r7, #4]
    3c74:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3c78:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    3c7a:	683b      	ldr	r3, [r7, #0]
    3c7c:	2b00      	cmp	r3, #0
    3c7e:	d005      	beq.n	3c8c <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3c80:	687b      	ldr	r3, [r7, #4]
    3c82:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3c86:	b2da      	uxtb	r2, r3
    3c88:	683b      	ldr	r3, [r7, #0]
    3c8a:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    3c8c:	89fb      	ldrh	r3, [r7, #14]
}
    3c8e:	4618      	mov	r0, r3
    3c90:	f107 0714 	add.w	r7, r7, #20
    3c94:	46bd      	mov	sp, r7
    3c96:	bc80      	pop	{r7}
    3c98:	4770      	bx	lr
    3c9a:	bf00      	nop

00003c9c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3c9c:	b480      	push	{r7}
    3c9e:	b083      	sub	sp, #12
    3ca0:	af00      	add	r7, sp, #0
    3ca2:	4603      	mov	r3, r0
    3ca4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3ca6:	f24e 1300 	movw	r3, #57600	; 0xe100
    3caa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3cae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3cb2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3cb6:	88f9      	ldrh	r1, [r7, #6]
    3cb8:	f001 011f 	and.w	r1, r1, #31
    3cbc:	f04f 0001 	mov.w	r0, #1
    3cc0:	fa00 f101 	lsl.w	r1, r0, r1
    3cc4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3ccc:	f107 070c 	add.w	r7, r7, #12
    3cd0:	46bd      	mov	sp, r7
    3cd2:	bc80      	pop	{r7}
    3cd4:	4770      	bx	lr
    3cd6:	bf00      	nop

00003cd8 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3cd8:	b480      	push	{r7}
    3cda:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3cdc:	46bd      	mov	sp, r7
    3cde:	bc80      	pop	{r7}
    3ce0:	4770      	bx	lr
    3ce2:	bf00      	nop

00003ce4 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    3ce4:	b480      	push	{r7}
    3ce6:	b085      	sub	sp, #20
    3ce8:	af00      	add	r7, sp, #0
    3cea:	4603      	mov	r3, r0
    3cec:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    3cee:	f04f 0300 	mov.w	r3, #0
    3cf2:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    3cf4:	68fb      	ldr	r3, [r7, #12]
}
    3cf6:	4618      	mov	r0, r3
    3cf8:	f107 0714 	add.w	r7, r7, #20
    3cfc:	46bd      	mov	sp, r7
    3cfe:	bc80      	pop	{r7}
    3d00:	4770      	bx	lr
    3d02:	bf00      	nop

00003d04 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    3d04:	b480      	push	{r7}
    3d06:	b085      	sub	sp, #20
    3d08:	af00      	add	r7, sp, #0
    3d0a:	4603      	mov	r3, r0
    3d0c:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    3d0e:	f04f 0300 	mov.w	r3, #0
    3d12:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    3d14:	68fb      	ldr	r3, [r7, #12]
}
    3d16:	4618      	mov	r0, r3
    3d18:	f107 0714 	add.w	r7, r7, #20
    3d1c:	46bd      	mov	sp, r7
    3d1e:	bc80      	pop	{r7}
    3d20:	4770      	bx	lr
    3d22:	bf00      	nop

00003d24 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    3d24:	b480      	push	{r7}
    3d26:	b083      	sub	sp, #12
    3d28:	af00      	add	r7, sp, #0
    3d2a:	4602      	mov	r2, r0
    3d2c:	460b      	mov	r3, r1
    3d2e:	71fa      	strb	r2, [r7, #7]
    3d30:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    3d32:	f107 070c 	add.w	r7, r7, #12
    3d36:	46bd      	mov	sp, r7
    3d38:	bc80      	pop	{r7}
    3d3a:	4770      	bx	lr

00003d3c <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3d3c:	b480      	push	{r7}
    3d3e:	b083      	sub	sp, #12
    3d40:	af00      	add	r7, sp, #0
    3d42:	4602      	mov	r2, r0
    3d44:	460b      	mov	r3, r1
    3d46:	71fa      	strb	r2, [r7, #7]
    3d48:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3d4a:	f107 070c 	add.w	r7, r7, #12
    3d4e:	46bd      	mov	sp, r7
    3d50:	bc80      	pop	{r7}
    3d52:	4770      	bx	lr

00003d54 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3d54:	b480      	push	{r7}
    3d56:	b083      	sub	sp, #12
    3d58:	af00      	add	r7, sp, #0
    3d5a:	4602      	mov	r2, r0
    3d5c:	460b      	mov	r3, r1
    3d5e:	71fa      	strb	r2, [r7, #7]
    3d60:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3d62:	f107 070c 	add.w	r7, r7, #12
    3d66:	46bd      	mov	sp, r7
    3d68:	bc80      	pop	{r7}
    3d6a:	4770      	bx	lr

00003d6c <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    3d6c:	b480      	push	{r7}
    3d6e:	b083      	sub	sp, #12
    3d70:	af00      	add	r7, sp, #0
    3d72:	4602      	mov	r2, r0
    3d74:	460b      	mov	r3, r1
    3d76:	71fa      	strb	r2, [r7, #7]
    3d78:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    3d7a:	f107 070c 	add.w	r7, r7, #12
    3d7e:	46bd      	mov	sp, r7
    3d80:	bc80      	pop	{r7}
    3d82:	4770      	bx	lr

00003d84 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    3d84:	b480      	push	{r7}
    3d86:	b083      	sub	sp, #12
    3d88:	af00      	add	r7, sp, #0
    3d8a:	4602      	mov	r2, r0
    3d8c:	460b      	mov	r3, r1
    3d8e:	71fa      	strb	r2, [r7, #7]
    3d90:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    3d92:	f107 070c 	add.w	r7, r7, #12
    3d96:	46bd      	mov	sp, r7
    3d98:	bc80      	pop	{r7}
    3d9a:	4770      	bx	lr

00003d9c <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    3d9c:	b480      	push	{r7}
    3d9e:	b085      	sub	sp, #20
    3da0:	af00      	add	r7, sp, #0
    3da2:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3da4:	f04f 0300 	mov.w	r3, #0
    3da8:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    3daa:	7bfb      	ldrb	r3, [r7, #15]
}
    3dac:	4618      	mov	r0, r3
    3dae:	f107 0714 	add.w	r7, r7, #20
    3db2:	46bd      	mov	sp, r7
    3db4:	bc80      	pop	{r7}
    3db6:	4770      	bx	lr

00003db8 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    3db8:	b480      	push	{r7}
    3dba:	b085      	sub	sp, #20
    3dbc:	af00      	add	r7, sp, #0
    3dbe:	4603      	mov	r3, r0
    3dc0:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    3dc2:	f04f 33ff 	mov.w	r3, #4294967295
    3dc6:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    3dc8:	68fb      	ldr	r3, [r7, #12]
}
    3dca:	4618      	mov	r0, r3
    3dcc:	f107 0714 	add.w	r7, r7, #20
    3dd0:	46bd      	mov	sp, r7
    3dd2:	bc80      	pop	{r7}
    3dd4:	4770      	bx	lr
    3dd6:	bf00      	nop

00003dd8 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    3dd8:	b480      	push	{r7}
    3dda:	b085      	sub	sp, #20
    3ddc:	af00      	add	r7, sp, #0
    3dde:	4603      	mov	r3, r0
    3de0:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    3de2:	f04f 0300 	mov.w	r3, #0
    3de6:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    3de8:	68fb      	ldr	r3, [r7, #12]
}
    3dea:	4618      	mov	r0, r3
    3dec:	f107 0714 	add.w	r7, r7, #20
    3df0:	46bd      	mov	sp, r7
    3df2:	bc80      	pop	{r7}
    3df4:	4770      	bx	lr
    3df6:	bf00      	nop

00003df8 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    3df8:	b480      	push	{r7}
    3dfa:	b085      	sub	sp, #20
    3dfc:	af00      	add	r7, sp, #0
    3dfe:	4603      	mov	r3, r0
    3e00:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    3e02:	f04f 0301 	mov.w	r3, #1
    3e06:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    3e08:	7bfb      	ldrb	r3, [r7, #15]
}
    3e0a:	4618      	mov	r0, r3
    3e0c:	f107 0714 	add.w	r7, r7, #20
    3e10:	46bd      	mov	sp, r7
    3e12:	bc80      	pop	{r7}
    3e14:	4770      	bx	lr
    3e16:	bf00      	nop

00003e18 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    3e18:	b480      	push	{r7}
    3e1a:	b085      	sub	sp, #20
    3e1c:	af00      	add	r7, sp, #0
    3e1e:	4603      	mov	r3, r0
    3e20:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    3e22:	f04f 0300 	mov.w	r3, #0
    3e26:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    3e28:	68fb      	ldr	r3, [r7, #12]
}
    3e2a:	4618      	mov	r0, r3
    3e2c:	f107 0714 	add.w	r7, r7, #20
    3e30:	46bd      	mov	sp, r7
    3e32:	bc80      	pop	{r7}
    3e34:	4770      	bx	lr
    3e36:	bf00      	nop

00003e38 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3e38:	b480      	push	{r7}
    3e3a:	b085      	sub	sp, #20
    3e3c:	af00      	add	r7, sp, #0
    3e3e:	4603      	mov	r3, r0
    3e40:	6039      	str	r1, [r7, #0]
    3e42:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3e44:	f04f 0300 	mov.w	r3, #0
    3e48:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    3e4a:	7bfb      	ldrb	r3, [r7, #15]
}
    3e4c:	4618      	mov	r0, r3
    3e4e:	f107 0714 	add.w	r7, r7, #20
    3e52:	46bd      	mov	sp, r7
    3e54:	bc80      	pop	{r7}
    3e56:	4770      	bx	lr

00003e58 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3e58:	b480      	push	{r7}
    3e5a:	b085      	sub	sp, #20
    3e5c:	af00      	add	r7, sp, #0
    3e5e:	4603      	mov	r3, r0
    3e60:	6039      	str	r1, [r7, #0]
    3e62:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3e64:	f04f 0300 	mov.w	r3, #0
    3e68:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    3e6a:	7bfb      	ldrb	r3, [r7, #15]
}
    3e6c:	4618      	mov	r0, r3
    3e6e:	f107 0714 	add.w	r7, r7, #20
    3e72:	46bd      	mov	sp, r7
    3e74:	bc80      	pop	{r7}
    3e76:	4770      	bx	lr

00003e78 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3e78:	b480      	push	{r7}
    3e7a:	b083      	sub	sp, #12
    3e7c:	af00      	add	r7, sp, #0
    3e7e:	4603      	mov	r3, r0
    3e80:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3e82:	f107 070c 	add.w	r7, r7, #12
    3e86:	46bd      	mov	sp, r7
    3e88:	bc80      	pop	{r7}
    3e8a:	4770      	bx	lr

00003e8c <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3e8c:	b480      	push	{r7}
    3e8e:	b083      	sub	sp, #12
    3e90:	af00      	add	r7, sp, #0
    3e92:	4603      	mov	r3, r0
    3e94:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3e96:	f107 070c 	add.w	r7, r7, #12
    3e9a:	46bd      	mov	sp, r7
    3e9c:	bc80      	pop	{r7}
    3e9e:	4770      	bx	lr

00003ea0 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3ea0:	b480      	push	{r7}
    3ea2:	b083      	sub	sp, #12
    3ea4:	af00      	add	r7, sp, #0
    3ea6:	4603      	mov	r3, r0
    3ea8:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    3eaa:	f107 070c 	add.w	r7, r7, #12
    3eae:	46bd      	mov	sp, r7
    3eb0:	bc80      	pop	{r7}
    3eb2:	4770      	bx	lr

00003eb4 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3eb4:	b480      	push	{r7}
    3eb6:	b083      	sub	sp, #12
    3eb8:	af00      	add	r7, sp, #0
    3eba:	4603      	mov	r3, r0
    3ebc:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3ebe:	f107 070c 	add.w	r7, r7, #12
    3ec2:	46bd      	mov	sp, r7
    3ec4:	bc80      	pop	{r7}
    3ec6:	4770      	bx	lr

00003ec8 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3ec8:	b480      	push	{r7}
    3eca:	b083      	sub	sp, #12
    3ecc:	af00      	add	r7, sp, #0
    3ece:	4603      	mov	r3, r0
    3ed0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3ed2:	f107 070c 	add.w	r7, r7, #12
    3ed6:	46bd      	mov	sp, r7
    3ed8:	bc80      	pop	{r7}
    3eda:	4770      	bx	lr

00003edc <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3edc:	b480      	push	{r7}
    3ede:	b083      	sub	sp, #12
    3ee0:	af00      	add	r7, sp, #0
    3ee2:	4603      	mov	r3, r0
    3ee4:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3ee6:	f107 070c 	add.w	r7, r7, #12
    3eea:	46bd      	mov	sp, r7
    3eec:	bc80      	pop	{r7}
    3eee:	4770      	bx	lr

00003ef0 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    3ef0:	b480      	push	{r7}
    3ef2:	b083      	sub	sp, #12
    3ef4:	af00      	add	r7, sp, #0
    3ef6:	4603      	mov	r3, r0
    3ef8:	6039      	str	r1, [r7, #0]
    3efa:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    3efc:	f107 070c 	add.w	r7, r7, #12
    3f00:	46bd      	mov	sp, r7
    3f02:	bc80      	pop	{r7}
    3f04:	4770      	bx	lr
    3f06:	bf00      	nop

00003f08 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    3f08:	b480      	push	{r7}
    3f0a:	b083      	sub	sp, #12
    3f0c:	af00      	add	r7, sp, #0
    3f0e:	4603      	mov	r3, r0
    3f10:	6039      	str	r1, [r7, #0]
    3f12:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3f14:	f107 070c 	add.w	r7, r7, #12
    3f18:	46bd      	mov	sp, r7
    3f1a:	bc80      	pop	{r7}
    3f1c:	4770      	bx	lr
    3f1e:	bf00      	nop

00003f20 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    3f20:	b480      	push	{r7}
    3f22:	b083      	sub	sp, #12
    3f24:	af00      	add	r7, sp, #0
    3f26:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3f28:	f107 070c 	add.w	r7, r7, #12
    3f2c:	46bd      	mov	sp, r7
    3f2e:	bc80      	pop	{r7}
    3f30:	4770      	bx	lr
    3f32:	bf00      	nop

00003f34 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3f34:	b480      	push	{r7}
    3f36:	b083      	sub	sp, #12
    3f38:	af00      	add	r7, sp, #0
    3f3a:	4603      	mov	r3, r0
    3f3c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3f3e:	f107 070c 	add.w	r7, r7, #12
    3f42:	46bd      	mov	sp, r7
    3f44:	bc80      	pop	{r7}
    3f46:	4770      	bx	lr

00003f48 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3f48:	4668      	mov	r0, sp
    3f4a:	f020 0107 	bic.w	r1, r0, #7
    3f4e:	468d      	mov	sp, r1
    3f50:	b589      	push	{r0, r3, r7, lr}
    3f52:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3f54:	f04f 0000 	mov.w	r0, #0
    3f58:	f7ff ffec 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3f5c:	f04f 0076 	mov.w	r0, #118	; 0x76
    3f60:	f7ff fe9c 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    3f64:	46bd      	mov	sp, r7
    3f66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f6a:	4685      	mov	sp, r0
    3f6c:	4770      	bx	lr
    3f6e:	bf00      	nop

00003f70 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3f70:	4668      	mov	r0, sp
    3f72:	f020 0107 	bic.w	r1, r0, #7
    3f76:	468d      	mov	sp, r1
    3f78:	b589      	push	{r0, r3, r7, lr}
    3f7a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3f7c:	f04f 0001 	mov.w	r0, #1
    3f80:	f7ff ffd8 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3f84:	f04f 0077 	mov.w	r0, #119	; 0x77
    3f88:	f7ff fe88 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    3f8c:	46bd      	mov	sp, r7
    3f8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f92:	4685      	mov	sp, r0
    3f94:	4770      	bx	lr
    3f96:	bf00      	nop

00003f98 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3f98:	4668      	mov	r0, sp
    3f9a:	f020 0107 	bic.w	r1, r0, #7
    3f9e:	468d      	mov	sp, r1
    3fa0:	b589      	push	{r0, r3, r7, lr}
    3fa2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    3fa4:	f04f 0002 	mov.w	r0, #2
    3fa8:	f7ff ffc4 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3fac:	f04f 0078 	mov.w	r0, #120	; 0x78
    3fb0:	f7ff fe74 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    3fb4:	46bd      	mov	sp, r7
    3fb6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fba:	4685      	mov	sp, r0
    3fbc:	4770      	bx	lr
    3fbe:	bf00      	nop

00003fc0 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3fc0:	4668      	mov	r0, sp
    3fc2:	f020 0107 	bic.w	r1, r0, #7
    3fc6:	468d      	mov	sp, r1
    3fc8:	b589      	push	{r0, r3, r7, lr}
    3fca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    3fcc:	f04f 0003 	mov.w	r0, #3
    3fd0:	f7ff ffb0 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    3fd4:	f04f 0079 	mov.w	r0, #121	; 0x79
    3fd8:	f7ff fe60 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    3fdc:	46bd      	mov	sp, r7
    3fde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fe2:	4685      	mov	sp, r0
    3fe4:	4770      	bx	lr
    3fe6:	bf00      	nop

00003fe8 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3fe8:	4668      	mov	r0, sp
    3fea:	f020 0107 	bic.w	r1, r0, #7
    3fee:	468d      	mov	sp, r1
    3ff0:	b589      	push	{r0, r3, r7, lr}
    3ff2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    3ff4:	f04f 0004 	mov.w	r0, #4
    3ff8:	f7ff ff9c 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    3ffc:	f04f 007a 	mov.w	r0, #122	; 0x7a
    4000:	f7ff fe4c 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4004:	46bd      	mov	sp, r7
    4006:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    400a:	4685      	mov	sp, r0
    400c:	4770      	bx	lr
    400e:	bf00      	nop

00004010 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    4010:	4668      	mov	r0, sp
    4012:	f020 0107 	bic.w	r1, r0, #7
    4016:	468d      	mov	sp, r1
    4018:	b589      	push	{r0, r3, r7, lr}
    401a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    401c:	f04f 0005 	mov.w	r0, #5
    4020:	f7ff ff88 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    4024:	f04f 007b 	mov.w	r0, #123	; 0x7b
    4028:	f7ff fe38 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    402c:	46bd      	mov	sp, r7
    402e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4032:	4685      	mov	sp, r0
    4034:	4770      	bx	lr
    4036:	bf00      	nop

00004038 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    4038:	4668      	mov	r0, sp
    403a:	f020 0107 	bic.w	r1, r0, #7
    403e:	468d      	mov	sp, r1
    4040:	b589      	push	{r0, r3, r7, lr}
    4042:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    4044:	f04f 0006 	mov.w	r0, #6
    4048:	f7ff ff74 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    404c:	f04f 007c 	mov.w	r0, #124	; 0x7c
    4050:	f7ff fe24 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4054:	46bd      	mov	sp, r7
    4056:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    405a:	4685      	mov	sp, r0
    405c:	4770      	bx	lr
    405e:	bf00      	nop

00004060 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    4060:	4668      	mov	r0, sp
    4062:	f020 0107 	bic.w	r1, r0, #7
    4066:	468d      	mov	sp, r1
    4068:	b589      	push	{r0, r3, r7, lr}
    406a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    406c:	f04f 0007 	mov.w	r0, #7
    4070:	f7ff ff60 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    4074:	f04f 007d 	mov.w	r0, #125	; 0x7d
    4078:	f7ff fe10 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    407c:	46bd      	mov	sp, r7
    407e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4082:	4685      	mov	sp, r0
    4084:	4770      	bx	lr
    4086:	bf00      	nop

00004088 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    4088:	4668      	mov	r0, sp
    408a:	f020 0107 	bic.w	r1, r0, #7
    408e:	468d      	mov	sp, r1
    4090:	b589      	push	{r0, r3, r7, lr}
    4092:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    4094:	f04f 0008 	mov.w	r0, #8
    4098:	f7ff ff4c 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    409c:	f04f 007e 	mov.w	r0, #126	; 0x7e
    40a0:	f7ff fdfc 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    40a4:	46bd      	mov	sp, r7
    40a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40aa:	4685      	mov	sp, r0
    40ac:	4770      	bx	lr
    40ae:	bf00      	nop

000040b0 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    40b0:	4668      	mov	r0, sp
    40b2:	f020 0107 	bic.w	r1, r0, #7
    40b6:	468d      	mov	sp, r1
    40b8:	b589      	push	{r0, r3, r7, lr}
    40ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    40bc:	f04f 0009 	mov.w	r0, #9
    40c0:	f7ff ff38 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    40c4:	f04f 007f 	mov.w	r0, #127	; 0x7f
    40c8:	f7ff fde8 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    40cc:	46bd      	mov	sp, r7
    40ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40d2:	4685      	mov	sp, r0
    40d4:	4770      	bx	lr
    40d6:	bf00      	nop

000040d8 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    40d8:	4668      	mov	r0, sp
    40da:	f020 0107 	bic.w	r1, r0, #7
    40de:	468d      	mov	sp, r1
    40e0:	b589      	push	{r0, r3, r7, lr}
    40e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    40e4:	f04f 000a 	mov.w	r0, #10
    40e8:	f7ff ff24 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    40ec:	f04f 0080 	mov.w	r0, #128	; 0x80
    40f0:	f7ff fdd4 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    40f4:	46bd      	mov	sp, r7
    40f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40fa:	4685      	mov	sp, r0
    40fc:	4770      	bx	lr
    40fe:	bf00      	nop

00004100 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    4100:	4668      	mov	r0, sp
    4102:	f020 0107 	bic.w	r1, r0, #7
    4106:	468d      	mov	sp, r1
    4108:	b589      	push	{r0, r3, r7, lr}
    410a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    410c:	f04f 000b 	mov.w	r0, #11
    4110:	f7ff ff10 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    4114:	f04f 0081 	mov.w	r0, #129	; 0x81
    4118:	f7ff fdc0 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    411c:	46bd      	mov	sp, r7
    411e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4122:	4685      	mov	sp, r0
    4124:	4770      	bx	lr
    4126:	bf00      	nop

00004128 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    4128:	4668      	mov	r0, sp
    412a:	f020 0107 	bic.w	r1, r0, #7
    412e:	468d      	mov	sp, r1
    4130:	b589      	push	{r0, r3, r7, lr}
    4132:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    4134:	f04f 000c 	mov.w	r0, #12
    4138:	f7ff fefc 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    413c:	f04f 0082 	mov.w	r0, #130	; 0x82
    4140:	f7ff fdac 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4144:	46bd      	mov	sp, r7
    4146:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    414a:	4685      	mov	sp, r0
    414c:	4770      	bx	lr
    414e:	bf00      	nop

00004150 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    4150:	4668      	mov	r0, sp
    4152:	f020 0107 	bic.w	r1, r0, #7
    4156:	468d      	mov	sp, r1
    4158:	b589      	push	{r0, r3, r7, lr}
    415a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    415c:	f04f 000d 	mov.w	r0, #13
    4160:	f7ff fee8 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    4164:	f04f 0083 	mov.w	r0, #131	; 0x83
    4168:	f7ff fd98 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    416c:	46bd      	mov	sp, r7
    416e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4172:	4685      	mov	sp, r0
    4174:	4770      	bx	lr
    4176:	bf00      	nop

00004178 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    4178:	4668      	mov	r0, sp
    417a:	f020 0107 	bic.w	r1, r0, #7
    417e:	468d      	mov	sp, r1
    4180:	b589      	push	{r0, r3, r7, lr}
    4182:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    4184:	f04f 000e 	mov.w	r0, #14
    4188:	f7ff fed4 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    418c:	f04f 0084 	mov.w	r0, #132	; 0x84
    4190:	f7ff fd84 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4194:	46bd      	mov	sp, r7
    4196:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    419a:	4685      	mov	sp, r0
    419c:	4770      	bx	lr
    419e:	bf00      	nop

000041a0 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    41a0:	4668      	mov	r0, sp
    41a2:	f020 0107 	bic.w	r1, r0, #7
    41a6:	468d      	mov	sp, r1
    41a8:	b589      	push	{r0, r3, r7, lr}
    41aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    41ac:	f04f 000f 	mov.w	r0, #15
    41b0:	f7ff fec0 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    41b4:	f04f 0085 	mov.w	r0, #133	; 0x85
    41b8:	f7ff fd70 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    41bc:	46bd      	mov	sp, r7
    41be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41c2:	4685      	mov	sp, r0
    41c4:	4770      	bx	lr
    41c6:	bf00      	nop

000041c8 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    41c8:	4668      	mov	r0, sp
    41ca:	f020 0107 	bic.w	r1, r0, #7
    41ce:	468d      	mov	sp, r1
    41d0:	b589      	push	{r0, r3, r7, lr}
    41d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    41d4:	f04f 0010 	mov.w	r0, #16
    41d8:	f7ff feac 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    41dc:	f04f 0086 	mov.w	r0, #134	; 0x86
    41e0:	f7ff fd5c 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    41e4:	46bd      	mov	sp, r7
    41e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41ea:	4685      	mov	sp, r0
    41ec:	4770      	bx	lr
    41ee:	bf00      	nop

000041f0 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    41f0:	4668      	mov	r0, sp
    41f2:	f020 0107 	bic.w	r1, r0, #7
    41f6:	468d      	mov	sp, r1
    41f8:	b589      	push	{r0, r3, r7, lr}
    41fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    41fc:	f04f 0011 	mov.w	r0, #17
    4200:	f7ff fe98 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    4204:	f04f 0087 	mov.w	r0, #135	; 0x87
    4208:	f7ff fd48 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    420c:	46bd      	mov	sp, r7
    420e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4212:	4685      	mov	sp, r0
    4214:	4770      	bx	lr
    4216:	bf00      	nop

00004218 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    4218:	4668      	mov	r0, sp
    421a:	f020 0107 	bic.w	r1, r0, #7
    421e:	468d      	mov	sp, r1
    4220:	b589      	push	{r0, r3, r7, lr}
    4222:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    4224:	f04f 0012 	mov.w	r0, #18
    4228:	f7ff fe84 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    422c:	f04f 0088 	mov.w	r0, #136	; 0x88
    4230:	f7ff fd34 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4234:	46bd      	mov	sp, r7
    4236:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    423a:	4685      	mov	sp, r0
    423c:	4770      	bx	lr
    423e:	bf00      	nop

00004240 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    4240:	4668      	mov	r0, sp
    4242:	f020 0107 	bic.w	r1, r0, #7
    4246:	468d      	mov	sp, r1
    4248:	b589      	push	{r0, r3, r7, lr}
    424a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    424c:	f04f 0013 	mov.w	r0, #19
    4250:	f7ff fe70 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    4254:	f04f 0089 	mov.w	r0, #137	; 0x89
    4258:	f7ff fd20 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    425c:	46bd      	mov	sp, r7
    425e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4262:	4685      	mov	sp, r0
    4264:	4770      	bx	lr
    4266:	bf00      	nop

00004268 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    4268:	4668      	mov	r0, sp
    426a:	f020 0107 	bic.w	r1, r0, #7
    426e:	468d      	mov	sp, r1
    4270:	b589      	push	{r0, r3, r7, lr}
    4272:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    4274:	f04f 0014 	mov.w	r0, #20
    4278:	f7ff fe5c 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    427c:	f04f 008a 	mov.w	r0, #138	; 0x8a
    4280:	f7ff fd0c 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4284:	46bd      	mov	sp, r7
    4286:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    428a:	4685      	mov	sp, r0
    428c:	4770      	bx	lr
    428e:	bf00      	nop

00004290 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    4290:	4668      	mov	r0, sp
    4292:	f020 0107 	bic.w	r1, r0, #7
    4296:	468d      	mov	sp, r1
    4298:	b589      	push	{r0, r3, r7, lr}
    429a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    429c:	f04f 0015 	mov.w	r0, #21
    42a0:	f7ff fe48 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    42a4:	f04f 008b 	mov.w	r0, #139	; 0x8b
    42a8:	f7ff fcf8 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    42ac:	46bd      	mov	sp, r7
    42ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42b2:	4685      	mov	sp, r0
    42b4:	4770      	bx	lr
    42b6:	bf00      	nop

000042b8 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    42b8:	4668      	mov	r0, sp
    42ba:	f020 0107 	bic.w	r1, r0, #7
    42be:	468d      	mov	sp, r1
    42c0:	b589      	push	{r0, r3, r7, lr}
    42c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    42c4:	f04f 0016 	mov.w	r0, #22
    42c8:	f7ff fe34 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    42cc:	f04f 008c 	mov.w	r0, #140	; 0x8c
    42d0:	f7ff fce4 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    42d4:	46bd      	mov	sp, r7
    42d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42da:	4685      	mov	sp, r0
    42dc:	4770      	bx	lr
    42de:	bf00      	nop

000042e0 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    42e0:	4668      	mov	r0, sp
    42e2:	f020 0107 	bic.w	r1, r0, #7
    42e6:	468d      	mov	sp, r1
    42e8:	b589      	push	{r0, r3, r7, lr}
    42ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    42ec:	f04f 0017 	mov.w	r0, #23
    42f0:	f7ff fe20 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    42f4:	f04f 008d 	mov.w	r0, #141	; 0x8d
    42f8:	f7ff fcd0 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    42fc:	46bd      	mov	sp, r7
    42fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4302:	4685      	mov	sp, r0
    4304:	4770      	bx	lr
    4306:	bf00      	nop

00004308 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    4308:	4668      	mov	r0, sp
    430a:	f020 0107 	bic.w	r1, r0, #7
    430e:	468d      	mov	sp, r1
    4310:	b589      	push	{r0, r3, r7, lr}
    4312:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    4314:	f04f 0018 	mov.w	r0, #24
    4318:	f7ff fe0c 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    431c:	f04f 008e 	mov.w	r0, #142	; 0x8e
    4320:	f7ff fcbc 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4324:	46bd      	mov	sp, r7
    4326:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    432a:	4685      	mov	sp, r0
    432c:	4770      	bx	lr
    432e:	bf00      	nop

00004330 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    4330:	4668      	mov	r0, sp
    4332:	f020 0107 	bic.w	r1, r0, #7
    4336:	468d      	mov	sp, r1
    4338:	b589      	push	{r0, r3, r7, lr}
    433a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    433c:	f04f 0019 	mov.w	r0, #25
    4340:	f7ff fdf8 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    4344:	f04f 008f 	mov.w	r0, #143	; 0x8f
    4348:	f7ff fca8 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    434c:	46bd      	mov	sp, r7
    434e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4352:	4685      	mov	sp, r0
    4354:	4770      	bx	lr
    4356:	bf00      	nop

00004358 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    4358:	4668      	mov	r0, sp
    435a:	f020 0107 	bic.w	r1, r0, #7
    435e:	468d      	mov	sp, r1
    4360:	b589      	push	{r0, r3, r7, lr}
    4362:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    4364:	f04f 001a 	mov.w	r0, #26
    4368:	f7ff fde4 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    436c:	f04f 0090 	mov.w	r0, #144	; 0x90
    4370:	f7ff fc94 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4374:	46bd      	mov	sp, r7
    4376:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    437a:	4685      	mov	sp, r0
    437c:	4770      	bx	lr
    437e:	bf00      	nop

00004380 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    4380:	4668      	mov	r0, sp
    4382:	f020 0107 	bic.w	r1, r0, #7
    4386:	468d      	mov	sp, r1
    4388:	b589      	push	{r0, r3, r7, lr}
    438a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    438c:	f04f 001b 	mov.w	r0, #27
    4390:	f7ff fdd0 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    4394:	f04f 0091 	mov.w	r0, #145	; 0x91
    4398:	f7ff fc80 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    439c:	46bd      	mov	sp, r7
    439e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43a2:	4685      	mov	sp, r0
    43a4:	4770      	bx	lr
    43a6:	bf00      	nop

000043a8 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    43a8:	4668      	mov	r0, sp
    43aa:	f020 0107 	bic.w	r1, r0, #7
    43ae:	468d      	mov	sp, r1
    43b0:	b589      	push	{r0, r3, r7, lr}
    43b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    43b4:	f04f 001c 	mov.w	r0, #28
    43b8:	f7ff fdbc 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    43bc:	f04f 0092 	mov.w	r0, #146	; 0x92
    43c0:	f7ff fc6c 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    43c4:	46bd      	mov	sp, r7
    43c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43ca:	4685      	mov	sp, r0
    43cc:	4770      	bx	lr
    43ce:	bf00      	nop

000043d0 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    43d0:	4668      	mov	r0, sp
    43d2:	f020 0107 	bic.w	r1, r0, #7
    43d6:	468d      	mov	sp, r1
    43d8:	b589      	push	{r0, r3, r7, lr}
    43da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    43dc:	f04f 001d 	mov.w	r0, #29
    43e0:	f7ff fda8 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    43e4:	f04f 0093 	mov.w	r0, #147	; 0x93
    43e8:	f7ff fc58 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    43ec:	46bd      	mov	sp, r7
    43ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43f2:	4685      	mov	sp, r0
    43f4:	4770      	bx	lr
    43f6:	bf00      	nop

000043f8 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    43f8:	4668      	mov	r0, sp
    43fa:	f020 0107 	bic.w	r1, r0, #7
    43fe:	468d      	mov	sp, r1
    4400:	b589      	push	{r0, r3, r7, lr}
    4402:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    4404:	f04f 001e 	mov.w	r0, #30
    4408:	f7ff fd94 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    440c:	f04f 0094 	mov.w	r0, #148	; 0x94
    4410:	f7ff fc44 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    4414:	46bd      	mov	sp, r7
    4416:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    441a:	4685      	mov	sp, r0
    441c:	4770      	bx	lr
    441e:	bf00      	nop

00004420 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    4420:	4668      	mov	r0, sp
    4422:	f020 0107 	bic.w	r1, r0, #7
    4426:	468d      	mov	sp, r1
    4428:	b589      	push	{r0, r3, r7, lr}
    442a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    442c:	f04f 001f 	mov.w	r0, #31
    4430:	f7ff fd80 	bl	3f34 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    4434:	f04f 0095 	mov.w	r0, #149	; 0x95
    4438:	f7ff fc30 	bl	3c9c <NVIC_ClearPendingIRQ>
}
    443c:	46bd      	mov	sp, r7
    443e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4442:	4685      	mov	sp, r0
    4444:	4770      	bx	lr
    4446:	bf00      	nop

00004448 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    4448:	b580      	push	{r7, lr}
    444a:	b084      	sub	sp, #16
    444c:	af00      	add	r7, sp, #0
    444e:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    4450:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4454:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    4456:	f04f 0300 	mov.w	r3, #0
    445a:	813b      	strh	r3, [r7, #8]
    445c:	e02d      	b.n	44ba <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    445e:	8939      	ldrh	r1, [r7, #8]
    4460:	f240 0228 	movw	r2, #40	; 0x28
    4464:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4468:	460b      	mov	r3, r1
    446a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    446e:	440b      	add	r3, r1
    4470:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4474:	4413      	add	r3, r2
    4476:	681b      	ldr	r3, [r3, #0]
    4478:	2b00      	cmp	r3, #0
    447a:	d01a      	beq.n	44b2 <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    447c:	8939      	ldrh	r1, [r7, #8]
    447e:	f240 0228 	movw	r2, #40	; 0x28
    4482:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4486:	460b      	mov	r3, r1
    4488:	ea4f 0383 	mov.w	r3, r3, lsl #2
    448c:	440b      	add	r3, r1
    448e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4492:	4413      	add	r3, r2
    4494:	681b      	ldr	r3, [r3, #0]
    4496:	6878      	ldr	r0, [r7, #4]
    4498:	4619      	mov	r1, r3
    449a:	f04f 0209 	mov.w	r2, #9
    449e:	f003 fad1 	bl	7a44 <strncmp>
    44a2:	4603      	mov	r3, r0
    44a4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    44a6:	68fb      	ldr	r3, [r7, #12]
    44a8:	2b00      	cmp	r3, #0
    44aa:	d102      	bne.n	44b2 <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    44ac:	893b      	ldrh	r3, [r7, #8]
    44ae:	817b      	strh	r3, [r7, #10]
                break;
    44b0:	e006      	b.n	44c0 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    44b2:	893b      	ldrh	r3, [r7, #8]
    44b4:	f103 0301 	add.w	r3, r3, #1
    44b8:	813b      	strh	r3, [r7, #8]
    44ba:	893b      	ldrh	r3, [r7, #8]
    44bc:	2b01      	cmp	r3, #1
    44be:	d9ce      	bls.n	445e <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    44c0:	897b      	ldrh	r3, [r7, #10]
}
    44c2:	4618      	mov	r0, r3
    44c4:	f107 0710 	add.w	r7, r7, #16
    44c8:	46bd      	mov	sp, r7
    44ca:	bd80      	pop	{r7, pc}

000044cc <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    44cc:	b480      	push	{r7}
    44ce:	b085      	sub	sp, #20
    44d0:	af00      	add	r7, sp, #0
    44d2:	4603      	mov	r3, r0
    44d4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    44d6:	88fb      	ldrh	r3, [r7, #6]
    44d8:	2b01      	cmp	r3, #1
    44da:	d900      	bls.n	44de <ACE_load_sse+0x12>
    44dc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    44de:	88fb      	ldrh	r3, [r7, #6]
    44e0:	2b01      	cmp	r3, #1
    44e2:	f200 8085 	bhi.w	45f0 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    44e6:	88f9      	ldrh	r1, [r7, #6]
    44e8:	f240 0228 	movw	r2, #40	; 0x28
    44ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    44f0:	460b      	mov	r3, r1
    44f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44f6:	440b      	add	r3, r1
    44f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44fc:	4413      	add	r3, r2
    44fe:	f103 0310 	add.w	r3, r3, #16
    4502:	781b      	ldrb	r3, [r3, #0]
    4504:	2b02      	cmp	r3, #2
    4506:	d900      	bls.n	450a <ACE_load_sse+0x3e>
    4508:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    450a:	88f9      	ldrh	r1, [r7, #6]
    450c:	f240 0228 	movw	r2, #40	; 0x28
    4510:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4514:	460b      	mov	r3, r1
    4516:	ea4f 0383 	mov.w	r3, r3, lsl #2
    451a:	440b      	add	r3, r1
    451c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4520:	4413      	add	r3, r2
    4522:	f103 0310 	add.w	r3, r3, #16
    4526:	781b      	ldrb	r3, [r3, #0]
    4528:	2b02      	cmp	r3, #2
    452a:	d861      	bhi.n	45f0 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    452c:	88f9      	ldrh	r1, [r7, #6]
    452e:	f240 0228 	movw	r2, #40	; 0x28
    4532:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4536:	460b      	mov	r3, r1
    4538:	ea4f 0383 	mov.w	r3, r3, lsl #2
    453c:	440b      	add	r3, r1
    453e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4542:	4413      	add	r3, r2
    4544:	f103 0310 	add.w	r3, r3, #16
    4548:	781b      	ldrb	r3, [r3, #0]
    454a:	461a      	mov	r2, r3
    454c:	f242 4300 	movw	r3, #9216	; 0x2400
    4550:	f2c0 0301 	movt	r3, #1
    4554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4558:	f04f 0200 	mov.w	r2, #0
    455c:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    455e:	88f9      	ldrh	r1, [r7, #6]
    4560:	f240 0228 	movw	r2, #40	; 0x28
    4564:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4568:	460b      	mov	r3, r1
    456a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    456e:	440b      	add	r3, r1
    4570:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4574:	4413      	add	r3, r2
    4576:	f103 030c 	add.w	r3, r3, #12
    457a:	681b      	ldr	r3, [r3, #0]
    457c:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    457e:	88f9      	ldrh	r1, [r7, #6]
    4580:	f240 0228 	movw	r2, #40	; 0x28
    4584:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4588:	460b      	mov	r3, r1
    458a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    458e:	440b      	add	r3, r1
    4590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4594:	4413      	add	r3, r2
    4596:	88db      	ldrh	r3, [r3, #6]
    4598:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    459a:	f04f 0300 	mov.w	r3, #0
    459e:	813b      	strh	r3, [r7, #8]
    45a0:	e014      	b.n	45cc <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    45a2:	f240 0300 	movw	r3, #0
    45a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45aa:	8979      	ldrh	r1, [r7, #10]
    45ac:	893a      	ldrh	r2, [r7, #8]
    45ae:	440a      	add	r2, r1
    45b0:	68f9      	ldr	r1, [r7, #12]
    45b2:	8809      	ldrh	r1, [r1, #0]
    45b4:	f502 7200 	add.w	r2, r2, #512	; 0x200
    45b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    45bc:	68fb      	ldr	r3, [r7, #12]
    45be:	f103 0302 	add.w	r3, r3, #2
    45c2:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    45c4:	893b      	ldrh	r3, [r7, #8]
    45c6:	f103 0301 	add.w	r3, r3, #1
    45ca:	813b      	strh	r3, [r7, #8]
    45cc:	88f9      	ldrh	r1, [r7, #6]
    45ce:	f240 0228 	movw	r2, #40	; 0x28
    45d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    45d6:	460b      	mov	r3, r1
    45d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45dc:	440b      	add	r3, r1
    45de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45e2:	4413      	add	r3, r2
    45e4:	f103 0308 	add.w	r3, r3, #8
    45e8:	881b      	ldrh	r3, [r3, #0]
    45ea:	893a      	ldrh	r2, [r7, #8]
    45ec:	429a      	cmp	r2, r3
    45ee:	d3d8      	bcc.n	45a2 <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    45f0:	f107 0714 	add.w	r7, r7, #20
    45f4:	46bd      	mov	sp, r7
    45f6:	bc80      	pop	{r7}
    45f8:	4770      	bx	lr
    45fa:	bf00      	nop

000045fc <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    45fc:	b480      	push	{r7}
    45fe:	b085      	sub	sp, #20
    4600:	af00      	add	r7, sp, #0
    4602:	4603      	mov	r3, r0
    4604:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    4606:	88fb      	ldrh	r3, [r7, #6]
    4608:	2b01      	cmp	r3, #1
    460a:	d900      	bls.n	460e <ACE_start_sse+0x12>
    460c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    460e:	88fb      	ldrh	r3, [r7, #6]
    4610:	2b01      	cmp	r3, #1
    4612:	f200 808d 	bhi.w	4730 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4616:	88f9      	ldrh	r1, [r7, #6]
    4618:	f240 0228 	movw	r2, #40	; 0x28
    461c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4620:	460b      	mov	r3, r1
    4622:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4626:	440b      	add	r3, r1
    4628:	ea4f 0383 	mov.w	r3, r3, lsl #2
    462c:	4413      	add	r3, r2
    462e:	f103 0310 	add.w	r3, r3, #16
    4632:	781b      	ldrb	r3, [r3, #0]
    4634:	2b02      	cmp	r3, #2
    4636:	d900      	bls.n	463a <ACE_start_sse+0x3e>
    4638:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    463a:	88f9      	ldrh	r1, [r7, #6]
    463c:	f240 0228 	movw	r2, #40	; 0x28
    4640:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4644:	460b      	mov	r3, r1
    4646:	ea4f 0383 	mov.w	r3, r3, lsl #2
    464a:	440b      	add	r3, r1
    464c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4650:	4413      	add	r3, r2
    4652:	88da      	ldrh	r2, [r3, #6]
    4654:	f240 13ff 	movw	r3, #511	; 0x1ff
    4658:	429a      	cmp	r2, r3
    465a:	d900      	bls.n	465e <ACE_start_sse+0x62>
    465c:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    465e:	88f9      	ldrh	r1, [r7, #6]
    4660:	f240 0228 	movw	r2, #40	; 0x28
    4664:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4668:	460b      	mov	r3, r1
    466a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    466e:	440b      	add	r3, r1
    4670:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4674:	4413      	add	r3, r2
    4676:	88db      	ldrh	r3, [r3, #6]
    4678:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    467a:	89fb      	ldrh	r3, [r7, #14]
    467c:	2bff      	cmp	r3, #255	; 0xff
    467e:	d818      	bhi.n	46b2 <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    4680:	88f9      	ldrh	r1, [r7, #6]
    4682:	f240 0228 	movw	r2, #40	; 0x28
    4686:	f2c2 0200 	movt	r2, #8192	; 0x2000
    468a:	460b      	mov	r3, r1
    468c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4690:	440b      	add	r3, r1
    4692:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4696:	4413      	add	r3, r2
    4698:	f103 0310 	add.w	r3, r3, #16
    469c:	781b      	ldrb	r3, [r3, #0]
    469e:	461a      	mov	r2, r3
    46a0:	f242 430c 	movw	r3, #9228	; 0x240c
    46a4:	f2c0 0301 	movt	r3, #1
    46a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    46ac:	89fa      	ldrh	r2, [r7, #14]
    46ae:	601a      	str	r2, [r3, #0]
    46b0:	e019      	b.n	46e6 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    46b2:	88f9      	ldrh	r1, [r7, #6]
    46b4:	f240 0228 	movw	r2, #40	; 0x28
    46b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46bc:	460b      	mov	r3, r1
    46be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46c2:	440b      	add	r3, r1
    46c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46c8:	4413      	add	r3, r2
    46ca:	f103 0310 	add.w	r3, r3, #16
    46ce:	781b      	ldrb	r3, [r3, #0]
    46d0:	461a      	mov	r2, r3
    46d2:	f242 4318 	movw	r3, #9240	; 0x2418
    46d6:	f2c0 0301 	movt	r3, #1
    46da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    46de:	89fa      	ldrh	r2, [r7, #14]
    46e0:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    46e4:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    46e6:	88f9      	ldrh	r1, [r7, #6]
    46e8:	f240 0228 	movw	r2, #40	; 0x28
    46ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46f0:	460b      	mov	r3, r1
    46f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46f6:	440b      	add	r3, r1
    46f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46fc:	4413      	add	r3, r2
    46fe:	f103 0310 	add.w	r3, r3, #16
    4702:	781b      	ldrb	r3, [r3, #0]
    4704:	461a      	mov	r2, r3
    4706:	f242 4300 	movw	r3, #9216	; 0x2400
    470a:	f2c0 0301 	movt	r3, #1
    470e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4712:	f04f 0201 	mov.w	r2, #1
    4716:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    4718:	f240 0300 	movw	r3, #0
    471c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4720:	f240 0200 	movw	r2, #0
    4724:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4728:	6852      	ldr	r2, [r2, #4]
    472a:	f042 0201 	orr.w	r2, r2, #1
    472e:	605a      	str	r2, [r3, #4]
    }
}
    4730:	f107 0714 	add.w	r7, r7, #20
    4734:	46bd      	mov	sp, r7
    4736:	bc80      	pop	{r7}
    4738:	4770      	bx	lr
    473a:	bf00      	nop

0000473c <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    473c:	b480      	push	{r7}
    473e:	b085      	sub	sp, #20
    4740:	af00      	add	r7, sp, #0
    4742:	4603      	mov	r3, r0
    4744:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4746:	88fb      	ldrh	r3, [r7, #6]
    4748:	2b01      	cmp	r3, #1
    474a:	d900      	bls.n	474e <ACE_restart_sse+0x12>
    474c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    474e:	88f9      	ldrh	r1, [r7, #6]
    4750:	f240 0228 	movw	r2, #40	; 0x28
    4754:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4758:	460b      	mov	r3, r1
    475a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    475e:	440b      	add	r3, r1
    4760:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4764:	4413      	add	r3, r2
    4766:	f103 0310 	add.w	r3, r3, #16
    476a:	781b      	ldrb	r3, [r3, #0]
    476c:	2b02      	cmp	r3, #2
    476e:	d900      	bls.n	4772 <ACE_restart_sse+0x36>
    4770:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    4772:	88f9      	ldrh	r1, [r7, #6]
    4774:	f240 0228 	movw	r2, #40	; 0x28
    4778:	f2c2 0200 	movt	r2, #8192	; 0x2000
    477c:	460b      	mov	r3, r1
    477e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4782:	440b      	add	r3, r1
    4784:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4788:	4413      	add	r3, r2
    478a:	88da      	ldrh	r2, [r3, #6]
    478c:	f240 13ff 	movw	r3, #511	; 0x1ff
    4790:	429a      	cmp	r2, r3
    4792:	d900      	bls.n	4796 <ACE_restart_sse+0x5a>
    4794:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4796:	88fb      	ldrh	r3, [r7, #6]
    4798:	2b01      	cmp	r3, #1
    479a:	d85c      	bhi.n	4856 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    479c:	88f9      	ldrh	r1, [r7, #6]
    479e:	f240 0228 	movw	r2, #40	; 0x28
    47a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47a6:	460b      	mov	r3, r1
    47a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47ac:	440b      	add	r3, r1
    47ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47b2:	4413      	add	r3, r2
    47b4:	889b      	ldrh	r3, [r3, #4]
    47b6:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    47b8:	89fb      	ldrh	r3, [r7, #14]
    47ba:	2bff      	cmp	r3, #255	; 0xff
    47bc:	d818      	bhi.n	47f0 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    47be:	88f9      	ldrh	r1, [r7, #6]
    47c0:	f240 0228 	movw	r2, #40	; 0x28
    47c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47c8:	460b      	mov	r3, r1
    47ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47ce:	440b      	add	r3, r1
    47d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47d4:	4413      	add	r3, r2
    47d6:	f103 0310 	add.w	r3, r3, #16
    47da:	781b      	ldrb	r3, [r3, #0]
    47dc:	461a      	mov	r2, r3
    47de:	f242 430c 	movw	r3, #9228	; 0x240c
    47e2:	f2c0 0301 	movt	r3, #1
    47e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    47ea:	89fa      	ldrh	r2, [r7, #14]
    47ec:	601a      	str	r2, [r3, #0]
    47ee:	e019      	b.n	4824 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    47f0:	88f9      	ldrh	r1, [r7, #6]
    47f2:	f240 0228 	movw	r2, #40	; 0x28
    47f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47fa:	460b      	mov	r3, r1
    47fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4800:	440b      	add	r3, r1
    4802:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4806:	4413      	add	r3, r2
    4808:	f103 0310 	add.w	r3, r3, #16
    480c:	781b      	ldrb	r3, [r3, #0]
    480e:	461a      	mov	r2, r3
    4810:	f242 4318 	movw	r3, #9240	; 0x2418
    4814:	f2c0 0301 	movt	r3, #1
    4818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    481c:	89fa      	ldrh	r2, [r7, #14]
    481e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    4822:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4824:	88f9      	ldrh	r1, [r7, #6]
    4826:	f240 0228 	movw	r2, #40	; 0x28
    482a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    482e:	460b      	mov	r3, r1
    4830:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4834:	440b      	add	r3, r1
    4836:	ea4f 0383 	mov.w	r3, r3, lsl #2
    483a:	4413      	add	r3, r2
    483c:	f103 0310 	add.w	r3, r3, #16
    4840:	781b      	ldrb	r3, [r3, #0]
    4842:	461a      	mov	r2, r3
    4844:	f242 4300 	movw	r3, #9216	; 0x2400
    4848:	f2c0 0301 	movt	r3, #1
    484c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4850:	f04f 0201 	mov.w	r2, #1
    4854:	601a      	str	r2, [r3, #0]
    }
}
    4856:	f107 0714 	add.w	r7, r7, #20
    485a:	46bd      	mov	sp, r7
    485c:	bc80      	pop	{r7}
    485e:	4770      	bx	lr

00004860 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    4860:	b480      	push	{r7}
    4862:	b083      	sub	sp, #12
    4864:	af00      	add	r7, sp, #0
    4866:	4603      	mov	r3, r0
    4868:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    486a:	88fb      	ldrh	r3, [r7, #6]
    486c:	2b01      	cmp	r3, #1
    486e:	d900      	bls.n	4872 <ACE_stop_sse+0x12>
    4870:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4872:	88fb      	ldrh	r3, [r7, #6]
    4874:	2b01      	cmp	r3, #1
    4876:	d818      	bhi.n	48aa <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    4878:	88f9      	ldrh	r1, [r7, #6]
    487a:	f240 0228 	movw	r2, #40	; 0x28
    487e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4882:	460b      	mov	r3, r1
    4884:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4888:	440b      	add	r3, r1
    488a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    488e:	4413      	add	r3, r2
    4890:	f103 0310 	add.w	r3, r3, #16
    4894:	781b      	ldrb	r3, [r3, #0]
    4896:	461a      	mov	r2, r3
    4898:	f242 4300 	movw	r3, #9216	; 0x2400
    489c:	f2c0 0301 	movt	r3, #1
    48a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    48a4:	f04f 0200 	mov.w	r2, #0
    48a8:	601a      	str	r2, [r3, #0]
    }
}
    48aa:	f107 070c 	add.w	r7, r7, #12
    48ae:	46bd      	mov	sp, r7
    48b0:	bc80      	pop	{r7}
    48b2:	4770      	bx	lr

000048b4 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    48b4:	b480      	push	{r7}
    48b6:	b083      	sub	sp, #12
    48b8:	af00      	add	r7, sp, #0
    48ba:	4603      	mov	r3, r0
    48bc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    48be:	88fb      	ldrh	r3, [r7, #6]
    48c0:	2b01      	cmp	r3, #1
    48c2:	d900      	bls.n	48c6 <ACE_resume_sse+0x12>
    48c4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    48c6:	88fb      	ldrh	r3, [r7, #6]
    48c8:	2b01      	cmp	r3, #1
    48ca:	d818      	bhi.n	48fe <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    48cc:	88f9      	ldrh	r1, [r7, #6]
    48ce:	f240 0228 	movw	r2, #40	; 0x28
    48d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    48d6:	460b      	mov	r3, r1
    48d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48dc:	440b      	add	r3, r1
    48de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48e2:	4413      	add	r3, r2
    48e4:	f103 0310 	add.w	r3, r3, #16
    48e8:	781b      	ldrb	r3, [r3, #0]
    48ea:	461a      	mov	r2, r3
    48ec:	f242 4300 	movw	r3, #9216	; 0x2400
    48f0:	f2c0 0301 	movt	r3, #1
    48f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    48f8:	f04f 0201 	mov.w	r2, #1
    48fc:	601a      	str	r2, [r3, #0]
    }
}
    48fe:	f107 070c 	add.w	r7, r7, #12
    4902:	46bd      	mov	sp, r7
    4904:	bc80      	pop	{r7}
    4906:	4770      	bx	lr

00004908 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4908:	b480      	push	{r7}
    490a:	b083      	sub	sp, #12
    490c:	af00      	add	r7, sp, #0
    490e:	4603      	mov	r3, r0
    4910:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4912:	79fb      	ldrb	r3, [r7, #7]
    4914:	2b14      	cmp	r3, #20
    4916:	d900      	bls.n	491a <ACE_enable_sse_irq+0x12>
    4918:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    491a:	f240 0300 	movw	r3, #0
    491e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4922:	f240 0200 	movw	r2, #0
    4926:	f2c4 0202 	movt	r2, #16386	; 0x4002
    492a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    492e:	6811      	ldr	r1, [r2, #0]
    4930:	79fa      	ldrb	r2, [r7, #7]
    4932:	f04f 0001 	mov.w	r0, #1
    4936:	fa00 f202 	lsl.w	r2, r0, r2
    493a:	ea41 0202 	orr.w	r2, r1, r2
    493e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4942:	601a      	str	r2, [r3, #0]
}
    4944:	f107 070c 	add.w	r7, r7, #12
    4948:	46bd      	mov	sp, r7
    494a:	bc80      	pop	{r7}
    494c:	4770      	bx	lr
    494e:	bf00      	nop

00004950 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4950:	b480      	push	{r7}
    4952:	b085      	sub	sp, #20
    4954:	af00      	add	r7, sp, #0
    4956:	4603      	mov	r3, r0
    4958:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    495a:	79fb      	ldrb	r3, [r7, #7]
    495c:	2b14      	cmp	r3, #20
    495e:	d900      	bls.n	4962 <ACE_disable_sse_irq+0x12>
    4960:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    4962:	f240 0300 	movw	r3, #0
    4966:	f2c4 0302 	movt	r3, #16386	; 0x4002
    496a:	f240 0200 	movw	r2, #0
    496e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4972:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4976:	6811      	ldr	r1, [r2, #0]
    4978:	79fa      	ldrb	r2, [r7, #7]
    497a:	f04f 0001 	mov.w	r0, #1
    497e:	fa00 f202 	lsl.w	r2, r0, r2
    4982:	ea6f 0202 	mvn.w	r2, r2
    4986:	ea01 0202 	and.w	r2, r1, r2
    498a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    498e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    4990:	f240 0300 	movw	r3, #0
    4994:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4998:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    499c:	681b      	ldr	r3, [r3, #0]
    499e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    49a0:	68fb      	ldr	r3, [r7, #12]
    49a2:	f103 0301 	add.w	r3, r3, #1
    49a6:	60fb      	str	r3, [r7, #12]
}
    49a8:	f107 0714 	add.w	r7, r7, #20
    49ac:	46bd      	mov	sp, r7
    49ae:	bc80      	pop	{r7}
    49b0:	4770      	bx	lr
    49b2:	bf00      	nop

000049b4 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    49b4:	b480      	push	{r7}
    49b6:	b085      	sub	sp, #20
    49b8:	af00      	add	r7, sp, #0
    49ba:	4603      	mov	r3, r0
    49bc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    49be:	79fb      	ldrb	r3, [r7, #7]
    49c0:	2b14      	cmp	r3, #20
    49c2:	d900      	bls.n	49c6 <ACE_clear_sse_irq+0x12>
    49c4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    49c6:	f240 0300 	movw	r3, #0
    49ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49ce:	f240 0200 	movw	r2, #0
    49d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    49d6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    49da:	f102 0208 	add.w	r2, r2, #8
    49de:	6811      	ldr	r1, [r2, #0]
    49e0:	79fa      	ldrb	r2, [r7, #7]
    49e2:	f04f 0001 	mov.w	r0, #1
    49e6:	fa00 f202 	lsl.w	r2, r0, r2
    49ea:	ea41 0202 	orr.w	r2, r1, r2
    49ee:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    49f2:	f103 0308 	add.w	r3, r3, #8
    49f6:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    49f8:	f240 0300 	movw	r3, #0
    49fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a00:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4a04:	f103 0308 	add.w	r3, r3, #8
    4a08:	681b      	ldr	r3, [r3, #0]
    4a0a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4a0c:	68fb      	ldr	r3, [r7, #12]
    4a0e:	f103 0301 	add.w	r3, r3, #1
    4a12:	60fb      	str	r3, [r7, #12]
}
    4a14:	f107 0714 	add.w	r7, r7, #20
    4a18:	46bd      	mov	sp, r7
    4a1a:	bc80      	pop	{r7}
    4a1c:	4770      	bx	lr
    4a1e:	bf00      	nop

00004a20 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    4a20:	b480      	push	{r7}
    4a22:	b083      	sub	sp, #12
    4a24:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    4a26:	f240 0300 	movw	r3, #0
    4a2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a2e:	685b      	ldr	r3, [r3, #4]
    4a30:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    4a32:	f240 0300 	movw	r3, #0
    4a36:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a3a:	f240 0200 	movw	r2, #0
    4a3e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a42:	6852      	ldr	r2, [r2, #4]
    4a44:	f022 0201 	bic.w	r2, r2, #1
    4a48:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    4a4a:	f240 0300 	movw	r3, #0
    4a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a52:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4a56:	f103 0304 	add.w	r3, r3, #4
    4a5a:	681b      	ldr	r3, [r3, #0]
    4a5c:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    4a5e:	f240 0300 	movw	r3, #0
    4a62:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a66:	f240 0200 	movw	r2, #0
    4a6a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a6e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    4a72:	f102 0204 	add.w	r2, r2, #4
    4a76:	6812      	ldr	r2, [r2, #0]
    4a78:	f022 0201 	bic.w	r2, r2, #1
    4a7c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4a80:	f103 0304 	add.w	r3, r3, #4
    4a84:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    4a86:	f240 0300 	movw	r3, #0
    4a8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a8e:	f240 0200 	movw	r2, #0
    4a92:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a96:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4a98:	f042 0210 	orr.w	r2, r2, #16
    4a9c:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    4a9e:	f240 0300 	movw	r3, #0
    4aa2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4aa6:	f240 0200 	movw	r2, #0
    4aaa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4aae:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    4ab2:	f042 0210 	orr.w	r2, r2, #16
    4ab6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    4aba:	f240 0300 	movw	r3, #0
    4abe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ac2:	f240 0200 	movw	r2, #0
    4ac6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4aca:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    4ace:	f042 0210 	orr.w	r2, r2, #16
    4ad2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4ad6:	f240 0300 	movw	r3, #0
    4ada:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ade:	f240 0200 	movw	r2, #0
    4ae2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ae6:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4aea:	f102 0210 	add.w	r2, r2, #16
    4aee:	6812      	ldr	r2, [r2, #0]
    4af0:	f042 0204 	orr.w	r2, r2, #4
    4af4:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4af8:	f103 0310 	add.w	r3, r3, #16
    4afc:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4afe:	f240 0300 	movw	r3, #0
    4b02:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b06:	f240 0200 	movw	r2, #0
    4b0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b0e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b12:	f102 021c 	add.w	r2, r2, #28
    4b16:	6812      	ldr	r2, [r2, #0]
    4b18:	f042 0204 	orr.w	r2, r2, #4
    4b1c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b20:	f103 031c 	add.w	r3, r3, #28
    4b24:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4b26:	f240 0300 	movw	r3, #0
    4b2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b2e:	f240 0200 	movw	r2, #0
    4b32:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b36:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b3a:	f102 0228 	add.w	r2, r2, #40	; 0x28
    4b3e:	6812      	ldr	r2, [r2, #0]
    4b40:	f042 0204 	orr.w	r2, r2, #4
    4b44:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b48:	f103 0328 	add.w	r3, r3, #40	; 0x28
    4b4c:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    4b4e:	f240 0300 	movw	r3, #0
    4b52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b56:	f240 0200 	movw	r2, #0
    4b5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b5e:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    4b62:	6812      	ldr	r2, [r2, #0]
    4b64:	f042 0204 	orr.w	r2, r2, #4
    4b68:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    4b6c:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    4b6e:	f240 0300 	movw	r3, #0
    4b72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b76:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4b7a:	f103 0304 	add.w	r3, r3, #4
    4b7e:	687a      	ldr	r2, [r7, #4]
    4b80:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    4b82:	f240 0300 	movw	r3, #0
    4b86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b8a:	683a      	ldr	r2, [r7, #0]
    4b8c:	605a      	str	r2, [r3, #4]
}
    4b8e:	f107 070c 	add.w	r7, r7, #12
    4b92:	46bd      	mov	sp, r7
    4b94:	bc80      	pop	{r7}
    4b96:	4770      	bx	lr

00004b98 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    4b98:	b480      	push	{r7}
    4b9a:	b083      	sub	sp, #12
    4b9c:	af00      	add	r7, sp, #0
    4b9e:	4603      	mov	r3, r0
    4ba0:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4ba2:	79fb      	ldrb	r3, [r7, #7]
    4ba4:	2b00      	cmp	r3, #0
    4ba6:	d000      	beq.n	4baa <ACE_get_default_m_factor+0x12>
    4ba8:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4baa:	79fa      	ldrb	r2, [r7, #7]
    4bac:	f242 2328 	movw	r3, #8744	; 0x2228
    4bb0:	f2c0 0301 	movt	r3, #1
    4bb4:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4bb8:	b21b      	sxth	r3, r3
}
    4bba:	4618      	mov	r0, r3
    4bbc:	f107 070c 	add.w	r7, r7, #12
    4bc0:	46bd      	mov	sp, r7
    4bc2:	bc80      	pop	{r7}
    4bc4:	4770      	bx	lr
    4bc6:	bf00      	nop

00004bc8 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    4bc8:	b480      	push	{r7}
    4bca:	b083      	sub	sp, #12
    4bcc:	af00      	add	r7, sp, #0
    4bce:	4603      	mov	r3, r0
    4bd0:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4bd2:	79fb      	ldrb	r3, [r7, #7]
    4bd4:	2b00      	cmp	r3, #0
    4bd6:	d000      	beq.n	4bda <ACE_get_default_c_offset+0x12>
    4bd8:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    4bda:	79fb      	ldrb	r3, [r7, #7]
    4bdc:	f242 2228 	movw	r2, #8744	; 0x2228
    4be0:	f2c0 0201 	movt	r2, #1
    4be4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4be8:	4413      	add	r3, r2
    4bea:	885b      	ldrh	r3, [r3, #2]
    4bec:	b21b      	sxth	r3, r3
}
    4bee:	4618      	mov	r0, r3
    4bf0:	f107 070c 	add.w	r7, r7, #12
    4bf4:	46bd      	mov	sp, r7
    4bf6:	bc80      	pop	{r7}
    4bf8:	4770      	bx	lr
    4bfa:	bf00      	nop

00004bfc <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    4bfc:	b5b0      	push	{r4, r5, r7, lr}
    4bfe:	b092      	sub	sp, #72	; 0x48
    4c00:	af00      	add	r7, sp, #0
    4c02:	4613      	mov	r3, r2
    4c04:	4602      	mov	r2, r0
    4c06:	71fa      	strb	r2, [r7, #7]
    4c08:	460a      	mov	r2, r1
    4c0a:	80ba      	strh	r2, [r7, #4]
    4c0c:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    4c0e:	f242 4278 	movw	r2, #9336	; 0x2478
    4c12:	f2c0 0201 	movt	r2, #1
    4c16:	f107 030c 	add.w	r3, r7, #12
    4c1a:	e892 0003 	ldmia.w	r2, {r0, r1}
    4c1e:	6018      	str	r0, [r3, #0]
    4c20:	f103 0304 	add.w	r3, r3, #4
    4c24:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4c26:	79fb      	ldrb	r3, [r7, #7]
    4c28:	2b00      	cmp	r3, #0
    4c2a:	d000      	beq.n	4c2e <ACE_set_linear_transform+0x32>
    4c2c:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    4c2e:	79fb      	ldrb	r3, [r7, #7]
    4c30:	2b00      	cmp	r3, #0
    4c32:	f040 809d 	bne.w	4d70 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    4c36:	79fa      	ldrb	r2, [r7, #7]
    4c38:	f240 0318 	movw	r3, #24
    4c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c40:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4c44:	4413      	add	r3, r2
    4c46:	791b      	ldrb	r3, [r3, #4]
    4c48:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    4c4a:	7cfa      	ldrb	r2, [r7, #19]
    4c4c:	f107 030c 	add.w	r3, r7, #12
    4c50:	4610      	mov	r0, r2
    4c52:	4619      	mov	r1, r3
    4c54:	f000 f928 	bl	4ea8 <get_calibration>
        
        m1 = calibration.m1;
    4c58:	89fb      	ldrh	r3, [r7, #14]
    4c5a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    4c5e:	8a3b      	ldrh	r3, [r7, #16]
    4c60:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    4c64:	89bb      	ldrh	r3, [r7, #12]
    4c66:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    4c6a:	88bb      	ldrh	r3, [r7, #4]
    4c6c:	4618      	mov	r0, r3
    4c6e:	f000 f883 	bl	4d78 <extend_sign>
    4c72:	4604      	mov	r4, r0
    4c74:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    4c78:	4618      	mov	r0, r3
    4c7a:	f000 f87d 	bl	4d78 <extend_sign>
    4c7e:	4603      	mov	r3, r0
    4c80:	fb03 f304 	mul.w	r3, r3, r4
    4c84:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    4c86:	69fb      	ldr	r3, [r7, #28]
    4c88:	461c      	mov	r4, r3
    4c8a:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4c8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4c92:	4618      	mov	r0, r3
    4c94:	f000 f870 	bl	4d78 <extend_sign>
    4c98:	4603      	mov	r3, r0
    4c9a:	461a      	mov	r2, r3
    4c9c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4ca0:	fb02 f105 	mul.w	r1, r2, r5
    4ca4:	fb04 f003 	mul.w	r0, r4, r3
    4ca8:	4401      	add	r1, r0
    4caa:	fba4 2302 	umull	r2, r3, r4, r2
    4cae:	4419      	add	r1, r3
    4cb0:	460b      	mov	r3, r1
    4cb2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    4cb6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    4cba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    4cbe:	f000 f8b3 	bl	4e28 <adjust_to_16bit_ace_format>
    4cc2:	4603      	mov	r3, r0
    4cc4:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    4cc6:	88bb      	ldrh	r3, [r7, #4]
    4cc8:	4618      	mov	r0, r3
    4cca:	f000 f855 	bl	4d78 <extend_sign>
    4cce:	4604      	mov	r4, r0
    4cd0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    4cd4:	4618      	mov	r0, r3
    4cd6:	f000 f84f 	bl	4d78 <extend_sign>
    4cda:	4603      	mov	r3, r0
    4cdc:	fb03 f304 	mul.w	r3, r3, r4
    4ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    4ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    4ce4:	461c      	mov	r4, r3
    4ce6:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4cea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4cee:	4618      	mov	r0, r3
    4cf0:	f000 f842 	bl	4d78 <extend_sign>
    4cf4:	4603      	mov	r3, r0
    4cf6:	461a      	mov	r2, r3
    4cf8:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4cfc:	fb02 f105 	mul.w	r1, r2, r5
    4d00:	fb04 f003 	mul.w	r0, r4, r3
    4d04:	4401      	add	r1, r0
    4d06:	fba4 2302 	umull	r2, r3, r4, r2
    4d0a:	4419      	add	r1, r3
    4d0c:	460b      	mov	r3, r1
    4d0e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    4d12:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    4d16:	887b      	ldrh	r3, [r7, #2]
    4d18:	4618      	mov	r0, r3
    4d1a:	f000 f82d 	bl	4d78 <extend_sign>
    4d1e:	4604      	mov	r4, r0
    4d20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4d24:	4618      	mov	r0, r3
    4d26:	f000 f827 	bl	4d78 <extend_sign>
    4d2a:	4603      	mov	r3, r0
    4d2c:	fb03 f304 	mul.w	r3, r3, r4
    4d30:	461a      	mov	r2, r3
    4d32:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4d36:	ea4f 4192 	mov.w	r1, r2, lsr #18
    4d3a:	ea4f 3083 	mov.w	r0, r3, lsl #14
    4d3e:	ea40 0101 	orr.w	r1, r0, r1
    4d42:	63f9      	str	r1, [r7, #60]	; 0x3c
    4d44:	ea4f 3382 	mov.w	r3, r2, lsl #14
    4d48:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    4d4a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    4d4e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    4d52:	1812      	adds	r2, r2, r0
    4d54:	eb43 0301 	adc.w	r3, r3, r1
    4d58:	4610      	mov	r0, r2
    4d5a:	4619      	mov	r1, r3
    4d5c:	f000 f824 	bl	4da8 <adjust_to_24bit_ace_format>
    4d60:	4603      	mov	r3, r0
    4d62:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    4d64:	79fb      	ldrb	r3, [r7, #7]
    4d66:	4618      	mov	r0, r3
    4d68:	6979      	ldr	r1, [r7, #20]
    4d6a:	69ba      	ldr	r2, [r7, #24]
    4d6c:	f000 fa5c 	bl	5228 <write_transform_coefficients>
    }
}
    4d70:	f107 0748 	add.w	r7, r7, #72	; 0x48
    4d74:	46bd      	mov	sp, r7
    4d76:	bdb0      	pop	{r4, r5, r7, pc}

00004d78 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    4d78:	b480      	push	{r7}
    4d7a:	b085      	sub	sp, #20
    4d7c:	af00      	add	r7, sp, #0
    4d7e:	4603      	mov	r3, r0
    4d80:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    4d82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    4d86:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    4d88:	88fa      	ldrh	r2, [r7, #6]
    4d8a:	68fb      	ldr	r3, [r7, #12]
    4d8c:	ea82 0203 	eor.w	r2, r2, r3
    4d90:	68fb      	ldr	r3, [r7, #12]
    4d92:	ebc3 0302 	rsb	r3, r3, r2
    4d96:	60bb      	str	r3, [r7, #8]
    
    return y;
    4d98:	68bb      	ldr	r3, [r7, #8]
}
    4d9a:	4618      	mov	r0, r3
    4d9c:	f107 0714 	add.w	r7, r7, #20
    4da0:	46bd      	mov	sp, r7
    4da2:	bc80      	pop	{r7}
    4da4:	4770      	bx	lr
    4da6:	bf00      	nop

00004da8 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    4da8:	b4b0      	push	{r4, r5, r7}
    4daa:	b089      	sub	sp, #36	; 0x24
    4dac:	af00      	add	r7, sp, #0
    4dae:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4db2:	f04f 30ff 	mov.w	r0, #4294967295
    4db6:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4dba:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4dbe:	f04f 0000 	mov.w	r0, #0
    4dc2:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4dc6:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4dca:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4dce:	e9d7 0100 	ldrd	r0, r1, [r7]
    4dd2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4dd6:	4284      	cmp	r4, r0
    4dd8:	eb75 0c01 	sbcs.w	ip, r5, r1
    4ddc:	da04      	bge.n	4de8 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4dde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4de2:	e9c7 0100 	strd	r0, r1, [r7]
    4de6:	e00b      	b.n	4e00 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4de8:	e9d7 4500 	ldrd	r4, r5, [r7]
    4dec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4df0:	4284      	cmp	r4, r0
    4df2:	eb75 0c01 	sbcs.w	ip, r5, r1
    4df6:	da03      	bge.n	4e00 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4df8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4dfc:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    4e00:	6879      	ldr	r1, [r7, #4]
    4e02:	ea4f 4181 	mov.w	r1, r1, lsl #18
    4e06:	6838      	ldr	r0, [r7, #0]
    4e08:	ea4f 3290 	mov.w	r2, r0, lsr #14
    4e0c:	ea41 0202 	orr.w	r2, r1, r2
    4e10:	6879      	ldr	r1, [r7, #4]
    4e12:	ea4f 33a1 	mov.w	r3, r1, asr #14
    4e16:	4613      	mov	r3, r2
    4e18:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4e1a:	68fb      	ldr	r3, [r7, #12]
}
    4e1c:	4618      	mov	r0, r3
    4e1e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4e22:	46bd      	mov	sp, r7
    4e24:	bcb0      	pop	{r4, r5, r7}
    4e26:	4770      	bx	lr

00004e28 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    4e28:	b4b0      	push	{r4, r5, r7}
    4e2a:	b089      	sub	sp, #36	; 0x24
    4e2c:	af00      	add	r7, sp, #0
    4e2e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4e32:	f04f 30ff 	mov.w	r0, #4294967295
    4e36:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4e3a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4e3e:	f04f 0000 	mov.w	r0, #0
    4e42:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4e46:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4e4a:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4e4e:	e9d7 0100 	ldrd	r0, r1, [r7]
    4e52:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4e56:	4284      	cmp	r4, r0
    4e58:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e5c:	da04      	bge.n	4e68 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4e5e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4e62:	e9c7 0100 	strd	r0, r1, [r7]
    4e66:	e00b      	b.n	4e80 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4e68:	e9d7 4500 	ldrd	r4, r5, [r7]
    4e6c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e70:	4284      	cmp	r4, r0
    4e72:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e76:	da03      	bge.n	4e80 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4e78:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e7c:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    4e80:	6879      	ldr	r1, [r7, #4]
    4e82:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4e86:	6838      	ldr	r0, [r7, #0]
    4e88:	ea4f 5210 	mov.w	r2, r0, lsr #20
    4e8c:	ea41 0202 	orr.w	r2, r1, r2
    4e90:	6879      	ldr	r1, [r7, #4]
    4e92:	ea4f 5321 	mov.w	r3, r1, asr #20
    4e96:	4613      	mov	r3, r2
    4e98:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4e9a:	68fb      	ldr	r3, [r7, #12]
}
    4e9c:	4618      	mov	r0, r3
    4e9e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4ea2:	46bd      	mov	sp, r7
    4ea4:	bcb0      	pop	{r4, r5, r7}
    4ea6:	4770      	bx	lr

00004ea8 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    4ea8:	b490      	push	{r4, r7}
    4eaa:	b0a4      	sub	sp, #144	; 0x90
    4eac:	af00      	add	r7, sp, #0
    4eae:	4603      	mov	r3, r0
    4eb0:	6039      	str	r1, [r7, #0]
    4eb2:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    4eb4:	f04f 030f 	mov.w	r3, #15
    4eb8:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    4eba:	f04f 0301 	mov.w	r3, #1
    4ebe:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    4ec0:	f04f 0301 	mov.w	r3, #1
    4ec4:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    4ec6:	f242 4328 	movw	r3, #9256	; 0x2428
    4eca:	f2c0 0301 	movt	r3, #1
    4ece:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    4ed2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    4ed4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    4ed8:	f04f 0300 	mov.w	r3, #0
    4edc:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    4ede:	79fa      	ldrb	r2, [r7, #7]
    4ee0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4ee2:	ea02 0303 	and.w	r3, r2, r3
    4ee6:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    4ee8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4eea:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4eee:	4413      	add	r3, r2
    4ef0:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    4ef4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    4ef8:	79fb      	ldrb	r3, [r7, #7]
    4efa:	f003 0330 	and.w	r3, r3, #48	; 0x30
    4efe:	ea4f 1313 	mov.w	r3, r3, lsr #4
    4f02:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    4f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4f06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4f0a:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    4f0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f0e:	2b04      	cmp	r3, #4
    4f10:	d906      	bls.n	4f20 <get_calibration+0x78>
    4f12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f14:	2b08      	cmp	r3, #8
    4f16:	d803      	bhi.n	4f20 <get_calibration+0x78>
    4f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4f1a:	f103 0301 	add.w	r3, r3, #1
    4f1e:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    4f20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    4f24:	2b05      	cmp	r3, #5
    4f26:	f200 8151 	bhi.w	51cc <get_calibration+0x324>
    4f2a:	a201      	add	r2, pc, #4	; (adr r2, 4f30 <get_calibration+0x88>)
    4f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4f30:	00004f49 	.word	0x00004f49
    4f34:	00004f97 	.word	0x00004f97
    4f38:	00004fed 	.word	0x00004fed
    4f3c:	00005053 	.word	0x00005053
    4f40:	000050c5 	.word	0x000050c5
    4f44:	0000512d 	.word	0x0000512d
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    4f48:	f240 0200 	movw	r2, #0
    4f4c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f50:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4f52:	460b      	mov	r3, r1
    4f54:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4f58:	440b      	add	r3, r1
    4f5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4f5e:	4413      	add	r3, r2
    4f60:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4f64:	791b      	ldrb	r3, [r3, #4]
    4f66:	b2db      	uxtb	r3, r3
    4f68:	f003 0306 	and.w	r3, r3, #6
    4f6c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4f70:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    4f72:	f242 4324 	movw	r3, #9252	; 0x2424
    4f76:	f2c0 0301 	movt	r3, #1
    4f7a:	681b      	ldr	r3, [r3, #0]
    4f7c:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4f80:	461a      	mov	r2, r3
    4f82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4f84:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    4f88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4f8a:	440b      	add	r3, r1
    4f8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4f90:	4413      	add	r3, r2
    4f92:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4f94:	e122      	b.n	51dc <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    4f96:	f240 0200 	movw	r2, #0
    4f9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f9e:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4fa0:	460b      	mov	r3, r1
    4fa2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4fa6:	440b      	add	r3, r1
    4fa8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4fac:	4413      	add	r3, r2
    4fae:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4fb2:	791b      	ldrb	r3, [r3, #4]
    4fb4:	b2db      	uxtb	r3, r3
    4fb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
    4fba:	ea4f 1353 	mov.w	r3, r3, lsr #5
    4fbe:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    4fc0:	f242 4324 	movw	r3, #9252	; 0x2424
    4fc4:	f2c0 0301 	movt	r3, #1
    4fc8:	681b      	ldr	r3, [r3, #0]
    4fca:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4fce:	461a      	mov	r2, r3
    4fd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4fd2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4fd6:	f103 0301 	add.w	r3, r3, #1
    4fda:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4fde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4fe0:	440b      	add	r3, r1
    4fe2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4fe6:	4413      	add	r3, r2
    4fe8:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4fea:	e0f7      	b.n	51dc <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    4fec:	f240 0200 	movw	r2, #0
    4ff0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ff4:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4ff6:	460b      	mov	r3, r1
    4ff8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ffc:	440b      	add	r3, r1
    4ffe:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5002:	4413      	add	r3, r2
    5004:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5008:	7a1b      	ldrb	r3, [r3, #8]
    500a:	b2db      	uxtb	r3, r3
    500c:	461a      	mov	r2, r3
    500e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    5010:	ea02 0303 	and.w	r3, r2, r3
    5014:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    5016:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    5018:	2b00      	cmp	r3, #0
    501a:	d10c      	bne.n	5036 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    501c:	f242 4324 	movw	r3, #9252	; 0x2424
    5020:	f2c0 0301 	movt	r3, #1
    5024:	681b      	ldr	r3, [r3, #0]
    5026:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    502a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    502c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5030:	4413      	add	r3, r2
    5032:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    5034:	e0d2      	b.n	51dc <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    5036:	f242 4324 	movw	r3, #9252	; 0x2424
    503a:	f2c0 0301 	movt	r3, #1
    503e:	681b      	ldr	r3, [r3, #0]
    5040:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    5044:	461a      	mov	r2, r3
    5046:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5048:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    504c:	4413      	add	r3, r2
    504e:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    5050:	e0c4      	b.n	51dc <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    5052:	f240 0200 	movw	r2, #0
    5056:	f2c4 0202 	movt	r2, #16386	; 0x4002
    505a:	6f79      	ldr	r1, [r7, #116]	; 0x74
    505c:	460b      	mov	r3, r1
    505e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5062:	440b      	add	r3, r1
    5064:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5068:	4413      	add	r3, r2
    506a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    506e:	791b      	ldrb	r3, [r3, #4]
    5070:	b2db      	uxtb	r3, r3
    5072:	461a      	mov	r2, r3
    5074:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5076:	ea02 0303 	and.w	r3, r2, r3
    507a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    507e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    5082:	2b00      	cmp	r3, #0
    5084:	d10c      	bne.n	50a0 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    5086:	f242 4324 	movw	r3, #9252	; 0x2424
    508a:	f2c0 0301 	movt	r3, #1
    508e:	681b      	ldr	r3, [r3, #0]
    5090:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    5094:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5096:	ea4f 0383 	mov.w	r3, r3, lsl #2
    509a:	4413      	add	r3, r2
    509c:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    509e:	e09d      	b.n	51dc <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    50a0:	f242 4324 	movw	r3, #9252	; 0x2424
    50a4:	f2c0 0301 	movt	r3, #1
    50a8:	681b      	ldr	r3, [r3, #0]
    50aa:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    50ae:	461a      	mov	r2, r3
    50b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    50b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    50b6:	f103 0301 	add.w	r3, r3, #1
    50ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    50be:	4413      	add	r3, r2
    50c0:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    50c2:	e08b      	b.n	51dc <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    50c4:	f242 4338 	movw	r3, #9272	; 0x2438
    50c8:	f2c0 0301 	movt	r3, #1
    50cc:	f107 0c08 	add.w	ip, r7, #8
    50d0:	461c      	mov	r4, r3
    50d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    50d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    50da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    50e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    50e8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    50ec:	79fa      	ldrb	r2, [r7, #7]
    50ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    50f0:	ea02 0303 	and.w	r3, r2, r3
    50f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    50f8:	f107 0290 	add.w	r2, r7, #144	; 0x90
    50fc:	4413      	add	r3, r2
    50fe:	f853 3c88 	ldr.w	r3, [r3, #-136]
    5102:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    5106:	f242 4324 	movw	r3, #9252	; 0x2424
    510a:	f2c0 0301 	movt	r3, #1
    510e:	681b      	ldr	r3, [r3, #0]
    5110:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    5114:	461a      	mov	r2, r3
    5116:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    5118:	ea4f 0183 	mov.w	r1, r3, lsl #2
    511c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    5120:	440b      	add	r3, r1
    5122:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5126:	4413      	add	r3, r2
    5128:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    512a:	e057      	b.n	51dc <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    512c:	f240 0200 	movw	r2, #0
    5130:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5134:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5136:	460b      	mov	r3, r1
    5138:	ea4f 0343 	mov.w	r3, r3, lsl #1
    513c:	440b      	add	r3, r1
    513e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5142:	4413      	add	r3, r2
    5144:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5148:	791b      	ldrb	r3, [r3, #4]
    514a:	b2db      	uxtb	r3, r3
    514c:	f003 0301 	and.w	r3, r3, #1
    5150:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    5154:	f240 0200 	movw	r2, #0
    5158:	f2c4 0202 	movt	r2, #16386	; 0x4002
    515c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    515e:	460b      	mov	r3, r1
    5160:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5164:	440b      	add	r3, r1
    5166:	ea4f 1303 	mov.w	r3, r3, lsl #4
    516a:	4413      	add	r3, r2
    516c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5170:	791b      	ldrb	r3, [r3, #4]
    5172:	b2db      	uxtb	r3, r3
    5174:	f003 0302 	and.w	r3, r3, #2
    5178:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    517c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    5180:	2b00      	cmp	r3, #0
    5182:	d003      	beq.n	518c <get_calibration+0x2e4>
            {
                obd_mode = 1;
    5184:	f04f 0301 	mov.w	r3, #1
    5188:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    518c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    5190:	2b00      	cmp	r3, #0
    5192:	d003      	beq.n	519c <get_calibration+0x2f4>
            {
                chopping_option = 1;
    5194:	f04f 0301 	mov.w	r3, #1
    5198:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    519c:	f242 4324 	movw	r3, #9252	; 0x2424
    51a0:	f2c0 0301 	movt	r3, #1
    51a4:	681b      	ldr	r3, [r3, #0]
    51a6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    51aa:	461a      	mov	r2, r3
    51ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    51ae:	ea4f 0143 	mov.w	r1, r3, lsl #1
    51b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    51b6:	440b      	add	r3, r1
    51b8:	ea4f 0143 	mov.w	r1, r3, lsl #1
    51bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    51c0:	440b      	add	r3, r1
    51c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    51c6:	4413      	add	r3, r2
    51c8:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    51ca:	e007      	b.n	51dc <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    51cc:	683b      	ldr	r3, [r7, #0]
    51ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    51d2:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    51d4:	683b      	ldr	r3, [r7, #0]
    51d6:	f04f 0200 	mov.w	r2, #0
    51da:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    51dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    51de:	2b00      	cmp	r3, #0
    51e0:	d007      	beq.n	51f2 <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    51e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    51e4:	881a      	ldrh	r2, [r3, #0]
    51e6:	683b      	ldr	r3, [r7, #0]
    51e8:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    51ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    51ec:	885a      	ldrh	r2, [r3, #2]
    51ee:	683b      	ldr	r3, [r7, #0]
    51f0:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    51f2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    51f4:	f242 2310 	movw	r3, #8720	; 0x2210
    51f8:	f2c0 0301 	movt	r3, #1
    51fc:	5c9b      	ldrb	r3, [r3, r2]
    51fe:	2b00      	cmp	r3, #0
    5200:	d008      	beq.n	5214 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    5202:	f242 4324 	movw	r3, #9252	; 0x2424
    5206:	f2c0 0301 	movt	r3, #1
    520a:	681b      	ldr	r3, [r3, #0]
    520c:	8b9a      	ldrh	r2, [r3, #28]
    520e:	683b      	ldr	r3, [r7, #0]
    5210:	801a      	strh	r2, [r3, #0]
    5212:	e003      	b.n	521c <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    5214:	683b      	ldr	r3, [r7, #0]
    5216:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    521a:	801a      	strh	r2, [r3, #0]
    }
}
    521c:	f107 0790 	add.w	r7, r7, #144	; 0x90
    5220:	46bd      	mov	sp, r7
    5222:	bc90      	pop	{r4, r7}
    5224:	4770      	bx	lr
    5226:	bf00      	nop

00005228 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    5228:	b480      	push	{r7}
    522a:	b087      	sub	sp, #28
    522c:	af00      	add	r7, sp, #0
    522e:	4603      	mov	r3, r0
    5230:	60b9      	str	r1, [r7, #8]
    5232:	607a      	str	r2, [r7, #4]
    5234:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    5236:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    523a:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    523c:	7bfa      	ldrb	r2, [r7, #15]
    523e:	f242 2328 	movw	r3, #8744	; 0x2228
    5242:	f2c0 0301 	movt	r3, #1
    5246:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    524a:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    524c:	7bfb      	ldrb	r3, [r7, #15]
    524e:	f242 2228 	movw	r2, #8744	; 0x2228
    5252:	f2c0 0201 	movt	r2, #1
    5256:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    525a:	4413      	add	r3, r2
    525c:	885b      	ldrh	r3, [r3, #2]
    525e:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    5260:	f240 0300 	movw	r3, #0
    5264:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5268:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    526a:	f240 0200 	movw	r2, #0
    526e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5272:	8a39      	ldrh	r1, [r7, #16]
    5274:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    5278:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    527c:	697a      	ldr	r2, [r7, #20]
    527e:	ea01 0102 	and.w	r1, r1, r2
    5282:	68ba      	ldr	r2, [r7, #8]
    5284:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5288:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    528c:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    5290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    5294:	f240 0300 	movw	r3, #0
    5298:	f2c4 0302 	movt	r3, #16386	; 0x4002
    529c:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    529e:	f240 0200 	movw	r2, #0
    52a2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    52a6:	8a79      	ldrh	r1, [r7, #18]
    52a8:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    52ac:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    52b0:	697a      	ldr	r2, [r7, #20]
    52b2:	ea01 0102 	and.w	r1, r1, r2
    52b6:	687a      	ldr	r2, [r7, #4]
    52b8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    52bc:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    52c0:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    52c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    52c8:	f107 071c 	add.w	r7, r7, #28
    52cc:	46bd      	mov	sp, r7
    52ce:	bc80      	pop	{r7}
    52d0:	4770      	bx	lr
    52d2:	bf00      	nop

000052d4 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    52d4:	b580      	push	{r7, lr}
    52d6:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    52d8:	f7fe fcfe 	bl	3cd8 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    52dc:	f7fd ffce 	bl	327c <ace_init_convert>
}
    52e0:	bd80      	pop	{r7, pc}
    52e2:	bf00      	nop

000052e4 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    52e4:	b480      	push	{r7}
    52e6:	b083      	sub	sp, #12
    52e8:	af00      	add	r7, sp, #0
    52ea:	4603      	mov	r3, r0
    52ec:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    52ee:	f240 0300 	movw	r3, #0
    52f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    52f6:	79fa      	ldrb	r2, [r7, #7]
    52f8:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    52fc:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    5300:	b2d2      	uxtb	r2, r2
    5302:	651a      	str	r2, [r3, #80]	; 0x50
}
    5304:	f107 070c 	add.w	r7, r7, #12
    5308:	46bd      	mov	sp, r7
    530a:	bc80      	pop	{r7}
    530c:	4770      	bx	lr
    530e:	bf00      	nop

00005310 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    5310:	b480      	push	{r7}
    5312:	b085      	sub	sp, #20
    5314:	af00      	add	r7, sp, #0
    5316:	4603      	mov	r3, r0
    5318:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    531a:	f04f 0300 	mov.w	r3, #0
    531e:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    5320:	79fb      	ldrb	r3, [r7, #7]
    5322:	2b02      	cmp	r3, #2
    5324:	d900      	bls.n	5328 <ACE_get_adc_result+0x18>
    5326:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    5328:	79fb      	ldrb	r3, [r7, #7]
    532a:	2b02      	cmp	r3, #2
    532c:	d81b      	bhi.n	5366 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    532e:	79fa      	ldrb	r2, [r7, #7]
    5330:	f242 4380 	movw	r3, #9344	; 0x2480
    5334:	f2c0 0301 	movt	r3, #1
    5338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    533c:	681b      	ldr	r3, [r3, #0]
    533e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    5342:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    5344:	68fb      	ldr	r3, [r7, #12]
    5346:	2b00      	cmp	r3, #0
    5348:	d0f1      	beq.n	532e <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    534a:	79fa      	ldrb	r2, [r7, #7]
    534c:	f242 4380 	movw	r3, #9344	; 0x2480
    5350:	f2c0 0301 	movt	r3, #1
    5354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5358:	681b      	ldr	r3, [r3, #0]
    535a:	b29b      	uxth	r3, r3
    535c:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5360:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5364:	817b      	strh	r3, [r7, #10]
    }
    return result;
    5366:	897b      	ldrh	r3, [r7, #10]
}
    5368:	4618      	mov	r0, r3
    536a:	f107 0714 	add.w	r7, r7, #20
    536e:	46bd      	mov	sp, r7
    5370:	bc80      	pop	{r7}
    5372:	4770      	bx	lr

00005374 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    5374:	b490      	push	{r4, r7}
    5376:	b086      	sub	sp, #24
    5378:	af00      	add	r7, sp, #0
    537a:	71f8      	strb	r0, [r7, #7]
    537c:	71b9      	strb	r1, [r7, #6]
    537e:	717a      	strb	r2, [r7, #5]
    5380:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    5382:	79fb      	ldrb	r3, [r7, #7]
    5384:	2b02      	cmp	r3, #2
    5386:	d900      	bls.n	538a <ACE_configure_sdd+0x16>
    5388:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    538a:	79fb      	ldrb	r3, [r7, #7]
    538c:	2b02      	cmp	r3, #2
    538e:	f200 80bc 	bhi.w	550a <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    5392:	f242 42cc 	movw	r2, #9420	; 0x24cc
    5396:	f2c0 0201 	movt	r2, #1
    539a:	f107 030c 	add.w	r3, r7, #12
    539e:	6812      	ldr	r2, [r2, #0]
    53a0:	4611      	mov	r1, r2
    53a2:	8019      	strh	r1, [r3, #0]
    53a4:	f103 0302 	add.w	r3, r3, #2
    53a8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    53ac:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    53ae:	f04f 0301 	mov.w	r3, #1
    53b2:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    53b4:	f04f 0300 	mov.w	r3, #0
    53b8:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    53ba:	79fb      	ldrb	r3, [r7, #7]
    53bc:	f107 0218 	add.w	r2, r7, #24
    53c0:	4413      	add	r3, r2
    53c2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    53c6:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    53c8:	f240 0300 	movw	r3, #0
    53cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    53d0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    53d4:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    53d6:	f240 0300 	movw	r3, #0
    53da:	f2c4 0302 	movt	r3, #16386	; 0x4002
    53de:	f04f 0200 	mov.w	r2, #0
    53e2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    53e6:	f240 0200 	movw	r2, #0
    53ea:	f2c4 0202 	movt	r2, #16386	; 0x4002
    53ee:	7c79      	ldrb	r1, [r7, #17]
    53f0:	460b      	mov	r3, r1
    53f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53f6:	440b      	add	r3, r1
    53f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    53fc:	4413      	add	r3, r2
    53fe:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5402:	797a      	ldrb	r2, [r7, #5]
    5404:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    5406:	797b      	ldrb	r3, [r7, #5]
    5408:	f003 0301 	and.w	r3, r3, #1
    540c:	b2db      	uxtb	r3, r3
    540e:	2b00      	cmp	r3, #0
    5410:	d002      	beq.n	5418 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    5412:	f04f 0300 	mov.w	r3, #0
    5416:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    5418:	797b      	ldrb	r3, [r7, #5]
    541a:	f003 0302 	and.w	r3, r3, #2
    541e:	2b00      	cmp	r3, #0
    5420:	d002      	beq.n	5428 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    5422:	f04f 0301 	mov.w	r3, #1
    5426:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    5428:	f240 0200 	movw	r2, #0
    542c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5430:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    5432:	f242 43bc 	movw	r3, #9404	; 0x24bc
    5436:	f2c0 0301 	movt	r3, #1
    543a:	681b      	ldr	r3, [r3, #0]
    543c:	79fc      	ldrb	r4, [r7, #7]
    543e:	f897 c012 	ldrb.w	ip, [r7, #18]
    5442:	7cf8      	ldrb	r0, [r7, #19]
    5444:	ea4f 0444 	mov.w	r4, r4, lsl #1
    5448:	44a4      	add	ip, r4
    544a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    544e:	4460      	add	r0, ip
    5450:	4403      	add	r3, r0
    5452:	f103 0380 	add.w	r3, r3, #128	; 0x80
    5456:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    5458:	460b      	mov	r3, r1
    545a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    545e:	440b      	add	r3, r1
    5460:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5464:	4413      	add	r3, r2
    5466:	f503 7304 	add.w	r3, r3, #528	; 0x210
    546a:	4602      	mov	r2, r0
    546c:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    546e:	f240 0300 	movw	r3, #0
    5472:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5476:	697a      	ldr	r2, [r7, #20]
    5478:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    547c:	79fa      	ldrb	r2, [r7, #7]
    547e:	f242 438c 	movw	r3, #9356	; 0x248c
    5482:	f2c0 0301 	movt	r3, #1
    5486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    548a:	79ba      	ldrb	r2, [r7, #6]
    548c:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    548e:	79fa      	ldrb	r2, [r7, #7]
    5490:	f242 438c 	movw	r3, #9356	; 0x248c
    5494:	f2c0 0301 	movt	r3, #1
    5498:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    549c:	79f9      	ldrb	r1, [r7, #7]
    549e:	f242 438c 	movw	r3, #9356	; 0x248c
    54a2:	f2c0 0301 	movt	r3, #1
    54a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    54aa:	681b      	ldr	r3, [r3, #0]
    54ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    54b0:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    54b2:	793b      	ldrb	r3, [r7, #4]
    54b4:	2b00      	cmp	r3, #0
    54b6:	d115      	bne.n	54e4 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    54b8:	f240 0300 	movw	r3, #0
    54bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    54c0:	f240 0200 	movw	r2, #0
    54c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    54c8:	6911      	ldr	r1, [r2, #16]
    54ca:	79f8      	ldrb	r0, [r7, #7]
    54cc:	f242 4298 	movw	r2, #9368	; 0x2498
    54d0:	f2c0 0201 	movt	r2, #1
    54d4:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    54d8:	ea6f 0202 	mvn.w	r2, r2
    54dc:	ea01 0202 	and.w	r2, r1, r2
    54e0:	611a      	str	r2, [r3, #16]
    54e2:	e012      	b.n	550a <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    54e4:	f240 0300 	movw	r3, #0
    54e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    54ec:	f240 0200 	movw	r2, #0
    54f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    54f4:	6911      	ldr	r1, [r2, #16]
    54f6:	79f8      	ldrb	r0, [r7, #7]
    54f8:	f242 4298 	movw	r2, #9368	; 0x2498
    54fc:	f2c0 0201 	movt	r2, #1
    5500:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    5504:	ea41 0202 	orr.w	r2, r1, r2
    5508:	611a      	str	r2, [r3, #16]
        }
    }
}
    550a:	f107 0718 	add.w	r7, r7, #24
    550e:	46bd      	mov	sp, r7
    5510:	bc90      	pop	{r4, r7}
    5512:	4770      	bx	lr

00005514 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    5514:	b480      	push	{r7}
    5516:	b083      	sub	sp, #12
    5518:	af00      	add	r7, sp, #0
    551a:	4603      	mov	r3, r0
    551c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    551e:	79fb      	ldrb	r3, [r7, #7]
    5520:	2b02      	cmp	r3, #2
    5522:	d900      	bls.n	5526 <ACE_enable_sdd+0x12>
    5524:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5526:	79fb      	ldrb	r3, [r7, #7]
    5528:	2b02      	cmp	r3, #2
    552a:	d811      	bhi.n	5550 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    552c:	79fa      	ldrb	r2, [r7, #7]
    552e:	f242 438c 	movw	r3, #9356	; 0x248c
    5532:	f2c0 0301 	movt	r3, #1
    5536:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    553a:	79f9      	ldrb	r1, [r7, #7]
    553c:	f242 438c 	movw	r3, #9356	; 0x248c
    5540:	f2c0 0301 	movt	r3, #1
    5544:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5548:	681b      	ldr	r3, [r3, #0]
    554a:	f043 0320 	orr.w	r3, r3, #32
    554e:	6013      	str	r3, [r2, #0]
    }
}
    5550:	f107 070c 	add.w	r7, r7, #12
    5554:	46bd      	mov	sp, r7
    5556:	bc80      	pop	{r7}
    5558:	4770      	bx	lr
    555a:	bf00      	nop

0000555c <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    555c:	b480      	push	{r7}
    555e:	b083      	sub	sp, #12
    5560:	af00      	add	r7, sp, #0
    5562:	4603      	mov	r3, r0
    5564:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    5566:	79fb      	ldrb	r3, [r7, #7]
    5568:	2b02      	cmp	r3, #2
    556a:	d900      	bls.n	556e <ACE_disable_sdd+0x12>
    556c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    556e:	79fb      	ldrb	r3, [r7, #7]
    5570:	2b02      	cmp	r3, #2
    5572:	d811      	bhi.n	5598 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    5574:	79fa      	ldrb	r2, [r7, #7]
    5576:	f242 438c 	movw	r3, #9356	; 0x248c
    557a:	f2c0 0301 	movt	r3, #1
    557e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5582:	79f9      	ldrb	r1, [r7, #7]
    5584:	f242 438c 	movw	r3, #9356	; 0x248c
    5588:	f2c0 0301 	movt	r3, #1
    558c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5590:	681b      	ldr	r3, [r3, #0]
    5592:	f023 0320 	bic.w	r3, r3, #32
    5596:	6013      	str	r3, [r2, #0]
    }
}
    5598:	f107 070c 	add.w	r7, r7, #12
    559c:	46bd      	mov	sp, r7
    559e:	bc80      	pop	{r7}
    55a0:	4770      	bx	lr
    55a2:	bf00      	nop

000055a4 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    55a4:	b480      	push	{r7}
    55a6:	b083      	sub	sp, #12
    55a8:	af00      	add	r7, sp, #0
    55aa:	4603      	mov	r3, r0
    55ac:	6039      	str	r1, [r7, #0]
    55ae:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    55b0:	79fb      	ldrb	r3, [r7, #7]
    55b2:	2b02      	cmp	r3, #2
    55b4:	d900      	bls.n	55b8 <ACE_set_sdd_value+0x14>
    55b6:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    55b8:	79fb      	ldrb	r3, [r7, #7]
    55ba:	2b02      	cmp	r3, #2
    55bc:	d813      	bhi.n	55e6 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    55be:	79fa      	ldrb	r2, [r7, #7]
    55c0:	f242 43b0 	movw	r3, #9392	; 0x24b0
    55c4:	f2c0 0301 	movt	r3, #1
    55c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    55cc:	683a      	ldr	r2, [r7, #0]
    55ce:	ea4f 4212 	mov.w	r2, r2, lsr #16
    55d2:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    55d4:	79fa      	ldrb	r2, [r7, #7]
    55d6:	f242 43a4 	movw	r3, #9380	; 0x24a4
    55da:	f2c0 0301 	movt	r3, #1
    55de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    55e2:	683a      	ldr	r2, [r7, #0]
    55e4:	601a      	str	r2, [r3, #0]
    }
}
    55e6:	f107 070c 	add.w	r7, r7, #12
    55ea:	46bd      	mov	sp, r7
    55ec:	bc80      	pop	{r7}
    55ee:	4770      	bx	lr

000055f0 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    55f0:	b480      	push	{r7}
    55f2:	b087      	sub	sp, #28
    55f4:	af00      	add	r7, sp, #0
    55f6:	60f8      	str	r0, [r7, #12]
    55f8:	60b9      	str	r1, [r7, #8]
    55fa:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    55fc:	f240 0300 	movw	r3, #0
    5600:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5604:	691b      	ldr	r3, [r3, #16]
    5606:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    5608:	68fb      	ldr	r3, [r7, #12]
    560a:	f1b3 3fff 	cmp.w	r3, #4294967295
    560e:	d012      	beq.n	5636 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    5610:	f240 0300 	movw	r3, #0
    5614:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5618:	68fa      	ldr	r2, [r7, #12]
    561a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    561e:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    5620:	f240 0300 	movw	r3, #0
    5624:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5628:	68fa      	ldr	r2, [r7, #12]
    562a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    562e:	697b      	ldr	r3, [r7, #20]
    5630:	f043 0301 	orr.w	r3, r3, #1
    5634:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    5636:	68bb      	ldr	r3, [r7, #8]
    5638:	f1b3 3fff 	cmp.w	r3, #4294967295
    563c:	d013      	beq.n	5666 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    563e:	f240 0300 	movw	r3, #0
    5642:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5646:	68ba      	ldr	r2, [r7, #8]
    5648:	ea4f 4212 	mov.w	r2, r2, lsr #16
    564c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    5650:	f240 0300 	movw	r3, #0
    5654:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5658:	68ba      	ldr	r2, [r7, #8]
    565a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    565e:	697b      	ldr	r3, [r7, #20]
    5660:	f043 0302 	orr.w	r3, r3, #2
    5664:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    5666:	687b      	ldr	r3, [r7, #4]
    5668:	f1b3 3fff 	cmp.w	r3, #4294967295
    566c:	d01c      	beq.n	56a8 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    566e:	f240 0300 	movw	r3, #0
    5672:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5676:	687a      	ldr	r2, [r7, #4]
    5678:	ea4f 4212 	mov.w	r2, r2, lsr #16
    567c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    5680:	f240 0300 	movw	r3, #0
    5684:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5688:	687a      	ldr	r2, [r7, #4]
    568a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    568e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    5692:	f240 0300 	movw	r3, #0
    5696:	f2c4 0302 	movt	r3, #16386	; 0x4002
    569a:	687a      	ldr	r2, [r7, #4]
    569c:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    56a0:	697b      	ldr	r3, [r7, #20]
    56a2:	f043 0304 	orr.w	r3, r3, #4
    56a6:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    56a8:	f240 0300 	movw	r3, #0
    56ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56b0:	697a      	ldr	r2, [r7, #20]
    56b2:	611a      	str	r2, [r3, #16]
}
    56b4:	f107 071c 	add.w	r7, r7, #28
    56b8:	46bd      	mov	sp, r7
    56ba:	bc80      	pop	{r7}
    56bc:	4770      	bx	lr
    56be:	bf00      	nop

000056c0 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    56c0:	b480      	push	{r7}
    56c2:	b087      	sub	sp, #28
    56c4:	af00      	add	r7, sp, #0
    56c6:	4602      	mov	r2, r0
    56c8:	460b      	mov	r3, r1
    56ca:	71fa      	strb	r2, [r7, #7]
    56cc:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    56ce:	79fb      	ldrb	r3, [r7, #7]
    56d0:	f003 0301 	and.w	r3, r3, #1
    56d4:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    56d6:	79fb      	ldrb	r3, [r7, #7]
    56d8:	2b09      	cmp	r3, #9
    56da:	d900      	bls.n	56de <ACE_set_comp_reference+0x1e>
    56dc:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    56de:	79bb      	ldrb	r3, [r7, #6]
    56e0:	2b03      	cmp	r3, #3
    56e2:	d900      	bls.n	56e6 <ACE_set_comp_reference+0x26>
    56e4:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    56e6:	693b      	ldr	r3, [r7, #16]
    56e8:	2b00      	cmp	r3, #0
    56ea:	d100      	bne.n	56ee <ACE_set_comp_reference+0x2e>
    56ec:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    56ee:	79fb      	ldrb	r3, [r7, #7]
    56f0:	2b09      	cmp	r3, #9
    56f2:	f200 80b9 	bhi.w	5868 <ACE_set_comp_reference+0x1a8>
    56f6:	79bb      	ldrb	r3, [r7, #6]
    56f8:	2b03      	cmp	r3, #3
    56fa:	f200 80b5 	bhi.w	5868 <ACE_set_comp_reference+0x1a8>
    56fe:	693b      	ldr	r3, [r7, #16]
    5700:	2b00      	cmp	r3, #0
    5702:	f000 80b1 	beq.w	5868 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5706:	79fa      	ldrb	r2, [r7, #7]
    5708:	f242 43c0 	movw	r3, #9408	; 0x24c0
    570c:	f2c0 0301 	movt	r3, #1
    5710:	5c9b      	ldrb	r3, [r3, r2]
    5712:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5714:	f240 0300 	movw	r3, #0
    5718:	f2c4 0302 	movt	r3, #16386	; 0x4002
    571c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5720:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5722:	f240 0300 	movw	r3, #0
    5726:	f2c4 0302 	movt	r3, #16386	; 0x4002
    572a:	f04f 0200 	mov.w	r2, #0
    572e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    5732:	79bb      	ldrb	r3, [r7, #6]
    5734:	2b03      	cmp	r3, #3
    5736:	d146      	bne.n	57c6 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    5738:	f240 0100 	movw	r1, #0
    573c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5740:	7bf8      	ldrb	r0, [r7, #15]
    5742:	f240 0200 	movw	r2, #0
    5746:	f2c4 0202 	movt	r2, #16386	; 0x4002
    574a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    574e:	4663      	mov	r3, ip
    5750:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5754:	4463      	add	r3, ip
    5756:	ea4f 1303 	mov.w	r3, r3, lsl #4
    575a:	4413      	add	r3, r2
    575c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5760:	791b      	ldrb	r3, [r3, #4]
    5762:	b2db      	uxtb	r3, r3
    5764:	461a      	mov	r2, r3
    5766:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    576a:	4603      	mov	r3, r0
    576c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5770:	4403      	add	r3, r0
    5772:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5776:	440b      	add	r3, r1
    5778:	f503 730a 	add.w	r3, r3, #552	; 0x228
    577c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    577e:	f240 0100 	movw	r1, #0
    5782:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5786:	7bf8      	ldrb	r0, [r7, #15]
    5788:	f240 0200 	movw	r2, #0
    578c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5790:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5794:	4663      	mov	r3, ip
    5796:	ea4f 0343 	mov.w	r3, r3, lsl #1
    579a:	4463      	add	r3, ip
    579c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57a0:	4413      	add	r3, r2
    57a2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57a6:	7a1b      	ldrb	r3, [r3, #8]
    57a8:	b2db      	uxtb	r3, r3
    57aa:	461a      	mov	r2, r3
    57ac:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    57b0:	4603      	mov	r3, r0
    57b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57b6:	4403      	add	r3, r0
    57b8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57bc:	440b      	add	r3, r1
    57be:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57c2:	721a      	strb	r2, [r3, #8]
    57c4:	e049      	b.n	585a <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    57c6:	f240 0200 	movw	r2, #0
    57ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57ce:	7bf8      	ldrb	r0, [r7, #15]
    57d0:	f240 0100 	movw	r1, #0
    57d4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    57d8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    57dc:	4663      	mov	r3, ip
    57de:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57e2:	4463      	add	r3, ip
    57e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57e8:	440b      	add	r3, r1
    57ea:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57ee:	791b      	ldrb	r3, [r3, #4]
    57f0:	b2db      	uxtb	r3, r3
    57f2:	f043 0320 	orr.w	r3, r3, #32
    57f6:	b2d9      	uxtb	r1, r3
    57f8:	4603      	mov	r3, r0
    57fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57fe:	4403      	add	r3, r0
    5800:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5804:	4413      	add	r3, r2
    5806:	f503 730a 	add.w	r3, r3, #552	; 0x228
    580a:	460a      	mov	r2, r1
    580c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    580e:	f240 0200 	movw	r2, #0
    5812:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5816:	7bf8      	ldrb	r0, [r7, #15]
    5818:	f240 0100 	movw	r1, #0
    581c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5820:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5824:	4663      	mov	r3, ip
    5826:	ea4f 0343 	mov.w	r3, r3, lsl #1
    582a:	4463      	add	r3, ip
    582c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5830:	440b      	add	r3, r1
    5832:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5836:	7a1b      	ldrb	r3, [r3, #8]
    5838:	b2db      	uxtb	r3, r3
    583a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    583e:	79b9      	ldrb	r1, [r7, #6]
    5840:	440b      	add	r3, r1
    5842:	b2d9      	uxtb	r1, r3
    5844:	4603      	mov	r3, r0
    5846:	ea4f 0343 	mov.w	r3, r3, lsl #1
    584a:	4403      	add	r3, r0
    584c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5850:	4413      	add	r3, r2
    5852:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5856:	460a      	mov	r2, r1
    5858:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    585a:	f240 0300 	movw	r3, #0
    585e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5862:	697a      	ldr	r2, [r7, #20]
    5864:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5868:	f107 071c 	add.w	r7, r7, #28
    586c:	46bd      	mov	sp, r7
    586e:	bc80      	pop	{r7}
    5870:	4770      	bx	lr
    5872:	bf00      	nop

00005874 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    5874:	b480      	push	{r7}
    5876:	b087      	sub	sp, #28
    5878:	af00      	add	r7, sp, #0
    587a:	4602      	mov	r2, r0
    587c:	460b      	mov	r3, r1
    587e:	71fa      	strb	r2, [r7, #7]
    5880:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5882:	79fb      	ldrb	r3, [r7, #7]
    5884:	2b09      	cmp	r3, #9
    5886:	d900      	bls.n	588a <ACE_set_comp_hysteresis+0x16>
    5888:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    588a:	79bb      	ldrb	r3, [r7, #6]
    588c:	2b03      	cmp	r3, #3
    588e:	d900      	bls.n	5892 <ACE_set_comp_hysteresis+0x1e>
    5890:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    5892:	79fb      	ldrb	r3, [r7, #7]
    5894:	2b09      	cmp	r3, #9
    5896:	d87b      	bhi.n	5990 <ACE_set_comp_hysteresis+0x11c>
    5898:	79bb      	ldrb	r3, [r7, #6]
    589a:	2b03      	cmp	r3, #3
    589c:	d878      	bhi.n	5990 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    589e:	79fa      	ldrb	r2, [r7, #7]
    58a0:	f242 43c0 	movw	r3, #9408	; 0x24c0
    58a4:	f2c0 0301 	movt	r3, #1
    58a8:	5c9b      	ldrb	r3, [r3, r2]
    58aa:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    58ac:	79fb      	ldrb	r3, [r7, #7]
    58ae:	f003 0301 	and.w	r3, r3, #1
    58b2:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    58b4:	f240 0300 	movw	r3, #0
    58b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58bc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    58c0:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    58c2:	f240 0300 	movw	r3, #0
    58c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58ca:	f04f 0200 	mov.w	r2, #0
    58ce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    58d2:	693b      	ldr	r3, [r7, #16]
    58d4:	2b00      	cmp	r3, #0
    58d6:	d02a      	beq.n	592e <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    58d8:	f240 0200 	movw	r2, #0
    58dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    58e0:	7bf8      	ldrb	r0, [r7, #15]
    58e2:	f240 0100 	movw	r1, #0
    58e6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    58ea:	f897 c00f 	ldrb.w	ip, [r7, #15]
    58ee:	4663      	mov	r3, ip
    58f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    58f4:	4463      	add	r3, ip
    58f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    58fa:	440b      	add	r3, r1
    58fc:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5900:	791b      	ldrb	r3, [r3, #4]
    5902:	b2db      	uxtb	r3, r3
    5904:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5908:	79b9      	ldrb	r1, [r7, #6]
    590a:	ea4f 1181 	mov.w	r1, r1, lsl #6
    590e:	b2c9      	uxtb	r1, r1
    5910:	ea43 0301 	orr.w	r3, r3, r1
    5914:	b2d9      	uxtb	r1, r3
    5916:	4603      	mov	r3, r0
    5918:	ea4f 0343 	mov.w	r3, r3, lsl #1
    591c:	4403      	add	r3, r0
    591e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5922:	4413      	add	r3, r2
    5924:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5928:	460a      	mov	r2, r1
    592a:	711a      	strb	r2, [r3, #4]
    592c:	e029      	b.n	5982 <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    592e:	f240 0200 	movw	r2, #0
    5932:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5936:	7bf8      	ldrb	r0, [r7, #15]
    5938:	f240 0100 	movw	r1, #0
    593c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5940:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5944:	4663      	mov	r3, ip
    5946:	ea4f 0343 	mov.w	r3, r3, lsl #1
    594a:	4463      	add	r3, ip
    594c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5950:	440b      	add	r3, r1
    5952:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5956:	7a1b      	ldrb	r3, [r3, #8]
    5958:	b2db      	uxtb	r3, r3
    595a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    595e:	79b9      	ldrb	r1, [r7, #6]
    5960:	ea4f 1181 	mov.w	r1, r1, lsl #6
    5964:	b2c9      	uxtb	r1, r1
    5966:	ea43 0301 	orr.w	r3, r3, r1
    596a:	b2d9      	uxtb	r1, r3
    596c:	4603      	mov	r3, r0
    596e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5972:	4403      	add	r3, r0
    5974:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5978:	4413      	add	r3, r2
    597a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    597e:	460a      	mov	r2, r1
    5980:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5982:	f240 0300 	movw	r3, #0
    5986:	f2c4 0302 	movt	r3, #16386	; 0x4002
    598a:	697a      	ldr	r2, [r7, #20]
    598c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5990:	f107 071c 	add.w	r7, r7, #28
    5994:	46bd      	mov	sp, r7
    5996:	bc80      	pop	{r7}
    5998:	4770      	bx	lr
    599a:	bf00      	nop

0000599c <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    599c:	b480      	push	{r7}
    599e:	b087      	sub	sp, #28
    59a0:	af00      	add	r7, sp, #0
    59a2:	4603      	mov	r3, r0
    59a4:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    59a6:	79fb      	ldrb	r3, [r7, #7]
    59a8:	2b09      	cmp	r3, #9
    59aa:	d900      	bls.n	59ae <ACE_enable_comp+0x12>
    59ac:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    59ae:	79fb      	ldrb	r3, [r7, #7]
    59b0:	2b09      	cmp	r3, #9
    59b2:	d86c      	bhi.n	5a8e <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    59b4:	79fa      	ldrb	r2, [r7, #7]
    59b6:	f242 43c0 	movw	r3, #9408	; 0x24c0
    59ba:	f2c0 0301 	movt	r3, #1
    59be:	5c9b      	ldrb	r3, [r3, r2]
    59c0:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    59c2:	79fb      	ldrb	r3, [r7, #7]
    59c4:	f003 0301 	and.w	r3, r3, #1
    59c8:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    59ca:	f240 0300 	movw	r3, #0
    59ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    59d2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    59d6:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    59d8:	f240 0300 	movw	r3, #0
    59dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    59e0:	f04f 0200 	mov.w	r2, #0
    59e4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    59e8:	693b      	ldr	r3, [r7, #16]
    59ea:	2b00      	cmp	r3, #0
    59ec:	d024      	beq.n	5a38 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    59ee:	f240 0200 	movw	r2, #0
    59f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    59f6:	7bf8      	ldrb	r0, [r7, #15]
    59f8:	f240 0100 	movw	r1, #0
    59fc:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a00:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a04:	4663      	mov	r3, ip
    5a06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a0a:	4463      	add	r3, ip
    5a0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a10:	440b      	add	r3, r1
    5a12:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a16:	791b      	ldrb	r3, [r3, #4]
    5a18:	b2db      	uxtb	r3, r3
    5a1a:	f043 0310 	orr.w	r3, r3, #16
    5a1e:	b2d9      	uxtb	r1, r3
    5a20:	4603      	mov	r3, r0
    5a22:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a26:	4403      	add	r3, r0
    5a28:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a2c:	4413      	add	r3, r2
    5a2e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a32:	460a      	mov	r2, r1
    5a34:	711a      	strb	r2, [r3, #4]
    5a36:	e023      	b.n	5a80 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    5a38:	f240 0200 	movw	r2, #0
    5a3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5a40:	7bf8      	ldrb	r0, [r7, #15]
    5a42:	f240 0100 	movw	r1, #0
    5a46:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a4a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a4e:	4663      	mov	r3, ip
    5a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a54:	4463      	add	r3, ip
    5a56:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a5a:	440b      	add	r3, r1
    5a5c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5a60:	7a1b      	ldrb	r3, [r3, #8]
    5a62:	b2db      	uxtb	r3, r3
    5a64:	f043 0310 	orr.w	r3, r3, #16
    5a68:	b2d9      	uxtb	r1, r3
    5a6a:	4603      	mov	r3, r0
    5a6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a70:	4403      	add	r3, r0
    5a72:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a76:	4413      	add	r3, r2
    5a78:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5a7c:	460a      	mov	r2, r1
    5a7e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5a80:	f240 0300 	movw	r3, #0
    5a84:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5a88:	697a      	ldr	r2, [r7, #20]
    5a8a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5a8e:	f107 071c 	add.w	r7, r7, #28
    5a92:	46bd      	mov	sp, r7
    5a94:	bc80      	pop	{r7}
    5a96:	4770      	bx	lr

00005a98 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    5a98:	b480      	push	{r7}
    5a9a:	b087      	sub	sp, #28
    5a9c:	af00      	add	r7, sp, #0
    5a9e:	4603      	mov	r3, r0
    5aa0:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5aa2:	79fb      	ldrb	r3, [r7, #7]
    5aa4:	2b09      	cmp	r3, #9
    5aa6:	d900      	bls.n	5aaa <ACE_disable_comp+0x12>
    5aa8:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5aaa:	79fb      	ldrb	r3, [r7, #7]
    5aac:	2b09      	cmp	r3, #9
    5aae:	d86a      	bhi.n	5b86 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5ab0:	79fa      	ldrb	r2, [r7, #7]
    5ab2:	f242 43c0 	movw	r3, #9408	; 0x24c0
    5ab6:	f2c0 0301 	movt	r3, #1
    5aba:	5c9b      	ldrb	r3, [r3, r2]
    5abc:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5abe:	79fb      	ldrb	r3, [r7, #7]
    5ac0:	f003 0301 	and.w	r3, r3, #1
    5ac4:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5ac6:	f240 0300 	movw	r3, #0
    5aca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5ace:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5ad2:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5ad4:	f240 0300 	movw	r3, #0
    5ad8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5adc:	f04f 0200 	mov.w	r2, #0
    5ae0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5ae4:	693b      	ldr	r3, [r7, #16]
    5ae6:	2b00      	cmp	r3, #0
    5ae8:	d023      	beq.n	5b32 <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5aea:	f240 0100 	movw	r1, #0
    5aee:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5af2:	7bf8      	ldrb	r0, [r7, #15]
    5af4:	f240 0200 	movw	r2, #0
    5af8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5afc:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5b00:	4663      	mov	r3, ip
    5b02:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b06:	4463      	add	r3, ip
    5b08:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b0c:	4413      	add	r3, r2
    5b0e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b12:	791b      	ldrb	r3, [r3, #4]
    5b14:	b2db      	uxtb	r3, r3
    5b16:	461a      	mov	r2, r3
    5b18:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5b1c:	4603      	mov	r3, r0
    5b1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b22:	4403      	add	r3, r0
    5b24:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b28:	440b      	add	r3, r1
    5b2a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b2e:	711a      	strb	r2, [r3, #4]
    5b30:	e022      	b.n	5b78 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5b32:	f240 0100 	movw	r1, #0
    5b36:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5b3a:	7bf8      	ldrb	r0, [r7, #15]
    5b3c:	f240 0200 	movw	r2, #0
    5b40:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5b44:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5b48:	4663      	mov	r3, ip
    5b4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b4e:	4463      	add	r3, ip
    5b50:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b54:	4413      	add	r3, r2
    5b56:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5b5a:	7a1b      	ldrb	r3, [r3, #8]
    5b5c:	b2db      	uxtb	r3, r3
    5b5e:	461a      	mov	r2, r3
    5b60:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5b64:	4603      	mov	r3, r0
    5b66:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b6a:	4403      	add	r3, r0
    5b6c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b70:	440b      	add	r3, r1
    5b72:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5b76:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5b78:	f240 0300 	movw	r3, #0
    5b7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5b80:	697a      	ldr	r2, [r7, #20]
    5b82:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5b86:	f107 071c 	add.w	r7, r7, #28
    5b8a:	46bd      	mov	sp, r7
    5b8c:	bc80      	pop	{r7}
    5b8e:	4770      	bx	lr

00005b90 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5b90:	b480      	push	{r7}
    5b92:	b083      	sub	sp, #12
    5b94:	af00      	add	r7, sp, #0
    5b96:	4603      	mov	r3, r0
    5b98:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5b9a:	79fb      	ldrb	r3, [r7, #7]
    5b9c:	2b09      	cmp	r3, #9
    5b9e:	d900      	bls.n	5ba2 <ACE_enable_comp_rise_irq+0x12>
    5ba0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5ba2:	f240 0300 	movw	r3, #0
    5ba6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5baa:	f240 0200 	movw	r2, #0
    5bae:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5bb2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5bb6:	f102 020c 	add.w	r2, r2, #12
    5bba:	6811      	ldr	r1, [r2, #0]
    5bbc:	79fa      	ldrb	r2, [r7, #7]
    5bbe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5bc2:	fa00 f202 	lsl.w	r2, r0, r2
    5bc6:	ea41 0202 	orr.w	r2, r1, r2
    5bca:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5bce:	f103 030c 	add.w	r3, r3, #12
    5bd2:	601a      	str	r2, [r3, #0]
}
    5bd4:	f107 070c 	add.w	r7, r7, #12
    5bd8:	46bd      	mov	sp, r7
    5bda:	bc80      	pop	{r7}
    5bdc:	4770      	bx	lr
    5bde:	bf00      	nop

00005be0 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5be0:	b480      	push	{r7}
    5be2:	b085      	sub	sp, #20
    5be4:	af00      	add	r7, sp, #0
    5be6:	4603      	mov	r3, r0
    5be8:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5bea:	79fb      	ldrb	r3, [r7, #7]
    5bec:	2b09      	cmp	r3, #9
    5bee:	d900      	bls.n	5bf2 <ACE_disable_comp_rise_irq+0x12>
    5bf0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5bf2:	f240 0300 	movw	r3, #0
    5bf6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5bfa:	f240 0200 	movw	r2, #0
    5bfe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c02:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5c06:	f102 020c 	add.w	r2, r2, #12
    5c0a:	6811      	ldr	r1, [r2, #0]
    5c0c:	79fa      	ldrb	r2, [r7, #7]
    5c0e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5c12:	fa00 f202 	lsl.w	r2, r0, r2
    5c16:	ea6f 0202 	mvn.w	r2, r2
    5c1a:	ea01 0202 	and.w	r2, r1, r2
    5c1e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c22:	f103 030c 	add.w	r3, r3, #12
    5c26:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5c28:	f240 0300 	movw	r3, #0
    5c2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c30:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c34:	f103 030c 	add.w	r3, r3, #12
    5c38:	681b      	ldr	r3, [r3, #0]
    5c3a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5c3c:	68fb      	ldr	r3, [r7, #12]
    5c3e:	f103 0301 	add.w	r3, r3, #1
    5c42:	60fb      	str	r3, [r7, #12]
}
    5c44:	f107 0714 	add.w	r7, r7, #20
    5c48:	46bd      	mov	sp, r7
    5c4a:	bc80      	pop	{r7}
    5c4c:	4770      	bx	lr
    5c4e:	bf00      	nop

00005c50 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5c50:	b480      	push	{r7}
    5c52:	b085      	sub	sp, #20
    5c54:	af00      	add	r7, sp, #0
    5c56:	4603      	mov	r3, r0
    5c58:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5c5a:	79fb      	ldrb	r3, [r7, #7]
    5c5c:	2b09      	cmp	r3, #9
    5c5e:	d900      	bls.n	5c62 <ACE_clear_comp_rise_irq+0x12>
    5c60:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5c62:	f240 0300 	movw	r3, #0
    5c66:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c6a:	f240 0200 	movw	r2, #0
    5c6e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c72:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5c76:	f102 0214 	add.w	r2, r2, #20
    5c7a:	6811      	ldr	r1, [r2, #0]
    5c7c:	79fa      	ldrb	r2, [r7, #7]
    5c7e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5c82:	fa00 f202 	lsl.w	r2, r0, r2
    5c86:	ea41 0202 	orr.w	r2, r1, r2
    5c8a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c8e:	f103 0314 	add.w	r3, r3, #20
    5c92:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5c94:	f240 0300 	movw	r3, #0
    5c98:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c9c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5ca0:	f103 0314 	add.w	r3, r3, #20
    5ca4:	681b      	ldr	r3, [r3, #0]
    5ca6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5ca8:	68fb      	ldr	r3, [r7, #12]
    5caa:	f103 0301 	add.w	r3, r3, #1
    5cae:	60fb      	str	r3, [r7, #12]
}
    5cb0:	f107 0714 	add.w	r7, r7, #20
    5cb4:	46bd      	mov	sp, r7
    5cb6:	bc80      	pop	{r7}
    5cb8:	4770      	bx	lr
    5cba:	bf00      	nop

00005cbc <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5cbc:	b480      	push	{r7}
    5cbe:	b083      	sub	sp, #12
    5cc0:	af00      	add	r7, sp, #0
    5cc2:	4603      	mov	r3, r0
    5cc4:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5cc6:	79fb      	ldrb	r3, [r7, #7]
    5cc8:	2b09      	cmp	r3, #9
    5cca:	d900      	bls.n	5cce <ACE_enable_comp_fall_irq+0x12>
    5ccc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5cce:	f240 0300 	movw	r3, #0
    5cd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5cd6:	f240 0200 	movw	r2, #0
    5cda:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5cde:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5ce2:	f102 020c 	add.w	r2, r2, #12
    5ce6:	6811      	ldr	r1, [r2, #0]
    5ce8:	79fa      	ldrb	r2, [r7, #7]
    5cea:	f04f 0001 	mov.w	r0, #1
    5cee:	fa00 f202 	lsl.w	r2, r0, r2
    5cf2:	ea41 0202 	orr.w	r2, r1, r2
    5cf6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5cfa:	f103 030c 	add.w	r3, r3, #12
    5cfe:	601a      	str	r2, [r3, #0]
}
    5d00:	f107 070c 	add.w	r7, r7, #12
    5d04:	46bd      	mov	sp, r7
    5d06:	bc80      	pop	{r7}
    5d08:	4770      	bx	lr
    5d0a:	bf00      	nop

00005d0c <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5d0c:	b480      	push	{r7}
    5d0e:	b085      	sub	sp, #20
    5d10:	af00      	add	r7, sp, #0
    5d12:	4603      	mov	r3, r0
    5d14:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5d16:	79fb      	ldrb	r3, [r7, #7]
    5d18:	2b09      	cmp	r3, #9
    5d1a:	d900      	bls.n	5d1e <ACE_disable_comp_fall_irq+0x12>
    5d1c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5d1e:	f240 0300 	movw	r3, #0
    5d22:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d26:	f240 0200 	movw	r2, #0
    5d2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5d2e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5d32:	f102 020c 	add.w	r2, r2, #12
    5d36:	6811      	ldr	r1, [r2, #0]
    5d38:	79fa      	ldrb	r2, [r7, #7]
    5d3a:	f04f 0001 	mov.w	r0, #1
    5d3e:	fa00 f202 	lsl.w	r2, r0, r2
    5d42:	ea6f 0202 	mvn.w	r2, r2
    5d46:	ea01 0202 	and.w	r2, r1, r2
    5d4a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d4e:	f103 030c 	add.w	r3, r3, #12
    5d52:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5d54:	f240 0300 	movw	r3, #0
    5d58:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d5c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d60:	f103 030c 	add.w	r3, r3, #12
    5d64:	681b      	ldr	r3, [r3, #0]
    5d66:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5d68:	68fb      	ldr	r3, [r7, #12]
    5d6a:	f103 0301 	add.w	r3, r3, #1
    5d6e:	60fb      	str	r3, [r7, #12]
}
    5d70:	f107 0714 	add.w	r7, r7, #20
    5d74:	46bd      	mov	sp, r7
    5d76:	bc80      	pop	{r7}
    5d78:	4770      	bx	lr
    5d7a:	bf00      	nop

00005d7c <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5d7c:	b480      	push	{r7}
    5d7e:	b085      	sub	sp, #20
    5d80:	af00      	add	r7, sp, #0
    5d82:	4603      	mov	r3, r0
    5d84:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5d86:	79fb      	ldrb	r3, [r7, #7]
    5d88:	2b09      	cmp	r3, #9
    5d8a:	d900      	bls.n	5d8e <ACE_clear_comp_fall_irq+0x12>
    5d8c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5d8e:	f240 0300 	movw	r3, #0
    5d92:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d96:	f240 0200 	movw	r2, #0
    5d9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5d9e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5da2:	f102 0214 	add.w	r2, r2, #20
    5da6:	6811      	ldr	r1, [r2, #0]
    5da8:	79fa      	ldrb	r2, [r7, #7]
    5daa:	f04f 0001 	mov.w	r0, #1
    5dae:	fa00 f202 	lsl.w	r2, r0, r2
    5db2:	ea41 0202 	orr.w	r2, r1, r2
    5db6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5dba:	f103 0314 	add.w	r3, r3, #20
    5dbe:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5dc0:	f240 0300 	movw	r3, #0
    5dc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5dc8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5dcc:	f103 0314 	add.w	r3, r3, #20
    5dd0:	681b      	ldr	r3, [r3, #0]
    5dd2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5dd4:	68fb      	ldr	r3, [r7, #12]
    5dd6:	f103 0301 	add.w	r3, r3, #1
    5dda:	60fb      	str	r3, [r7, #12]
}
    5ddc:	f107 0714 	add.w	r7, r7, #20
    5de0:	46bd      	mov	sp, r7
    5de2:	bc80      	pop	{r7}
    5de4:	4770      	bx	lr
    5de6:	bf00      	nop

00005de8 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    5de8:	b480      	push	{r7}
    5dea:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    5dec:	f240 0300 	movw	r3, #0
    5df0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5df4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5df8:	f103 0310 	add.w	r3, r3, #16
    5dfc:	681b      	ldr	r3, [r3, #0]
}
    5dfe:	4618      	mov	r0, r3
    5e00:	46bd      	mov	sp, r7
    5e02:	bc80      	pop	{r7}
    5e04:	4770      	bx	lr
    5e06:	bf00      	nop

00005e08 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    5e08:	b480      	push	{r7}
    5e0a:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    5e0c:	f04f 0301 	mov.w	r3, #1
}
    5e10:	4618      	mov	r0, r3
    5e12:	46bd      	mov	sp, r7
    5e14:	bc80      	pop	{r7}
    5e16:	4770      	bx	lr

00005e18 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    5e18:	b480      	push	{r7}
    5e1a:	b083      	sub	sp, #12
    5e1c:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    5e1e:	f04f 0300 	mov.w	r3, #0
    5e22:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    5e24:	79fb      	ldrb	r3, [r7, #7]
}
    5e26:	4618      	mov	r0, r3
    5e28:	f107 070c 	add.w	r7, r7, #12
    5e2c:	46bd      	mov	sp, r7
    5e2e:	bc80      	pop	{r7}
    5e30:	4770      	bx	lr
    5e32:	bf00      	nop

00005e34 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    5e34:	b480      	push	{r7}
    5e36:	b083      	sub	sp, #12
    5e38:	af00      	add	r7, sp, #0
    5e3a:	4603      	mov	r3, r0
    5e3c:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    5e3e:	79fb      	ldrb	r3, [r7, #7]
    5e40:	f103 0301 	add.w	r3, r3, #1
    5e44:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    5e46:	79fb      	ldrb	r3, [r7, #7]
    5e48:	2b00      	cmp	r3, #0
    5e4a:	d002      	beq.n	5e52 <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    5e4c:	f04f 0300 	mov.w	r3, #0
    5e50:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    5e52:	79fb      	ldrb	r3, [r7, #7]
}
    5e54:	4618      	mov	r0, r3
    5e56:	f107 070c 	add.w	r7, r7, #12
    5e5a:	46bd      	mov	sp, r7
    5e5c:	bc80      	pop	{r7}
    5e5e:	4770      	bx	lr

00005e60 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5e60:	b580      	push	{r7, lr}
    5e62:	b084      	sub	sp, #16
    5e64:	af00      	add	r7, sp, #0
    5e66:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5e68:	f04f 0301 	mov.w	r3, #1
    5e6c:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5e6e:	f04f 0300 	mov.w	r3, #0
    5e72:	813b      	strh	r3, [r7, #8]
    5e74:	e025      	b.n	5ec2 <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    5e76:	893a      	ldrh	r2, [r7, #8]
    5e78:	f240 0318 	movw	r3, #24
    5e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e80:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5e84:	4413      	add	r3, r2
    5e86:	681b      	ldr	r3, [r3, #0]
    5e88:	2b00      	cmp	r3, #0
    5e8a:	d016      	beq.n	5eba <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    5e8c:	893a      	ldrh	r2, [r7, #8]
    5e8e:	f240 0318 	movw	r3, #24
    5e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e96:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5e9a:	4413      	add	r3, r2
    5e9c:	681b      	ldr	r3, [r3, #0]
    5e9e:	6878      	ldr	r0, [r7, #4]
    5ea0:	4619      	mov	r1, r3
    5ea2:	f04f 0210 	mov.w	r2, #16
    5ea6:	f001 fdcd 	bl	7a44 <strncmp>
    5eaa:	4603      	mov	r3, r0
    5eac:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    5eae:	68fb      	ldr	r3, [r7, #12]
    5eb0:	2b00      	cmp	r3, #0
    5eb2:	d102      	bne.n	5eba <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    5eb4:	893b      	ldrh	r3, [r7, #8]
    5eb6:	72fb      	strb	r3, [r7, #11]
                break;
    5eb8:	e006      	b.n	5ec8 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5eba:	893b      	ldrh	r3, [r7, #8]
    5ebc:	f103 0301 	add.w	r3, r3, #1
    5ec0:	813b      	strh	r3, [r7, #8]
    5ec2:	893b      	ldrh	r3, [r7, #8]
    5ec4:	2b00      	cmp	r3, #0
    5ec6:	d0d6      	beq.n	5e76 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    5ec8:	7afb      	ldrb	r3, [r7, #11]
}
    5eca:	4618      	mov	r0, r3
    5ecc:	f107 0710 	add.w	r7, r7, #16
    5ed0:	46bd      	mov	sp, r7
    5ed2:	bd80      	pop	{r7, pc}

00005ed4 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    5ed4:	b480      	push	{r7}
    5ed6:	b085      	sub	sp, #20
    5ed8:	af00      	add	r7, sp, #0
    5eda:	4603      	mov	r3, r0
    5edc:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5ede:	f04f 0301 	mov.w	r3, #1
    5ee2:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5ee4:	f04f 0300 	mov.w	r3, #0
    5ee8:	81bb      	strh	r3, [r7, #12]
    5eea:	e012      	b.n	5f12 <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    5eec:	89ba      	ldrh	r2, [r7, #12]
    5eee:	f240 0318 	movw	r3, #24
    5ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ef6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5efa:	4413      	add	r3, r2
    5efc:	791b      	ldrb	r3, [r3, #4]
    5efe:	79fa      	ldrb	r2, [r7, #7]
    5f00:	429a      	cmp	r2, r3
    5f02:	d102      	bne.n	5f0a <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    5f04:	89bb      	ldrh	r3, [r7, #12]
    5f06:	73fb      	strb	r3, [r7, #15]
            break;
    5f08:	e006      	b.n	5f18 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5f0a:	89bb      	ldrh	r3, [r7, #12]
    5f0c:	f103 0301 	add.w	r3, r3, #1
    5f10:	81bb      	strh	r3, [r7, #12]
    5f12:	89bb      	ldrh	r3, [r7, #12]
    5f14:	2b00      	cmp	r3, #0
    5f16:	d0e9      	beq.n	5eec <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    5f18:	7bfb      	ldrb	r3, [r7, #15]
}
    5f1a:	4618      	mov	r0, r3
    5f1c:	f107 0714 	add.w	r7, r7, #20
    5f20:	46bd      	mov	sp, r7
    5f22:	bc80      	pop	{r7}
    5f24:	4770      	bx	lr
    5f26:	bf00      	nop

00005f28 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    5f28:	b480      	push	{r7}
    5f2a:	b085      	sub	sp, #20
    5f2c:	af00      	add	r7, sp, #0
    5f2e:	4603      	mov	r3, r0
    5f30:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    5f32:	79fa      	ldrb	r2, [r7, #7]
    5f34:	f240 0318 	movw	r3, #24
    5f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f3c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5f40:	4413      	add	r3, r2
    5f42:	88db      	ldrh	r3, [r3, #6]
    5f44:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    5f46:	f240 0300 	movw	r3, #0
    5f4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5f4e:	89fa      	ldrh	r2, [r7, #14]
    5f50:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    5f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5f58:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5f5c:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    5f5e:	89bb      	ldrh	r3, [r7, #12]
    5f60:	b21b      	sxth	r3, r3
    5f62:	2b00      	cmp	r3, #0
    5f64:	da02      	bge.n	5f6c <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    5f66:	f04f 0300 	mov.w	r3, #0
    5f6a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    5f6c:	89bb      	ldrh	r3, [r7, #12]
}
    5f6e:	4618      	mov	r0, r3
    5f70:	f107 0714 	add.w	r7, r7, #20
    5f74:	46bd      	mov	sp, r7
    5f76:	bc80      	pop	{r7}
    5f78:	4770      	bx	lr
    5f7a:	bf00      	nop

00005f7c <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    5f7c:	b580      	push	{r7, lr}
    5f7e:	b090      	sub	sp, #64	; 0x40
    5f80:	af00      	add	r7, sp, #0
    5f82:	60f8      	str	r0, [r7, #12]
    5f84:	60b9      	str	r1, [r7, #8]
    5f86:	80fa      	strh	r2, [r7, #6]
    5f88:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5f8a:	68fb      	ldr	r3, [r7, #12]
    5f8c:	2b00      	cmp	r3, #0
    5f8e:	d123      	bne.n	5fd8 <UART_init+0x5c>
    5f90:	f242 43d0 	movw	r3, #9424	; 0x24d0
    5f94:	f2c0 0301 	movt	r3, #1
    5f98:	f107 0c10 	add.w	ip, r7, #16
    5f9c:	469e      	mov	lr, r3
    5f9e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fa2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5fa6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5faa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5fae:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5fb2:	f8cc 0000 	str.w	r0, [ip]
    5fb6:	f10c 0c04 	add.w	ip, ip, #4
    5fba:	f8ac 1000 	strh.w	r1, [ip]
    5fbe:	f10c 0c02 	add.w	ip, ip, #2
    5fc2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5fc6:	f88c 3000 	strb.w	r3, [ip]
    5fca:	f107 0310 	add.w	r3, r7, #16
    5fce:	4618      	mov	r0, r3
    5fd0:	f04f 0130 	mov.w	r1, #48	; 0x30
    5fd4:	f7fb ff6c 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    5fd8:	797b      	ldrb	r3, [r7, #5]
    5fda:	2b07      	cmp	r3, #7
    5fdc:	d923      	bls.n	6026 <UART_init+0xaa>
    5fde:	f242 43d0 	movw	r3, #9424	; 0x24d0
    5fe2:	f2c0 0301 	movt	r3, #1
    5fe6:	f107 0c10 	add.w	ip, r7, #16
    5fea:	469e      	mov	lr, r3
    5fec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5ff0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5ff4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5ff8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5ffc:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6000:	f8cc 0000 	str.w	r0, [ip]
    6004:	f10c 0c04 	add.w	ip, ip, #4
    6008:	f8ac 1000 	strh.w	r1, [ip]
    600c:	f10c 0c02 	add.w	ip, ip, #2
    6010:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6014:	f88c 3000 	strb.w	r3, [ip]
    6018:	f107 0310 	add.w	r3, r7, #16
    601c:	4618      	mov	r0, r3
    601e:	f04f 0131 	mov.w	r1, #49	; 0x31
    6022:	f7fb ff45 	bl	1eb0 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    6026:	88fa      	ldrh	r2, [r7, #6]
    6028:	f641 73ff 	movw	r3, #8191	; 0x1fff
    602c:	429a      	cmp	r2, r3
    602e:	d923      	bls.n	6078 <UART_init+0xfc>
    6030:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6034:	f2c0 0301 	movt	r3, #1
    6038:	f107 0c10 	add.w	ip, r7, #16
    603c:	469e      	mov	lr, r3
    603e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6042:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6046:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    604a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    604e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6052:	f8cc 0000 	str.w	r0, [ip]
    6056:	f10c 0c04 	add.w	ip, ip, #4
    605a:	f8ac 1000 	strh.w	r1, [ip]
    605e:	f10c 0c02 	add.w	ip, ip, #2
    6062:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6066:	f88c 3000 	strb.w	r3, [ip]
    606a:	f107 0310 	add.w	r3, r7, #16
    606e:	4618      	mov	r0, r3
    6070:	f04f 0132 	mov.w	r1, #50	; 0x32
    6074:	f7fb ff1c 	bl	1eb0 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    6078:	68fb      	ldr	r3, [r7, #12]
    607a:	2b00      	cmp	r3, #0
    607c:	f000 80ca 	beq.w	6214 <UART_init+0x298>
    6080:	797b      	ldrb	r3, [r7, #5]
    6082:	2b07      	cmp	r3, #7
    6084:	f200 80c6 	bhi.w	6214 <UART_init+0x298>
    6088:	88fa      	ldrh	r2, [r7, #6]
    608a:	f641 73ff 	movw	r3, #8191	; 0x1fff
    608e:	429a      	cmp	r2, r3
    6090:	f200 80c0 	bhi.w	6214 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    6094:	68bb      	ldr	r3, [r7, #8]
    6096:	f103 0208 	add.w	r2, r3, #8
    609a:	88fb      	ldrh	r3, [r7, #6]
    609c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    60a0:	4610      	mov	r0, r2
    60a2:	4619      	mov	r1, r3
    60a4:	f7fb ff48 	bl	1f38 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    60a8:	68bb      	ldr	r3, [r7, #8]
    60aa:	f103 020c 	add.w	r2, r3, #12
    60ae:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    60b0:	88fb      	ldrh	r3, [r7, #6]
    60b2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    60b6:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    60ba:	ea41 0303 	orr.w	r3, r1, r3
    60be:	4610      	mov	r0, r2
    60c0:	4619      	mov	r1, r3
    60c2:	f7fb ff39 	bl	1f38 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    60c6:	68fb      	ldr	r3, [r7, #12]
    60c8:	68ba      	ldr	r2, [r7, #8]
    60ca:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    60cc:	68fb      	ldr	r3, [r7, #12]
    60ce:	681b      	ldr	r3, [r3, #0]
    60d0:	f103 0308 	add.w	r3, r3, #8
    60d4:	4618      	mov	r0, r3
    60d6:	f7fb ff31 	bl	1f3c <HW_get_8bit_reg>
    60da:	4603      	mov	r3, r0
    60dc:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    60de:	68fb      	ldr	r3, [r7, #12]
    60e0:	681b      	ldr	r3, [r3, #0]
    60e2:	f103 030c 	add.w	r3, r3, #12
    60e6:	4618      	mov	r0, r3
    60e8:	f7fb ff28 	bl	1f3c <HW_get_8bit_reg>
    60ec:	4603      	mov	r3, r0
    60ee:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    60f2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    60f6:	f023 0307 	bic.w	r3, r3, #7
    60fa:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    60fe:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    6102:	ea4f 1343 	mov.w	r3, r3, lsl #5
    6106:	b29a      	uxth	r2, r3
    6108:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    610a:	ea42 0303 	orr.w	r3, r2, r3
    610e:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    6110:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    6114:	f003 0307 	and.w	r3, r3, #7
    6118:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    611c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    611e:	88fb      	ldrh	r3, [r7, #6]
    6120:	429a      	cmp	r2, r3
    6122:	d023      	beq.n	616c <UART_init+0x1f0>
    6124:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6128:	f2c0 0301 	movt	r3, #1
    612c:	f107 0c10 	add.w	ip, r7, #16
    6130:	469e      	mov	lr, r3
    6132:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6136:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    613a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    613e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6142:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6146:	f8cc 0000 	str.w	r0, [ip]
    614a:	f10c 0c04 	add.w	ip, ip, #4
    614e:	f8ac 1000 	strh.w	r1, [ip]
    6152:	f10c 0c02 	add.w	ip, ip, #2
    6156:	ea4f 4311 	mov.w	r3, r1, lsr #16
    615a:	f88c 3000 	strb.w	r3, [ip]
    615e:	f107 0310 	add.w	r3, r7, #16
    6162:	4618      	mov	r0, r3
    6164:	f04f 0154 	mov.w	r1, #84	; 0x54
    6168:	f7fb fea2 	bl	1eb0 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    616c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    6170:	797b      	ldrb	r3, [r7, #5]
    6172:	429a      	cmp	r2, r3
    6174:	d023      	beq.n	61be <UART_init+0x242>
    6176:	f242 43d0 	movw	r3, #9424	; 0x24d0
    617a:	f2c0 0301 	movt	r3, #1
    617e:	f107 0c10 	add.w	ip, r7, #16
    6182:	469e      	mov	lr, r3
    6184:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6188:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    618c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6190:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6194:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6198:	f8cc 0000 	str.w	r0, [ip]
    619c:	f10c 0c04 	add.w	ip, ip, #4
    61a0:	f8ac 1000 	strh.w	r1, [ip]
    61a4:	f10c 0c02 	add.w	ip, ip, #2
    61a8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    61ac:	f88c 3000 	strb.w	r3, [ip]
    61b0:	f107 0310 	add.w	r3, r7, #16
    61b4:	4618      	mov	r0, r3
    61b6:	f04f 0155 	mov.w	r1, #85	; 0x55
    61ba:	f7fb fe79 	bl	1eb0 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    61be:	68fb      	ldr	r3, [r7, #12]
    61c0:	681b      	ldr	r3, [r3, #0]
    61c2:	f103 0310 	add.w	r3, r3, #16
    61c6:	4618      	mov	r0, r3
    61c8:	f7fb feb8 	bl	1f3c <HW_get_8bit_reg>
    61cc:	4603      	mov	r3, r0
    61ce:	f003 0302 	and.w	r3, r3, #2
    61d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    61d6:	e015      	b.n	6204 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    61d8:	68fb      	ldr	r3, [r7, #12]
    61da:	681b      	ldr	r3, [r3, #0]
    61dc:	f103 0304 	add.w	r3, r3, #4
    61e0:	4618      	mov	r0, r3
    61e2:	f7fb feab 	bl	1f3c <HW_get_8bit_reg>
    61e6:	4603      	mov	r3, r0
    61e8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    61ec:	68fb      	ldr	r3, [r7, #12]
    61ee:	681b      	ldr	r3, [r3, #0]
    61f0:	f103 0310 	add.w	r3, r3, #16
    61f4:	4618      	mov	r0, r3
    61f6:	f7fb fea1 	bl	1f3c <HW_get_8bit_reg>
    61fa:	4603      	mov	r3, r0
    61fc:	f003 0302 	and.w	r3, r3, #2
    6200:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    6204:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6208:	2b00      	cmp	r3, #0
    620a:	d1e5      	bne.n	61d8 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    620c:	68fb      	ldr	r3, [r7, #12]
    620e:	f04f 0200 	mov.w	r2, #0
    6212:	711a      	strb	r2, [r3, #4]
    }
}
    6214:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6218:	46bd      	mov	sp, r7
    621a:	bd80      	pop	{r7, pc}

0000621c <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    621c:	b580      	push	{r7, lr}
    621e:	b090      	sub	sp, #64	; 0x40
    6220:	af00      	add	r7, sp, #0
    6222:	60f8      	str	r0, [r7, #12]
    6224:	60b9      	str	r1, [r7, #8]
    6226:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    6228:	68fb      	ldr	r3, [r7, #12]
    622a:	2b00      	cmp	r3, #0
    622c:	d123      	bne.n	6276 <UART_send+0x5a>
    622e:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6232:	f2c0 0301 	movt	r3, #1
    6236:	f107 0c10 	add.w	ip, r7, #16
    623a:	469e      	mov	lr, r3
    623c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6240:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6244:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6248:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    624c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6250:	f8cc 0000 	str.w	r0, [ip]
    6254:	f10c 0c04 	add.w	ip, ip, #4
    6258:	f8ac 1000 	strh.w	r1, [ip]
    625c:	f10c 0c02 	add.w	ip, ip, #2
    6260:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6264:	f88c 3000 	strb.w	r3, [ip]
    6268:	f107 0310 	add.w	r3, r7, #16
    626c:	4618      	mov	r0, r3
    626e:	f04f 017d 	mov.w	r1, #125	; 0x7d
    6272:	f7fb fe1d 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    6276:	68bb      	ldr	r3, [r7, #8]
    6278:	2b00      	cmp	r3, #0
    627a:	d123      	bne.n	62c4 <UART_send+0xa8>
    627c:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6280:	f2c0 0301 	movt	r3, #1
    6284:	f107 0c10 	add.w	ip, r7, #16
    6288:	469e      	mov	lr, r3
    628a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    628e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6292:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6296:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    629a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    629e:	f8cc 0000 	str.w	r0, [ip]
    62a2:	f10c 0c04 	add.w	ip, ip, #4
    62a6:	f8ac 1000 	strh.w	r1, [ip]
    62aa:	f10c 0c02 	add.w	ip, ip, #2
    62ae:	ea4f 4311 	mov.w	r3, r1, lsr #16
    62b2:	f88c 3000 	strb.w	r3, [ip]
    62b6:	f107 0310 	add.w	r3, r7, #16
    62ba:	4618      	mov	r0, r3
    62bc:	f04f 017e 	mov.w	r1, #126	; 0x7e
    62c0:	f7fb fdf6 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    62c4:	687b      	ldr	r3, [r7, #4]
    62c6:	2b00      	cmp	r3, #0
    62c8:	d123      	bne.n	6312 <UART_send+0xf6>
    62ca:	f242 43d0 	movw	r3, #9424	; 0x24d0
    62ce:	f2c0 0301 	movt	r3, #1
    62d2:	f107 0c10 	add.w	ip, r7, #16
    62d6:	469e      	mov	lr, r3
    62d8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62e8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    62ec:	f8cc 0000 	str.w	r0, [ip]
    62f0:	f10c 0c04 	add.w	ip, ip, #4
    62f4:	f8ac 1000 	strh.w	r1, [ip]
    62f8:	f10c 0c02 	add.w	ip, ip, #2
    62fc:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6300:	f88c 3000 	strb.w	r3, [ip]
    6304:	f107 0310 	add.w	r3, r7, #16
    6308:	4618      	mov	r0, r3
    630a:	f04f 017f 	mov.w	r1, #127	; 0x7f
    630e:	f7fb fdcf 	bl	1eb0 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    6312:	68fb      	ldr	r3, [r7, #12]
    6314:	2b00      	cmp	r3, #0
    6316:	d02b      	beq.n	6370 <UART_send+0x154>
    6318:	68bb      	ldr	r3, [r7, #8]
    631a:	2b00      	cmp	r3, #0
    631c:	d028      	beq.n	6370 <UART_send+0x154>
    631e:	687b      	ldr	r3, [r7, #4]
    6320:	2b00      	cmp	r3, #0
    6322:	d025      	beq.n	6370 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    6324:	f04f 0300 	mov.w	r3, #0
    6328:	63bb      	str	r3, [r7, #56]	; 0x38
    632a:	e01d      	b.n	6368 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    632c:	68fb      	ldr	r3, [r7, #12]
    632e:	681b      	ldr	r3, [r3, #0]
    6330:	f103 0310 	add.w	r3, r3, #16
    6334:	4618      	mov	r0, r3
    6336:	f7fb fe01 	bl	1f3c <HW_get_8bit_reg>
    633a:	4603      	mov	r3, r0
    633c:	f003 0301 	and.w	r3, r3, #1
    6340:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    6344:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    6348:	2b00      	cmp	r3, #0
    634a:	d0ef      	beq.n	632c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    634c:	68fb      	ldr	r3, [r7, #12]
    634e:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    6350:	68b9      	ldr	r1, [r7, #8]
    6352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6354:	440b      	add	r3, r1
    6356:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6358:	4610      	mov	r0, r2
    635a:	4619      	mov	r1, r3
    635c:	f7fb fdec 	bl	1f38 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    6360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6362:	f103 0301 	add.w	r3, r3, #1
    6366:	63bb      	str	r3, [r7, #56]	; 0x38
    6368:	6bba      	ldr	r2, [r7, #56]	; 0x38
    636a:	687b      	ldr	r3, [r7, #4]
    636c:	429a      	cmp	r2, r3
    636e:	d3dd      	bcc.n	632c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    6370:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6374:	46bd      	mov	sp, r7
    6376:	bd80      	pop	{r7, pc}

00006378 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    6378:	b580      	push	{r7, lr}
    637a:	b090      	sub	sp, #64	; 0x40
    637c:	af00      	add	r7, sp, #0
    637e:	60f8      	str	r0, [r7, #12]
    6380:	60b9      	str	r1, [r7, #8]
    6382:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    6384:	f04f 0300 	mov.w	r3, #0
    6388:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    638a:	68fb      	ldr	r3, [r7, #12]
    638c:	2b00      	cmp	r3, #0
    638e:	d123      	bne.n	63d8 <UART_fill_tx_fifo+0x60>
    6390:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6394:	f2c0 0301 	movt	r3, #1
    6398:	f107 0c14 	add.w	ip, r7, #20
    639c:	469e      	mov	lr, r3
    639e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63a6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63aa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63ae:	e89e 0003 	ldmia.w	lr, {r0, r1}
    63b2:	f8cc 0000 	str.w	r0, [ip]
    63b6:	f10c 0c04 	add.w	ip, ip, #4
    63ba:	f8ac 1000 	strh.w	r1, [ip]
    63be:	f10c 0c02 	add.w	ip, ip, #2
    63c2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    63c6:	f88c 3000 	strb.w	r3, [ip]
    63ca:	f107 0314 	add.w	r3, r7, #20
    63ce:	4618      	mov	r0, r3
    63d0:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    63d4:	f7fb fd6c 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    63d8:	68bb      	ldr	r3, [r7, #8]
    63da:	2b00      	cmp	r3, #0
    63dc:	d123      	bne.n	6426 <UART_fill_tx_fifo+0xae>
    63de:	f242 43d0 	movw	r3, #9424	; 0x24d0
    63e2:	f2c0 0301 	movt	r3, #1
    63e6:	f107 0c14 	add.w	ip, r7, #20
    63ea:	469e      	mov	lr, r3
    63ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63fc:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6400:	f8cc 0000 	str.w	r0, [ip]
    6404:	f10c 0c04 	add.w	ip, ip, #4
    6408:	f8ac 1000 	strh.w	r1, [ip]
    640c:	f10c 0c02 	add.w	ip, ip, #2
    6410:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6414:	f88c 3000 	strb.w	r3, [ip]
    6418:	f107 0314 	add.w	r3, r7, #20
    641c:	4618      	mov	r0, r3
    641e:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    6422:	f7fb fd45 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    6426:	687b      	ldr	r3, [r7, #4]
    6428:	2b00      	cmp	r3, #0
    642a:	d123      	bne.n	6474 <UART_fill_tx_fifo+0xfc>
    642c:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6430:	f2c0 0301 	movt	r3, #1
    6434:	f107 0c14 	add.w	ip, r7, #20
    6438:	469e      	mov	lr, r3
    643a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    643e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6442:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6446:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    644a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    644e:	f8cc 0000 	str.w	r0, [ip]
    6452:	f10c 0c04 	add.w	ip, ip, #4
    6456:	f8ac 1000 	strh.w	r1, [ip]
    645a:	f10c 0c02 	add.w	ip, ip, #2
    645e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6462:	f88c 3000 	strb.w	r3, [ip]
    6466:	f107 0314 	add.w	r3, r7, #20
    646a:	4618      	mov	r0, r3
    646c:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    6470:	f7fb fd1e 	bl	1eb0 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    6474:	68fb      	ldr	r3, [r7, #12]
    6476:	2b00      	cmp	r3, #0
    6478:	d037      	beq.n	64ea <UART_fill_tx_fifo+0x172>
    647a:	68bb      	ldr	r3, [r7, #8]
    647c:	2b00      	cmp	r3, #0
    647e:	d034      	beq.n	64ea <UART_fill_tx_fifo+0x172>
    6480:	687b      	ldr	r3, [r7, #4]
    6482:	2b00      	cmp	r3, #0
    6484:	d031      	beq.n	64ea <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    6486:	68fb      	ldr	r3, [r7, #12]
    6488:	681b      	ldr	r3, [r3, #0]
    648a:	f103 0310 	add.w	r3, r3, #16
    648e:	4618      	mov	r0, r3
    6490:	f7fb fd54 	bl	1f3c <HW_get_8bit_reg>
    6494:	4603      	mov	r3, r0
    6496:	f003 0301 	and.w	r3, r3, #1
    649a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    649e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    64a2:	2b00      	cmp	r3, #0
    64a4:	d021      	beq.n	64ea <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    64a6:	68fb      	ldr	r3, [r7, #12]
    64a8:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    64aa:	68b9      	ldr	r1, [r7, #8]
    64ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    64ae:	440b      	add	r3, r1
    64b0:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    64b2:	4610      	mov	r0, r2
    64b4:	4619      	mov	r1, r3
    64b6:	f7fb fd3f 	bl	1f38 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    64ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    64bc:	f103 0301 	add.w	r3, r3, #1
    64c0:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    64c2:	68fb      	ldr	r3, [r7, #12]
    64c4:	681b      	ldr	r3, [r3, #0]
    64c6:	f103 0310 	add.w	r3, r3, #16
    64ca:	4618      	mov	r0, r3
    64cc:	f7fb fd36 	bl	1f3c <HW_get_8bit_reg>
    64d0:	4603      	mov	r3, r0
    64d2:	f003 0301 	and.w	r3, r3, #1
    64d6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    64da:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    64de:	2b00      	cmp	r3, #0
    64e0:	d003      	beq.n	64ea <UART_fill_tx_fifo+0x172>
    64e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    64e4:	687b      	ldr	r3, [r7, #4]
    64e6:	429a      	cmp	r2, r3
    64e8:	d3dd      	bcc.n	64a6 <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    64ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    64ec:	4618      	mov	r0, r3
    64ee:	f107 0740 	add.w	r7, r7, #64	; 0x40
    64f2:	46bd      	mov	sp, r7
    64f4:	bd80      	pop	{r7, pc}
    64f6:	bf00      	nop

000064f8 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    64f8:	b590      	push	{r4, r7, lr}
    64fa:	b091      	sub	sp, #68	; 0x44
    64fc:	af00      	add	r7, sp, #0
    64fe:	60f8      	str	r0, [r7, #12]
    6500:	60b9      	str	r1, [r7, #8]
    6502:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    6504:	f04f 0300 	mov.w	r3, #0
    6508:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    650a:	68fb      	ldr	r3, [r7, #12]
    650c:	2b00      	cmp	r3, #0
    650e:	d123      	bne.n	6558 <UART_get_rx+0x60>
    6510:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6514:	f2c0 0301 	movt	r3, #1
    6518:	f107 0c10 	add.w	ip, r7, #16
    651c:	469e      	mov	lr, r3
    651e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6522:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6526:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    652a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    652e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6532:	f8cc 0000 	str.w	r0, [ip]
    6536:	f10c 0c04 	add.w	ip, ip, #4
    653a:	f8ac 1000 	strh.w	r1, [ip]
    653e:	f10c 0c02 	add.w	ip, ip, #2
    6542:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6546:	f88c 3000 	strb.w	r3, [ip]
    654a:	f107 0310 	add.w	r3, r7, #16
    654e:	4618      	mov	r0, r3
    6550:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    6554:	f7fb fcac 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    6558:	68bb      	ldr	r3, [r7, #8]
    655a:	2b00      	cmp	r3, #0
    655c:	d123      	bne.n	65a6 <UART_get_rx+0xae>
    655e:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6562:	f2c0 0301 	movt	r3, #1
    6566:	f107 0c10 	add.w	ip, r7, #16
    656a:	469e      	mov	lr, r3
    656c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6570:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6574:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6578:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    657c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6580:	f8cc 0000 	str.w	r0, [ip]
    6584:	f10c 0c04 	add.w	ip, ip, #4
    6588:	f8ac 1000 	strh.w	r1, [ip]
    658c:	f10c 0c02 	add.w	ip, ip, #2
    6590:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6594:	f88c 3000 	strb.w	r3, [ip]
    6598:	f107 0310 	add.w	r3, r7, #16
    659c:	4618      	mov	r0, r3
    659e:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    65a2:	f7fb fc85 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    65a6:	687b      	ldr	r3, [r7, #4]
    65a8:	2b00      	cmp	r3, #0
    65aa:	d123      	bne.n	65f4 <UART_get_rx+0xfc>
    65ac:	f242 43d0 	movw	r3, #9424	; 0x24d0
    65b0:	f2c0 0301 	movt	r3, #1
    65b4:	f107 0c10 	add.w	ip, r7, #16
    65b8:	469e      	mov	lr, r3
    65ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65c2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65ca:	e89e 0003 	ldmia.w	lr, {r0, r1}
    65ce:	f8cc 0000 	str.w	r0, [ip]
    65d2:	f10c 0c04 	add.w	ip, ip, #4
    65d6:	f8ac 1000 	strh.w	r1, [ip]
    65da:	f10c 0c02 	add.w	ip, ip, #2
    65de:	ea4f 4311 	mov.w	r3, r1, lsr #16
    65e2:	f88c 3000 	strb.w	r3, [ip]
    65e6:	f107 0310 	add.w	r3, r7, #16
    65ea:	4618      	mov	r0, r3
    65ec:	f04f 01ce 	mov.w	r1, #206	; 0xce
    65f0:	f7fb fc5e 	bl	1eb0 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    65f4:	68fb      	ldr	r3, [r7, #12]
    65f6:	2b00      	cmp	r3, #0
    65f8:	d054      	beq.n	66a4 <UART_get_rx+0x1ac>
    65fa:	68bb      	ldr	r3, [r7, #8]
    65fc:	2b00      	cmp	r3, #0
    65fe:	d051      	beq.n	66a4 <UART_get_rx+0x1ac>
    6600:	687b      	ldr	r3, [r7, #4]
    6602:	2b00      	cmp	r3, #0
    6604:	d04e      	beq.n	66a4 <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    6606:	f04f 0300 	mov.w	r3, #0
    660a:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    660c:	68fb      	ldr	r3, [r7, #12]
    660e:	681b      	ldr	r3, [r3, #0]
    6610:	f103 0310 	add.w	r3, r3, #16
    6614:	4618      	mov	r0, r3
    6616:	f7fb fc91 	bl	1f3c <HW_get_8bit_reg>
    661a:	4603      	mov	r3, r0
    661c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    6620:	68fb      	ldr	r3, [r7, #12]
    6622:	791a      	ldrb	r2, [r3, #4]
    6624:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6628:	ea42 0303 	orr.w	r3, r2, r3
    662c:	b2da      	uxtb	r2, r3
    662e:	68fb      	ldr	r3, [r7, #12]
    6630:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    6632:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6636:	f003 0302 	and.w	r3, r3, #2
    663a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    663e:	e029      	b.n	6694 <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    6640:	68ba      	ldr	r2, [r7, #8]
    6642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6644:	eb02 0403 	add.w	r4, r2, r3
    6648:	68fb      	ldr	r3, [r7, #12]
    664a:	681b      	ldr	r3, [r3, #0]
    664c:	f103 0304 	add.w	r3, r3, #4
    6650:	4618      	mov	r0, r3
    6652:	f7fb fc73 	bl	1f3c <HW_get_8bit_reg>
    6656:	4603      	mov	r3, r0
    6658:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    665a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    665c:	f103 0301 	add.w	r3, r3, #1
    6660:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    6662:	68fb      	ldr	r3, [r7, #12]
    6664:	681b      	ldr	r3, [r3, #0]
    6666:	f103 0310 	add.w	r3, r3, #16
    666a:	4618      	mov	r0, r3
    666c:	f7fb fc66 	bl	1f3c <HW_get_8bit_reg>
    6670:	4603      	mov	r3, r0
    6672:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    6676:	68fb      	ldr	r3, [r7, #12]
    6678:	791a      	ldrb	r2, [r3, #4]
    667a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    667e:	ea42 0303 	orr.w	r3, r2, r3
    6682:	b2da      	uxtb	r2, r3
    6684:	68fb      	ldr	r3, [r7, #12]
    6686:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    6688:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    668c:	f003 0302 	and.w	r3, r3, #2
    6690:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    6694:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6698:	2b00      	cmp	r3, #0
    669a:	d003      	beq.n	66a4 <UART_get_rx+0x1ac>
    669c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    669e:	687b      	ldr	r3, [r7, #4]
    66a0:	429a      	cmp	r2, r3
    66a2:	d3cd      	bcc.n	6640 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    66a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    66a6:	4618      	mov	r0, r3
    66a8:	f107 0744 	add.w	r7, r7, #68	; 0x44
    66ac:	46bd      	mov	sp, r7
    66ae:	bd90      	pop	{r4, r7, pc}

000066b0 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    66b0:	b580      	push	{r7, lr}
    66b2:	b08e      	sub	sp, #56	; 0x38
    66b4:	af00      	add	r7, sp, #0
    66b6:	6078      	str	r0, [r7, #4]
    66b8:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    66ba:	687b      	ldr	r3, [r7, #4]
    66bc:	2b00      	cmp	r3, #0
    66be:	d123      	bne.n	6708 <UART_polled_tx_string+0x58>
    66c0:	f242 43d0 	movw	r3, #9424	; 0x24d0
    66c4:	f2c0 0301 	movt	r3, #1
    66c8:	f107 0c08 	add.w	ip, r7, #8
    66cc:	469e      	mov	lr, r3
    66ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66d6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66de:	e89e 0003 	ldmia.w	lr, {r0, r1}
    66e2:	f8cc 0000 	str.w	r0, [ip]
    66e6:	f10c 0c04 	add.w	ip, ip, #4
    66ea:	f8ac 1000 	strh.w	r1, [ip]
    66ee:	f10c 0c02 	add.w	ip, ip, #2
    66f2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    66f6:	f88c 3000 	strb.w	r3, [ip]
    66fa:	f107 0308 	add.w	r3, r7, #8
    66fe:	4618      	mov	r0, r3
    6700:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    6704:	f7fb fbd4 	bl	1eb0 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    6708:	683b      	ldr	r3, [r7, #0]
    670a:	2b00      	cmp	r3, #0
    670c:	d123      	bne.n	6756 <UART_polled_tx_string+0xa6>
    670e:	f242 43d0 	movw	r3, #9424	; 0x24d0
    6712:	f2c0 0301 	movt	r3, #1
    6716:	f107 0c08 	add.w	ip, r7, #8
    671a:	469e      	mov	lr, r3
    671c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6720:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6724:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6728:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    672c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6730:	f8cc 0000 	str.w	r0, [ip]
    6734:	f10c 0c04 	add.w	ip, ip, #4
    6738:	f8ac 1000 	strh.w	r1, [ip]
    673c:	f10c 0c02 	add.w	ip, ip, #2
    6740:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6744:	f88c 3000 	strb.w	r3, [ip]
    6748:	f107 0308 	add.w	r3, r7, #8
    674c:	4618      	mov	r0, r3
    674e:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    6752:	f7fb fbad 	bl	1eb0 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    6756:	687b      	ldr	r3, [r7, #4]
    6758:	2b00      	cmp	r3, #0
    675a:	d02a      	beq.n	67b2 <UART_polled_tx_string+0x102>
    675c:	683b      	ldr	r3, [r7, #0]
    675e:	2b00      	cmp	r3, #0
    6760:	d027      	beq.n	67b2 <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    6762:	f04f 0300 	mov.w	r3, #0
    6766:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    6768:	e01d      	b.n	67a6 <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    676a:	687b      	ldr	r3, [r7, #4]
    676c:	681b      	ldr	r3, [r3, #0]
    676e:	f103 0310 	add.w	r3, r3, #16
    6772:	4618      	mov	r0, r3
    6774:	f7fb fbe2 	bl	1f3c <HW_get_8bit_reg>
    6778:	4603      	mov	r3, r0
    677a:	f003 0301 	and.w	r3, r3, #1
    677e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    6782:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    6786:	2b00      	cmp	r3, #0
    6788:	d0ef      	beq.n	676a <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    678a:	687b      	ldr	r3, [r7, #4]
    678c:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    678e:	6839      	ldr	r1, [r7, #0]
    6790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6792:	440b      	add	r3, r1
    6794:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6796:	4610      	mov	r0, r2
    6798:	4619      	mov	r1, r3
    679a:	f7fb fbcd 	bl	1f38 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    679e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    67a0:	f103 0301 	add.w	r3, r3, #1
    67a4:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    67a6:	683a      	ldr	r2, [r7, #0]
    67a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    67aa:	4413      	add	r3, r2
    67ac:	781b      	ldrb	r3, [r3, #0]
    67ae:	2b00      	cmp	r3, #0
    67b0:	d1db      	bne.n	676a <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    67b2:	f107 0738 	add.w	r7, r7, #56	; 0x38
    67b6:	46bd      	mov	sp, r7
    67b8:	bd80      	pop	{r7, pc}
    67ba:	bf00      	nop

000067bc <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    67bc:	b580      	push	{r7, lr}
    67be:	b08c      	sub	sp, #48	; 0x30
    67c0:	af00      	add	r7, sp, #0
    67c2:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    67c4:	f04f 33ff 	mov.w	r3, #4294967295
    67c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    67cc:	687b      	ldr	r3, [r7, #4]
    67ce:	2b00      	cmp	r3, #0
    67d0:	d123      	bne.n	681a <UART_get_rx_status+0x5e>
    67d2:	f242 43d0 	movw	r3, #9424	; 0x24d0
    67d6:	f2c0 0301 	movt	r3, #1
    67da:	f107 0c08 	add.w	ip, r7, #8
    67de:	469e      	mov	lr, r3
    67e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    67e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    67e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    67ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    67f0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    67f4:	f8cc 0000 	str.w	r0, [ip]
    67f8:	f10c 0c04 	add.w	ip, ip, #4
    67fc:	f8ac 1000 	strh.w	r1, [ip]
    6800:	f10c 0c02 	add.w	ip, ip, #2
    6804:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6808:	f88c 3000 	strb.w	r3, [ip]
    680c:	f107 0308 	add.w	r3, r7, #8
    6810:	4618      	mov	r0, r3
    6812:	f44f 718a 	mov.w	r1, #276	; 0x114
    6816:	f7fb fb4b 	bl	1eb0 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    681a:	687b      	ldr	r3, [r7, #4]
    681c:	2b00      	cmp	r3, #0
    681e:	d00b      	beq.n	6838 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    6820:	687b      	ldr	r3, [r7, #4]
    6822:	791b      	ldrb	r3, [r3, #4]
    6824:	f003 031c 	and.w	r3, r3, #28
    6828:	ea4f 03a3 	mov.w	r3, r3, asr #2
    682c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    6830:	687b      	ldr	r3, [r7, #4]
    6832:	f04f 0200 	mov.w	r2, #0
    6836:	711a      	strb	r2, [r3, #4]
    }
    return status;
    6838:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    683c:	4618      	mov	r0, r3
    683e:	f107 0730 	add.w	r7, r7, #48	; 0x30
    6842:	46bd      	mov	sp, r7
    6844:	bd80      	pop	{r7, pc}
    6846:	bf00      	nop

00006848 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    6848:	4668      	mov	r0, sp
    684a:	f020 0107 	bic.w	r1, r0, #7
    684e:	468d      	mov	sp, r1
    6850:	b481      	push	{r0, r7}
    6852:	b082      	sub	sp, #8
    6854:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    6856:	f242 0300 	movw	r3, #8192	; 0x2000
    685a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    685e:	f242 0200 	movw	r2, #8192	; 0x2000
    6862:	f2ce 0204 	movt	r2, #57348	; 0xe004
    6866:	6d12      	ldr	r2, [r2, #80]	; 0x50
    6868:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    686c:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    686e:	f242 0300 	movw	r3, #8192	; 0x2000
    6872:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6876:	f242 0200 	movw	r2, #8192	; 0x2000
    687a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    687e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    6880:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    6884:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    6888:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    688a:	f242 0300 	movw	r3, #8192	; 0x2000
    688e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6892:	f242 0200 	movw	r2, #8192	; 0x2000
    6896:	f2ce 0204 	movt	r2, #57348	; 0xe004
    689a:	6d12      	ldr	r2, [r2, #80]	; 0x50
    689c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    68a0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    68a4:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    68a6:	f04f 0364 	mov.w	r3, #100	; 0x64
    68aa:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    68ac:	f242 0300 	movw	r3, #8192	; 0x2000
    68b0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    68b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    68b6:	f003 0303 	and.w	r3, r3, #3
    68ba:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    68bc:	687b      	ldr	r3, [r7, #4]
    68be:	2b03      	cmp	r3, #3
    68c0:	d104      	bne.n	68cc <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    68c2:	683b      	ldr	r3, [r7, #0]
    68c4:	f103 33ff 	add.w	r3, r3, #4294967295
    68c8:	603b      	str	r3, [r7, #0]
    68ca:	e002      	b.n	68d2 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    68cc:	f04f 0364 	mov.w	r3, #100	; 0x64
    68d0:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    68d2:	683b      	ldr	r3, [r7, #0]
    68d4:	2b00      	cmp	r3, #0
    68d6:	d1e9      	bne.n	68ac <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    68d8:	f64e 5300 	movw	r3, #60672	; 0xed00
    68dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    68e0:	f240 0204 	movw	r2, #4
    68e4:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    68e8:	60da      	str	r2, [r3, #12]
}
    68ea:	f107 0708 	add.w	r7, r7, #8
    68ee:	46bd      	mov	sp, r7
    68f0:	bc81      	pop	{r0, r7}
    68f2:	4685      	mov	sp, r0
    68f4:	4770      	bx	lr
    68f6:	bf00      	nop

000068f8 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    68f8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    68fc:	f3ef 8409 	mrs	r4, PSP
    6900:	4620      	mov	r0, r4
    6902:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    6904:	4623      	mov	r3, r4
}
    6906:	4618      	mov	r0, r3

00006908 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    6908:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    690a:	f383 8809 	msr	PSP, r3
    690e:	4770      	bx	lr

00006910 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    6910:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    6914:	f3ef 8408 	mrs	r4, MSP
    6918:	4620      	mov	r0, r4
    691a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    691c:	4623      	mov	r3, r4
}
    691e:	4618      	mov	r0, r3

00006920 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    6920:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    6922:	f383 8808 	msr	MSP, r3
    6926:	4770      	bx	lr

00006928 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    6928:	b480      	push	{r7}
    692a:	b083      	sub	sp, #12
    692c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    692e:	f04f 0300 	mov.w	r3, #0
    6932:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    6934:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    6938:	607b      	str	r3, [r7, #4]
  return(result);
    693a:	687b      	ldr	r3, [r7, #4]
}
    693c:	4618      	mov	r0, r3
    693e:	f107 070c 	add.w	r7, r7, #12
    6942:	46bd      	mov	sp, r7
    6944:	bc80      	pop	{r7}
    6946:	4770      	bx	lr

00006948 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    6948:	b480      	push	{r7}
    694a:	b083      	sub	sp, #12
    694c:	af00      	add	r7, sp, #0
    694e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    6950:	687b      	ldr	r3, [r7, #4]
    6952:	f383 8811 	msr	BASEPRI, r3
}
    6956:	f107 070c 	add.w	r7, r7, #12
    695a:	46bd      	mov	sp, r7
    695c:	bc80      	pop	{r7}
    695e:	4770      	bx	lr

00006960 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    6960:	b480      	push	{r7}
    6962:	b083      	sub	sp, #12
    6964:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6966:	f04f 0300 	mov.w	r3, #0
    696a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    696c:	f3ef 8310 	mrs	r3, PRIMASK
    6970:	607b      	str	r3, [r7, #4]
  return(result);
    6972:	687b      	ldr	r3, [r7, #4]
}
    6974:	4618      	mov	r0, r3
    6976:	f107 070c 	add.w	r7, r7, #12
    697a:	46bd      	mov	sp, r7
    697c:	bc80      	pop	{r7}
    697e:	4770      	bx	lr

00006980 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    6980:	b480      	push	{r7}
    6982:	b083      	sub	sp, #12
    6984:	af00      	add	r7, sp, #0
    6986:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    6988:	687b      	ldr	r3, [r7, #4]
    698a:	f383 8810 	msr	PRIMASK, r3
}
    698e:	f107 070c 	add.w	r7, r7, #12
    6992:	46bd      	mov	sp, r7
    6994:	bc80      	pop	{r7}
    6996:	4770      	bx	lr

00006998 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    6998:	b480      	push	{r7}
    699a:	b083      	sub	sp, #12
    699c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    699e:	f04f 0300 	mov.w	r3, #0
    69a2:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    69a4:	f3ef 8313 	mrs	r3, FAULTMASK
    69a8:	607b      	str	r3, [r7, #4]
  return(result);
    69aa:	687b      	ldr	r3, [r7, #4]
}
    69ac:	4618      	mov	r0, r3
    69ae:	f107 070c 	add.w	r7, r7, #12
    69b2:	46bd      	mov	sp, r7
    69b4:	bc80      	pop	{r7}
    69b6:	4770      	bx	lr

000069b8 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    69b8:	b480      	push	{r7}
    69ba:	b083      	sub	sp, #12
    69bc:	af00      	add	r7, sp, #0
    69be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    69c0:	687b      	ldr	r3, [r7, #4]
    69c2:	f383 8813 	msr	FAULTMASK, r3
}
    69c6:	f107 070c 	add.w	r7, r7, #12
    69ca:	46bd      	mov	sp, r7
    69cc:	bc80      	pop	{r7}
    69ce:	4770      	bx	lr

000069d0 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    69d0:	b480      	push	{r7}
    69d2:	b083      	sub	sp, #12
    69d4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    69d6:	f04f 0300 	mov.w	r3, #0
    69da:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    69dc:	f3ef 8314 	mrs	r3, CONTROL
    69e0:	607b      	str	r3, [r7, #4]
  return(result);
    69e2:	687b      	ldr	r3, [r7, #4]
}
    69e4:	4618      	mov	r0, r3
    69e6:	f107 070c 	add.w	r7, r7, #12
    69ea:	46bd      	mov	sp, r7
    69ec:	bc80      	pop	{r7}
    69ee:	4770      	bx	lr

000069f0 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    69f0:	b480      	push	{r7}
    69f2:	b083      	sub	sp, #12
    69f4:	af00      	add	r7, sp, #0
    69f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    69f8:	687b      	ldr	r3, [r7, #4]
    69fa:	f383 8814 	msr	CONTROL, r3
}
    69fe:	f107 070c 	add.w	r7, r7, #12
    6a02:	46bd      	mov	sp, r7
    6a04:	bc80      	pop	{r7}
    6a06:	4770      	bx	lr

00006a08 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    6a08:	b480      	push	{r7}
    6a0a:	b085      	sub	sp, #20
    6a0c:	af00      	add	r7, sp, #0
    6a0e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6a10:	f04f 0300 	mov.w	r3, #0
    6a14:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    6a16:	687b      	ldr	r3, [r7, #4]
    6a18:	ba1b      	rev	r3, r3
    6a1a:	60fb      	str	r3, [r7, #12]
  return(result);
    6a1c:	68fb      	ldr	r3, [r7, #12]
}
    6a1e:	4618      	mov	r0, r3
    6a20:	f107 0714 	add.w	r7, r7, #20
    6a24:	46bd      	mov	sp, r7
    6a26:	bc80      	pop	{r7}
    6a28:	4770      	bx	lr
    6a2a:	bf00      	nop

00006a2c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    6a2c:	b480      	push	{r7}
    6a2e:	b085      	sub	sp, #20
    6a30:	af00      	add	r7, sp, #0
    6a32:	4603      	mov	r3, r0
    6a34:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6a36:	f04f 0300 	mov.w	r3, #0
    6a3a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    6a3c:	88fb      	ldrh	r3, [r7, #6]
    6a3e:	ba5b      	rev16	r3, r3
    6a40:	60fb      	str	r3, [r7, #12]
  return(result);
    6a42:	68fb      	ldr	r3, [r7, #12]
}
    6a44:	4618      	mov	r0, r3
    6a46:	f107 0714 	add.w	r7, r7, #20
    6a4a:	46bd      	mov	sp, r7
    6a4c:	bc80      	pop	{r7}
    6a4e:	4770      	bx	lr

00006a50 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    6a50:	b480      	push	{r7}
    6a52:	b085      	sub	sp, #20
    6a54:	af00      	add	r7, sp, #0
    6a56:	4603      	mov	r3, r0
    6a58:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6a5a:	f04f 0300 	mov.w	r3, #0
    6a5e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    6a60:	88fb      	ldrh	r3, [r7, #6]
    6a62:	badb      	revsh	r3, r3
    6a64:	60fb      	str	r3, [r7, #12]
  return(result);
    6a66:	68fb      	ldr	r3, [r7, #12]
}
    6a68:	4618      	mov	r0, r3
    6a6a:	f107 0714 	add.w	r7, r7, #20
    6a6e:	46bd      	mov	sp, r7
    6a70:	bc80      	pop	{r7}
    6a72:	4770      	bx	lr

00006a74 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    6a74:	b480      	push	{r7}
    6a76:	b085      	sub	sp, #20
    6a78:	af00      	add	r7, sp, #0
    6a7a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6a7c:	f04f 0300 	mov.w	r3, #0
    6a80:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    6a82:	687b      	ldr	r3, [r7, #4]
    6a84:	fa93 f3a3 	rbit	r3, r3
    6a88:	60fb      	str	r3, [r7, #12]
   return(result);
    6a8a:	68fb      	ldr	r3, [r7, #12]
}
    6a8c:	4618      	mov	r0, r3
    6a8e:	f107 0714 	add.w	r7, r7, #20
    6a92:	46bd      	mov	sp, r7
    6a94:	bc80      	pop	{r7}
    6a96:	4770      	bx	lr

00006a98 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    6a98:	b480      	push	{r7}
    6a9a:	b085      	sub	sp, #20
    6a9c:	af00      	add	r7, sp, #0
    6a9e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    6aa0:	f04f 0300 	mov.w	r3, #0
    6aa4:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    6aa6:	687b      	ldr	r3, [r7, #4]
    6aa8:	e8d3 3f4f 	ldrexb	r3, [r3]
    6aac:	73fb      	strb	r3, [r7, #15]
   return(result);
    6aae:	7bfb      	ldrb	r3, [r7, #15]
}
    6ab0:	4618      	mov	r0, r3
    6ab2:	f107 0714 	add.w	r7, r7, #20
    6ab6:	46bd      	mov	sp, r7
    6ab8:	bc80      	pop	{r7}
    6aba:	4770      	bx	lr

00006abc <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    6abc:	b480      	push	{r7}
    6abe:	b085      	sub	sp, #20
    6ac0:	af00      	add	r7, sp, #0
    6ac2:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    6ac4:	f04f 0300 	mov.w	r3, #0
    6ac8:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    6aca:	687b      	ldr	r3, [r7, #4]
    6acc:	e8d3 3f5f 	ldrexh	r3, [r3]
    6ad0:	81fb      	strh	r3, [r7, #14]
   return(result);
    6ad2:	89fb      	ldrh	r3, [r7, #14]
}
    6ad4:	4618      	mov	r0, r3
    6ad6:	f107 0714 	add.w	r7, r7, #20
    6ada:	46bd      	mov	sp, r7
    6adc:	bc80      	pop	{r7}
    6ade:	4770      	bx	lr

00006ae0 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    6ae0:	b480      	push	{r7}
    6ae2:	b085      	sub	sp, #20
    6ae4:	af00      	add	r7, sp, #0
    6ae6:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    6ae8:	f04f 0300 	mov.w	r3, #0
    6aec:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    6aee:	687b      	ldr	r3, [r7, #4]
    6af0:	e853 3f00 	ldrex	r3, [r3]
    6af4:	60fb      	str	r3, [r7, #12]
   return(result);
    6af6:	68fb      	ldr	r3, [r7, #12]
}
    6af8:	4618      	mov	r0, r3
    6afa:	f107 0714 	add.w	r7, r7, #20
    6afe:	46bd      	mov	sp, r7
    6b00:	bc80      	pop	{r7}
    6b02:	4770      	bx	lr

00006b04 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    6b04:	b480      	push	{r7}
    6b06:	b085      	sub	sp, #20
    6b08:	af00      	add	r7, sp, #0
    6b0a:	4603      	mov	r3, r0
    6b0c:	6039      	str	r1, [r7, #0]
    6b0e:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    6b10:	f04f 0300 	mov.w	r3, #0
    6b14:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b16:	683b      	ldr	r3, [r7, #0]
    6b18:	79fa      	ldrb	r2, [r7, #7]
    6b1a:	e8c3 2f43 	strexb	r3, r2, [r3]
    6b1e:	60fb      	str	r3, [r7, #12]
   return(result);
    6b20:	68fb      	ldr	r3, [r7, #12]
}
    6b22:	4618      	mov	r0, r3
    6b24:	f107 0714 	add.w	r7, r7, #20
    6b28:	46bd      	mov	sp, r7
    6b2a:	bc80      	pop	{r7}
    6b2c:	4770      	bx	lr
    6b2e:	bf00      	nop

00006b30 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    6b30:	b480      	push	{r7}
    6b32:	b085      	sub	sp, #20
    6b34:	af00      	add	r7, sp, #0
    6b36:	4603      	mov	r3, r0
    6b38:	6039      	str	r1, [r7, #0]
    6b3a:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    6b3c:	f04f 0300 	mov.w	r3, #0
    6b40:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b42:	683b      	ldr	r3, [r7, #0]
    6b44:	88fa      	ldrh	r2, [r7, #6]
    6b46:	e8c3 2f53 	strexh	r3, r2, [r3]
    6b4a:	60fb      	str	r3, [r7, #12]
   return(result);
    6b4c:	68fb      	ldr	r3, [r7, #12]
}
    6b4e:	4618      	mov	r0, r3
    6b50:	f107 0714 	add.w	r7, r7, #20
    6b54:	46bd      	mov	sp, r7
    6b56:	bc80      	pop	{r7}
    6b58:	4770      	bx	lr
    6b5a:	bf00      	nop

00006b5c <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    6b5c:	b480      	push	{r7}
    6b5e:	b085      	sub	sp, #20
    6b60:	af00      	add	r7, sp, #0
    6b62:	6078      	str	r0, [r7, #4]
    6b64:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    6b66:	f04f 0300 	mov.w	r3, #0
    6b6a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b6c:	683b      	ldr	r3, [r7, #0]
    6b6e:	687a      	ldr	r2, [r7, #4]
    6b70:	e843 2300 	strex	r3, r2, [r3]
    6b74:	60fb      	str	r3, [r7, #12]
   return(result);
    6b76:	68fb      	ldr	r3, [r7, #12]
}
    6b78:	4618      	mov	r0, r3
    6b7a:	f107 0714 	add.w	r7, r7, #20
    6b7e:	46bd      	mov	sp, r7
    6b80:	bc80      	pop	{r7}
    6b82:	4770      	bx	lr

00006b84 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    6b84:	b480      	push	{r7}
    6b86:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    6b88:	46bd      	mov	sp, r7
    6b8a:	bc80      	pop	{r7}
    6b8c:	4770      	bx	lr
    6b8e:	bf00      	nop

00006b90 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    6b90:	b580      	push	{r7, lr}
    6b92:	b08a      	sub	sp, #40	; 0x28
    6b94:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    6b96:	f242 43f8 	movw	r3, #9464	; 0x24f8
    6b9a:	f2c0 0301 	movt	r3, #1
    6b9e:	46bc      	mov	ip, r7
    6ba0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    6ba2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    6ba6:	f242 0300 	movw	r3, #8192	; 0x2000
    6baa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6bae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6bb0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6bb4:	f003 0303 	and.w	r3, r3, #3
    6bb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6bbc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6bc0:	4413      	add	r3, r2
    6bc2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6bc6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    6bc8:	f242 0300 	movw	r3, #8192	; 0x2000
    6bcc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6bd2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6bd6:	f003 0303 	and.w	r3, r3, #3
    6bda:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6bde:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6be2:	4413      	add	r3, r2
    6be4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6be8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    6bea:	f242 0300 	movw	r3, #8192	; 0x2000
    6bee:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6bf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6bf4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    6bf8:	f003 0303 	and.w	r3, r3, #3
    6bfc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c00:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c04:	4413      	add	r3, r2
    6c06:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6c0a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    6c0c:	f242 0300 	movw	r3, #8192	; 0x2000
    6c10:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6c16:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6c1a:	f003 031f 	and.w	r3, r3, #31
    6c1e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    6c20:	f242 0300 	movw	r3, #8192	; 0x2000
    6c24:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6c2a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    6c2e:	f003 0301 	and.w	r3, r3, #1
    6c32:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    6c34:	6a3b      	ldr	r3, [r7, #32]
    6c36:	f103 0301 	add.w	r3, r3, #1
    6c3a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    6c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6c3e:	2b00      	cmp	r3, #0
    6c40:	d003      	beq.n	6c4a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    6c42:	69fb      	ldr	r3, [r7, #28]
    6c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6c48:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    6c4a:	f000 f849 	bl	6ce0 <GetSystemClock>
    6c4e:	4602      	mov	r2, r0
    6c50:	f240 0354 	movw	r3, #84	; 0x54
    6c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c58:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    6c5a:	f240 0354 	movw	r3, #84	; 0x54
    6c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c62:	681a      	ldr	r2, [r3, #0]
    6c64:	693b      	ldr	r3, [r7, #16]
    6c66:	fbb2 f2f3 	udiv	r2, r2, r3
    6c6a:	f240 0358 	movw	r3, #88	; 0x58
    6c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c72:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    6c74:	f240 0354 	movw	r3, #84	; 0x54
    6c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c7c:	681a      	ldr	r2, [r3, #0]
    6c7e:	697b      	ldr	r3, [r7, #20]
    6c80:	fbb2 f2f3 	udiv	r2, r2, r3
    6c84:	f240 035c 	movw	r3, #92	; 0x5c
    6c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c8c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    6c8e:	f240 0354 	movw	r3, #84	; 0x54
    6c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c96:	681a      	ldr	r2, [r3, #0]
    6c98:	69bb      	ldr	r3, [r7, #24]
    6c9a:	fbb2 f2f3 	udiv	r2, r2, r3
    6c9e:	f240 0360 	movw	r3, #96	; 0x60
    6ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ca6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    6ca8:	f240 0354 	movw	r3, #84	; 0x54
    6cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cb0:	681a      	ldr	r2, [r3, #0]
    6cb2:	69fb      	ldr	r3, [r7, #28]
    6cb4:	fbb2 f2f3 	udiv	r2, r2, r3
    6cb8:	f240 0364 	movw	r3, #100	; 0x64
    6cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cc0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    6cc2:	f240 0354 	movw	r3, #84	; 0x54
    6cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cca:	681a      	ldr	r2, [r3, #0]
    6ccc:	f240 0350 	movw	r3, #80	; 0x50
    6cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cd4:	601a      	str	r2, [r3, #0]
}
    6cd6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6cda:	46bd      	mov	sp, r7
    6cdc:	bd80      	pop	{r7, pc}
    6cde:	bf00      	nop

00006ce0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    6ce0:	b480      	push	{r7}
    6ce2:	b08b      	sub	sp, #44	; 0x2c
    6ce4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    6ce6:	f04f 0300 	mov.w	r3, #0
    6cea:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    6cec:	f640 031c 	movw	r3, #2076	; 0x81c
    6cf0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6cf4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    6cf6:	f240 2330 	movw	r3, #560	; 0x230
    6cfa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6cfe:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    6d00:	68fb      	ldr	r3, [r7, #12]
    6d02:	681b      	ldr	r3, [r3, #0]
    6d04:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    6d08:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    6d0a:	693a      	ldr	r2, [r7, #16]
    6d0c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    6d10:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    6d14:	429a      	cmp	r2, r3
    6d16:	d108      	bne.n	6d2a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    6d18:	f64e 732c 	movw	r3, #61228	; 0xef2c
    6d1c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    6d20:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    6d22:	697b      	ldr	r3, [r7, #20]
    6d24:	681b      	ldr	r3, [r3, #0]
    6d26:	607b      	str	r3, [r7, #4]
    6d28:	e03d      	b.n	6da6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    6d2a:	68bb      	ldr	r3, [r7, #8]
    6d2c:	681a      	ldr	r2, [r3, #0]
    6d2e:	f244 3341 	movw	r3, #17217	; 0x4341
    6d32:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    6d36:	429a      	cmp	r2, r3
    6d38:	d135      	bne.n	6da6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    6d3a:	f640 0340 	movw	r3, #2112	; 0x840
    6d3e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d42:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    6d44:	69bb      	ldr	r3, [r7, #24]
    6d46:	681b      	ldr	r3, [r3, #0]
    6d48:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    6d4a:	69fb      	ldr	r3, [r7, #28]
    6d4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    6d50:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    6d52:	69fa      	ldr	r2, [r7, #28]
    6d54:	f240 3300 	movw	r3, #768	; 0x300
    6d58:	f2c0 0301 	movt	r3, #1
    6d5c:	429a      	cmp	r2, r3
    6d5e:	d922      	bls.n	6da6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    6d60:	69fa      	ldr	r2, [r7, #28]
    6d62:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6d66:	f2c0 0301 	movt	r3, #1
    6d6a:	429a      	cmp	r2, r3
    6d6c:	d808      	bhi.n	6d80 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    6d6e:	f241 632c 	movw	r3, #5676	; 0x162c
    6d72:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d76:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    6d78:	6a3b      	ldr	r3, [r7, #32]
    6d7a:	681b      	ldr	r3, [r3, #0]
    6d7c:	607b      	str	r3, [r7, #4]
    6d7e:	e012      	b.n	6da6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    6d80:	69fa      	ldr	r2, [r7, #28]
    6d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6d86:	f2c0 0302 	movt	r3, #2
    6d8a:	429a      	cmp	r2, r3
    6d8c:	d808      	bhi.n	6da0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    6d8e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    6d92:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d96:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    6d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6d9a:	681b      	ldr	r3, [r3, #0]
    6d9c:	607b      	str	r3, [r7, #4]
    6d9e:	e002      	b.n	6da6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    6da0:	f04f 0300 	mov.w	r3, #0
    6da4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    6da6:	687b      	ldr	r3, [r7, #4]
    6da8:	2b00      	cmp	r3, #0
    6daa:	d105      	bne.n	6db8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    6dac:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    6dae:	f647 0340 	movw	r3, #30784	; 0x7840
    6db2:	f2c0 137d 	movt	r3, #381	; 0x17d
    6db6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    6db8:	687b      	ldr	r3, [r7, #4]
}
    6dba:	4618      	mov	r0, r3
    6dbc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    6dc0:	46bd      	mov	sp, r7
    6dc2:	bc80      	pop	{r7}
    6dc4:	4770      	bx	lr
    6dc6:	bf00      	nop

00006dc8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    6dc8:	b480      	push	{r7}
    6dca:	b083      	sub	sp, #12
    6dcc:	af00      	add	r7, sp, #0
    6dce:	6078      	str	r0, [r7, #4]
    return -1;
    6dd0:	f04f 33ff 	mov.w	r3, #4294967295
}
    6dd4:	4618      	mov	r0, r3
    6dd6:	f107 070c 	add.w	r7, r7, #12
    6dda:	46bd      	mov	sp, r7
    6ddc:	bc80      	pop	{r7}
    6dde:	4770      	bx	lr

00006de0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    6de0:	b580      	push	{r7, lr}
    6de2:	b084      	sub	sp, #16
    6de4:	af00      	add	r7, sp, #0
    6de6:	60f8      	str	r0, [r7, #12]
    6de8:	60b9      	str	r1, [r7, #8]
    6dea:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    6dec:	f000 fd3e 	bl	786c <__errno>
    6df0:	4603      	mov	r3, r0
    6df2:	f04f 020c 	mov.w	r2, #12
    6df6:	601a      	str	r2, [r3, #0]
    return -1;
    6df8:	f04f 33ff 	mov.w	r3, #4294967295
}
    6dfc:	4618      	mov	r0, r3
    6dfe:	f107 0710 	add.w	r7, r7, #16
    6e02:	46bd      	mov	sp, r7
    6e04:	bd80      	pop	{r7, pc}
    6e06:	bf00      	nop

00006e08 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    6e08:	b480      	push	{r7}
    6e0a:	b083      	sub	sp, #12
    6e0c:	af00      	add	r7, sp, #0
    6e0e:	6078      	str	r0, [r7, #4]
    6e10:	e7fe      	b.n	6e10 <_exit+0x8>
    6e12:	bf00      	nop

00006e14 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    6e14:	b580      	push	{r7, lr}
    6e16:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    6e18:	f000 fd28 	bl	786c <__errno>
    6e1c:	4603      	mov	r3, r0
    6e1e:	f04f 020b 	mov.w	r2, #11
    6e22:	601a      	str	r2, [r3, #0]
    return -1;
    6e24:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e28:	4618      	mov	r0, r3
    6e2a:	bd80      	pop	{r7, pc}

00006e2c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    6e2c:	b480      	push	{r7}
    6e2e:	b083      	sub	sp, #12
    6e30:	af00      	add	r7, sp, #0
    6e32:	6078      	str	r0, [r7, #4]
    6e34:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    6e36:	683b      	ldr	r3, [r7, #0]
    6e38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    6e3c:	605a      	str	r2, [r3, #4]
    return 0;
    6e3e:	f04f 0300 	mov.w	r3, #0
}
    6e42:	4618      	mov	r0, r3
    6e44:	f107 070c 	add.w	r7, r7, #12
    6e48:	46bd      	mov	sp, r7
    6e4a:	bc80      	pop	{r7}
    6e4c:	4770      	bx	lr
    6e4e:	bf00      	nop

00006e50 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    6e50:	b480      	push	{r7}
    6e52:	af00      	add	r7, sp, #0
    return 1;
    6e54:	f04f 0301 	mov.w	r3, #1
}
    6e58:	4618      	mov	r0, r3
    6e5a:	46bd      	mov	sp, r7
    6e5c:	bc80      	pop	{r7}
    6e5e:	4770      	bx	lr

00006e60 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    6e60:	b480      	push	{r7}
    6e62:	b083      	sub	sp, #12
    6e64:	af00      	add	r7, sp, #0
    6e66:	6078      	str	r0, [r7, #4]
    return 1;
    6e68:	f04f 0301 	mov.w	r3, #1
}
    6e6c:	4618      	mov	r0, r3
    6e6e:	f107 070c 	add.w	r7, r7, #12
    6e72:	46bd      	mov	sp, r7
    6e74:	bc80      	pop	{r7}
    6e76:	4770      	bx	lr

00006e78 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    6e78:	b580      	push	{r7, lr}
    6e7a:	b082      	sub	sp, #8
    6e7c:	af00      	add	r7, sp, #0
    6e7e:	6078      	str	r0, [r7, #4]
    6e80:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    6e82:	f000 fcf3 	bl	786c <__errno>
    6e86:	4603      	mov	r3, r0
    6e88:	f04f 0216 	mov.w	r2, #22
    6e8c:	601a      	str	r2, [r3, #0]
    return -1;
    6e8e:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e92:	4618      	mov	r0, r3
    6e94:	f107 0708 	add.w	r7, r7, #8
    6e98:	46bd      	mov	sp, r7
    6e9a:	bd80      	pop	{r7, pc}

00006e9c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    6e9c:	b580      	push	{r7, lr}
    6e9e:	b082      	sub	sp, #8
    6ea0:	af00      	add	r7, sp, #0
    6ea2:	6078      	str	r0, [r7, #4]
    6ea4:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    6ea6:	f000 fce1 	bl	786c <__errno>
    6eaa:	4603      	mov	r3, r0
    6eac:	f04f 021f 	mov.w	r2, #31
    6eb0:	601a      	str	r2, [r3, #0]
    return -1;
    6eb2:	f04f 33ff 	mov.w	r3, #4294967295
}
    6eb6:	4618      	mov	r0, r3
    6eb8:	f107 0708 	add.w	r7, r7, #8
    6ebc:	46bd      	mov	sp, r7
    6ebe:	bd80      	pop	{r7, pc}

00006ec0 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    6ec0:	b480      	push	{r7}
    6ec2:	b085      	sub	sp, #20
    6ec4:	af00      	add	r7, sp, #0
    6ec6:	60f8      	str	r0, [r7, #12]
    6ec8:	60b9      	str	r1, [r7, #8]
    6eca:	607a      	str	r2, [r7, #4]
    return 0;
    6ecc:	f04f 0300 	mov.w	r3, #0
}
    6ed0:	4618      	mov	r0, r3
    6ed2:	f107 0714 	add.w	r7, r7, #20
    6ed6:	46bd      	mov	sp, r7
    6ed8:	bc80      	pop	{r7}
    6eda:	4770      	bx	lr

00006edc <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    6edc:	b480      	push	{r7}
    6ede:	b085      	sub	sp, #20
    6ee0:	af00      	add	r7, sp, #0
    6ee2:	60f8      	str	r0, [r7, #12]
    6ee4:	60b9      	str	r1, [r7, #8]
    6ee6:	607a      	str	r2, [r7, #4]
    return -1;
    6ee8:	f04f 33ff 	mov.w	r3, #4294967295
}
    6eec:	4618      	mov	r0, r3
    6eee:	f107 0714 	add.w	r7, r7, #20
    6ef2:	46bd      	mov	sp, r7
    6ef4:	bc80      	pop	{r7}
    6ef6:	4770      	bx	lr

00006ef8 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    6ef8:	b480      	push	{r7}
    6efa:	b085      	sub	sp, #20
    6efc:	af00      	add	r7, sp, #0
    6efe:	60f8      	str	r0, [r7, #12]
    6f00:	60b9      	str	r1, [r7, #8]
    6f02:	607a      	str	r2, [r7, #4]
    return 0;
    6f04:	f04f 0300 	mov.w	r3, #0
}
    6f08:	4618      	mov	r0, r3
    6f0a:	f107 0714 	add.w	r7, r7, #20
    6f0e:	46bd      	mov	sp, r7
    6f10:	bc80      	pop	{r7}
    6f12:	4770      	bx	lr

00006f14 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    6f14:	b580      	push	{r7, lr}
    6f16:	b084      	sub	sp, #16
    6f18:	af00      	add	r7, sp, #0
    6f1a:	60f8      	str	r0, [r7, #12]
    6f1c:	60b9      	str	r1, [r7, #8]
    6f1e:	607a      	str	r2, [r7, #4]
    6f20:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    6f22:	f240 53c4 	movw	r3, #1476	; 0x5c4
    6f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f2a:	681b      	ldr	r3, [r3, #0]
    6f2c:	2b00      	cmp	r3, #0
    6f2e:	d110      	bne.n	6f52 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    6f30:	f240 604c 	movw	r0, #1612	; 0x64c
    6f34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6f38:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    6f3c:	f04f 0203 	mov.w	r2, #3
    6f40:	f7fb f86a 	bl	2018 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    6f44:	f240 53c4 	movw	r3, #1476	; 0x5c4
    6f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f4c:	f04f 0201 	mov.w	r2, #1
    6f50:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    6f52:	683b      	ldr	r3, [r7, #0]
    6f54:	f240 604c 	movw	r0, #1612	; 0x64c
    6f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6f5c:	6879      	ldr	r1, [r7, #4]
    6f5e:	461a      	mov	r2, r3
    6f60:	f7fb f95c 	bl	221c <MSS_UART_polled_tx>
    
    return len;
    6f64:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    6f66:	4618      	mov	r0, r3
    6f68:	f107 0710 	add.w	r7, r7, #16
    6f6c:	46bd      	mov	sp, r7
    6f6e:	bd80      	pop	{r7, pc}

00006f70 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    6f70:	b580      	push	{r7, lr}
    6f72:	b084      	sub	sp, #16
    6f74:	af00      	add	r7, sp, #0
    6f76:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    6f78:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f80:	681b      	ldr	r3, [r3, #0]
    6f82:	2b00      	cmp	r3, #0
    6f84:	d108      	bne.n	6f98 <_sbrk+0x28>
    {
      heap_end = &_end;
    6f86:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f8e:	f240 7278 	movw	r2, #1912	; 0x778
    6f92:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6f96:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    6f98:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fa0:	681b      	ldr	r3, [r3, #0]
    6fa2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    6fa4:	f3ef 8308 	mrs	r3, MSP
    6fa8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    6faa:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fb2:	681a      	ldr	r2, [r3, #0]
    6fb4:	687b      	ldr	r3, [r7, #4]
    6fb6:	441a      	add	r2, r3
    6fb8:	68fb      	ldr	r3, [r7, #12]
    6fba:	429a      	cmp	r2, r3
    6fbc:	d90f      	bls.n	6fde <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    6fbe:	f04f 0000 	mov.w	r0, #0
    6fc2:	f04f 0101 	mov.w	r1, #1
    6fc6:	f242 5208 	movw	r2, #9480	; 0x2508
    6fca:	f2c0 0201 	movt	r2, #1
    6fce:	f04f 0319 	mov.w	r3, #25
    6fd2:	f7ff ff9f 	bl	6f14 <_write_r>
      _exit (1);
    6fd6:	f04f 0001 	mov.w	r0, #1
    6fda:	f7ff ff15 	bl	6e08 <_exit>
    }
  
    heap_end += incr;
    6fde:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fe6:	681a      	ldr	r2, [r3, #0]
    6fe8:	687b      	ldr	r3, [r7, #4]
    6fea:	441a      	add	r2, r3
    6fec:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ff4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    6ff6:	68bb      	ldr	r3, [r7, #8]
}
    6ff8:	4618      	mov	r0, r3
    6ffa:	f107 0710 	add.w	r7, r7, #16
    6ffe:	46bd      	mov	sp, r7
    7000:	bd80      	pop	{r7, pc}
    7002:	bf00      	nop

00007004 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    7004:	b480      	push	{r7}
    7006:	b083      	sub	sp, #12
    7008:	af00      	add	r7, sp, #0
    700a:	6078      	str	r0, [r7, #4]
    700c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    700e:	683b      	ldr	r3, [r7, #0]
    7010:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7014:	605a      	str	r2, [r3, #4]
    return 0;
    7016:	f04f 0300 	mov.w	r3, #0
}
    701a:	4618      	mov	r0, r3
    701c:	f107 070c 	add.w	r7, r7, #12
    7020:	46bd      	mov	sp, r7
    7022:	bc80      	pop	{r7}
    7024:	4770      	bx	lr
    7026:	bf00      	nop

00007028 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    7028:	b480      	push	{r7}
    702a:	b083      	sub	sp, #12
    702c:	af00      	add	r7, sp, #0
    702e:	6078      	str	r0, [r7, #4]
    return -1;
    7030:	f04f 33ff 	mov.w	r3, #4294967295
}
    7034:	4618      	mov	r0, r3
    7036:	f107 070c 	add.w	r7, r7, #12
    703a:	46bd      	mov	sp, r7
    703c:	bc80      	pop	{r7}
    703e:	4770      	bx	lr

00007040 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    7040:	b580      	push	{r7, lr}
    7042:	b082      	sub	sp, #8
    7044:	af00      	add	r7, sp, #0
    7046:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    7048:	f000 fc10 	bl	786c <__errno>
    704c:	4603      	mov	r3, r0
    704e:	f04f 0202 	mov.w	r2, #2
    7052:	601a      	str	r2, [r3, #0]
    return -1;
    7054:	f04f 33ff 	mov.w	r3, #4294967295
}
    7058:	4618      	mov	r0, r3
    705a:	f107 0708 	add.w	r7, r7, #8
    705e:	46bd      	mov	sp, r7
    7060:	bd80      	pop	{r7, pc}
    7062:	bf00      	nop

00007064 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    7064:	b580      	push	{r7, lr}
    7066:	b082      	sub	sp, #8
    7068:	af00      	add	r7, sp, #0
    706a:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    706c:	f000 fbfe 	bl	786c <__errno>
    7070:	4603      	mov	r3, r0
    7072:	f04f 020a 	mov.w	r2, #10
    7076:	601a      	str	r2, [r3, #0]
    return -1;
    7078:	f04f 33ff 	mov.w	r3, #4294967295
}
    707c:	4618      	mov	r0, r3
    707e:	f107 0708 	add.w	r7, r7, #8
    7082:	46bd      	mov	sp, r7
    7084:	bd80      	pop	{r7, pc}
    7086:	bf00      	nop

00007088 <__aeabi_drsub>:
    7088:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    708c:	e002      	b.n	7094 <__adddf3>
    708e:	bf00      	nop

00007090 <__aeabi_dsub>:
    7090:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00007094 <__adddf3>:
    7094:	b530      	push	{r4, r5, lr}
    7096:	ea4f 0441 	mov.w	r4, r1, lsl #1
    709a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    709e:	ea94 0f05 	teq	r4, r5
    70a2:	bf08      	it	eq
    70a4:	ea90 0f02 	teqeq	r0, r2
    70a8:	bf1f      	itttt	ne
    70aa:	ea54 0c00 	orrsne.w	ip, r4, r0
    70ae:	ea55 0c02 	orrsne.w	ip, r5, r2
    70b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    70b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    70ba:	f000 80e2 	beq.w	7282 <__adddf3+0x1ee>
    70be:	ea4f 5454 	mov.w	r4, r4, lsr #21
    70c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    70c6:	bfb8      	it	lt
    70c8:	426d      	neglt	r5, r5
    70ca:	dd0c      	ble.n	70e6 <__adddf3+0x52>
    70cc:	442c      	add	r4, r5
    70ce:	ea80 0202 	eor.w	r2, r0, r2
    70d2:	ea81 0303 	eor.w	r3, r1, r3
    70d6:	ea82 0000 	eor.w	r0, r2, r0
    70da:	ea83 0101 	eor.w	r1, r3, r1
    70de:	ea80 0202 	eor.w	r2, r0, r2
    70e2:	ea81 0303 	eor.w	r3, r1, r3
    70e6:	2d36      	cmp	r5, #54	; 0x36
    70e8:	bf88      	it	hi
    70ea:	bd30      	pophi	{r4, r5, pc}
    70ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    70f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    70f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    70f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    70fc:	d002      	beq.n	7104 <__adddf3+0x70>
    70fe:	4240      	negs	r0, r0
    7100:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7104:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    7108:	ea4f 3303 	mov.w	r3, r3, lsl #12
    710c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    7110:	d002      	beq.n	7118 <__adddf3+0x84>
    7112:	4252      	negs	r2, r2
    7114:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7118:	ea94 0f05 	teq	r4, r5
    711c:	f000 80a7 	beq.w	726e <__adddf3+0x1da>
    7120:	f1a4 0401 	sub.w	r4, r4, #1
    7124:	f1d5 0e20 	rsbs	lr, r5, #32
    7128:	db0d      	blt.n	7146 <__adddf3+0xb2>
    712a:	fa02 fc0e 	lsl.w	ip, r2, lr
    712e:	fa22 f205 	lsr.w	r2, r2, r5
    7132:	1880      	adds	r0, r0, r2
    7134:	f141 0100 	adc.w	r1, r1, #0
    7138:	fa03 f20e 	lsl.w	r2, r3, lr
    713c:	1880      	adds	r0, r0, r2
    713e:	fa43 f305 	asr.w	r3, r3, r5
    7142:	4159      	adcs	r1, r3
    7144:	e00e      	b.n	7164 <__adddf3+0xd0>
    7146:	f1a5 0520 	sub.w	r5, r5, #32
    714a:	f10e 0e20 	add.w	lr, lr, #32
    714e:	2a01      	cmp	r2, #1
    7150:	fa03 fc0e 	lsl.w	ip, r3, lr
    7154:	bf28      	it	cs
    7156:	f04c 0c02 	orrcs.w	ip, ip, #2
    715a:	fa43 f305 	asr.w	r3, r3, r5
    715e:	18c0      	adds	r0, r0, r3
    7160:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    7164:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7168:	d507      	bpl.n	717a <__adddf3+0xe6>
    716a:	f04f 0e00 	mov.w	lr, #0
    716e:	f1dc 0c00 	rsbs	ip, ip, #0
    7172:	eb7e 0000 	sbcs.w	r0, lr, r0
    7176:	eb6e 0101 	sbc.w	r1, lr, r1
    717a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    717e:	d31b      	bcc.n	71b8 <__adddf3+0x124>
    7180:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    7184:	d30c      	bcc.n	71a0 <__adddf3+0x10c>
    7186:	0849      	lsrs	r1, r1, #1
    7188:	ea5f 0030 	movs.w	r0, r0, rrx
    718c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7190:	f104 0401 	add.w	r4, r4, #1
    7194:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7198:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    719c:	f080 809a 	bcs.w	72d4 <__adddf3+0x240>
    71a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    71a4:	bf08      	it	eq
    71a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    71aa:	f150 0000 	adcs.w	r0, r0, #0
    71ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    71b2:	ea41 0105 	orr.w	r1, r1, r5
    71b6:	bd30      	pop	{r4, r5, pc}
    71b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    71bc:	4140      	adcs	r0, r0
    71be:	eb41 0101 	adc.w	r1, r1, r1
    71c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    71c6:	f1a4 0401 	sub.w	r4, r4, #1
    71ca:	d1e9      	bne.n	71a0 <__adddf3+0x10c>
    71cc:	f091 0f00 	teq	r1, #0
    71d0:	bf04      	itt	eq
    71d2:	4601      	moveq	r1, r0
    71d4:	2000      	moveq	r0, #0
    71d6:	fab1 f381 	clz	r3, r1
    71da:	bf08      	it	eq
    71dc:	3320      	addeq	r3, #32
    71de:	f1a3 030b 	sub.w	r3, r3, #11
    71e2:	f1b3 0220 	subs.w	r2, r3, #32
    71e6:	da0c      	bge.n	7202 <__adddf3+0x16e>
    71e8:	320c      	adds	r2, #12
    71ea:	dd08      	ble.n	71fe <__adddf3+0x16a>
    71ec:	f102 0c14 	add.w	ip, r2, #20
    71f0:	f1c2 020c 	rsb	r2, r2, #12
    71f4:	fa01 f00c 	lsl.w	r0, r1, ip
    71f8:	fa21 f102 	lsr.w	r1, r1, r2
    71fc:	e00c      	b.n	7218 <__adddf3+0x184>
    71fe:	f102 0214 	add.w	r2, r2, #20
    7202:	bfd8      	it	le
    7204:	f1c2 0c20 	rsble	ip, r2, #32
    7208:	fa01 f102 	lsl.w	r1, r1, r2
    720c:	fa20 fc0c 	lsr.w	ip, r0, ip
    7210:	bfdc      	itt	le
    7212:	ea41 010c 	orrle.w	r1, r1, ip
    7216:	4090      	lslle	r0, r2
    7218:	1ae4      	subs	r4, r4, r3
    721a:	bfa2      	ittt	ge
    721c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7220:	4329      	orrge	r1, r5
    7222:	bd30      	popge	{r4, r5, pc}
    7224:	ea6f 0404 	mvn.w	r4, r4
    7228:	3c1f      	subs	r4, #31
    722a:	da1c      	bge.n	7266 <__adddf3+0x1d2>
    722c:	340c      	adds	r4, #12
    722e:	dc0e      	bgt.n	724e <__adddf3+0x1ba>
    7230:	f104 0414 	add.w	r4, r4, #20
    7234:	f1c4 0220 	rsb	r2, r4, #32
    7238:	fa20 f004 	lsr.w	r0, r0, r4
    723c:	fa01 f302 	lsl.w	r3, r1, r2
    7240:	ea40 0003 	orr.w	r0, r0, r3
    7244:	fa21 f304 	lsr.w	r3, r1, r4
    7248:	ea45 0103 	orr.w	r1, r5, r3
    724c:	bd30      	pop	{r4, r5, pc}
    724e:	f1c4 040c 	rsb	r4, r4, #12
    7252:	f1c4 0220 	rsb	r2, r4, #32
    7256:	fa20 f002 	lsr.w	r0, r0, r2
    725a:	fa01 f304 	lsl.w	r3, r1, r4
    725e:	ea40 0003 	orr.w	r0, r0, r3
    7262:	4629      	mov	r1, r5
    7264:	bd30      	pop	{r4, r5, pc}
    7266:	fa21 f004 	lsr.w	r0, r1, r4
    726a:	4629      	mov	r1, r5
    726c:	bd30      	pop	{r4, r5, pc}
    726e:	f094 0f00 	teq	r4, #0
    7272:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    7276:	bf06      	itte	eq
    7278:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    727c:	3401      	addeq	r4, #1
    727e:	3d01      	subne	r5, #1
    7280:	e74e      	b.n	7120 <__adddf3+0x8c>
    7282:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7286:	bf18      	it	ne
    7288:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    728c:	d029      	beq.n	72e2 <__adddf3+0x24e>
    728e:	ea94 0f05 	teq	r4, r5
    7292:	bf08      	it	eq
    7294:	ea90 0f02 	teqeq	r0, r2
    7298:	d005      	beq.n	72a6 <__adddf3+0x212>
    729a:	ea54 0c00 	orrs.w	ip, r4, r0
    729e:	bf04      	itt	eq
    72a0:	4619      	moveq	r1, r3
    72a2:	4610      	moveq	r0, r2
    72a4:	bd30      	pop	{r4, r5, pc}
    72a6:	ea91 0f03 	teq	r1, r3
    72aa:	bf1e      	ittt	ne
    72ac:	2100      	movne	r1, #0
    72ae:	2000      	movne	r0, #0
    72b0:	bd30      	popne	{r4, r5, pc}
    72b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    72b6:	d105      	bne.n	72c4 <__adddf3+0x230>
    72b8:	0040      	lsls	r0, r0, #1
    72ba:	4149      	adcs	r1, r1
    72bc:	bf28      	it	cs
    72be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    72c2:	bd30      	pop	{r4, r5, pc}
    72c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    72c8:	bf3c      	itt	cc
    72ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    72ce:	bd30      	popcc	{r4, r5, pc}
    72d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    72d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    72d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    72dc:	f04f 0000 	mov.w	r0, #0
    72e0:	bd30      	pop	{r4, r5, pc}
    72e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    72e6:	bf1a      	itte	ne
    72e8:	4619      	movne	r1, r3
    72ea:	4610      	movne	r0, r2
    72ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    72f0:	bf1c      	itt	ne
    72f2:	460b      	movne	r3, r1
    72f4:	4602      	movne	r2, r0
    72f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    72fa:	bf06      	itte	eq
    72fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7300:	ea91 0f03 	teqeq	r1, r3
    7304:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7308:	bd30      	pop	{r4, r5, pc}
    730a:	bf00      	nop

0000730c <__aeabi_ui2d>:
    730c:	f090 0f00 	teq	r0, #0
    7310:	bf04      	itt	eq
    7312:	2100      	moveq	r1, #0
    7314:	4770      	bxeq	lr
    7316:	b530      	push	{r4, r5, lr}
    7318:	f44f 6480 	mov.w	r4, #1024	; 0x400
    731c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7320:	f04f 0500 	mov.w	r5, #0
    7324:	f04f 0100 	mov.w	r1, #0
    7328:	e750      	b.n	71cc <__adddf3+0x138>
    732a:	bf00      	nop

0000732c <__aeabi_i2d>:
    732c:	f090 0f00 	teq	r0, #0
    7330:	bf04      	itt	eq
    7332:	2100      	moveq	r1, #0
    7334:	4770      	bxeq	lr
    7336:	b530      	push	{r4, r5, lr}
    7338:	f44f 6480 	mov.w	r4, #1024	; 0x400
    733c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7340:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    7344:	bf48      	it	mi
    7346:	4240      	negmi	r0, r0
    7348:	f04f 0100 	mov.w	r1, #0
    734c:	e73e      	b.n	71cc <__adddf3+0x138>
    734e:	bf00      	nop

00007350 <__aeabi_f2d>:
    7350:	0042      	lsls	r2, r0, #1
    7352:	ea4f 01e2 	mov.w	r1, r2, asr #3
    7356:	ea4f 0131 	mov.w	r1, r1, rrx
    735a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    735e:	bf1f      	itttt	ne
    7360:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    7364:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7368:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    736c:	4770      	bxne	lr
    736e:	f092 0f00 	teq	r2, #0
    7372:	bf14      	ite	ne
    7374:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7378:	4770      	bxeq	lr
    737a:	b530      	push	{r4, r5, lr}
    737c:	f44f 7460 	mov.w	r4, #896	; 0x380
    7380:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7384:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7388:	e720      	b.n	71cc <__adddf3+0x138>
    738a:	bf00      	nop

0000738c <__aeabi_ul2d>:
    738c:	ea50 0201 	orrs.w	r2, r0, r1
    7390:	bf08      	it	eq
    7392:	4770      	bxeq	lr
    7394:	b530      	push	{r4, r5, lr}
    7396:	f04f 0500 	mov.w	r5, #0
    739a:	e00a      	b.n	73b2 <__aeabi_l2d+0x16>

0000739c <__aeabi_l2d>:
    739c:	ea50 0201 	orrs.w	r2, r0, r1
    73a0:	bf08      	it	eq
    73a2:	4770      	bxeq	lr
    73a4:	b530      	push	{r4, r5, lr}
    73a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    73aa:	d502      	bpl.n	73b2 <__aeabi_l2d+0x16>
    73ac:	4240      	negs	r0, r0
    73ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    73b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
    73b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
    73ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    73be:	f43f aedc 	beq.w	717a <__adddf3+0xe6>
    73c2:	f04f 0203 	mov.w	r2, #3
    73c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    73ca:	bf18      	it	ne
    73cc:	3203      	addne	r2, #3
    73ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    73d2:	bf18      	it	ne
    73d4:	3203      	addne	r2, #3
    73d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    73da:	f1c2 0320 	rsb	r3, r2, #32
    73de:	fa00 fc03 	lsl.w	ip, r0, r3
    73e2:	fa20 f002 	lsr.w	r0, r0, r2
    73e6:	fa01 fe03 	lsl.w	lr, r1, r3
    73ea:	ea40 000e 	orr.w	r0, r0, lr
    73ee:	fa21 f102 	lsr.w	r1, r1, r2
    73f2:	4414      	add	r4, r2
    73f4:	e6c1      	b.n	717a <__adddf3+0xe6>
    73f6:	bf00      	nop

000073f8 <__aeabi_dmul>:
    73f8:	b570      	push	{r4, r5, r6, lr}
    73fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
    73fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7402:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7406:	bf1d      	ittte	ne
    7408:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    740c:	ea94 0f0c 	teqne	r4, ip
    7410:	ea95 0f0c 	teqne	r5, ip
    7414:	f000 f8de 	bleq	75d4 <__aeabi_dmul+0x1dc>
    7418:	442c      	add	r4, r5
    741a:	ea81 0603 	eor.w	r6, r1, r3
    741e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7422:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7426:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    742a:	bf18      	it	ne
    742c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7430:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7434:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7438:	d038      	beq.n	74ac <__aeabi_dmul+0xb4>
    743a:	fba0 ce02 	umull	ip, lr, r0, r2
    743e:	f04f 0500 	mov.w	r5, #0
    7442:	fbe1 e502 	umlal	lr, r5, r1, r2
    7446:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    744a:	fbe0 e503 	umlal	lr, r5, r0, r3
    744e:	f04f 0600 	mov.w	r6, #0
    7452:	fbe1 5603 	umlal	r5, r6, r1, r3
    7456:	f09c 0f00 	teq	ip, #0
    745a:	bf18      	it	ne
    745c:	f04e 0e01 	orrne.w	lr, lr, #1
    7460:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    7464:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7468:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    746c:	d204      	bcs.n	7478 <__aeabi_dmul+0x80>
    746e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    7472:	416d      	adcs	r5, r5
    7474:	eb46 0606 	adc.w	r6, r6, r6
    7478:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    747c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    7480:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    7484:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    7488:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    748c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7490:	bf88      	it	hi
    7492:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7496:	d81e      	bhi.n	74d6 <__aeabi_dmul+0xde>
    7498:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    749c:	bf08      	it	eq
    749e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    74a2:	f150 0000 	adcs.w	r0, r0, #0
    74a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    74aa:	bd70      	pop	{r4, r5, r6, pc}
    74ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    74b0:	ea46 0101 	orr.w	r1, r6, r1
    74b4:	ea40 0002 	orr.w	r0, r0, r2
    74b8:	ea81 0103 	eor.w	r1, r1, r3
    74bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    74c0:	bfc2      	ittt	gt
    74c2:	ebd4 050c 	rsbsgt	r5, r4, ip
    74c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    74ca:	bd70      	popgt	{r4, r5, r6, pc}
    74cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    74d0:	f04f 0e00 	mov.w	lr, #0
    74d4:	3c01      	subs	r4, #1
    74d6:	f300 80ab 	bgt.w	7630 <__aeabi_dmul+0x238>
    74da:	f114 0f36 	cmn.w	r4, #54	; 0x36
    74de:	bfde      	ittt	le
    74e0:	2000      	movle	r0, #0
    74e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    74e6:	bd70      	pople	{r4, r5, r6, pc}
    74e8:	f1c4 0400 	rsb	r4, r4, #0
    74ec:	3c20      	subs	r4, #32
    74ee:	da35      	bge.n	755c <__aeabi_dmul+0x164>
    74f0:	340c      	adds	r4, #12
    74f2:	dc1b      	bgt.n	752c <__aeabi_dmul+0x134>
    74f4:	f104 0414 	add.w	r4, r4, #20
    74f8:	f1c4 0520 	rsb	r5, r4, #32
    74fc:	fa00 f305 	lsl.w	r3, r0, r5
    7500:	fa20 f004 	lsr.w	r0, r0, r4
    7504:	fa01 f205 	lsl.w	r2, r1, r5
    7508:	ea40 0002 	orr.w	r0, r0, r2
    750c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    7510:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7514:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7518:	fa21 f604 	lsr.w	r6, r1, r4
    751c:	eb42 0106 	adc.w	r1, r2, r6
    7520:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7524:	bf08      	it	eq
    7526:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    752a:	bd70      	pop	{r4, r5, r6, pc}
    752c:	f1c4 040c 	rsb	r4, r4, #12
    7530:	f1c4 0520 	rsb	r5, r4, #32
    7534:	fa00 f304 	lsl.w	r3, r0, r4
    7538:	fa20 f005 	lsr.w	r0, r0, r5
    753c:	fa01 f204 	lsl.w	r2, r1, r4
    7540:	ea40 0002 	orr.w	r0, r0, r2
    7544:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7548:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    754c:	f141 0100 	adc.w	r1, r1, #0
    7550:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7554:	bf08      	it	eq
    7556:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    755a:	bd70      	pop	{r4, r5, r6, pc}
    755c:	f1c4 0520 	rsb	r5, r4, #32
    7560:	fa00 f205 	lsl.w	r2, r0, r5
    7564:	ea4e 0e02 	orr.w	lr, lr, r2
    7568:	fa20 f304 	lsr.w	r3, r0, r4
    756c:	fa01 f205 	lsl.w	r2, r1, r5
    7570:	ea43 0302 	orr.w	r3, r3, r2
    7574:	fa21 f004 	lsr.w	r0, r1, r4
    7578:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    757c:	fa21 f204 	lsr.w	r2, r1, r4
    7580:	ea20 0002 	bic.w	r0, r0, r2
    7584:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    7588:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    758c:	bf08      	it	eq
    758e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7592:	bd70      	pop	{r4, r5, r6, pc}
    7594:	f094 0f00 	teq	r4, #0
    7598:	d10f      	bne.n	75ba <__aeabi_dmul+0x1c2>
    759a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    759e:	0040      	lsls	r0, r0, #1
    75a0:	eb41 0101 	adc.w	r1, r1, r1
    75a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    75a8:	bf08      	it	eq
    75aa:	3c01      	subeq	r4, #1
    75ac:	d0f7      	beq.n	759e <__aeabi_dmul+0x1a6>
    75ae:	ea41 0106 	orr.w	r1, r1, r6
    75b2:	f095 0f00 	teq	r5, #0
    75b6:	bf18      	it	ne
    75b8:	4770      	bxne	lr
    75ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    75be:	0052      	lsls	r2, r2, #1
    75c0:	eb43 0303 	adc.w	r3, r3, r3
    75c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    75c8:	bf08      	it	eq
    75ca:	3d01      	subeq	r5, #1
    75cc:	d0f7      	beq.n	75be <__aeabi_dmul+0x1c6>
    75ce:	ea43 0306 	orr.w	r3, r3, r6
    75d2:	4770      	bx	lr
    75d4:	ea94 0f0c 	teq	r4, ip
    75d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    75dc:	bf18      	it	ne
    75de:	ea95 0f0c 	teqne	r5, ip
    75e2:	d00c      	beq.n	75fe <__aeabi_dmul+0x206>
    75e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    75e8:	bf18      	it	ne
    75ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    75ee:	d1d1      	bne.n	7594 <__aeabi_dmul+0x19c>
    75f0:	ea81 0103 	eor.w	r1, r1, r3
    75f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    75f8:	f04f 0000 	mov.w	r0, #0
    75fc:	bd70      	pop	{r4, r5, r6, pc}
    75fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7602:	bf06      	itte	eq
    7604:	4610      	moveq	r0, r2
    7606:	4619      	moveq	r1, r3
    7608:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    760c:	d019      	beq.n	7642 <__aeabi_dmul+0x24a>
    760e:	ea94 0f0c 	teq	r4, ip
    7612:	d102      	bne.n	761a <__aeabi_dmul+0x222>
    7614:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    7618:	d113      	bne.n	7642 <__aeabi_dmul+0x24a>
    761a:	ea95 0f0c 	teq	r5, ip
    761e:	d105      	bne.n	762c <__aeabi_dmul+0x234>
    7620:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    7624:	bf1c      	itt	ne
    7626:	4610      	movne	r0, r2
    7628:	4619      	movne	r1, r3
    762a:	d10a      	bne.n	7642 <__aeabi_dmul+0x24a>
    762c:	ea81 0103 	eor.w	r1, r1, r3
    7630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7634:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7638:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    763c:	f04f 0000 	mov.w	r0, #0
    7640:	bd70      	pop	{r4, r5, r6, pc}
    7642:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7646:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    764a:	bd70      	pop	{r4, r5, r6, pc}

0000764c <__aeabi_ddiv>:
    764c:	b570      	push	{r4, r5, r6, lr}
    764e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7652:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7656:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    765a:	bf1d      	ittte	ne
    765c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7660:	ea94 0f0c 	teqne	r4, ip
    7664:	ea95 0f0c 	teqne	r5, ip
    7668:	f000 f8a7 	bleq	77ba <__aeabi_ddiv+0x16e>
    766c:	eba4 0405 	sub.w	r4, r4, r5
    7670:	ea81 0e03 	eor.w	lr, r1, r3
    7674:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7678:	ea4f 3101 	mov.w	r1, r1, lsl #12
    767c:	f000 8088 	beq.w	7790 <__aeabi_ddiv+0x144>
    7680:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7684:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    7688:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    768c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    7690:	ea4f 2202 	mov.w	r2, r2, lsl #8
    7694:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    7698:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    769c:	ea4f 2600 	mov.w	r6, r0, lsl #8
    76a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    76a4:	429d      	cmp	r5, r3
    76a6:	bf08      	it	eq
    76a8:	4296      	cmpeq	r6, r2
    76aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    76ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
    76b2:	d202      	bcs.n	76ba <__aeabi_ddiv+0x6e>
    76b4:	085b      	lsrs	r3, r3, #1
    76b6:	ea4f 0232 	mov.w	r2, r2, rrx
    76ba:	1ab6      	subs	r6, r6, r2
    76bc:	eb65 0503 	sbc.w	r5, r5, r3
    76c0:	085b      	lsrs	r3, r3, #1
    76c2:	ea4f 0232 	mov.w	r2, r2, rrx
    76c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    76ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    76ce:	ebb6 0e02 	subs.w	lr, r6, r2
    76d2:	eb75 0e03 	sbcs.w	lr, r5, r3
    76d6:	bf22      	ittt	cs
    76d8:	1ab6      	subcs	r6, r6, r2
    76da:	4675      	movcs	r5, lr
    76dc:	ea40 000c 	orrcs.w	r0, r0, ip
    76e0:	085b      	lsrs	r3, r3, #1
    76e2:	ea4f 0232 	mov.w	r2, r2, rrx
    76e6:	ebb6 0e02 	subs.w	lr, r6, r2
    76ea:	eb75 0e03 	sbcs.w	lr, r5, r3
    76ee:	bf22      	ittt	cs
    76f0:	1ab6      	subcs	r6, r6, r2
    76f2:	4675      	movcs	r5, lr
    76f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    76f8:	085b      	lsrs	r3, r3, #1
    76fa:	ea4f 0232 	mov.w	r2, r2, rrx
    76fe:	ebb6 0e02 	subs.w	lr, r6, r2
    7702:	eb75 0e03 	sbcs.w	lr, r5, r3
    7706:	bf22      	ittt	cs
    7708:	1ab6      	subcs	r6, r6, r2
    770a:	4675      	movcs	r5, lr
    770c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    7710:	085b      	lsrs	r3, r3, #1
    7712:	ea4f 0232 	mov.w	r2, r2, rrx
    7716:	ebb6 0e02 	subs.w	lr, r6, r2
    771a:	eb75 0e03 	sbcs.w	lr, r5, r3
    771e:	bf22      	ittt	cs
    7720:	1ab6      	subcs	r6, r6, r2
    7722:	4675      	movcs	r5, lr
    7724:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    7728:	ea55 0e06 	orrs.w	lr, r5, r6
    772c:	d018      	beq.n	7760 <__aeabi_ddiv+0x114>
    772e:	ea4f 1505 	mov.w	r5, r5, lsl #4
    7732:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    7736:	ea4f 1606 	mov.w	r6, r6, lsl #4
    773a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    773e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    7742:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    7746:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    774a:	d1c0      	bne.n	76ce <__aeabi_ddiv+0x82>
    774c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7750:	d10b      	bne.n	776a <__aeabi_ddiv+0x11e>
    7752:	ea41 0100 	orr.w	r1, r1, r0
    7756:	f04f 0000 	mov.w	r0, #0
    775a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    775e:	e7b6      	b.n	76ce <__aeabi_ddiv+0x82>
    7760:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7764:	bf04      	itt	eq
    7766:	4301      	orreq	r1, r0
    7768:	2000      	moveq	r0, #0
    776a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    776e:	bf88      	it	hi
    7770:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7774:	f63f aeaf 	bhi.w	74d6 <__aeabi_dmul+0xde>
    7778:	ebb5 0c03 	subs.w	ip, r5, r3
    777c:	bf04      	itt	eq
    777e:	ebb6 0c02 	subseq.w	ip, r6, r2
    7782:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7786:	f150 0000 	adcs.w	r0, r0, #0
    778a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    778e:	bd70      	pop	{r4, r5, r6, pc}
    7790:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    7794:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    7798:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    779c:	bfc2      	ittt	gt
    779e:	ebd4 050c 	rsbsgt	r5, r4, ip
    77a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    77a6:	bd70      	popgt	{r4, r5, r6, pc}
    77a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    77ac:	f04f 0e00 	mov.w	lr, #0
    77b0:	3c01      	subs	r4, #1
    77b2:	e690      	b.n	74d6 <__aeabi_dmul+0xde>
    77b4:	ea45 0e06 	orr.w	lr, r5, r6
    77b8:	e68d      	b.n	74d6 <__aeabi_dmul+0xde>
    77ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    77be:	ea94 0f0c 	teq	r4, ip
    77c2:	bf08      	it	eq
    77c4:	ea95 0f0c 	teqeq	r5, ip
    77c8:	f43f af3b 	beq.w	7642 <__aeabi_dmul+0x24a>
    77cc:	ea94 0f0c 	teq	r4, ip
    77d0:	d10a      	bne.n	77e8 <__aeabi_ddiv+0x19c>
    77d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    77d6:	f47f af34 	bne.w	7642 <__aeabi_dmul+0x24a>
    77da:	ea95 0f0c 	teq	r5, ip
    77de:	f47f af25 	bne.w	762c <__aeabi_dmul+0x234>
    77e2:	4610      	mov	r0, r2
    77e4:	4619      	mov	r1, r3
    77e6:	e72c      	b.n	7642 <__aeabi_dmul+0x24a>
    77e8:	ea95 0f0c 	teq	r5, ip
    77ec:	d106      	bne.n	77fc <__aeabi_ddiv+0x1b0>
    77ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    77f2:	f43f aefd 	beq.w	75f0 <__aeabi_dmul+0x1f8>
    77f6:	4610      	mov	r0, r2
    77f8:	4619      	mov	r1, r3
    77fa:	e722      	b.n	7642 <__aeabi_dmul+0x24a>
    77fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7800:	bf18      	it	ne
    7802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7806:	f47f aec5 	bne.w	7594 <__aeabi_dmul+0x19c>
    780a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    780e:	f47f af0d 	bne.w	762c <__aeabi_dmul+0x234>
    7812:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    7816:	f47f aeeb 	bne.w	75f0 <__aeabi_dmul+0x1f8>
    781a:	e712      	b.n	7642 <__aeabi_dmul+0x24a>

0000781c <__aeabi_d2iz>:
    781c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    7820:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    7824:	d215      	bcs.n	7852 <__aeabi_d2iz+0x36>
    7826:	d511      	bpl.n	784c <__aeabi_d2iz+0x30>
    7828:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    782c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    7830:	d912      	bls.n	7858 <__aeabi_d2iz+0x3c>
    7832:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    7836:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    783a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    783e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7842:	fa23 f002 	lsr.w	r0, r3, r2
    7846:	bf18      	it	ne
    7848:	4240      	negne	r0, r0
    784a:	4770      	bx	lr
    784c:	f04f 0000 	mov.w	r0, #0
    7850:	4770      	bx	lr
    7852:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    7856:	d105      	bne.n	7864 <__aeabi_d2iz+0x48>
    7858:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    785c:	bf08      	it	eq
    785e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    7862:	4770      	bx	lr
    7864:	f04f 0000 	mov.w	r0, #0
    7868:	4770      	bx	lr
    786a:	bf00      	nop

0000786c <__errno>:
    786c:	f240 036c 	movw	r3, #108	; 0x6c
    7870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7874:	6818      	ldr	r0, [r3, #0]
    7876:	4770      	bx	lr

00007878 <__libc_init_array>:
    7878:	b570      	push	{r4, r5, r6, lr}
    787a:	f642 162c 	movw	r6, #10540	; 0x292c
    787e:	f642 152c 	movw	r5, #10540	; 0x292c
    7882:	f2c0 0601 	movt	r6, #1
    7886:	f2c0 0501 	movt	r5, #1
    788a:	1b76      	subs	r6, r6, r5
    788c:	10b6      	asrs	r6, r6, #2
    788e:	d006      	beq.n	789e <__libc_init_array+0x26>
    7890:	2400      	movs	r4, #0
    7892:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7896:	3401      	adds	r4, #1
    7898:	4798      	blx	r3
    789a:	42a6      	cmp	r6, r4
    789c:	d8f9      	bhi.n	7892 <__libc_init_array+0x1a>
    789e:	f642 152c 	movw	r5, #10540	; 0x292c
    78a2:	f642 1630 	movw	r6, #10544	; 0x2930
    78a6:	f2c0 0501 	movt	r5, #1
    78aa:	f2c0 0601 	movt	r6, #1
    78ae:	1b76      	subs	r6, r6, r5
    78b0:	f00b f830 	bl	12914 <_init>
    78b4:	10b6      	asrs	r6, r6, #2
    78b6:	d006      	beq.n	78c6 <__libc_init_array+0x4e>
    78b8:	2400      	movs	r4, #0
    78ba:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    78be:	3401      	adds	r4, #1
    78c0:	4798      	blx	r3
    78c2:	42a6      	cmp	r6, r4
    78c4:	d8f9      	bhi.n	78ba <__libc_init_array+0x42>
    78c6:	bd70      	pop	{r4, r5, r6, pc}

000078c8 <printf>:
    78c8:	b40f      	push	{r0, r1, r2, r3}
    78ca:	f240 036c 	movw	r3, #108	; 0x6c
    78ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78d2:	b510      	push	{r4, lr}
    78d4:	681c      	ldr	r4, [r3, #0]
    78d6:	b082      	sub	sp, #8
    78d8:	b124      	cbz	r4, 78e4 <printf+0x1c>
    78da:	69a3      	ldr	r3, [r4, #24]
    78dc:	b913      	cbnz	r3, 78e4 <printf+0x1c>
    78de:	4620      	mov	r0, r4
    78e0:	f004 f8ce 	bl	ba80 <__sinit>
    78e4:	4620      	mov	r0, r4
    78e6:	ac05      	add	r4, sp, #20
    78e8:	9a04      	ldr	r2, [sp, #16]
    78ea:	4623      	mov	r3, r4
    78ec:	6881      	ldr	r1, [r0, #8]
    78ee:	9401      	str	r4, [sp, #4]
    78f0:	f001 fa64 	bl	8dbc <_vfprintf_r>
    78f4:	b002      	add	sp, #8
    78f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    78fa:	b004      	add	sp, #16
    78fc:	4770      	bx	lr
    78fe:	bf00      	nop

00007900 <_printf_r>:
    7900:	b40e      	push	{r1, r2, r3}
    7902:	b510      	push	{r4, lr}
    7904:	4604      	mov	r4, r0
    7906:	b083      	sub	sp, #12
    7908:	b118      	cbz	r0, 7912 <_printf_r+0x12>
    790a:	6983      	ldr	r3, [r0, #24]
    790c:	b90b      	cbnz	r3, 7912 <_printf_r+0x12>
    790e:	f004 f8b7 	bl	ba80 <__sinit>
    7912:	4620      	mov	r0, r4
    7914:	ac06      	add	r4, sp, #24
    7916:	9a05      	ldr	r2, [sp, #20]
    7918:	4623      	mov	r3, r4
    791a:	6881      	ldr	r1, [r0, #8]
    791c:	9401      	str	r4, [sp, #4]
    791e:	f001 fa4d 	bl	8dbc <_vfprintf_r>
    7922:	b003      	add	sp, #12
    7924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7928:	b003      	add	sp, #12
    792a:	4770      	bx	lr

0000792c <eofread>:
    792c:	2000      	movs	r0, #0
    792e:	4770      	bx	lr

00007930 <_sscanf_r>:
    7930:	b40c      	push	{r2, r3}
    7932:	f44f 7301 	mov.w	r3, #516	; 0x204
    7936:	b5f0      	push	{r4, r5, r6, r7, lr}
    7938:	b09d      	sub	sp, #116	; 0x74
    793a:	ac22      	add	r4, sp, #136	; 0x88
    793c:	4605      	mov	r5, r0
    793e:	4608      	mov	r0, r1
    7940:	f8ad 3010 	strh.w	r3, [sp, #16]
    7944:	f854 7b04 	ldr.w	r7, [r4], #4
    7948:	9101      	str	r1, [sp, #4]
    794a:	9105      	str	r1, [sp, #20]
    794c:	f000 f84a 	bl	79e4 <strlen>
    7950:	463a      	mov	r2, r7
    7952:	4623      	mov	r3, r4
    7954:	a901      	add	r1, sp, #4
    7956:	f04f 3cff 	mov.w	ip, #4294967295
    795a:	941b      	str	r4, [sp, #108]	; 0x6c
    795c:	f8ad c012 	strh.w	ip, [sp, #18]
    7960:	4606      	mov	r6, r0
    7962:	4628      	mov	r0, r5
    7964:	f647 152d 	movw	r5, #31021	; 0x792d
    7968:	9606      	str	r6, [sp, #24]
    796a:	f2c0 0500 	movt	r5, #0
    796e:	9602      	str	r6, [sp, #8]
    7970:	950a      	str	r5, [sp, #40]	; 0x28
    7972:	2500      	movs	r5, #0
    7974:	9513      	str	r5, [sp, #76]	; 0x4c
    7976:	950e      	str	r5, [sp, #56]	; 0x38
    7978:	f000 f91e 	bl	7bb8 <__ssvfscanf_r>
    797c:	b01d      	add	sp, #116	; 0x74
    797e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    7982:	b002      	add	sp, #8
    7984:	4770      	bx	lr
    7986:	bf00      	nop

00007988 <sscanf>:
    7988:	b40e      	push	{r1, r2, r3}
    798a:	f44f 7301 	mov.w	r3, #516	; 0x204
    798e:	b570      	push	{r4, r5, r6, lr}
    7990:	b09d      	sub	sp, #116	; 0x74
    7992:	ac21      	add	r4, sp, #132	; 0x84
    7994:	f8ad 3010 	strh.w	r3, [sp, #16]
    7998:	f854 5b04 	ldr.w	r5, [r4], #4
    799c:	9005      	str	r0, [sp, #20]
    799e:	9001      	str	r0, [sp, #4]
    79a0:	f000 f820 	bl	79e4 <strlen>
    79a4:	f240 016c 	movw	r1, #108	; 0x6c
    79a8:	462a      	mov	r2, r5
    79aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
    79ae:	4623      	mov	r3, r4
    79b0:	f647 152d 	movw	r5, #31021	; 0x792d
    79b4:	f04f 3cff 	mov.w	ip, #4294967295
    79b8:	f2c0 0500 	movt	r5, #0
    79bc:	f8ad c012 	strh.w	ip, [sp, #18]
    79c0:	950a      	str	r5, [sp, #40]	; 0x28
    79c2:	2500      	movs	r5, #0
    79c4:	941b      	str	r4, [sp, #108]	; 0x6c
    79c6:	9513      	str	r5, [sp, #76]	; 0x4c
    79c8:	950e      	str	r5, [sp, #56]	; 0x38
    79ca:	4606      	mov	r6, r0
    79cc:	6808      	ldr	r0, [r1, #0]
    79ce:	a901      	add	r1, sp, #4
    79d0:	9606      	str	r6, [sp, #24]
    79d2:	9602      	str	r6, [sp, #8]
    79d4:	f000 f8f0 	bl	7bb8 <__ssvfscanf_r>
    79d8:	b01d      	add	sp, #116	; 0x74
    79da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    79de:	b003      	add	sp, #12
    79e0:	4770      	bx	lr
    79e2:	bf00      	nop

000079e4 <strlen>:
    79e4:	f020 0103 	bic.w	r1, r0, #3
    79e8:	f010 0003 	ands.w	r0, r0, #3
    79ec:	f1c0 0000 	rsb	r0, r0, #0
    79f0:	f851 3b04 	ldr.w	r3, [r1], #4
    79f4:	f100 0c04 	add.w	ip, r0, #4
    79f8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    79fc:	f06f 0200 	mvn.w	r2, #0
    7a00:	bf1c      	itt	ne
    7a02:	fa22 f20c 	lsrne.w	r2, r2, ip
    7a06:	4313      	orrne	r3, r2
    7a08:	f04f 0c01 	mov.w	ip, #1
    7a0c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    7a10:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    7a14:	eba3 020c 	sub.w	r2, r3, ip
    7a18:	ea22 0203 	bic.w	r2, r2, r3
    7a1c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    7a20:	bf04      	itt	eq
    7a22:	f851 3b04 	ldreq.w	r3, [r1], #4
    7a26:	3004      	addeq	r0, #4
    7a28:	d0f4      	beq.n	7a14 <strlen+0x30>
    7a2a:	f013 0fff 	tst.w	r3, #255	; 0xff
    7a2e:	bf1f      	itttt	ne
    7a30:	3001      	addne	r0, #1
    7a32:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    7a36:	3001      	addne	r0, #1
    7a38:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    7a3c:	bf18      	it	ne
    7a3e:	3001      	addne	r0, #1
    7a40:	4770      	bx	lr
    7a42:	bf00      	nop

00007a44 <strncmp>:
    7a44:	b430      	push	{r4, r5}
    7a46:	4613      	mov	r3, r2
    7a48:	2a00      	cmp	r2, #0
    7a4a:	d043      	beq.n	7ad4 <strncmp+0x90>
    7a4c:	ea41 0200 	orr.w	r2, r1, r0
    7a50:	f012 0f03 	tst.w	r2, #3
    7a54:	d125      	bne.n	7aa2 <strncmp+0x5e>
    7a56:	2b03      	cmp	r3, #3
    7a58:	4604      	mov	r4, r0
    7a5a:	460d      	mov	r5, r1
    7a5c:	d93d      	bls.n	7ada <strncmp+0x96>
    7a5e:	6802      	ldr	r2, [r0, #0]
    7a60:	6809      	ldr	r1, [r1, #0]
    7a62:	428a      	cmp	r2, r1
    7a64:	d139      	bne.n	7ada <strncmp+0x96>
    7a66:	3b04      	subs	r3, #4
    7a68:	d034      	beq.n	7ad4 <strncmp+0x90>
    7a6a:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    7a6e:	ea21 0202 	bic.w	r2, r1, r2
    7a72:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    7a76:	d00d      	beq.n	7a94 <strncmp+0x50>
    7a78:	e02c      	b.n	7ad4 <strncmp+0x90>
    7a7a:	6822      	ldr	r2, [r4, #0]
    7a7c:	6829      	ldr	r1, [r5, #0]
    7a7e:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    7a82:	428a      	cmp	r2, r1
    7a84:	ea20 0002 	bic.w	r0, r0, r2
    7a88:	d127      	bne.n	7ada <strncmp+0x96>
    7a8a:	3b04      	subs	r3, #4
    7a8c:	d022      	beq.n	7ad4 <strncmp+0x90>
    7a8e:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    7a92:	d11f      	bne.n	7ad4 <strncmp+0x90>
    7a94:	3404      	adds	r4, #4
    7a96:	3504      	adds	r5, #4
    7a98:	2b03      	cmp	r3, #3
    7a9a:	d8ee      	bhi.n	7a7a <strncmp+0x36>
    7a9c:	4620      	mov	r0, r4
    7a9e:	4629      	mov	r1, r5
    7aa0:	b1f3      	cbz	r3, 7ae0 <strncmp+0x9c>
    7aa2:	7804      	ldrb	r4, [r0, #0]
    7aa4:	3b01      	subs	r3, #1
    7aa6:	f891 c000 	ldrb.w	ip, [r1]
    7aaa:	4564      	cmp	r4, ip
    7aac:	d10f      	bne.n	7ace <strncmp+0x8a>
    7aae:	b18b      	cbz	r3, 7ad4 <strncmp+0x90>
    7ab0:	b184      	cbz	r4, 7ad4 <strncmp+0x90>
    7ab2:	3b01      	subs	r3, #1
    7ab4:	2200      	movs	r2, #0
    7ab6:	e002      	b.n	7abe <strncmp+0x7a>
    7ab8:	b163      	cbz	r3, 7ad4 <strncmp+0x90>
    7aba:	b15c      	cbz	r4, 7ad4 <strncmp+0x90>
    7abc:	3b01      	subs	r3, #1
    7abe:	1884      	adds	r4, r0, r2
    7ac0:	188d      	adds	r5, r1, r2
    7ac2:	3201      	adds	r2, #1
    7ac4:	7864      	ldrb	r4, [r4, #1]
    7ac6:	f895 c001 	ldrb.w	ip, [r5, #1]
    7aca:	4564      	cmp	r4, ip
    7acc:	d0f4      	beq.n	7ab8 <strncmp+0x74>
    7ace:	ebcc 0004 	rsb	r0, ip, r4
    7ad2:	e000      	b.n	7ad6 <strncmp+0x92>
    7ad4:	2000      	movs	r0, #0
    7ad6:	bc30      	pop	{r4, r5}
    7ad8:	4770      	bx	lr
    7ada:	4620      	mov	r0, r4
    7adc:	4629      	mov	r1, r5
    7ade:	e7e0      	b.n	7aa2 <strncmp+0x5e>
    7ae0:	7824      	ldrb	r4, [r4, #0]
    7ae2:	f895 c000 	ldrb.w	ip, [r5]
    7ae6:	ebcc 0004 	rsb	r0, ip, r4
    7aea:	e7f4      	b.n	7ad6 <strncmp+0x92>

00007aec <__ssrefill_r>:
    7aec:	b510      	push	{r4, lr}
    7aee:	460c      	mov	r4, r1
    7af0:	6b49      	ldr	r1, [r1, #52]	; 0x34
    7af2:	b169      	cbz	r1, 7b10 <__ssrefill_r+0x24>
    7af4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7af8:	4299      	cmp	r1, r3
    7afa:	d001      	beq.n	7b00 <__ssrefill_r+0x14>
    7afc:	f004 f844 	bl	bb88 <_free_r>
    7b00:	6c23      	ldr	r3, [r4, #64]	; 0x40
    7b02:	2000      	movs	r0, #0
    7b04:	6360      	str	r0, [r4, #52]	; 0x34
    7b06:	6063      	str	r3, [r4, #4]
    7b08:	b113      	cbz	r3, 7b10 <__ssrefill_r+0x24>
    7b0a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    7b0c:	6023      	str	r3, [r4, #0]
    7b0e:	bd10      	pop	{r4, pc}
    7b10:	6922      	ldr	r2, [r4, #16]
    7b12:	2100      	movs	r1, #0
    7b14:	89a3      	ldrh	r3, [r4, #12]
    7b16:	f04f 30ff 	mov.w	r0, #4294967295
    7b1a:	6061      	str	r1, [r4, #4]
    7b1c:	f043 0320 	orr.w	r3, r3, #32
    7b20:	6022      	str	r2, [r4, #0]
    7b22:	81a3      	strh	r3, [r4, #12]
    7b24:	bd10      	pop	{r4, pc}
    7b26:	bf00      	nop

00007b28 <_sungetc_r>:
    7b28:	f1b1 3fff 	cmp.w	r1, #4294967295
    7b2c:	b530      	push	{r4, r5, lr}
    7b2e:	b083      	sub	sp, #12
    7b30:	d014      	beq.n	7b5c <_sungetc_r+0x34>
    7b32:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    7b36:	b2cc      	uxtb	r4, r1
    7b38:	6b53      	ldr	r3, [r2, #52]	; 0x34
    7b3a:	f02c 0120 	bic.w	r1, ip, #32
    7b3e:	8191      	strh	r1, [r2, #12]
    7b40:	b17b      	cbz	r3, 7b62 <_sungetc_r+0x3a>
    7b42:	6851      	ldr	r1, [r2, #4]
    7b44:	6b93      	ldr	r3, [r2, #56]	; 0x38
    7b46:	4299      	cmp	r1, r3
    7b48:	da2c      	bge.n	7ba4 <_sungetc_r+0x7c>
    7b4a:	6813      	ldr	r3, [r2, #0]
    7b4c:	4621      	mov	r1, r4
    7b4e:	1e58      	subs	r0, r3, #1
    7b50:	6010      	str	r0, [r2, #0]
    7b52:	f803 4c01 	strb.w	r4, [r3, #-1]
    7b56:	6853      	ldr	r3, [r2, #4]
    7b58:	3301      	adds	r3, #1
    7b5a:	6053      	str	r3, [r2, #4]
    7b5c:	4608      	mov	r0, r1
    7b5e:	b003      	add	sp, #12
    7b60:	bd30      	pop	{r4, r5, pc}
    7b62:	6913      	ldr	r3, [r2, #16]
    7b64:	b1e3      	cbz	r3, 7ba0 <_sungetc_r+0x78>
    7b66:	6810      	ldr	r0, [r2, #0]
    7b68:	4283      	cmp	r3, r0
    7b6a:	d204      	bcs.n	7b76 <_sungetc_r+0x4e>
    7b6c:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    7b70:	1e43      	subs	r3, r0, #1
    7b72:	42a1      	cmp	r1, r4
    7b74:	d00f      	beq.n	7b96 <_sungetc_r+0x6e>
    7b76:	6855      	ldr	r5, [r2, #4]
    7b78:	4613      	mov	r3, r2
    7b7a:	63d0      	str	r0, [r2, #60]	; 0x3c
    7b7c:	4621      	mov	r1, r4
    7b7e:	f102 0044 	add.w	r0, r2, #68	; 0x44
    7b82:	f803 4f46 	strb.w	r4, [r3, #70]!
    7b86:	6350      	str	r0, [r2, #52]	; 0x34
    7b88:	2003      	movs	r0, #3
    7b8a:	6415      	str	r5, [r2, #64]	; 0x40
    7b8c:	6390      	str	r0, [r2, #56]	; 0x38
    7b8e:	2001      	movs	r0, #1
    7b90:	6013      	str	r3, [r2, #0]
    7b92:	6050      	str	r0, [r2, #4]
    7b94:	e7e2      	b.n	7b5c <_sungetc_r+0x34>
    7b96:	6850      	ldr	r0, [r2, #4]
    7b98:	6013      	str	r3, [r2, #0]
    7b9a:	1c43      	adds	r3, r0, #1
    7b9c:	6053      	str	r3, [r2, #4]
    7b9e:	e7dd      	b.n	7b5c <_sungetc_r+0x34>
    7ba0:	6810      	ldr	r0, [r2, #0]
    7ba2:	e7e8      	b.n	7b76 <_sungetc_r+0x4e>
    7ba4:	4611      	mov	r1, r2
    7ba6:	9201      	str	r2, [sp, #4]
    7ba8:	f001 f81c 	bl	8be4 <__submore>
    7bac:	9a01      	ldr	r2, [sp, #4]
    7bae:	2800      	cmp	r0, #0
    7bb0:	d0cb      	beq.n	7b4a <_sungetc_r+0x22>
    7bb2:	f04f 31ff 	mov.w	r1, #4294967295
    7bb6:	e7d1      	b.n	7b5c <_sungetc_r+0x34>

00007bb8 <__ssvfscanf_r>:
    7bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7bbc:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    7bc0:	460c      	mov	r4, r1
    7bc2:	4617      	mov	r7, r2
    7bc4:	4680      	mov	r8, r0
    7bc6:	9309      	str	r3, [sp, #36]	; 0x24
    7bc8:	f003 fea6 	bl	b918 <__sfp_lock_acquire>
    7bcc:	89a3      	ldrh	r3, [r4, #12]
    7bce:	f240 1168 	movw	r1, #360	; 0x168
    7bd2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7bd6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7bda:	bf02      	ittt	eq
    7bdc:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    7be0:	81a3      	strheq	r3, [r4, #12]
    7be2:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    7be4:	910d      	str	r1, [sp, #52]	; 0x34
    7be6:	bf04      	itt	eq
    7be8:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    7bec:	6663      	streq	r3, [r4, #100]	; 0x64
    7bee:	2000      	movs	r0, #0
    7bf0:	aa67      	add	r2, sp, #412	; 0x19c
    7bf2:	4605      	mov	r5, r0
    7bf4:	3203      	adds	r2, #3
    7bf6:	900a      	str	r0, [sp, #40]	; 0x28
    7bf8:	900c      	str	r0, [sp, #48]	; 0x30
    7bfa:	900b      	str	r0, [sp, #44]	; 0x2c
    7bfc:	9203      	str	r2, [sp, #12]
    7bfe:	783a      	ldrb	r2, [r7, #0]
    7c00:	92ad      	str	r2, [sp, #692]	; 0x2b4
    7c02:	b33a      	cbz	r2, 7c54 <__ssvfscanf_r+0x9c>
    7c04:	f240 1664 	movw	r6, #356	; 0x164
    7c08:	3701      	adds	r7, #1
    7c0a:	f2c2 0600 	movt	r6, #8192	; 0x2000
    7c0e:	6833      	ldr	r3, [r6, #0]
    7c10:	1899      	adds	r1, r3, r2
    7c12:	f891 9001 	ldrb.w	r9, [r1, #1]
    7c16:	f019 0908 	ands.w	r9, r9, #8
    7c1a:	d023      	beq.n	7c64 <__ssvfscanf_r+0xac>
    7c1c:	6863      	ldr	r3, [r4, #4]
    7c1e:	e00d      	b.n	7c3c <__ssvfscanf_r+0x84>
    7c20:	6823      	ldr	r3, [r4, #0]
    7c22:	6831      	ldr	r1, [r6, #0]
    7c24:	1c5a      	adds	r2, r3, #1
    7c26:	781b      	ldrb	r3, [r3, #0]
    7c28:	185b      	adds	r3, r3, r1
    7c2a:	785b      	ldrb	r3, [r3, #1]
    7c2c:	f013 0f08 	tst.w	r3, #8
    7c30:	d0e5      	beq.n	7bfe <__ssvfscanf_r+0x46>
    7c32:	6863      	ldr	r3, [r4, #4]
    7c34:	3501      	adds	r5, #1
    7c36:	6022      	str	r2, [r4, #0]
    7c38:	3b01      	subs	r3, #1
    7c3a:	6063      	str	r3, [r4, #4]
    7c3c:	2b00      	cmp	r3, #0
    7c3e:	dcef      	bgt.n	7c20 <__ssvfscanf_r+0x68>
    7c40:	4640      	mov	r0, r8
    7c42:	4621      	mov	r1, r4
    7c44:	f7ff ff52 	bl	7aec <__ssrefill_r>
    7c48:	2800      	cmp	r0, #0
    7c4a:	d0e9      	beq.n	7c20 <__ssvfscanf_r+0x68>
    7c4c:	783a      	ldrb	r2, [r7, #0]
    7c4e:	92ad      	str	r2, [sp, #692]	; 0x2b4
    7c50:	2a00      	cmp	r2, #0
    7c52:	d1d7      	bne.n	7c04 <__ssvfscanf_r+0x4c>
    7c54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7c56:	f003 fe61 	bl	b91c <__sfp_lock_release>
    7c5a:	4628      	mov	r0, r5
    7c5c:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    7c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c64:	2a25      	cmp	r2, #37	; 0x25
    7c66:	d010      	beq.n	7c8a <__ssvfscanf_r+0xd2>
    7c68:	6863      	ldr	r3, [r4, #4]
    7c6a:	2b00      	cmp	r3, #0
    7c6c:	f340 810a 	ble.w	7e84 <__ssvfscanf_r+0x2cc>
    7c70:	6823      	ldr	r3, [r4, #0]
    7c72:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    7c76:	7819      	ldrb	r1, [r3, #0]
    7c78:	4291      	cmp	r1, r2
    7c7a:	d1eb      	bne.n	7c54 <__ssvfscanf_r+0x9c>
    7c7c:	6862      	ldr	r2, [r4, #4]
    7c7e:	3301      	adds	r3, #1
    7c80:	3501      	adds	r5, #1
    7c82:	6023      	str	r3, [r4, #0]
    7c84:	1e53      	subs	r3, r2, #1
    7c86:	6063      	str	r3, [r4, #4]
    7c88:	e7b9      	b.n	7bfe <__ssvfscanf_r+0x46>
    7c8a:	783a      	ldrb	r2, [r7, #0]
    7c8c:	46cb      	mov	fp, r9
    7c8e:	210a      	movs	r1, #10
    7c90:	3701      	adds	r7, #1
    7c92:	2a78      	cmp	r2, #120	; 0x78
    7c94:	f200 83c4 	bhi.w	8420 <__ssvfscanf_r+0x868>
    7c98:	f20f 0c04 	addw	ip, pc, #4
    7c9c:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    7ca0:	00008445 	.word	0x00008445
    7ca4:	00008421 	.word	0x00008421
    7ca8:	00008421 	.word	0x00008421
    7cac:	00008421 	.word	0x00008421
    7cb0:	00008421 	.word	0x00008421
    7cb4:	00008421 	.word	0x00008421
    7cb8:	00008421 	.word	0x00008421
    7cbc:	00008421 	.word	0x00008421
    7cc0:	00008421 	.word	0x00008421
    7cc4:	00008421 	.word	0x00008421
    7cc8:	00008421 	.word	0x00008421
    7ccc:	00008421 	.word	0x00008421
    7cd0:	00008421 	.word	0x00008421
    7cd4:	00008421 	.word	0x00008421
    7cd8:	00008421 	.word	0x00008421
    7cdc:	00008421 	.word	0x00008421
    7ce0:	00008421 	.word	0x00008421
    7ce4:	00008421 	.word	0x00008421
    7ce8:	00008421 	.word	0x00008421
    7cec:	00008421 	.word	0x00008421
    7cf0:	00008421 	.word	0x00008421
    7cf4:	00008421 	.word	0x00008421
    7cf8:	00008421 	.word	0x00008421
    7cfc:	00008421 	.word	0x00008421
    7d00:	00008421 	.word	0x00008421
    7d04:	00008421 	.word	0x00008421
    7d08:	00008421 	.word	0x00008421
    7d0c:	00008421 	.word	0x00008421
    7d10:	00008421 	.word	0x00008421
    7d14:	00008421 	.word	0x00008421
    7d18:	00008421 	.word	0x00008421
    7d1c:	00008421 	.word	0x00008421
    7d20:	00008421 	.word	0x00008421
    7d24:	00008421 	.word	0x00008421
    7d28:	00008421 	.word	0x00008421
    7d2c:	00008421 	.word	0x00008421
    7d30:	00008421 	.word	0x00008421
    7d34:	00007c69 	.word	0x00007c69
    7d38:	00008421 	.word	0x00008421
    7d3c:	00008421 	.word	0x00008421
    7d40:	00008421 	.word	0x00008421
    7d44:	00008421 	.word	0x00008421
    7d48:	0000844f 	.word	0x0000844f
    7d4c:	00008421 	.word	0x00008421
    7d50:	00008421 	.word	0x00008421
    7d54:	00008421 	.word	0x00008421
    7d58:	00008421 	.word	0x00008421
    7d5c:	00008421 	.word	0x00008421
    7d60:	00008457 	.word	0x00008457
    7d64:	00008457 	.word	0x00008457
    7d68:	00008457 	.word	0x00008457
    7d6c:	00008457 	.word	0x00008457
    7d70:	00008457 	.word	0x00008457
    7d74:	00008457 	.word	0x00008457
    7d78:	00008457 	.word	0x00008457
    7d7c:	00008457 	.word	0x00008457
    7d80:	00008457 	.word	0x00008457
    7d84:	00008457 	.word	0x00008457
    7d88:	00008421 	.word	0x00008421
    7d8c:	00008421 	.word	0x00008421
    7d90:	00008421 	.word	0x00008421
    7d94:	00008421 	.word	0x00008421
    7d98:	00008421 	.word	0x00008421
    7d9c:	00008421 	.word	0x00008421
    7da0:	00008421 	.word	0x00008421
    7da4:	00008421 	.word	0x00008421
    7da8:	00008421 	.word	0x00008421
    7dac:	00008421 	.word	0x00008421
    7db0:	00007eab 	.word	0x00007eab
    7db4:	00008465 	.word	0x00008465
    7db8:	00008421 	.word	0x00008421
    7dbc:	00008465 	.word	0x00008465
    7dc0:	00008421 	.word	0x00008421
    7dc4:	00008421 	.word	0x00008421
    7dc8:	00008421 	.word	0x00008421
    7dcc:	00008421 	.word	0x00008421
    7dd0:	0000846d 	.word	0x0000846d
    7dd4:	00008421 	.word	0x00008421
    7dd8:	00008421 	.word	0x00008421
    7ddc:	00008475 	.word	0x00008475
    7de0:	00008421 	.word	0x00008421
    7de4:	00008421 	.word	0x00008421
    7de8:	00008421 	.word	0x00008421
    7dec:	00008421 	.word	0x00008421
    7df0:	00008421 	.word	0x00008421
    7df4:	00008421 	.word	0x00008421
    7df8:	00008421 	.word	0x00008421
    7dfc:	00008421 	.word	0x00008421
    7e00:	0000848f 	.word	0x0000848f
    7e04:	00008421 	.word	0x00008421
    7e08:	00008421 	.word	0x00008421
    7e0c:	000084ad 	.word	0x000084ad
    7e10:	00008421 	.word	0x00008421
    7e14:	00008421 	.word	0x00008421
    7e18:	00008421 	.word	0x00008421
    7e1c:	00008421 	.word	0x00008421
    7e20:	00008421 	.word	0x00008421
    7e24:	00008421 	.word	0x00008421
    7e28:	00008421 	.word	0x00008421
    7e2c:	000084c3 	.word	0x000084c3
    7e30:	00007eaf 	.word	0x00007eaf
    7e34:	00008465 	.word	0x00008465
    7e38:	00008465 	.word	0x00008465
    7e3c:	00008465 	.word	0x00008465
    7e40:	00008385 	.word	0x00008385
    7e44:	0000838d 	.word	0x0000838d
    7e48:	00008421 	.word	0x00008421
    7e4c:	00008421 	.word	0x00008421
    7e50:	000083a3 	.word	0x000083a3
    7e54:	00008421 	.word	0x00008421
    7e58:	000083b7 	.word	0x000083b7
    7e5c:	000083d3 	.word	0x000083d3
    7e60:	000083e9 	.word	0x000083e9
    7e64:	00008421 	.word	0x00008421
    7e68:	00008421 	.word	0x00008421
    7e6c:	00008403 	.word	0x00008403
    7e70:	00008421 	.word	0x00008421
    7e74:	0000840b 	.word	0x0000840b
    7e78:	00008421 	.word	0x00008421
    7e7c:	00008421 	.word	0x00008421
    7e80:	0000848f 	.word	0x0000848f
    7e84:	4640      	mov	r0, r8
    7e86:	4621      	mov	r1, r4
    7e88:	f7ff fe30 	bl	7aec <__ssrefill_r>
    7e8c:	2800      	cmp	r0, #0
    7e8e:	f43f aeef 	beq.w	7c70 <__ssvfscanf_r+0xb8>
    7e92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7e94:	f003 fd42 	bl	b91c <__sfp_lock_release>
    7e98:	b125      	cbz	r5, 7ea4 <__ssvfscanf_r+0x2ec>
    7e9a:	89a3      	ldrh	r3, [r4, #12]
    7e9c:	f013 0f40 	tst.w	r3, #64	; 0x40
    7ea0:	f43f aedb 	beq.w	7c5a <__ssvfscanf_r+0xa2>
    7ea4:	f04f 35ff 	mov.w	r5, #4294967295
    7ea8:	e6d7      	b.n	7c5a <__ssvfscanf_r+0xa2>
    7eaa:	f049 0901 	orr.w	r9, r9, #1
    7eae:	46da      	mov	sl, fp
    7eb0:	f64e 5281 	movw	r2, #60801	; 0xed81
    7eb4:	f2c0 0200 	movt	r2, #0
    7eb8:	230a      	movs	r3, #10
    7eba:	f04f 0c03 	mov.w	ip, #3
    7ebe:	920b      	str	r2, [sp, #44]	; 0x2c
    7ec0:	930a      	str	r3, [sp, #40]	; 0x28
    7ec2:	f8cd c020 	str.w	ip, [sp, #32]
    7ec6:	6863      	ldr	r3, [r4, #4]
    7ec8:	2b00      	cmp	r3, #0
    7eca:	f340 824a 	ble.w	8362 <__ssvfscanf_r+0x7aa>
    7ece:	f019 0f40 	tst.w	r9, #64	; 0x40
    7ed2:	bf08      	it	eq
    7ed4:	6823      	ldreq	r3, [r4, #0]
    7ed6:	d012      	beq.n	7efe <__ssvfscanf_r+0x346>
    7ed8:	9a08      	ldr	r2, [sp, #32]
    7eda:	1e53      	subs	r3, r2, #1
    7edc:	2b03      	cmp	r3, #3
    7ede:	f200 80d7 	bhi.w	8090 <__ssvfscanf_r+0x4d8>
    7ee2:	e8df f013 	tbh	[pc, r3, lsl #1]
    7ee6:	01aa      	.short	0x01aa
    7ee8:	001d0094 	.word	0x001d0094
    7eec:	0136      	.short	0x0136
    7eee:	4640      	mov	r0, r8
    7ef0:	4621      	mov	r1, r4
    7ef2:	f7ff fdfb 	bl	7aec <__ssrefill_r>
    7ef6:	2800      	cmp	r0, #0
    7ef8:	d1cb      	bne.n	7e92 <__ssvfscanf_r+0x2da>
    7efa:	6823      	ldr	r3, [r4, #0]
    7efc:	3501      	adds	r5, #1
    7efe:	7819      	ldrb	r1, [r3, #0]
    7f00:	3301      	adds	r3, #1
    7f02:	6832      	ldr	r2, [r6, #0]
    7f04:	188a      	adds	r2, r1, r2
    7f06:	7852      	ldrb	r2, [r2, #1]
    7f08:	f012 0f08 	tst.w	r2, #8
    7f0c:	d0e4      	beq.n	7ed8 <__ssvfscanf_r+0x320>
    7f0e:	6862      	ldr	r2, [r4, #4]
    7f10:	3a01      	subs	r2, #1
    7f12:	6062      	str	r2, [r4, #4]
    7f14:	2a00      	cmp	r2, #0
    7f16:	bfc8      	it	gt
    7f18:	6023      	strgt	r3, [r4, #0]
    7f1a:	dde8      	ble.n	7eee <__ssvfscanf_r+0x336>
    7f1c:	3501      	adds	r5, #1
    7f1e:	e7ee      	b.n	7efe <__ssvfscanf_r+0x346>
    7f20:	f10b 33ff 	add.w	r3, fp, #4294967295
    7f24:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    7f28:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    7f2c:	f242 532c 	movw	r3, #9516	; 0x252c
    7f30:	bf88      	it	hi
    7f32:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    7f36:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    7f3a:	f2c0 0301 	movt	r3, #1
    7f3e:	970e      	str	r7, [sp, #56]	; 0x38
    7f40:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7f42:	bf92      	itee	ls
    7f44:	f04f 0b00 	movls.w	fp, #0
    7f48:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    7f4c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    7f50:	462a      	mov	r2, r5
    7f52:	2600      	movs	r6, #0
    7f54:	464d      	mov	r5, r9
    7f56:	9608      	str	r6, [sp, #32]
    7f58:	4699      	mov	r9, r3
    7f5a:	4666      	mov	r6, ip
    7f5c:	f8d4 c000 	ldr.w	ip, [r4]
    7f60:	f89c 0000 	ldrb.w	r0, [ip]
    7f64:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    7f68:	294d      	cmp	r1, #77	; 0x4d
    7f6a:	f200 81a7 	bhi.w	82bc <__ssvfscanf_r+0x704>
    7f6e:	e8df f011 	tbh	[pc, r1, lsl #1]
    7f72:	01c7      	.short	0x01c7
    7f74:	01c701a5 	.word	0x01c701a5
    7f78:	01a501a5 	.word	0x01a501a5
    7f7c:	01cd01d2 	.word	0x01cd01d2
    7f80:	01cd01cd 	.word	0x01cd01cd
    7f84:	01cd01cd 	.word	0x01cd01cd
    7f88:	01cd01cd 	.word	0x01cd01cd
    7f8c:	01f101f1 	.word	0x01f101f1
    7f90:	01a501a5 	.word	0x01a501a5
    7f94:	01a501a5 	.word	0x01a501a5
    7f98:	01a501a5 	.word	0x01a501a5
    7f9c:	01ec01a5 	.word	0x01ec01a5
    7fa0:	01ec01ec 	.word	0x01ec01ec
    7fa4:	01ec01ec 	.word	0x01ec01ec
    7fa8:	01a501ec 	.word	0x01a501ec
    7fac:	01a501a5 	.word	0x01a501a5
    7fb0:	01a501a5 	.word	0x01a501a5
    7fb4:	01a501a5 	.word	0x01a501a5
    7fb8:	01a501a5 	.word	0x01a501a5
    7fbc:	01a501a5 	.word	0x01a501a5
    7fc0:	01a501a5 	.word	0x01a501a5
    7fc4:	01a501a5 	.word	0x01a501a5
    7fc8:	01a501a5 	.word	0x01a501a5
    7fcc:	01a5018c 	.word	0x01a5018c
    7fd0:	01a501a5 	.word	0x01a501a5
    7fd4:	01a501a5 	.word	0x01a501a5
    7fd8:	01a501a5 	.word	0x01a501a5
    7fdc:	01ec01a5 	.word	0x01ec01a5
    7fe0:	01ec01ec 	.word	0x01ec01ec
    7fe4:	01ec01ec 	.word	0x01ec01ec
    7fe8:	01a501ec 	.word	0x01a501ec
    7fec:	01a501a5 	.word	0x01a501a5
    7ff0:	01a501a5 	.word	0x01a501a5
    7ff4:	01a501a5 	.word	0x01a501a5
    7ff8:	01a501a5 	.word	0x01a501a5
    7ffc:	01a501a5 	.word	0x01a501a5
    8000:	01a501a5 	.word	0x01a501a5
    8004:	01a501a5 	.word	0x01a501a5
    8008:	01a501a5 	.word	0x01a501a5
    800c:	018c      	.short	0x018c
    800e:	f1bb 0f00 	cmp.w	fp, #0
    8012:	bf14      	ite	ne
    8014:	46da      	movne	sl, fp
    8016:	f04f 3aff 	moveq.w	sl, #4294967295
    801a:	f019 0301 	ands.w	r3, r9, #1
    801e:	f000 83ed 	beq.w	87fc <__ssvfscanf_r+0xc44>
    8022:	f019 0010 	ands.w	r0, r9, #16
    8026:	9008      	str	r0, [sp, #32]
    8028:	bf18      	it	ne
    802a:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    802e:	d104      	bne.n	803a <__ssvfscanf_r+0x482>
    8030:	9909      	ldr	r1, [sp, #36]	; 0x24
    8032:	f8d1 b000 	ldr.w	fp, [r1]
    8036:	3104      	adds	r1, #4
    8038:	9109      	str	r1, [sp, #36]	; 0x24
    803a:	463b      	mov	r3, r7
    803c:	f04f 0900 	mov.w	r9, #0
    8040:	462f      	mov	r7, r5
    8042:	465d      	mov	r5, fp
    8044:	469b      	mov	fp, r3
    8046:	960e      	str	r6, [sp, #56]	; 0x38
    8048:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    804a:	6822      	ldr	r2, [r4, #0]
    804c:	6819      	ldr	r1, [r3, #0]
    804e:	7813      	ldrb	r3, [r2, #0]
    8050:	1859      	adds	r1, r3, r1
    8052:	7849      	ldrb	r1, [r1, #1]
    8054:	f081 0108 	eor.w	r1, r1, #8
    8058:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    805c:	f1ba 0f00 	cmp.w	sl, #0
    8060:	bf0c      	ite	eq
    8062:	2100      	moveq	r1, #0
    8064:	f001 0101 	andne.w	r1, r1, #1
    8068:	2900      	cmp	r1, #0
    806a:	f040 8446 	bne.w	88fa <__ssvfscanf_r+0xd42>
    806e:	465b      	mov	r3, fp
    8070:	46ab      	mov	fp, r5
    8072:	463d      	mov	r5, r7
    8074:	461f      	mov	r7, r3
    8076:	9e08      	ldr	r6, [sp, #32]
    8078:	2e00      	cmp	r6, #0
    807a:	f47f adc0 	bne.w	7bfe <__ssvfscanf_r+0x46>
    807e:	f8cb 6000 	str.w	r6, [fp]
    8082:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    8086:	f10c 0c01 	add.w	ip, ip, #1
    808a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    808e:	e5b6      	b.n	7bfe <__ssvfscanf_r+0x46>
    8090:	f1bb 0f00 	cmp.w	fp, #0
    8094:	bf14      	ite	ne
    8096:	46da      	movne	sl, fp
    8098:	f04f 0a01 	moveq.w	sl, #1
    809c:	f019 0601 	ands.w	r6, r9, #1
    80a0:	f000 835a 	beq.w	8758 <__ssvfscanf_r+0xba0>
    80a4:	f019 0010 	ands.w	r0, r9, #16
    80a8:	9008      	str	r0, [sp, #32]
    80aa:	bf18      	it	ne
    80ac:	f04f 0900 	movne.w	r9, #0
    80b0:	d104      	bne.n	80bc <__ssvfscanf_r+0x504>
    80b2:	9909      	ldr	r1, [sp, #36]	; 0x24
    80b4:	f8d1 9000 	ldr.w	r9, [r1]
    80b8:	3104      	adds	r1, #4
    80ba:	9109      	str	r1, [sp, #36]	; 0x24
    80bc:	462b      	mov	r3, r5
    80be:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    80c2:	46c1      	mov	r9, r8
    80c4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    80c8:	4655      	mov	r5, sl
    80ca:	2600      	movs	r6, #0
    80cc:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    80d0:	469a      	mov	sl, r3
    80d2:	970e      	str	r7, [sp, #56]	; 0x38
    80d4:	f8d8 3000 	ldr.w	r3, [r8]
    80d8:	429e      	cmp	r6, r3
    80da:	f43f aeda 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    80de:	6823      	ldr	r3, [r4, #0]
    80e0:	2100      	movs	r1, #0
    80e2:	f8d4 e004 	ldr.w	lr, [r4, #4]
    80e6:	2208      	movs	r2, #8
    80e8:	a8ab      	add	r0, sp, #684	; 0x2ac
    80ea:	afab      	add	r7, sp, #684	; 0x2ac
    80ec:	f813 cb01 	ldrb.w	ip, [r3], #1
    80f0:	f10e 3eff 	add.w	lr, lr, #4294967295
    80f4:	f8c4 e004 	str.w	lr, [r4, #4]
    80f8:	f80b c006 	strb.w	ip, [fp, r6]
    80fc:	3601      	adds	r6, #1
    80fe:	6023      	str	r3, [r4, #0]
    8100:	f004 fd4c 	bl	cb9c <memset>
    8104:	4648      	mov	r0, r9
    8106:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8108:	465a      	mov	r2, fp
    810a:	4633      	mov	r3, r6
    810c:	9700      	str	r7, [sp, #0]
    810e:	f004 fb9d 	bl	c84c <_mbrtowc_r>
    8112:	f1b0 3fff 	cmp.w	r0, #4294967295
    8116:	f43f aebc 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    811a:	2800      	cmp	r0, #0
    811c:	f040 83b9 	bne.w	8892 <__ssvfscanf_r+0xcda>
    8120:	9808      	ldr	r0, [sp, #32]
    8122:	b908      	cbnz	r0, 8128 <__ssvfscanf_r+0x570>
    8124:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8126:	6008      	str	r0, [r1, #0]
    8128:	9a08      	ldr	r2, [sp, #32]
    812a:	44b2      	add	sl, r6
    812c:	3d01      	subs	r5, #1
    812e:	2a00      	cmp	r2, #0
    8130:	f000 83b9 	beq.w	88a6 <__ssvfscanf_r+0xcee>
    8134:	2600      	movs	r6, #0
    8136:	6863      	ldr	r3, [r4, #4]
    8138:	2b00      	cmp	r3, #0
    813a:	f340 8350 	ble.w	87de <__ssvfscanf_r+0xc26>
    813e:	2d00      	cmp	r5, #0
    8140:	d1c8      	bne.n	80d4 <__ssvfscanf_r+0x51c>
    8142:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    8144:	4655      	mov	r5, sl
    8146:	46c8      	mov	r8, r9
    8148:	9e08      	ldr	r6, [sp, #32]
    814a:	2e00      	cmp	r6, #0
    814c:	f47f ad57 	bne.w	7bfe <__ssvfscanf_r+0x46>
    8150:	e797      	b.n	8082 <__ssvfscanf_r+0x4ca>
    8152:	f10b 33ff 	add.w	r3, fp, #4294967295
    8156:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    815a:	f200 82f7 	bhi.w	874c <__ssvfscanf_r+0xb94>
    815e:	2200      	movs	r2, #0
    8160:	f04f 0b00 	mov.w	fp, #0
    8164:	4641      	mov	r1, r8
    8166:	9711      	str	r7, [sp, #68]	; 0x44
    8168:	4690      	mov	r8, r2
    816a:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    816e:	ae13      	add	r6, sp, #76	; 0x4c
    8170:	465b      	mov	r3, fp
    8172:	465f      	mov	r7, fp
    8174:	460a      	mov	r2, r1
    8176:	f8cd b020 	str.w	fp, [sp, #32]
    817a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    817e:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    8182:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    8186:	f8d4 e000 	ldr.w	lr, [r4]
    818a:	f89e 0000 	ldrb.w	r0, [lr]
    818e:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    8192:	294e      	cmp	r1, #78	; 0x4e
    8194:	f200 81d6 	bhi.w	8544 <__ssvfscanf_r+0x98c>
    8198:	e8df f011 	tbh	[pc, r1, lsl #1]
    819c:	01d4025d 	.word	0x01d4025d
    81a0:	0255025d 	.word	0x0255025d
    81a4:	024501d4 	.word	0x024501d4
    81a8:	01be01be 	.word	0x01be01be
    81ac:	01be01be 	.word	0x01be01be
    81b0:	01be01be 	.word	0x01be01be
    81b4:	01be01be 	.word	0x01be01be
    81b8:	01d401be 	.word	0x01d401be
    81bc:	01d401d4 	.word	0x01d401d4
    81c0:	01d401d4 	.word	0x01d401d4
    81c4:	01d401d4 	.word	0x01d401d4
    81c8:	01d402d3 	.word	0x01d402d3
    81cc:	01d401d4 	.word	0x01d401d4
    81d0:	02b302ba 	.word	0x02b302ba
    81d4:	01d401d4 	.word	0x01d401d4
    81d8:	01d40296 	.word	0x01d40296
    81dc:	01d401d4 	.word	0x01d401d4
    81e0:	026b01d4 	.word	0x026b01d4
    81e4:	01d401d4 	.word	0x01d401d4
    81e8:	01d401d4 	.word	0x01d401d4
    81ec:	026401d4 	.word	0x026401d4
    81f0:	01d401d4 	.word	0x01d401d4
    81f4:	01d401d4 	.word	0x01d401d4
    81f8:	01d4028f 	.word	0x01d4028f
    81fc:	01d401d4 	.word	0x01d401d4
    8200:	01d401d4 	.word	0x01d401d4
    8204:	01d401d4 	.word	0x01d401d4
    8208:	01d402d3 	.word	0x01d402d3
    820c:	01d401d4 	.word	0x01d401d4
    8210:	02b302ba 	.word	0x02b302ba
    8214:	01d401d4 	.word	0x01d401d4
    8218:	01d40296 	.word	0x01d40296
    821c:	01d401d4 	.word	0x01d401d4
    8220:	026b01d4 	.word	0x026b01d4
    8224:	01d401d4 	.word	0x01d401d4
    8228:	01d401d4 	.word	0x01d401d4
    822c:	026401d4 	.word	0x026401d4
    8230:	01d401d4 	.word	0x01d401d4
    8234:	01d401d4 	.word	0x01d401d4
    8238:	028f      	.short	0x028f
    823a:	f1bb 0f00 	cmp.w	fp, #0
    823e:	bf14      	ite	ne
    8240:	46da      	movne	sl, fp
    8242:	f04f 3aff 	moveq.w	sl, #4294967295
    8246:	f019 0f10 	tst.w	r9, #16
    824a:	f000 8140 	beq.w	84ce <__ssvfscanf_r+0x916>
    824e:	6823      	ldr	r3, [r4, #0]
    8250:	2600      	movs	r6, #0
    8252:	781a      	ldrb	r2, [r3, #0]
    8254:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    8258:	3301      	adds	r3, #1
    825a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    825e:	2a00      	cmp	r2, #0
    8260:	f000 83b8 	beq.w	89d4 <__ssvfscanf_r+0xe1c>
    8264:	6862      	ldr	r2, [r4, #4]
    8266:	3601      	adds	r6, #1
    8268:	6023      	str	r3, [r4, #0]
    826a:	3a01      	subs	r2, #1
    826c:	45b2      	cmp	sl, r6
    826e:	6062      	str	r2, [r4, #4]
    8270:	f000 82b2 	beq.w	87d8 <__ssvfscanf_r+0xc20>
    8274:	2a00      	cmp	r2, #0
    8276:	dcec      	bgt.n	8252 <__ssvfscanf_r+0x69a>
    8278:	4640      	mov	r0, r8
    827a:	4621      	mov	r1, r4
    827c:	f7ff fc36 	bl	7aec <__ssrefill_r>
    8280:	2800      	cmp	r0, #0
    8282:	f040 82a9 	bne.w	87d8 <__ssvfscanf_r+0xc20>
    8286:	6823      	ldr	r3, [r4, #0]
    8288:	e7e3      	b.n	8252 <__ssvfscanf_r+0x69a>
    828a:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    828e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8292:	d113      	bne.n	82bc <__ssvfscanf_r+0x704>
    8294:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    8298:	2710      	movs	r7, #16
    829a:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    829e:	f805 0b01 	strb.w	r0, [r5], #1
    82a2:	6861      	ldr	r1, [r4, #4]
    82a4:	3901      	subs	r1, #1
    82a6:	6061      	str	r1, [r4, #4]
    82a8:	2900      	cmp	r1, #0
    82aa:	bfc4      	itt	gt
    82ac:	f10c 0101 	addgt.w	r1, ip, #1
    82b0:	6021      	strgt	r1, [r4, #0]
    82b2:	dd5e      	ble.n	8372 <__ssvfscanf_r+0x7ba>
    82b4:	f1ba 0a01 	subs.w	sl, sl, #1
    82b8:	f47f ae50 	bne.w	7f5c <__ssvfscanf_r+0x3a4>
    82bc:	f416 7f80 	tst.w	r6, #256	; 0x100
    82c0:	46a9      	mov	r9, r5
    82c2:	970a      	str	r7, [sp, #40]	; 0x28
    82c4:	46b4      	mov	ip, r6
    82c6:	4615      	mov	r5, r2
    82c8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    82ca:	d00f      	beq.n	82ec <__ssvfscanf_r+0x734>
    82cc:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    82d0:	45ca      	cmp	sl, r9
    82d2:	d208      	bcs.n	82e6 <__ssvfscanf_r+0x72e>
    82d4:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    82d8:	4640      	mov	r0, r8
    82da:	4622      	mov	r2, r4
    82dc:	9607      	str	r6, [sp, #28]
    82de:	f7ff fc23 	bl	7b28 <_sungetc_r>
    82e2:	f8dd c01c 	ldr.w	ip, [sp, #28]
    82e6:	45ca      	cmp	sl, r9
    82e8:	f43f acb4 	beq.w	7c54 <__ssvfscanf_r+0x9c>
    82ec:	f01c 0210 	ands.w	r2, ip, #16
    82f0:	f000 8354 	beq.w	899c <__ssvfscanf_r+0xde4>
    82f4:	ab13      	add	r3, sp, #76	; 0x4c
    82f6:	9808      	ldr	r0, [sp, #32]
    82f8:	1aed      	subs	r5, r5, r3
    82fa:	182d      	adds	r5, r5, r0
    82fc:	444d      	add	r5, r9
    82fe:	e47e      	b.n	7bfe <__ssvfscanf_r+0x46>
    8300:	f016 0f80 	tst.w	r6, #128	; 0x80
    8304:	d0da      	beq.n	82bc <__ssvfscanf_r+0x704>
    8306:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    830a:	e7c8      	b.n	829e <__ssvfscanf_r+0x6e6>
    830c:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    8310:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    8314:	e7c3      	b.n	829e <__ssvfscanf_r+0x6e6>
    8316:	f416 6f00 	tst.w	r6, #2048	; 0x800
    831a:	d0c0      	beq.n	829e <__ssvfscanf_r+0x6e6>
    831c:	b917      	cbnz	r7, 8324 <__ssvfscanf_r+0x76c>
    831e:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    8322:	3708      	adds	r7, #8
    8324:	f416 6f80 	tst.w	r6, #1024	; 0x400
    8328:	bf18      	it	ne
    832a:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    832e:	d1b6      	bne.n	829e <__ssvfscanf_r+0x6e6>
    8330:	f1bb 0f00 	cmp.w	fp, #0
    8334:	d003      	beq.n	833e <__ssvfscanf_r+0x786>
    8336:	f10b 3bff 	add.w	fp, fp, #4294967295
    833a:	f10a 0a01 	add.w	sl, sl, #1
    833e:	9808      	ldr	r0, [sp, #32]
    8340:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    8344:	3001      	adds	r0, #1
    8346:	9008      	str	r0, [sp, #32]
    8348:	e7ab      	b.n	82a2 <__ssvfscanf_r+0x6ea>
    834a:	2f0a      	cmp	r7, #10
    834c:	ddb6      	ble.n	82bc <__ssvfscanf_r+0x704>
    834e:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    8352:	e7a4      	b.n	829e <__ssvfscanf_r+0x6e6>
    8354:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    8358:	2f08      	cmp	r7, #8
    835a:	ddaf      	ble.n	82bc <__ssvfscanf_r+0x704>
    835c:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    8360:	e79d      	b.n	829e <__ssvfscanf_r+0x6e6>
    8362:	4640      	mov	r0, r8
    8364:	4621      	mov	r1, r4
    8366:	f7ff fbc1 	bl	7aec <__ssrefill_r>
    836a:	2800      	cmp	r0, #0
    836c:	f43f adaf 	beq.w	7ece <__ssvfscanf_r+0x316>
    8370:	e58f      	b.n	7e92 <__ssvfscanf_r+0x2da>
    8372:	4640      	mov	r0, r8
    8374:	4621      	mov	r1, r4
    8376:	9207      	str	r2, [sp, #28]
    8378:	f7ff fbb8 	bl	7aec <__ssrefill_r>
    837c:	9a07      	ldr	r2, [sp, #28]
    837e:	2800      	cmp	r0, #0
    8380:	d098      	beq.n	82b4 <__ssvfscanf_r+0x6fc>
    8382:	e79b      	b.n	82bc <__ssvfscanf_r+0x704>
    8384:	f049 0904 	orr.w	r9, r9, #4
    8388:	783a      	ldrb	r2, [r7, #0]
    838a:	e481      	b.n	7c90 <__ssvfscanf_r+0xd8>
    838c:	f64e 5081 	movw	r0, #60801	; 0xed81
    8390:	2100      	movs	r1, #0
    8392:	f2c0 0000 	movt	r0, #0
    8396:	2203      	movs	r2, #3
    8398:	46da      	mov	sl, fp
    839a:	900b      	str	r0, [sp, #44]	; 0x2c
    839c:	910a      	str	r1, [sp, #40]	; 0x28
    839e:	9208      	str	r2, [sp, #32]
    83a0:	e591      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    83a2:	783a      	ldrb	r2, [r7, #0]
    83a4:	2a6c      	cmp	r2, #108	; 0x6c
    83a6:	bf0a      	itet	eq
    83a8:	f049 0902 	orreq.w	r9, r9, #2
    83ac:	f049 0901 	orrne.w	r9, r9, #1
    83b0:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    83b4:	e46c      	b.n	7c90 <__ssvfscanf_r+0xd8>
    83b6:	f019 0f10 	tst.w	r9, #16
    83ba:	f47f ac20 	bne.w	7bfe <__ssvfscanf_r+0x46>
    83be:	f019 0f04 	tst.w	r9, #4
    83c2:	f000 8377 	beq.w	8ab4 <__ssvfscanf_r+0xefc>
    83c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
    83c8:	6833      	ldr	r3, [r6, #0]
    83ca:	3604      	adds	r6, #4
    83cc:	9609      	str	r6, [sp, #36]	; 0x24
    83ce:	801d      	strh	r5, [r3, #0]
    83d0:	e415      	b.n	7bfe <__ssvfscanf_r+0x46>
    83d2:	f24f 03c9 	movw	r3, #61641	; 0xf0c9
    83d6:	2008      	movs	r0, #8
    83d8:	f2c0 0300 	movt	r3, #0
    83dc:	2103      	movs	r1, #3
    83de:	46da      	mov	sl, fp
    83e0:	930b      	str	r3, [sp, #44]	; 0x2c
    83e2:	900a      	str	r0, [sp, #40]	; 0x28
    83e4:	9108      	str	r1, [sp, #32]
    83e6:	e56e      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    83e8:	f24f 00c9 	movw	r0, #61641	; 0xf0c9
    83ec:	2110      	movs	r1, #16
    83ee:	f2c0 0000 	movt	r0, #0
    83f2:	2203      	movs	r2, #3
    83f4:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    83f8:	900b      	str	r0, [sp, #44]	; 0x2c
    83fa:	46da      	mov	sl, fp
    83fc:	910a      	str	r1, [sp, #40]	; 0x28
    83fe:	9208      	str	r2, [sp, #32]
    8400:	e561      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    8402:	2102      	movs	r1, #2
    8404:	46da      	mov	sl, fp
    8406:	9108      	str	r1, [sp, #32]
    8408:	e55d      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    840a:	f24f 00c9 	movw	r0, #61641	; 0xf0c9
    840e:	210a      	movs	r1, #10
    8410:	f2c0 0000 	movt	r0, #0
    8414:	2203      	movs	r2, #3
    8416:	46da      	mov	sl, fp
    8418:	900b      	str	r0, [sp, #44]	; 0x2c
    841a:	910a      	str	r1, [sp, #40]	; 0x28
    841c:	9208      	str	r2, [sp, #32]
    841e:	e552      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    8420:	18d3      	adds	r3, r2, r3
    8422:	46da      	mov	sl, fp
    8424:	785b      	ldrb	r3, [r3, #1]
    8426:	f013 0f01 	tst.w	r3, #1
    842a:	f64e 5381 	movw	r3, #60801	; 0xed81
    842e:	bf18      	it	ne
    8430:	f049 0901 	orrne.w	r9, r9, #1
    8434:	f2c0 0300 	movt	r3, #0
    8438:	200a      	movs	r0, #10
    843a:	2103      	movs	r1, #3
    843c:	930b      	str	r3, [sp, #44]	; 0x2c
    843e:	900a      	str	r0, [sp, #40]	; 0x28
    8440:	9108      	str	r1, [sp, #32]
    8442:	e540      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    8444:	f003 fa6a 	bl	b91c <__sfp_lock_release>
    8448:	f04f 35ff 	mov.w	r5, #4294967295
    844c:	e405      	b.n	7c5a <__ssvfscanf_r+0xa2>
    844e:	f049 0910 	orr.w	r9, r9, #16
    8452:	783a      	ldrb	r2, [r7, #0]
    8454:	e41c      	b.n	7c90 <__ssvfscanf_r+0xd8>
    8456:	fb01 fb0b 	mul.w	fp, r1, fp
    845a:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    845e:	4493      	add	fp, r2
    8460:	783a      	ldrb	r2, [r7, #0]
    8462:	e415      	b.n	7c90 <__ssvfscanf_r+0xd8>
    8464:	2004      	movs	r0, #4
    8466:	46da      	mov	sl, fp
    8468:	9008      	str	r0, [sp, #32]
    846a:	e52c      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    846c:	f049 0902 	orr.w	r9, r9, #2
    8470:	783a      	ldrb	r2, [r7, #0]
    8472:	e40d      	b.n	7c90 <__ssvfscanf_r+0xd8>
    8474:	f24f 03c9 	movw	r3, #61641	; 0xf0c9
    8478:	2008      	movs	r0, #8
    847a:	f2c0 0300 	movt	r3, #0
    847e:	2103      	movs	r1, #3
    8480:	f049 0901 	orr.w	r9, r9, #1
    8484:	930b      	str	r3, [sp, #44]	; 0x2c
    8486:	46da      	mov	sl, fp
    8488:	900a      	str	r0, [sp, #40]	; 0x28
    848a:	9108      	str	r1, [sp, #32]
    848c:	e51b      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    848e:	f24f 02c9 	movw	r2, #61641	; 0xf0c9
    8492:	2310      	movs	r3, #16
    8494:	f2c0 0200 	movt	r2, #0
    8498:	f04f 0c03 	mov.w	ip, #3
    849c:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    84a0:	920b      	str	r2, [sp, #44]	; 0x2c
    84a2:	46da      	mov	sl, fp
    84a4:	930a      	str	r3, [sp, #40]	; 0x28
    84a6:	f8cd c020 	str.w	ip, [sp, #32]
    84aa:	e50c      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    84ac:	4639      	mov	r1, r7
    84ae:	a86b      	add	r0, sp, #428	; 0x1ac
    84b0:	f005 fa9c 	bl	d9ec <__sccl>
    84b4:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    84b8:	2201      	movs	r2, #1
    84ba:	46da      	mov	sl, fp
    84bc:	9208      	str	r2, [sp, #32]
    84be:	4607      	mov	r7, r0
    84c0:	e501      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    84c2:	2300      	movs	r3, #0
    84c4:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    84c8:	46da      	mov	sl, fp
    84ca:	9308      	str	r3, [sp, #32]
    84cc:	e4fb      	b.n	7ec6 <__ssvfscanf_r+0x30e>
    84ce:	9809      	ldr	r0, [sp, #36]	; 0x24
    84d0:	6822      	ldr	r2, [r4, #0]
    84d2:	6806      	ldr	r6, [r0, #0]
    84d4:	4633      	mov	r3, r6
    84d6:	7812      	ldrb	r2, [r2, #0]
    84d8:	a96b      	add	r1, sp, #428	; 0x1ac
    84da:	5c8a      	ldrb	r2, [r1, r2]
    84dc:	2a00      	cmp	r2, #0
    84de:	f000 81f6 	beq.w	88ce <__ssvfscanf_r+0xd16>
    84e2:	6822      	ldr	r2, [r4, #0]
    84e4:	6861      	ldr	r1, [r4, #4]
    84e6:	3901      	subs	r1, #1
    84e8:	6061      	str	r1, [r4, #4]
    84ea:	f812 1b01 	ldrb.w	r1, [r2], #1
    84ee:	f1ba 0a01 	subs.w	sl, sl, #1
    84f2:	f803 1b01 	strb.w	r1, [r3], #1
    84f6:	6022      	str	r2, [r4, #0]
    84f8:	f000 81e9 	beq.w	88ce <__ssvfscanf_r+0xd16>
    84fc:	6861      	ldr	r1, [r4, #4]
    84fe:	2900      	cmp	r1, #0
    8500:	dce9      	bgt.n	84d6 <__ssvfscanf_r+0x91e>
    8502:	4640      	mov	r0, r8
    8504:	4621      	mov	r1, r4
    8506:	9306      	str	r3, [sp, #24]
    8508:	f7ff faf0 	bl	7aec <__ssrefill_r>
    850c:	9b06      	ldr	r3, [sp, #24]
    850e:	2800      	cmp	r0, #0
    8510:	f040 81da 	bne.w	88c8 <__ssvfscanf_r+0xd10>
    8514:	6822      	ldr	r2, [r4, #0]
    8516:	e7de      	b.n	84d6 <__ssvfscanf_r+0x91e>
    8518:	eb0b 0107 	add.w	r1, fp, r7
    851c:	b991      	cbnz	r1, 8544 <__ssvfscanf_r+0x98c>
    851e:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    8522:	f806 0b01 	strb.w	r0, [r6], #1
    8526:	6861      	ldr	r1, [r4, #4]
    8528:	3501      	adds	r5, #1
    852a:	3901      	subs	r1, #1
    852c:	6061      	str	r1, [r4, #4]
    852e:	2900      	cmp	r1, #0
    8530:	bfc4      	itt	gt
    8532:	f10e 0101 	addgt.w	r1, lr, #1
    8536:	6021      	strgt	r1, [r4, #0]
    8538:	f340 81ba 	ble.w	88b0 <__ssvfscanf_r+0xcf8>
    853c:	f1ba 0a01 	subs.w	sl, sl, #1
    8540:	f47f ae21 	bne.w	8186 <__ssvfscanf_r+0x5ce>
    8544:	930e      	str	r3, [sp, #56]	; 0x38
    8546:	4690      	mov	r8, r2
    8548:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    854a:	463b      	mov	r3, r7
    854c:	9f11      	ldr	r7, [sp, #68]	; 0x44
    854e:	b10a      	cbz	r2, 8554 <__ssvfscanf_r+0x99c>
    8550:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    8554:	3b01      	subs	r3, #1
    8556:	2b01      	cmp	r3, #1
    8558:	f240 8323 	bls.w	8ba2 <__ssvfscanf_r+0xfea>
    855c:	f10b 33ff 	add.w	r3, fp, #4294967295
    8560:	2b06      	cmp	r3, #6
    8562:	d821      	bhi.n	85a8 <__ssvfscanf_r+0x9f0>
    8564:	f1bb 0f02 	cmp.w	fp, #2
    8568:	f240 830f 	bls.w	8b8a <__ssvfscanf_r+0xfd2>
    856c:	f1bb 0f03 	cmp.w	fp, #3
    8570:	d01a      	beq.n	85a8 <__ssvfscanf_r+0x9f0>
    8572:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    8576:	46da      	mov	sl, fp
    8578:	46b1      	mov	r9, r6
    857a:	f10a 3aff 	add.w	sl, sl, #4294967295
    857e:	4640      	mov	r0, r8
    8580:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    8584:	4622      	mov	r2, r4
    8586:	fa5f fa8a 	uxtb.w	sl, sl
    858a:	f7ff facd 	bl	7b28 <_sungetc_r>
    858e:	f1ba 0f03 	cmp.w	sl, #3
    8592:	d8f2      	bhi.n	857a <__ssvfscanf_r+0x9c2>
    8594:	f1ab 0304 	sub.w	r3, fp, #4
    8598:	3d01      	subs	r5, #1
    859a:	464e      	mov	r6, r9
    859c:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    85a0:	b2db      	uxtb	r3, r3
    85a2:	1aed      	subs	r5, r5, r3
    85a4:	43db      	mvns	r3, r3
    85a6:	18f6      	adds	r6, r6, r3
    85a8:	f419 7f80 	tst.w	r9, #256	; 0x100
    85ac:	d016      	beq.n	85dc <__ssvfscanf_r+0xa24>
    85ae:	f419 6f80 	tst.w	r9, #1024	; 0x400
    85b2:	f040 830b 	bne.w	8bcc <__ssvfscanf_r+0x1014>
    85b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    85ba:	3d01      	subs	r5, #1
    85bc:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    85c0:	bf18      	it	ne
    85c2:	2301      	movne	r3, #1
    85c4:	2945      	cmp	r1, #69	; 0x45
    85c6:	bf0c      	ite	eq
    85c8:	2300      	moveq	r3, #0
    85ca:	f003 0301 	andne.w	r3, r3, #1
    85ce:	2b00      	cmp	r3, #0
    85d0:	f040 8259 	bne.w	8a86 <__ssvfscanf_r+0xece>
    85d4:	4640      	mov	r0, r8
    85d6:	4622      	mov	r2, r4
    85d8:	f7ff faa6 	bl	7b28 <_sungetc_r>
    85dc:	f019 0210 	ands.w	r2, r9, #16
    85e0:	f47f ab0d 	bne.w	7bfe <__ssvfscanf_r+0x46>
    85e4:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    85e8:	7032      	strb	r2, [r6, #0]
    85ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    85ee:	f000 8240 	beq.w	8a72 <__ssvfscanf_r+0xeba>
    85f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    85f4:	2800      	cmp	r0, #0
    85f6:	f040 8224 	bne.w	8a42 <__ssvfscanf_r+0xe8a>
    85fa:	2200      	movs	r2, #0
    85fc:	4640      	mov	r0, r8
    85fe:	a913      	add	r1, sp, #76	; 0x4c
    8600:	f005 fbb6 	bl	dd70 <_strtod_r>
    8604:	f019 0f01 	tst.w	r9, #1
    8608:	4682      	mov	sl, r0
    860a:	468b      	mov	fp, r1
    860c:	f000 81e8 	beq.w	89e0 <__ssvfscanf_r+0xe28>
    8610:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8612:	1d16      	adds	r6, r2, #4
    8614:	6813      	ldr	r3, [r2, #0]
    8616:	e9c3 ab00 	strd	sl, fp, [r3]
    861a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    861c:	9609      	str	r6, [sp, #36]	; 0x24
    861e:	3301      	adds	r3, #1
    8620:	930c      	str	r3, [sp, #48]	; 0x30
    8622:	f7ff baec 	b.w	7bfe <__ssvfscanf_r+0x46>
    8626:	f419 7f80 	tst.w	r9, #256	; 0x100
    862a:	f43f af75 	beq.w	8518 <__ssvfscanf_r+0x960>
    862e:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    8632:	3301      	adds	r3, #1
    8634:	f1b8 0f00 	cmp.w	r8, #0
    8638:	f43f af75 	beq.w	8526 <__ssvfscanf_r+0x96e>
    863c:	f108 38ff 	add.w	r8, r8, #4294967295
    8640:	f10a 0a01 	add.w	sl, sl, #1
    8644:	e76f      	b.n	8526 <__ssvfscanf_r+0x96e>
    8646:	f419 7f00 	tst.w	r9, #512	; 0x200
    864a:	f43f af7b 	beq.w	8544 <__ssvfscanf_r+0x98c>
    864e:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    8652:	930f      	str	r3, [sp, #60]	; 0x3c
    8654:	e765      	b.n	8522 <__ssvfscanf_r+0x96a>
    8656:	f019 0f80 	tst.w	r9, #128	; 0x80
    865a:	f43f af73 	beq.w	8544 <__ssvfscanf_r+0x98c>
    865e:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    8662:	e75e      	b.n	8522 <__ssvfscanf_r+0x96a>
    8664:	f1bb 0f06 	cmp.w	fp, #6
    8668:	f47f af6c 	bne.w	8544 <__ssvfscanf_r+0x98c>
    866c:	f04f 0b07 	mov.w	fp, #7
    8670:	e757      	b.n	8522 <__ssvfscanf_r+0x96a>
    8672:	f1d7 0101 	rsbs	r1, r7, #1
    8676:	bf38      	it	cc
    8678:	2100      	movcc	r1, #0
    867a:	2b00      	cmp	r3, #0
    867c:	bf14      	ite	ne
    867e:	2100      	movne	r1, #0
    8680:	f001 0101 	andeq.w	r1, r1, #1
    8684:	2900      	cmp	r1, #0
    8686:	f000 8133 	beq.w	88f0 <__ssvfscanf_r+0xd38>
    868a:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    868e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    8692:	f000 81d1 	beq.w	8a38 <__ssvfscanf_r+0xe80>
    8696:	f1bb 0f01 	cmp.w	fp, #1
    869a:	bf14      	ite	ne
    869c:	2100      	movne	r1, #0
    869e:	2101      	moveq	r1, #1
    86a0:	f1bb 0f04 	cmp.w	fp, #4
    86a4:	bf08      	it	eq
    86a6:	f041 0101 	orreq.w	r1, r1, #1
    86aa:	2900      	cmp	r1, #0
    86ac:	f43f af4a 	beq.w	8544 <__ssvfscanf_r+0x98c>
    86b0:	f10b 0b01 	add.w	fp, fp, #1
    86b4:	fa5f fb8b 	uxtb.w	fp, fp
    86b8:	e733      	b.n	8522 <__ssvfscanf_r+0x96a>
    86ba:	f1bb 0f07 	cmp.w	fp, #7
    86be:	f47f af41 	bne.w	8544 <__ssvfscanf_r+0x98c>
    86c2:	f04f 0b08 	mov.w	fp, #8
    86c6:	e72c      	b.n	8522 <__ssvfscanf_r+0x96a>
    86c8:	f1db 0101 	rsbs	r1, fp, #1
    86cc:	bf38      	it	cc
    86ce:	2100      	movcc	r1, #0
    86d0:	2b00      	cmp	r3, #0
    86d2:	bf14      	ite	ne
    86d4:	2100      	movne	r1, #0
    86d6:	f001 0101 	andeq.w	r1, r1, #1
    86da:	b129      	cbz	r1, 86e8 <__ssvfscanf_r+0xb30>
    86dc:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    86e0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    86e4:	f000 81e0 	beq.w	8aa8 <__ssvfscanf_r+0xef0>
    86e8:	f1bb 0f03 	cmp.w	fp, #3
    86ec:	bf14      	ite	ne
    86ee:	2100      	movne	r1, #0
    86f0:	2101      	moveq	r1, #1
    86f2:	f1bb 0f05 	cmp.w	fp, #5
    86f6:	bf08      	it	eq
    86f8:	f041 0101 	orreq.w	r1, r1, #1
    86fc:	2900      	cmp	r1, #0
    86fe:	d1d7      	bne.n	86b0 <__ssvfscanf_r+0xaf8>
    8700:	e720      	b.n	8544 <__ssvfscanf_r+0x98c>
    8702:	f1bb 0f02 	cmp.w	fp, #2
    8706:	f47f af1d 	bne.w	8544 <__ssvfscanf_r+0x98c>
    870a:	f04f 0b03 	mov.w	fp, #3
    870e:	e708      	b.n	8522 <__ssvfscanf_r+0x96a>
    8710:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    8714:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    8718:	d006      	beq.n	8728 <__ssvfscanf_r+0xb70>
    871a:	1e19      	subs	r1, r3, #0
    871c:	bf18      	it	ne
    871e:	2101      	movne	r1, #1
    8720:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    8724:	f43f af0e 	beq.w	8544 <__ssvfscanf_r+0x98c>
    8728:	f419 7f00 	tst.w	r9, #512	; 0x200
    872c:	d103      	bne.n	8736 <__ssvfscanf_r+0xb7e>
    872e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8730:	9608      	str	r6, [sp, #32]
    8732:	1a5b      	subs	r3, r3, r1
    8734:	9310      	str	r3, [sp, #64]	; 0x40
    8736:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    873a:	2300      	movs	r3, #0
    873c:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    8740:	e6ef      	b.n	8522 <__ssvfscanf_r+0x96a>
    8742:	2f01      	cmp	r7, #1
    8744:	f47f aefe 	bne.w	8544 <__ssvfscanf_r+0x98c>
    8748:	2702      	movs	r7, #2
    874a:	e6ea      	b.n	8522 <__ssvfscanf_r+0x96a>
    874c:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    8750:	f240 1a5d 	movw	sl, #349	; 0x15d
    8754:	3a01      	subs	r2, #1
    8756:	e503      	b.n	8160 <__ssvfscanf_r+0x5a8>
    8758:	f019 0910 	ands.w	r9, r9, #16
    875c:	d129      	bne.n	87b2 <__ssvfscanf_r+0xbfa>
    875e:	9809      	ldr	r0, [sp, #36]	; 0x24
    8760:	4656      	mov	r6, sl
    8762:	46d1      	mov	r9, sl
    8764:	46aa      	mov	sl, r5
    8766:	f8d0 b000 	ldr.w	fp, [r0]
    876a:	6865      	ldr	r5, [r4, #4]
    876c:	4658      	mov	r0, fp
    876e:	42ae      	cmp	r6, r5
    8770:	462a      	mov	r2, r5
    8772:	f240 81f7 	bls.w	8b64 <__ssvfscanf_r+0xfac>
    8776:	6821      	ldr	r1, [r4, #0]
    8778:	1b76      	subs	r6, r6, r5
    877a:	f004 f8eb 	bl	c954 <memcpy>
    877e:	6823      	ldr	r3, [r4, #0]
    8780:	2100      	movs	r1, #0
    8782:	4640      	mov	r0, r8
    8784:	6061      	str	r1, [r4, #4]
    8786:	195b      	adds	r3, r3, r5
    8788:	4621      	mov	r1, r4
    878a:	6023      	str	r3, [r4, #0]
    878c:	44ab      	add	fp, r5
    878e:	f7ff f9ad 	bl	7aec <__ssrefill_r>
    8792:	2800      	cmp	r0, #0
    8794:	d0e9      	beq.n	876a <__ssvfscanf_r+0xbb2>
    8796:	4655      	mov	r5, sl
    8798:	ebb9 0a06 	subs.w	sl, r9, r6
    879c:	f43f ab79 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    87a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    87a2:	4455      	add	r5, sl
    87a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    87a6:	3204      	adds	r2, #4
    87a8:	9209      	str	r2, [sp, #36]	; 0x24
    87aa:	3301      	adds	r3, #1
    87ac:	930c      	str	r3, [sp, #48]	; 0x30
    87ae:	f7ff ba26 	b.w	7bfe <__ssvfscanf_r+0x46>
    87b2:	6863      	ldr	r3, [r4, #4]
    87b4:	4640      	mov	r0, r8
    87b6:	4621      	mov	r1, r4
    87b8:	4553      	cmp	r3, sl
    87ba:	f280 81af 	bge.w	8b1c <__ssvfscanf_r+0xf64>
    87be:	6822      	ldr	r2, [r4, #0]
    87c0:	18f6      	adds	r6, r6, r3
    87c2:	ebc3 0a0a 	rsb	sl, r3, sl
    87c6:	18d3      	adds	r3, r2, r3
    87c8:	6023      	str	r3, [r4, #0]
    87ca:	f7ff f98f 	bl	7aec <__ssrefill_r>
    87ce:	2800      	cmp	r0, #0
    87d0:	d0ef      	beq.n	87b2 <__ssvfscanf_r+0xbfa>
    87d2:	2e00      	cmp	r6, #0
    87d4:	f43f ab5d 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    87d8:	19ad      	adds	r5, r5, r6
    87da:	f7ff ba10 	b.w	7bfe <__ssvfscanf_r+0x46>
    87de:	4648      	mov	r0, r9
    87e0:	4621      	mov	r1, r4
    87e2:	f7ff f983 	bl	7aec <__ssrefill_r>
    87e6:	2800      	cmp	r0, #0
    87e8:	f43f aca9 	beq.w	813e <__ssvfscanf_r+0x586>
    87ec:	4655      	mov	r5, sl
    87ee:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    87f0:	46c8      	mov	r8, r9
    87f2:	2e00      	cmp	r6, #0
    87f4:	f43f aca8 	beq.w	8148 <__ssvfscanf_r+0x590>
    87f8:	f7ff bb4b 	b.w	7e92 <__ssvfscanf_r+0x2da>
    87fc:	f019 0f10 	tst.w	r9, #16
    8800:	bf1c      	itt	ne
    8802:	4699      	movne	r9, r3
    8804:	6823      	ldrne	r3, [r4, #0]
    8806:	d12f      	bne.n	8868 <__ssvfscanf_r+0xcb0>
    8808:	9809      	ldr	r0, [sp, #36]	; 0x24
    880a:	6822      	ldr	r2, [r4, #0]
    880c:	f8d0 9000 	ldr.w	r9, [r0]
    8810:	464b      	mov	r3, r9
    8812:	7811      	ldrb	r1, [r2, #0]
    8814:	6832      	ldr	r2, [r6, #0]
    8816:	188a      	adds	r2, r1, r2
    8818:	7852      	ldrb	r2, [r2, #1]
    881a:	f012 0f08 	tst.w	r2, #8
    881e:	f040 80b0 	bne.w	8982 <__ssvfscanf_r+0xdca>
    8822:	6822      	ldr	r2, [r4, #0]
    8824:	6861      	ldr	r1, [r4, #4]
    8826:	3901      	subs	r1, #1
    8828:	6061      	str	r1, [r4, #4]
    882a:	f812 1b01 	ldrb.w	r1, [r2], #1
    882e:	f1ba 0a01 	subs.w	sl, sl, #1
    8832:	f803 1b01 	strb.w	r1, [r3], #1
    8836:	6022      	str	r2, [r4, #0]
    8838:	f000 80a3 	beq.w	8982 <__ssvfscanf_r+0xdca>
    883c:	6861      	ldr	r1, [r4, #4]
    883e:	2900      	cmp	r1, #0
    8840:	dce7      	bgt.n	8812 <__ssvfscanf_r+0xc5a>
    8842:	4640      	mov	r0, r8
    8844:	4621      	mov	r1, r4
    8846:	9306      	str	r3, [sp, #24]
    8848:	f7ff f950 	bl	7aec <__ssrefill_r>
    884c:	9b06      	ldr	r3, [sp, #24]
    884e:	2800      	cmp	r0, #0
    8850:	f040 8097 	bne.w	8982 <__ssvfscanf_r+0xdca>
    8854:	6822      	ldr	r2, [r4, #0]
    8856:	e7dc      	b.n	8812 <__ssvfscanf_r+0xc5a>
    8858:	4640      	mov	r0, r8
    885a:	4621      	mov	r1, r4
    885c:	f7ff f946 	bl	7aec <__ssrefill_r>
    8860:	2800      	cmp	r0, #0
    8862:	f47f ad4b 	bne.w	82fc <__ssvfscanf_r+0x744>
    8866:	6823      	ldr	r3, [r4, #0]
    8868:	7819      	ldrb	r1, [r3, #0]
    886a:	3301      	adds	r3, #1
    886c:	6832      	ldr	r2, [r6, #0]
    886e:	188a      	adds	r2, r1, r2
    8870:	7852      	ldrb	r2, [r2, #1]
    8872:	f012 0f08 	tst.w	r2, #8
    8876:	f47f ad41 	bne.w	82fc <__ssvfscanf_r+0x744>
    887a:	6862      	ldr	r2, [r4, #4]
    887c:	f109 0901 	add.w	r9, r9, #1
    8880:	6023      	str	r3, [r4, #0]
    8882:	3a01      	subs	r2, #1
    8884:	45d1      	cmp	r9, sl
    8886:	6062      	str	r2, [r4, #4]
    8888:	f43f ad38 	beq.w	82fc <__ssvfscanf_r+0x744>
    888c:	2a00      	cmp	r2, #0
    888e:	dceb      	bgt.n	8868 <__ssvfscanf_r+0xcb0>
    8890:	e7e2      	b.n	8858 <__ssvfscanf_r+0xca0>
    8892:	f110 0f02 	cmn.w	r0, #2
    8896:	f43f ac4e 	beq.w	8136 <__ssvfscanf_r+0x57e>
    889a:	9a08      	ldr	r2, [sp, #32]
    889c:	44b2      	add	sl, r6
    889e:	3d01      	subs	r5, #1
    88a0:	2a00      	cmp	r2, #0
    88a2:	f47f ac47 	bne.w	8134 <__ssvfscanf_r+0x57c>
    88a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    88a8:	9e08      	ldr	r6, [sp, #32]
    88aa:	3304      	adds	r3, #4
    88ac:	930f      	str	r3, [sp, #60]	; 0x3c
    88ae:	e442      	b.n	8136 <__ssvfscanf_r+0x57e>
    88b0:	4610      	mov	r0, r2
    88b2:	4621      	mov	r1, r4
    88b4:	9207      	str	r2, [sp, #28]
    88b6:	9306      	str	r3, [sp, #24]
    88b8:	f7ff f918 	bl	7aec <__ssrefill_r>
    88bc:	9a07      	ldr	r2, [sp, #28]
    88be:	9b06      	ldr	r3, [sp, #24]
    88c0:	2800      	cmp	r0, #0
    88c2:	f43f ae3b 	beq.w	853c <__ssvfscanf_r+0x984>
    88c6:	e63d      	b.n	8544 <__ssvfscanf_r+0x98c>
    88c8:	429e      	cmp	r6, r3
    88ca:	f43f aae2 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    88ce:	1b9e      	subs	r6, r3, r6
    88d0:	f43f a9c0 	beq.w	7c54 <__ssvfscanf_r+0x9c>
    88d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    88d6:	19ad      	adds	r5, r5, r6
    88d8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    88dc:	3204      	adds	r2, #4
    88de:	9209      	str	r2, [sp, #36]	; 0x24
    88e0:	f10c 0c01 	add.w	ip, ip, #1
    88e4:	2200      	movs	r2, #0
    88e6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    88ea:	701a      	strb	r2, [r3, #0]
    88ec:	f7ff b987 	b.w	7bfe <__ssvfscanf_r+0x46>
    88f0:	2f02      	cmp	r7, #2
    88f2:	f47f aed0 	bne.w	8696 <__ssvfscanf_r+0xade>
    88f6:	3701      	adds	r7, #1
    88f8:	e613      	b.n	8522 <__ssvfscanf_r+0x96a>
    88fa:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    88fc:	6831      	ldr	r1, [r6, #0]
    88fe:	4589      	cmp	r9, r1
    8900:	f43f aac7 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    8904:	6861      	ldr	r1, [r4, #4]
    8906:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    890a:	3201      	adds	r2, #1
    890c:	a8ab      	add	r0, sp, #684	; 0x2ac
    890e:	f80c 3009 	strb.w	r3, [ip, r9]
    8912:	3901      	subs	r1, #1
    8914:	6022      	str	r2, [r4, #0]
    8916:	f109 0901 	add.w	r9, r9, #1
    891a:	2208      	movs	r2, #8
    891c:	6061      	str	r1, [r4, #4]
    891e:	2100      	movs	r1, #0
    8920:	aeab      	add	r6, sp, #684	; 0x2ac
    8922:	f004 f93b 	bl	cb9c <memset>
    8926:	4640      	mov	r0, r8
    8928:	4629      	mov	r1, r5
    892a:	aa13      	add	r2, sp, #76	; 0x4c
    892c:	464b      	mov	r3, r9
    892e:	9600      	str	r6, [sp, #0]
    8930:	f003 ff8c 	bl	c84c <_mbrtowc_r>
    8934:	f1b0 3fff 	cmp.w	r0, #4294967295
    8938:	f43f aaab 	beq.w	7e92 <__ssvfscanf_r+0x2da>
    893c:	2800      	cmp	r0, #0
    893e:	d159      	bne.n	89f4 <__ssvfscanf_r+0xe3c>
    8940:	6028      	str	r0, [r5, #0]
    8942:	f003 fbeb 	bl	c11c <iswspace>
    8946:	4603      	mov	r3, r0
    8948:	2800      	cmp	r0, #0
    894a:	f000 80a4 	beq.w	8a96 <__ssvfscanf_r+0xede>
    894e:	465b      	mov	r3, fp
    8950:	46ab      	mov	fp, r5
    8952:	463d      	mov	r5, r7
    8954:	461f      	mov	r7, r3
    8956:	f1b9 0f00 	cmp.w	r9, #0
    895a:	f43f ab8c 	beq.w	8076 <__ssvfscanf_r+0x4be>
    895e:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    8962:	46a2      	mov	sl, r4
    8964:	eb0c 0609 	add.w	r6, ip, r9
    8968:	464c      	mov	r4, r9
    896a:	3c01      	subs	r4, #1
    896c:	4640      	mov	r0, r8
    896e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    8972:	4652      	mov	r2, sl
    8974:	f7ff f8d8 	bl	7b28 <_sungetc_r>
    8978:	2c00      	cmp	r4, #0
    897a:	d1f6      	bne.n	896a <__ssvfscanf_r+0xdb2>
    897c:	4654      	mov	r4, sl
    897e:	f7ff bb7a 	b.w	8076 <__ssvfscanf_r+0x4be>
    8982:	9909      	ldr	r1, [sp, #36]	; 0x24
    8984:	ebc9 0505 	rsb	r5, r9, r5
    8988:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    898a:	18ed      	adds	r5, r5, r3
    898c:	3104      	adds	r1, #4
    898e:	9109      	str	r1, [sp, #36]	; 0x24
    8990:	3201      	adds	r2, #1
    8992:	920c      	str	r2, [sp, #48]	; 0x30
    8994:	2200      	movs	r2, #0
    8996:	701a      	strb	r2, [r3, #0]
    8998:	f7ff b931 	b.w	7bfe <__ssvfscanf_r+0x46>
    899c:	f889 2000 	strb.w	r2, [r9]
    89a0:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    89a4:	f8cd c01c 	str.w	ip, [sp, #28]
    89a8:	4640      	mov	r0, r8
    89aa:	4651      	mov	r1, sl
    89ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    89ae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    89b0:	47b0      	blx	r6
    89b2:	f8dd c01c 	ldr.w	ip, [sp, #28]
    89b6:	f01c 0f20 	tst.w	ip, #32
    89ba:	d033      	beq.n	8a24 <__ssvfscanf_r+0xe6c>
    89bc:	9909      	ldr	r1, [sp, #36]	; 0x24
    89be:	680b      	ldr	r3, [r1, #0]
    89c0:	3104      	adds	r1, #4
    89c2:	9109      	str	r1, [sp, #36]	; 0x24
    89c4:	6018      	str	r0, [r3, #0]
    89c6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    89ca:	f10c 0c01 	add.w	ip, ip, #1
    89ce:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    89d2:	e48f      	b.n	82f4 <__ssvfscanf_r+0x73c>
    89d4:	2e00      	cmp	r6, #0
    89d6:	f43f a93d 	beq.w	7c54 <__ssvfscanf_r+0x9c>
    89da:	19ad      	adds	r5, r5, r6
    89dc:	f7ff b90f 	b.w	7bfe <__ssvfscanf_r+0x46>
    89e0:	f019 0302 	ands.w	r3, r9, #2
    89e4:	f000 8089 	beq.w	8afa <__ssvfscanf_r+0xf42>
    89e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
    89ea:	6833      	ldr	r3, [r6, #0]
    89ec:	3604      	adds	r6, #4
    89ee:	e9c3 ab00 	strd	sl, fp, [r3]
    89f2:	e612      	b.n	861a <__ssvfscanf_r+0xa62>
    89f4:	f110 0f02 	cmn.w	r0, #2
    89f8:	d17d      	bne.n	8af6 <__ssvfscanf_r+0xf3e>
    89fa:	6863      	ldr	r3, [r4, #4]
    89fc:	2b00      	cmp	r3, #0
    89fe:	f73f ab23 	bgt.w	8048 <__ssvfscanf_r+0x490>
    8a02:	4640      	mov	r0, r8
    8a04:	4621      	mov	r1, r4
    8a06:	f7ff f871 	bl	7aec <__ssrefill_r>
    8a0a:	2800      	cmp	r0, #0
    8a0c:	f43f ab1c 	beq.w	8048 <__ssvfscanf_r+0x490>
    8a10:	465b      	mov	r3, fp
    8a12:	46ab      	mov	fp, r5
    8a14:	463d      	mov	r5, r7
    8a16:	461f      	mov	r7, r3
    8a18:	f1b9 0f00 	cmp.w	r9, #0
    8a1c:	f47f aa39 	bne.w	7e92 <__ssvfscanf_r+0x2da>
    8a20:	f7ff bb29 	b.w	8076 <__ssvfscanf_r+0x4be>
    8a24:	f01c 0f04 	tst.w	ip, #4
    8a28:	f000 8083 	beq.w	8b32 <__ssvfscanf_r+0xf7a>
    8a2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8a2e:	6813      	ldr	r3, [r2, #0]
    8a30:	3204      	adds	r2, #4
    8a32:	9209      	str	r2, [sp, #36]	; 0x24
    8a34:	8018      	strh	r0, [r3, #0]
    8a36:	e7c6      	b.n	89c6 <__ssvfscanf_r+0xe0e>
    8a38:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    8a3c:	2701      	movs	r7, #1
    8a3e:	2300      	movs	r3, #0
    8a40:	e56f      	b.n	8522 <__ssvfscanf_r+0x96a>
    8a42:	9b08      	ldr	r3, [sp, #32]
    8a44:	4640      	mov	r0, r8
    8a46:	1c59      	adds	r1, r3, #1
    8a48:	230a      	movs	r3, #10
    8a4a:	f006 f999 	bl	ed80 <_strtol_r>
    8a4e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    8a50:	1b82      	subs	r2, r0, r6
    8a52:	9808      	ldr	r0, [sp, #32]
    8a54:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8a58:	4584      	cmp	ip, r0
    8a5a:	bf9c      	itt	ls
    8a5c:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    8a60:	9108      	strls	r1, [sp, #32]
    8a62:	f242 5150 	movw	r1, #9552	; 0x2550
    8a66:	9808      	ldr	r0, [sp, #32]
    8a68:	f2c0 0101 	movt	r1, #1
    8a6c:	f004 fffe 	bl	da6c <sprintf>
    8a70:	e5c3      	b.n	85fa <__ssvfscanf_r+0xa42>
    8a72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8a74:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    8a78:	ebb3 020c 	subs.w	r2, r3, ip
    8a7c:	f43f adbd 	beq.w	85fa <__ssvfscanf_r+0xa42>
    8a80:	4252      	negs	r2, r2
    8a82:	9608      	str	r6, [sp, #32]
    8a84:	e7e5      	b.n	8a52 <__ssvfscanf_r+0xe9a>
    8a86:	4640      	mov	r0, r8
    8a88:	4622      	mov	r2, r4
    8a8a:	f7ff f84d 	bl	7b28 <_sungetc_r>
    8a8e:	3d01      	subs	r5, #1
    8a90:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    8a94:	e59e      	b.n	85d4 <__ssvfscanf_r+0xa1c>
    8a96:	9808      	ldr	r0, [sp, #32]
    8a98:	444f      	add	r7, r9
    8a9a:	f10a 3aff 	add.w	sl, sl, #4294967295
    8a9e:	bb08      	cbnz	r0, 8ae4 <__ssvfscanf_r+0xf2c>
    8aa0:	3504      	adds	r5, #4
    8aa2:	f8dd 9020 	ldr.w	r9, [sp, #32]
    8aa6:	e7a8      	b.n	89fa <__ssvfscanf_r+0xe42>
    8aa8:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    8aac:	f04f 0b01 	mov.w	fp, #1
    8ab0:	2300      	movs	r3, #0
    8ab2:	e536      	b.n	8522 <__ssvfscanf_r+0x96a>
    8ab4:	f019 0f01 	tst.w	r9, #1
    8ab8:	d10d      	bne.n	8ad6 <__ssvfscanf_r+0xf1e>
    8aba:	f019 0f02 	tst.w	r9, #2
    8abe:	d013      	beq.n	8ae8 <__ssvfscanf_r+0xf30>
    8ac0:	9909      	ldr	r1, [sp, #36]	; 0x24
    8ac2:	680b      	ldr	r3, [r1, #0]
    8ac4:	3104      	adds	r1, #4
    8ac6:	9109      	str	r1, [sp, #36]	; 0x24
    8ac8:	4628      	mov	r0, r5
    8aca:	ea4f 71e0 	mov.w	r1, r0, asr #31
    8ace:	e9c3 0100 	strd	r0, r1, [r3]
    8ad2:	f7ff b894 	b.w	7bfe <__ssvfscanf_r+0x46>
    8ad6:	9809      	ldr	r0, [sp, #36]	; 0x24
    8ad8:	6803      	ldr	r3, [r0, #0]
    8ada:	3004      	adds	r0, #4
    8adc:	9009      	str	r0, [sp, #36]	; 0x24
    8ade:	601d      	str	r5, [r3, #0]
    8ae0:	f7ff b88d 	b.w	7bfe <__ssvfscanf_r+0x46>
    8ae4:	4699      	mov	r9, r3
    8ae6:	e788      	b.n	89fa <__ssvfscanf_r+0xe42>
    8ae8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8aea:	6813      	ldr	r3, [r2, #0]
    8aec:	3204      	adds	r2, #4
    8aee:	9209      	str	r2, [sp, #36]	; 0x24
    8af0:	601d      	str	r5, [r3, #0]
    8af2:	f7ff b884 	b.w	7bfe <__ssvfscanf_r+0x46>
    8af6:	6828      	ldr	r0, [r5, #0]
    8af8:	e723      	b.n	8942 <__ssvfscanf_r+0xd8a>
    8afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8afc:	9306      	str	r3, [sp, #24]
    8afe:	1d16      	adds	r6, r2, #4
    8b00:	f8d2 9000 	ldr.w	r9, [r2]
    8b04:	f004 ff50 	bl	d9a8 <__isnand>
    8b08:	9b06      	ldr	r3, [sp, #24]
    8b0a:	2800      	cmp	r0, #0
    8b0c:	d155      	bne.n	8bba <__ssvfscanf_r+0x1002>
    8b0e:	4650      	mov	r0, sl
    8b10:	4659      	mov	r1, fp
    8b12:	f008 fe6b 	bl	117ec <__aeabi_d2f>
    8b16:	f8c9 0000 	str.w	r0, [r9]
    8b1a:	e57e      	b.n	861a <__ssvfscanf_r+0xa62>
    8b1c:	6822      	ldr	r2, [r4, #0]
    8b1e:	4456      	add	r6, sl
    8b20:	ebca 0303 	rsb	r3, sl, r3
    8b24:	19ad      	adds	r5, r5, r6
    8b26:	6063      	str	r3, [r4, #4]
    8b28:	eb02 030a 	add.w	r3, r2, sl
    8b2c:	6023      	str	r3, [r4, #0]
    8b2e:	f7ff b866 	b.w	7bfe <__ssvfscanf_r+0x46>
    8b32:	f01c 0201 	ands.w	r2, ip, #1
    8b36:	d122      	bne.n	8b7e <__ssvfscanf_r+0xfc6>
    8b38:	f01c 0f02 	tst.w	ip, #2
    8b3c:	d01f      	beq.n	8b7e <__ssvfscanf_r+0xfc6>
    8b3e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8b40:	f24f 03c9 	movw	r3, #61641	; 0xf0c9
    8b44:	f2c0 0300 	movt	r3, #0
    8b48:	4651      	mov	r1, sl
    8b4a:	4298      	cmp	r0, r3
    8b4c:	4640      	mov	r0, r8
    8b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8b50:	d039      	beq.n	8bc6 <__ssvfscanf_r+0x100e>
    8b52:	f006 f9c1 	bl	eed8 <_strtoll_r>
    8b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8b58:	6813      	ldr	r3, [r2, #0]
    8b5a:	3204      	adds	r2, #4
    8b5c:	9209      	str	r2, [sp, #36]	; 0x24
    8b5e:	6059      	str	r1, [r3, #4]
    8b60:	6018      	str	r0, [r3, #0]
    8b62:	e730      	b.n	89c6 <__ssvfscanf_r+0xe0e>
    8b64:	4632      	mov	r2, r6
    8b66:	6821      	ldr	r1, [r4, #0]
    8b68:	f003 fef4 	bl	c954 <memcpy>
    8b6c:	6862      	ldr	r2, [r4, #4]
    8b6e:	6823      	ldr	r3, [r4, #0]
    8b70:	4655      	mov	r5, sl
    8b72:	1b92      	subs	r2, r2, r6
    8b74:	46ca      	mov	sl, r9
    8b76:	199e      	adds	r6, r3, r6
    8b78:	6062      	str	r2, [r4, #4]
    8b7a:	6026      	str	r6, [r4, #0]
    8b7c:	e610      	b.n	87a0 <__ssvfscanf_r+0xbe8>
    8b7e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    8b80:	6833      	ldr	r3, [r6, #0]
    8b82:	3604      	adds	r6, #4
    8b84:	9609      	str	r6, [sp, #36]	; 0x24
    8b86:	6018      	str	r0, [r3, #0]
    8b88:	e71d      	b.n	89c6 <__ssvfscanf_r+0xe0e>
    8b8a:	ad13      	add	r5, sp, #76	; 0x4c
    8b8c:	e003      	b.n	8b96 <__ssvfscanf_r+0xfde>
    8b8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    8b92:	f7fe ffc9 	bl	7b28 <_sungetc_r>
    8b96:	42b5      	cmp	r5, r6
    8b98:	4640      	mov	r0, r8
    8b9a:	4622      	mov	r2, r4
    8b9c:	d3f7      	bcc.n	8b8e <__ssvfscanf_r+0xfd6>
    8b9e:	f7ff b859 	b.w	7c54 <__ssvfscanf_r+0x9c>
    8ba2:	ad13      	add	r5, sp, #76	; 0x4c
    8ba4:	e003      	b.n	8bae <__ssvfscanf_r+0xff6>
    8ba6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    8baa:	f7fe ffbd 	bl	7b28 <_sungetc_r>
    8bae:	42b5      	cmp	r5, r6
    8bb0:	4640      	mov	r0, r8
    8bb2:	4622      	mov	r2, r4
    8bb4:	d3f7      	bcc.n	8ba6 <__ssvfscanf_r+0xfee>
    8bb6:	f7ff b84d 	b.w	7c54 <__ssvfscanf_r+0x9c>
    8bba:	4618      	mov	r0, r3
    8bbc:	f004 ff50 	bl	da60 <nanf>
    8bc0:	f8c9 0000 	str.w	r0, [r9]
    8bc4:	e529      	b.n	861a <__ssvfscanf_r+0xa62>
    8bc6:	f006 fb29 	bl	f21c <_strtoull_r>
    8bca:	e7c4      	b.n	8b56 <__ssvfscanf_r+0xf9e>
    8bcc:	ad13      	add	r5, sp, #76	; 0x4c
    8bce:	e003      	b.n	8bd8 <__ssvfscanf_r+0x1020>
    8bd0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    8bd4:	f7fe ffa8 	bl	7b28 <_sungetc_r>
    8bd8:	42b5      	cmp	r5, r6
    8bda:	4640      	mov	r0, r8
    8bdc:	4622      	mov	r2, r4
    8bde:	d3f7      	bcc.n	8bd0 <__ssvfscanf_r+0x1018>
    8be0:	f7ff b838 	b.w	7c54 <__ssvfscanf_r+0x9c>

00008be4 <__submore>:
    8be4:	f101 0344 	add.w	r3, r1, #68	; 0x44
    8be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8bec:	460c      	mov	r4, r1
    8bee:	6b49      	ldr	r1, [r1, #52]	; 0x34
    8bf0:	4299      	cmp	r1, r3
    8bf2:	d018      	beq.n	8c26 <__submore+0x42>
    8bf4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    8bf6:	006f      	lsls	r7, r5, #1
    8bf8:	463a      	mov	r2, r7
    8bfa:	f004 fce9 	bl	d5d0 <_realloc_r>
    8bfe:	4606      	mov	r6, r0
    8c00:	b168      	cbz	r0, 8c1e <__submore+0x3a>
    8c02:	eb00 0805 	add.w	r8, r0, r5
    8c06:	462a      	mov	r2, r5
    8c08:	4640      	mov	r0, r8
    8c0a:	4631      	mov	r1, r6
    8c0c:	f003 fea2 	bl	c954 <memcpy>
    8c10:	63a7      	str	r7, [r4, #56]	; 0x38
    8c12:	f8c4 8000 	str.w	r8, [r4]
    8c16:	2000      	movs	r0, #0
    8c18:	6366      	str	r6, [r4, #52]	; 0x34
    8c1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8c1e:	f04f 30ff 	mov.w	r0, #4294967295
    8c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
    8c2a:	f003 fb3d 	bl	c2a8 <_malloc_r>
    8c2e:	4603      	mov	r3, r0
    8c30:	2800      	cmp	r0, #0
    8c32:	d0f4      	beq.n	8c1e <__submore+0x3a>
    8c34:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    8c38:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    8c3c:	3205      	adds	r2, #5
    8c3e:	6360      	str	r0, [r4, #52]	; 0x34
    8c40:	f44f 6080 	mov.w	r0, #1024	; 0x400
    8c44:	63a0      	str	r0, [r4, #56]	; 0x38
    8c46:	7091      	strb	r1, [r2, #2]
    8c48:	2000      	movs	r0, #0
    8c4a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    8c4e:	7051      	strb	r1, [r2, #1]
    8c50:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    8c54:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    8c58:	6022      	str	r2, [r4, #0]
    8c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8c5e:	bf00      	nop

00008c60 <_ungetc_r>:
    8c60:	f1b1 3fff 	cmp.w	r1, #4294967295
    8c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8c66:	460c      	mov	r4, r1
    8c68:	4615      	mov	r5, r2
    8c6a:	4606      	mov	r6, r0
    8c6c:	d03a      	beq.n	8ce4 <_ungetc_r+0x84>
    8c6e:	b110      	cbz	r0, 8c76 <_ungetc_r+0x16>
    8c70:	6983      	ldr	r3, [r0, #24]
    8c72:	2b00      	cmp	r3, #0
    8c74:	d041      	beq.n	8cfa <_ungetc_r+0x9a>
    8c76:	f242 63d0 	movw	r3, #9936	; 0x26d0
    8c7a:	f2c0 0301 	movt	r3, #1
    8c7e:	429d      	cmp	r5, r3
    8c80:	bf08      	it	eq
    8c82:	6875      	ldreq	r5, [r6, #4]
    8c84:	d00e      	beq.n	8ca4 <_ungetc_r+0x44>
    8c86:	f242 63f0 	movw	r3, #9968	; 0x26f0
    8c8a:	f2c0 0301 	movt	r3, #1
    8c8e:	429d      	cmp	r5, r3
    8c90:	bf08      	it	eq
    8c92:	68b5      	ldreq	r5, [r6, #8]
    8c94:	d006      	beq.n	8ca4 <_ungetc_r+0x44>
    8c96:	f242 7310 	movw	r3, #10000	; 0x2710
    8c9a:	f2c0 0301 	movt	r3, #1
    8c9e:	429d      	cmp	r5, r3
    8ca0:	bf08      	it	eq
    8ca2:	68f5      	ldreq	r5, [r6, #12]
    8ca4:	89ab      	ldrh	r3, [r5, #12]
    8ca6:	b299      	uxth	r1, r3
    8ca8:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    8cac:	d01c      	beq.n	8ce8 <_ungetc_r+0x88>
    8cae:	f64f 72df 	movw	r2, #65503	; 0xffdf
    8cb2:	f2c0 0200 	movt	r2, #0
    8cb6:	ea01 0202 	and.w	r2, r1, r2
    8cba:	81aa      	strh	r2, [r5, #12]
    8cbc:	b293      	uxth	r3, r2
    8cbe:	f013 0f04 	tst.w	r3, #4
    8cc2:	d03e      	beq.n	8d42 <_ungetc_r+0xe2>
    8cc4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    8cc6:	b2e7      	uxtb	r7, r4
    8cc8:	b1d3      	cbz	r3, 8d00 <_ungetc_r+0xa0>
    8cca:	686a      	ldr	r2, [r5, #4]
    8ccc:	6bab      	ldr	r3, [r5, #56]	; 0x38
    8cce:	429a      	cmp	r2, r3
    8cd0:	da41      	bge.n	8d56 <_ungetc_r+0xf6>
    8cd2:	682b      	ldr	r3, [r5, #0]
    8cd4:	463c      	mov	r4, r7
    8cd6:	1e5a      	subs	r2, r3, #1
    8cd8:	602a      	str	r2, [r5, #0]
    8cda:	f803 7c01 	strb.w	r7, [r3, #-1]
    8cde:	686b      	ldr	r3, [r5, #4]
    8ce0:	3301      	adds	r3, #1
    8ce2:	606b      	str	r3, [r5, #4]
    8ce4:	4620      	mov	r0, r4
    8ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8ce8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    8cec:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    8cee:	81ab      	strh	r3, [r5, #12]
    8cf0:	b299      	uxth	r1, r3
    8cf2:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    8cf6:	666b      	str	r3, [r5, #100]	; 0x64
    8cf8:	e7d9      	b.n	8cae <_ungetc_r+0x4e>
    8cfa:	f002 fec1 	bl	ba80 <__sinit>
    8cfe:	e7ba      	b.n	8c76 <_ungetc_r+0x16>
    8d00:	692b      	ldr	r3, [r5, #16]
    8d02:	2b00      	cmp	r3, #0
    8d04:	d030      	beq.n	8d68 <_ungetc_r+0x108>
    8d06:	682a      	ldr	r2, [r5, #0]
    8d08:	4293      	cmp	r3, r2
    8d0a:	d204      	bcs.n	8d16 <_ungetc_r+0xb6>
    8d0c:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    8d10:	1e53      	subs	r3, r2, #1
    8d12:	42bc      	cmp	r4, r7
    8d14:	d010      	beq.n	8d38 <_ungetc_r+0xd8>
    8d16:	6869      	ldr	r1, [r5, #4]
    8d18:	462b      	mov	r3, r5
    8d1a:	463c      	mov	r4, r7
    8d1c:	63ea      	str	r2, [r5, #60]	; 0x3c
    8d1e:	f803 7f46 	strb.w	r7, [r3, #70]!
    8d22:	f105 0244 	add.w	r2, r5, #68	; 0x44
    8d26:	6429      	str	r1, [r5, #64]	; 0x40
    8d28:	4620      	mov	r0, r4
    8d2a:	636a      	str	r2, [r5, #52]	; 0x34
    8d2c:	2201      	movs	r2, #1
    8d2e:	602b      	str	r3, [r5, #0]
    8d30:	606a      	str	r2, [r5, #4]
    8d32:	2203      	movs	r2, #3
    8d34:	63aa      	str	r2, [r5, #56]	; 0x38
    8d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8d38:	686a      	ldr	r2, [r5, #4]
    8d3a:	602b      	str	r3, [r5, #0]
    8d3c:	1c53      	adds	r3, r2, #1
    8d3e:	606b      	str	r3, [r5, #4]
    8d40:	e7d0      	b.n	8ce4 <_ungetc_r+0x84>
    8d42:	f013 0f10 	tst.w	r3, #16
    8d46:	d00c      	beq.n	8d62 <_ungetc_r+0x102>
    8d48:	f013 0f08 	tst.w	r3, #8
    8d4c:	d10e      	bne.n	8d6c <_ungetc_r+0x10c>
    8d4e:	f042 0204 	orr.w	r2, r2, #4
    8d52:	81aa      	strh	r2, [r5, #12]
    8d54:	e7b6      	b.n	8cc4 <_ungetc_r+0x64>
    8d56:	4630      	mov	r0, r6
    8d58:	4629      	mov	r1, r5
    8d5a:	f7ff ff43 	bl	8be4 <__submore>
    8d5e:	2800      	cmp	r0, #0
    8d60:	d0b7      	beq.n	8cd2 <_ungetc_r+0x72>
    8d62:	f04f 34ff 	mov.w	r4, #4294967295
    8d66:	e7bd      	b.n	8ce4 <_ungetc_r+0x84>
    8d68:	682a      	ldr	r2, [r5, #0]
    8d6a:	e7d4      	b.n	8d16 <_ungetc_r+0xb6>
    8d6c:	4630      	mov	r0, r6
    8d6e:	4629      	mov	r1, r5
    8d70:	f002 fd16 	bl	b7a0 <_fflush_r>
    8d74:	2800      	cmp	r0, #0
    8d76:	d1f4      	bne.n	8d62 <_ungetc_r+0x102>
    8d78:	89a9      	ldrh	r1, [r5, #12]
    8d7a:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    8d7e:	f2c0 0200 	movt	r2, #0
    8d82:	61a8      	str	r0, [r5, #24]
    8d84:	ea01 0202 	and.w	r2, r1, r2
    8d88:	60a8      	str	r0, [r5, #8]
    8d8a:	81aa      	strh	r2, [r5, #12]
    8d8c:	e7df      	b.n	8d4e <_ungetc_r+0xee>
    8d8e:	bf00      	nop

00008d90 <ungetc>:
    8d90:	f240 036c 	movw	r3, #108	; 0x6c
    8d94:	460a      	mov	r2, r1
    8d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d9a:	4601      	mov	r1, r0
    8d9c:	6818      	ldr	r0, [r3, #0]
    8d9e:	e75f      	b.n	8c60 <_ungetc_r>

00008da0 <__sprint_r>:
    8da0:	6893      	ldr	r3, [r2, #8]
    8da2:	b510      	push	{r4, lr}
    8da4:	4614      	mov	r4, r2
    8da6:	b913      	cbnz	r3, 8dae <__sprint_r+0xe>
    8da8:	6053      	str	r3, [r2, #4]
    8daa:	4618      	mov	r0, r3
    8dac:	bd10      	pop	{r4, pc}
    8dae:	f002 ffcb 	bl	bd48 <__sfvwrite_r>
    8db2:	2300      	movs	r3, #0
    8db4:	6063      	str	r3, [r4, #4]
    8db6:	60a3      	str	r3, [r4, #8]
    8db8:	bd10      	pop	{r4, pc}
    8dba:	bf00      	nop

00008dbc <_vfprintf_r>:
    8dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8dc0:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    8dc4:	b083      	sub	sp, #12
    8dc6:	460e      	mov	r6, r1
    8dc8:	4615      	mov	r5, r2
    8dca:	469a      	mov	sl, r3
    8dcc:	4681      	mov	r9, r0
    8dce:	f003 f9b9 	bl	c144 <_localeconv_r>
    8dd2:	6800      	ldr	r0, [r0, #0]
    8dd4:	901d      	str	r0, [sp, #116]	; 0x74
    8dd6:	f1b9 0f00 	cmp.w	r9, #0
    8dda:	d004      	beq.n	8de6 <_vfprintf_r+0x2a>
    8ddc:	f8d9 3018 	ldr.w	r3, [r9, #24]
    8de0:	2b00      	cmp	r3, #0
    8de2:	f000 815a 	beq.w	909a <_vfprintf_r+0x2de>
    8de6:	f242 63d0 	movw	r3, #9936	; 0x26d0
    8dea:	f2c0 0301 	movt	r3, #1
    8dee:	429e      	cmp	r6, r3
    8df0:	bf08      	it	eq
    8df2:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    8df6:	d010      	beq.n	8e1a <_vfprintf_r+0x5e>
    8df8:	f242 63f0 	movw	r3, #9968	; 0x26f0
    8dfc:	f2c0 0301 	movt	r3, #1
    8e00:	429e      	cmp	r6, r3
    8e02:	bf08      	it	eq
    8e04:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    8e08:	d007      	beq.n	8e1a <_vfprintf_r+0x5e>
    8e0a:	f242 7310 	movw	r3, #10000	; 0x2710
    8e0e:	f2c0 0301 	movt	r3, #1
    8e12:	429e      	cmp	r6, r3
    8e14:	bf08      	it	eq
    8e16:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    8e1a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    8e1e:	fa1f f38c 	uxth.w	r3, ip
    8e22:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    8e26:	d109      	bne.n	8e3c <_vfprintf_r+0x80>
    8e28:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    8e2c:	6e72      	ldr	r2, [r6, #100]	; 0x64
    8e2e:	f8a6 c00c 	strh.w	ip, [r6, #12]
    8e32:	fa1f f38c 	uxth.w	r3, ip
    8e36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    8e3a:	6672      	str	r2, [r6, #100]	; 0x64
    8e3c:	f013 0f08 	tst.w	r3, #8
    8e40:	f001 8301 	beq.w	a446 <_vfprintf_r+0x168a>
    8e44:	6932      	ldr	r2, [r6, #16]
    8e46:	2a00      	cmp	r2, #0
    8e48:	f001 82fd 	beq.w	a446 <_vfprintf_r+0x168a>
    8e4c:	f003 031a 	and.w	r3, r3, #26
    8e50:	2b0a      	cmp	r3, #10
    8e52:	f000 80e0 	beq.w	9016 <_vfprintf_r+0x25a>
    8e56:	2200      	movs	r2, #0
    8e58:	9212      	str	r2, [sp, #72]	; 0x48
    8e5a:	921a      	str	r2, [sp, #104]	; 0x68
    8e5c:	2300      	movs	r3, #0
    8e5e:	921c      	str	r2, [sp, #112]	; 0x70
    8e60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8e64:	9211      	str	r2, [sp, #68]	; 0x44
    8e66:	3404      	adds	r4, #4
    8e68:	9219      	str	r2, [sp, #100]	; 0x64
    8e6a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    8e6e:	931b      	str	r3, [sp, #108]	; 0x6c
    8e70:	3204      	adds	r2, #4
    8e72:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    8e76:	3228      	adds	r2, #40	; 0x28
    8e78:	3303      	adds	r3, #3
    8e7a:	9218      	str	r2, [sp, #96]	; 0x60
    8e7c:	9307      	str	r3, [sp, #28]
    8e7e:	2300      	movs	r3, #0
    8e80:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    8e84:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8e88:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    8e8c:	782b      	ldrb	r3, [r5, #0]
    8e8e:	1e1a      	subs	r2, r3, #0
    8e90:	bf18      	it	ne
    8e92:	2201      	movne	r2, #1
    8e94:	2b25      	cmp	r3, #37	; 0x25
    8e96:	bf0c      	ite	eq
    8e98:	2200      	moveq	r2, #0
    8e9a:	f002 0201 	andne.w	r2, r2, #1
    8e9e:	b332      	cbz	r2, 8eee <_vfprintf_r+0x132>
    8ea0:	462f      	mov	r7, r5
    8ea2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    8ea6:	1e1a      	subs	r2, r3, #0
    8ea8:	bf18      	it	ne
    8eaa:	2201      	movne	r2, #1
    8eac:	2b25      	cmp	r3, #37	; 0x25
    8eae:	bf0c      	ite	eq
    8eb0:	2200      	moveq	r2, #0
    8eb2:	f002 0201 	andne.w	r2, r2, #1
    8eb6:	2a00      	cmp	r2, #0
    8eb8:	d1f3      	bne.n	8ea2 <_vfprintf_r+0xe6>
    8eba:	ebb7 0805 	subs.w	r8, r7, r5
    8ebe:	bf08      	it	eq
    8ec0:	463d      	moveq	r5, r7
    8ec2:	d014      	beq.n	8eee <_vfprintf_r+0x132>
    8ec4:	f8c4 8004 	str.w	r8, [r4, #4]
    8ec8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    8ecc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    8ed0:	3301      	adds	r3, #1
    8ed2:	6025      	str	r5, [r4, #0]
    8ed4:	2b07      	cmp	r3, #7
    8ed6:	4442      	add	r2, r8
    8ed8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8edc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    8ee0:	dc78      	bgt.n	8fd4 <_vfprintf_r+0x218>
    8ee2:	3408      	adds	r4, #8
    8ee4:	9811      	ldr	r0, [sp, #68]	; 0x44
    8ee6:	463d      	mov	r5, r7
    8ee8:	4440      	add	r0, r8
    8eea:	9011      	str	r0, [sp, #68]	; 0x44
    8eec:	783b      	ldrb	r3, [r7, #0]
    8eee:	2b00      	cmp	r3, #0
    8ef0:	d07c      	beq.n	8fec <_vfprintf_r+0x230>
    8ef2:	1c6b      	adds	r3, r5, #1
    8ef4:	f04f 37ff 	mov.w	r7, #4294967295
    8ef8:	202b      	movs	r0, #43	; 0x2b
    8efa:	f04f 0c20 	mov.w	ip, #32
    8efe:	2100      	movs	r1, #0
    8f00:	f04f 0200 	mov.w	r2, #0
    8f04:	910f      	str	r1, [sp, #60]	; 0x3c
    8f06:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    8f0a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    8f0e:	786a      	ldrb	r2, [r5, #1]
    8f10:	910a      	str	r1, [sp, #40]	; 0x28
    8f12:	1c5d      	adds	r5, r3, #1
    8f14:	f1a2 0320 	sub.w	r3, r2, #32
    8f18:	2b58      	cmp	r3, #88	; 0x58
    8f1a:	f200 8286 	bhi.w	942a <_vfprintf_r+0x66e>
    8f1e:	e8df f013 	tbh	[pc, r3, lsl #1]
    8f22:	0298      	.short	0x0298
    8f24:	02840284 	.word	0x02840284
    8f28:	028402a4 	.word	0x028402a4
    8f2c:	02840284 	.word	0x02840284
    8f30:	02840284 	.word	0x02840284
    8f34:	02ad0284 	.word	0x02ad0284
    8f38:	028402ba 	.word	0x028402ba
    8f3c:	02ca02c1 	.word	0x02ca02c1
    8f40:	02e70284 	.word	0x02e70284
    8f44:	02f002f0 	.word	0x02f002f0
    8f48:	02f002f0 	.word	0x02f002f0
    8f4c:	02f002f0 	.word	0x02f002f0
    8f50:	02f002f0 	.word	0x02f002f0
    8f54:	028402f0 	.word	0x028402f0
    8f58:	02840284 	.word	0x02840284
    8f5c:	02840284 	.word	0x02840284
    8f60:	02840284 	.word	0x02840284
    8f64:	02840284 	.word	0x02840284
    8f68:	03040284 	.word	0x03040284
    8f6c:	02840326 	.word	0x02840326
    8f70:	02840326 	.word	0x02840326
    8f74:	02840284 	.word	0x02840284
    8f78:	036a0284 	.word	0x036a0284
    8f7c:	02840284 	.word	0x02840284
    8f80:	02840481 	.word	0x02840481
    8f84:	02840284 	.word	0x02840284
    8f88:	02840284 	.word	0x02840284
    8f8c:	02840414 	.word	0x02840414
    8f90:	042f0284 	.word	0x042f0284
    8f94:	02840284 	.word	0x02840284
    8f98:	02840284 	.word	0x02840284
    8f9c:	02840284 	.word	0x02840284
    8fa0:	02840284 	.word	0x02840284
    8fa4:	02840284 	.word	0x02840284
    8fa8:	0465044f 	.word	0x0465044f
    8fac:	03260326 	.word	0x03260326
    8fb0:	03730326 	.word	0x03730326
    8fb4:	02840465 	.word	0x02840465
    8fb8:	03790284 	.word	0x03790284
    8fbc:	03850284 	.word	0x03850284
    8fc0:	03ad0396 	.word	0x03ad0396
    8fc4:	0284040a 	.word	0x0284040a
    8fc8:	028403cc 	.word	0x028403cc
    8fcc:	028403f4 	.word	0x028403f4
    8fd0:	00c00284 	.word	0x00c00284
    8fd4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8fd8:	4648      	mov	r0, r9
    8fda:	4631      	mov	r1, r6
    8fdc:	320c      	adds	r2, #12
    8fde:	f7ff fedf 	bl	8da0 <__sprint_r>
    8fe2:	b958      	cbnz	r0, 8ffc <_vfprintf_r+0x240>
    8fe4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8fe8:	3404      	adds	r4, #4
    8fea:	e77b      	b.n	8ee4 <_vfprintf_r+0x128>
    8fec:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    8ff0:	2b00      	cmp	r3, #0
    8ff2:	f041 8192 	bne.w	a31a <_vfprintf_r+0x155e>
    8ff6:	2300      	movs	r3, #0
    8ff8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8ffc:	89b3      	ldrh	r3, [r6, #12]
    8ffe:	f013 0f40 	tst.w	r3, #64	; 0x40
    9002:	d002      	beq.n	900a <_vfprintf_r+0x24e>
    9004:	f04f 30ff 	mov.w	r0, #4294967295
    9008:	9011      	str	r0, [sp, #68]	; 0x44
    900a:	9811      	ldr	r0, [sp, #68]	; 0x44
    900c:	b05f      	add	sp, #380	; 0x17c
    900e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    9012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9016:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    901a:	2b00      	cmp	r3, #0
    901c:	f6ff af1b 	blt.w	8e56 <_vfprintf_r+0x9a>
    9020:	6a37      	ldr	r7, [r6, #32]
    9022:	f02c 0c02 	bic.w	ip, ip, #2
    9026:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    902a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    902e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    9032:	340c      	adds	r4, #12
    9034:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    9038:	462a      	mov	r2, r5
    903a:	4653      	mov	r3, sl
    903c:	4648      	mov	r0, r9
    903e:	4621      	mov	r1, r4
    9040:	ad1f      	add	r5, sp, #124	; 0x7c
    9042:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    9046:	2700      	movs	r7, #0
    9048:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    904c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    9050:	f44f 6580 	mov.w	r5, #1024	; 0x400
    9054:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    9058:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    905c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    9060:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    9064:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    9068:	f7ff fea8 	bl	8dbc <_vfprintf_r>
    906c:	2800      	cmp	r0, #0
    906e:	9011      	str	r0, [sp, #68]	; 0x44
    9070:	db09      	blt.n	9086 <_vfprintf_r+0x2ca>
    9072:	4621      	mov	r1, r4
    9074:	4648      	mov	r0, r9
    9076:	f002 fb93 	bl	b7a0 <_fflush_r>
    907a:	9911      	ldr	r1, [sp, #68]	; 0x44
    907c:	42b8      	cmp	r0, r7
    907e:	bf18      	it	ne
    9080:	f04f 31ff 	movne.w	r1, #4294967295
    9084:	9111      	str	r1, [sp, #68]	; 0x44
    9086:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    908a:	f013 0f40 	tst.w	r3, #64	; 0x40
    908e:	d0bc      	beq.n	900a <_vfprintf_r+0x24e>
    9090:	89b3      	ldrh	r3, [r6, #12]
    9092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9096:	81b3      	strh	r3, [r6, #12]
    9098:	e7b7      	b.n	900a <_vfprintf_r+0x24e>
    909a:	4648      	mov	r0, r9
    909c:	f002 fcf0 	bl	ba80 <__sinit>
    90a0:	e6a1      	b.n	8de6 <_vfprintf_r+0x2a>
    90a2:	980a      	ldr	r0, [sp, #40]	; 0x28
    90a4:	f242 5c9c 	movw	ip, #9628	; 0x259c
    90a8:	f2c0 0c01 	movt	ip, #1
    90ac:	9216      	str	r2, [sp, #88]	; 0x58
    90ae:	f010 0f20 	tst.w	r0, #32
    90b2:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    90b6:	f000 836e 	beq.w	9796 <_vfprintf_r+0x9da>
    90ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
    90bc:	1dcb      	adds	r3, r1, #7
    90be:	f023 0307 	bic.w	r3, r3, #7
    90c2:	f103 0208 	add.w	r2, r3, #8
    90c6:	920b      	str	r2, [sp, #44]	; 0x2c
    90c8:	e9d3 ab00 	ldrd	sl, fp, [r3]
    90cc:	ea5a 020b 	orrs.w	r2, sl, fp
    90d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    90d2:	bf0c      	ite	eq
    90d4:	2200      	moveq	r2, #0
    90d6:	2201      	movne	r2, #1
    90d8:	4213      	tst	r3, r2
    90da:	f040 866b 	bne.w	9db4 <_vfprintf_r+0xff8>
    90de:	2302      	movs	r3, #2
    90e0:	f04f 0100 	mov.w	r1, #0
    90e4:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    90e8:	2f00      	cmp	r7, #0
    90ea:	bfa2      	ittt	ge
    90ec:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    90f0:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    90f4:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    90f8:	2f00      	cmp	r7, #0
    90fa:	bf18      	it	ne
    90fc:	f042 0201 	orrne.w	r2, r2, #1
    9100:	2a00      	cmp	r2, #0
    9102:	f000 841e 	beq.w	9942 <_vfprintf_r+0xb86>
    9106:	2b01      	cmp	r3, #1
    9108:	f000 85de 	beq.w	9cc8 <_vfprintf_r+0xf0c>
    910c:	2b02      	cmp	r3, #2
    910e:	f000 85c1 	beq.w	9c94 <_vfprintf_r+0xed8>
    9112:	9918      	ldr	r1, [sp, #96]	; 0x60
    9114:	9113      	str	r1, [sp, #76]	; 0x4c
    9116:	ea4f 08da 	mov.w	r8, sl, lsr #3
    911a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    911e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    9122:	f00a 0007 	and.w	r0, sl, #7
    9126:	46e3      	mov	fp, ip
    9128:	46c2      	mov	sl, r8
    912a:	3030      	adds	r0, #48	; 0x30
    912c:	ea5a 020b 	orrs.w	r2, sl, fp
    9130:	f801 0d01 	strb.w	r0, [r1, #-1]!
    9134:	d1ef      	bne.n	9116 <_vfprintf_r+0x35a>
    9136:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    913a:	9113      	str	r1, [sp, #76]	; 0x4c
    913c:	f01c 0f01 	tst.w	ip, #1
    9140:	f040 868c 	bne.w	9e5c <_vfprintf_r+0x10a0>
    9144:	9818      	ldr	r0, [sp, #96]	; 0x60
    9146:	1a40      	subs	r0, r0, r1
    9148:	9010      	str	r0, [sp, #64]	; 0x40
    914a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    914e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9150:	9717      	str	r7, [sp, #92]	; 0x5c
    9152:	42ba      	cmp	r2, r7
    9154:	bfb8      	it	lt
    9156:	463a      	movlt	r2, r7
    9158:	920c      	str	r2, [sp, #48]	; 0x30
    915a:	b113      	cbz	r3, 9162 <_vfprintf_r+0x3a6>
    915c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    915e:	3201      	adds	r2, #1
    9160:	920c      	str	r2, [sp, #48]	; 0x30
    9162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9164:	980a      	ldr	r0, [sp, #40]	; 0x28
    9166:	f013 0302 	ands.w	r3, r3, #2
    916a:	9315      	str	r3, [sp, #84]	; 0x54
    916c:	bf1e      	ittt	ne
    916e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    9172:	f10c 0c02 	addne.w	ip, ip, #2
    9176:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    917a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    917e:	9014      	str	r0, [sp, #80]	; 0x50
    9180:	d14d      	bne.n	921e <_vfprintf_r+0x462>
    9182:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9186:	1a8f      	subs	r7, r1, r2
    9188:	2f00      	cmp	r7, #0
    918a:	dd48      	ble.n	921e <_vfprintf_r+0x462>
    918c:	2f10      	cmp	r7, #16
    918e:	f242 5858 	movw	r8, #9560	; 0x2558
    9192:	bfd8      	it	le
    9194:	f2c0 0801 	movtle	r8, #1
    9198:	dd30      	ble.n	91fc <_vfprintf_r+0x440>
    919a:	f2c0 0801 	movt	r8, #1
    919e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    91a2:	4643      	mov	r3, r8
    91a4:	f04f 0a10 	mov.w	sl, #16
    91a8:	46a8      	mov	r8, r5
    91aa:	f10b 0b0c 	add.w	fp, fp, #12
    91ae:	461d      	mov	r5, r3
    91b0:	e002      	b.n	91b8 <_vfprintf_r+0x3fc>
    91b2:	3f10      	subs	r7, #16
    91b4:	2f10      	cmp	r7, #16
    91b6:	dd1e      	ble.n	91f6 <_vfprintf_r+0x43a>
    91b8:	f8c4 a004 	str.w	sl, [r4, #4]
    91bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    91c0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    91c4:	3301      	adds	r3, #1
    91c6:	6025      	str	r5, [r4, #0]
    91c8:	3210      	adds	r2, #16
    91ca:	2b07      	cmp	r3, #7
    91cc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    91d0:	f104 0408 	add.w	r4, r4, #8
    91d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    91d8:	ddeb      	ble.n	91b2 <_vfprintf_r+0x3f6>
    91da:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    91de:	4648      	mov	r0, r9
    91e0:	4631      	mov	r1, r6
    91e2:	465a      	mov	r2, fp
    91e4:	3404      	adds	r4, #4
    91e6:	f7ff fddb 	bl	8da0 <__sprint_r>
    91ea:	2800      	cmp	r0, #0
    91ec:	f47f af06 	bne.w	8ffc <_vfprintf_r+0x240>
    91f0:	3f10      	subs	r7, #16
    91f2:	2f10      	cmp	r7, #16
    91f4:	dce0      	bgt.n	91b8 <_vfprintf_r+0x3fc>
    91f6:	462b      	mov	r3, r5
    91f8:	4645      	mov	r5, r8
    91fa:	4698      	mov	r8, r3
    91fc:	6067      	str	r7, [r4, #4]
    91fe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9202:	f8c4 8000 	str.w	r8, [r4]
    9206:	1c5a      	adds	r2, r3, #1
    9208:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    920c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9210:	19db      	adds	r3, r3, r7
    9212:	2a07      	cmp	r2, #7
    9214:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    9218:	f300 858a 	bgt.w	9d30 <_vfprintf_r+0xf74>
    921c:	3408      	adds	r4, #8
    921e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    9222:	b19b      	cbz	r3, 924c <_vfprintf_r+0x490>
    9224:	2301      	movs	r3, #1
    9226:	6063      	str	r3, [r4, #4]
    9228:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    922c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    9230:	3207      	adds	r2, #7
    9232:	6022      	str	r2, [r4, #0]
    9234:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9238:	3301      	adds	r3, #1
    923a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    923e:	3201      	adds	r2, #1
    9240:	2b07      	cmp	r3, #7
    9242:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9246:	f300 84b6 	bgt.w	9bb6 <_vfprintf_r+0xdfa>
    924a:	3408      	adds	r4, #8
    924c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    924e:	b19b      	cbz	r3, 9278 <_vfprintf_r+0x4bc>
    9250:	2302      	movs	r3, #2
    9252:	6063      	str	r3, [r4, #4]
    9254:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9258:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    925c:	3204      	adds	r2, #4
    925e:	6022      	str	r2, [r4, #0]
    9260:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9264:	3301      	adds	r3, #1
    9266:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    926a:	3202      	adds	r2, #2
    926c:	2b07      	cmp	r3, #7
    926e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9272:	f300 84af 	bgt.w	9bd4 <_vfprintf_r+0xe18>
    9276:	3408      	adds	r4, #8
    9278:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    927c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    9280:	f000 8376 	beq.w	9970 <_vfprintf_r+0xbb4>
    9284:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    9286:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9288:	1a9f      	subs	r7, r3, r2
    928a:	2f00      	cmp	r7, #0
    928c:	dd43      	ble.n	9316 <_vfprintf_r+0x55a>
    928e:	2f10      	cmp	r7, #16
    9290:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 9e20 <_vfprintf_r+0x1064>
    9294:	dd2e      	ble.n	92f4 <_vfprintf_r+0x538>
    9296:	4643      	mov	r3, r8
    9298:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    929c:	46a8      	mov	r8, r5
    929e:	f04f 0a10 	mov.w	sl, #16
    92a2:	f10b 0b0c 	add.w	fp, fp, #12
    92a6:	461d      	mov	r5, r3
    92a8:	e002      	b.n	92b0 <_vfprintf_r+0x4f4>
    92aa:	3f10      	subs	r7, #16
    92ac:	2f10      	cmp	r7, #16
    92ae:	dd1e      	ble.n	92ee <_vfprintf_r+0x532>
    92b0:	f8c4 a004 	str.w	sl, [r4, #4]
    92b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    92b8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    92bc:	3301      	adds	r3, #1
    92be:	6025      	str	r5, [r4, #0]
    92c0:	3210      	adds	r2, #16
    92c2:	2b07      	cmp	r3, #7
    92c4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    92c8:	f104 0408 	add.w	r4, r4, #8
    92cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    92d0:	ddeb      	ble.n	92aa <_vfprintf_r+0x4ee>
    92d2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    92d6:	4648      	mov	r0, r9
    92d8:	4631      	mov	r1, r6
    92da:	465a      	mov	r2, fp
    92dc:	3404      	adds	r4, #4
    92de:	f7ff fd5f 	bl	8da0 <__sprint_r>
    92e2:	2800      	cmp	r0, #0
    92e4:	f47f ae8a 	bne.w	8ffc <_vfprintf_r+0x240>
    92e8:	3f10      	subs	r7, #16
    92ea:	2f10      	cmp	r7, #16
    92ec:	dce0      	bgt.n	92b0 <_vfprintf_r+0x4f4>
    92ee:	462b      	mov	r3, r5
    92f0:	4645      	mov	r5, r8
    92f2:	4698      	mov	r8, r3
    92f4:	6067      	str	r7, [r4, #4]
    92f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    92fa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    92fe:	3301      	adds	r3, #1
    9300:	f8c4 8000 	str.w	r8, [r4]
    9304:	19d2      	adds	r2, r2, r7
    9306:	2b07      	cmp	r3, #7
    9308:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    930c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9310:	f300 8442 	bgt.w	9b98 <_vfprintf_r+0xddc>
    9314:	3408      	adds	r4, #8
    9316:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    931a:	f41c 7f80 	tst.w	ip, #256	; 0x100
    931e:	f040 829d 	bne.w	985c <_vfprintf_r+0xaa0>
    9322:	9810      	ldr	r0, [sp, #64]	; 0x40
    9324:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9326:	6060      	str	r0, [r4, #4]
    9328:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    932c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9330:	3301      	adds	r3, #1
    9332:	6021      	str	r1, [r4, #0]
    9334:	1812      	adds	r2, r2, r0
    9336:	2b07      	cmp	r3, #7
    9338:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    933c:	bfd8      	it	le
    933e:	f104 0308 	addle.w	r3, r4, #8
    9342:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9346:	f300 839b 	bgt.w	9a80 <_vfprintf_r+0xcc4>
    934a:	990a      	ldr	r1, [sp, #40]	; 0x28
    934c:	f011 0f04 	tst.w	r1, #4
    9350:	d055      	beq.n	93fe <_vfprintf_r+0x642>
    9352:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9354:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9358:	ebcc 0702 	rsb	r7, ip, r2
    935c:	2f00      	cmp	r7, #0
    935e:	dd4e      	ble.n	93fe <_vfprintf_r+0x642>
    9360:	2f10      	cmp	r7, #16
    9362:	f242 5858 	movw	r8, #9560	; 0x2558
    9366:	bfd8      	it	le
    9368:	f2c0 0801 	movtle	r8, #1
    936c:	dd2e      	ble.n	93cc <_vfprintf_r+0x610>
    936e:	f2c0 0801 	movt	r8, #1
    9372:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    9376:	4642      	mov	r2, r8
    9378:	2410      	movs	r4, #16
    937a:	46a8      	mov	r8, r5
    937c:	f10a 0a0c 	add.w	sl, sl, #12
    9380:	4615      	mov	r5, r2
    9382:	e002      	b.n	938a <_vfprintf_r+0x5ce>
    9384:	3f10      	subs	r7, #16
    9386:	2f10      	cmp	r7, #16
    9388:	dd1d      	ble.n	93c6 <_vfprintf_r+0x60a>
    938a:	605c      	str	r4, [r3, #4]
    938c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9390:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9394:	3201      	adds	r2, #1
    9396:	601d      	str	r5, [r3, #0]
    9398:	3110      	adds	r1, #16
    939a:	2a07      	cmp	r2, #7
    939c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    93a0:	f103 0308 	add.w	r3, r3, #8
    93a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    93a8:	ddec      	ble.n	9384 <_vfprintf_r+0x5c8>
    93aa:	4648      	mov	r0, r9
    93ac:	4631      	mov	r1, r6
    93ae:	4652      	mov	r2, sl
    93b0:	f7ff fcf6 	bl	8da0 <__sprint_r>
    93b4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    93b8:	3304      	adds	r3, #4
    93ba:	2800      	cmp	r0, #0
    93bc:	f47f ae1e 	bne.w	8ffc <_vfprintf_r+0x240>
    93c0:	3f10      	subs	r7, #16
    93c2:	2f10      	cmp	r7, #16
    93c4:	dce1      	bgt.n	938a <_vfprintf_r+0x5ce>
    93c6:	462a      	mov	r2, r5
    93c8:	4645      	mov	r5, r8
    93ca:	4690      	mov	r8, r2
    93cc:	605f      	str	r7, [r3, #4]
    93ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    93d2:	f8c3 8000 	str.w	r8, [r3]
    93d6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    93da:	3201      	adds	r2, #1
    93dc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    93e0:	18fb      	adds	r3, r7, r3
    93e2:	2a07      	cmp	r2, #7
    93e4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    93e8:	dd0b      	ble.n	9402 <_vfprintf_r+0x646>
    93ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    93ee:	4648      	mov	r0, r9
    93f0:	4631      	mov	r1, r6
    93f2:	320c      	adds	r2, #12
    93f4:	f7ff fcd4 	bl	8da0 <__sprint_r>
    93f8:	2800      	cmp	r0, #0
    93fa:	f47f adff 	bne.w	8ffc <_vfprintf_r+0x240>
    93fe:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    9402:	9811      	ldr	r0, [sp, #68]	; 0x44
    9404:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9406:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9408:	428a      	cmp	r2, r1
    940a:	bfac      	ite	ge
    940c:	1880      	addge	r0, r0, r2
    940e:	1840      	addlt	r0, r0, r1
    9410:	9011      	str	r0, [sp, #68]	; 0x44
    9412:	2b00      	cmp	r3, #0
    9414:	f040 8342 	bne.w	9a9c <_vfprintf_r+0xce0>
    9418:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    941c:	2300      	movs	r3, #0
    941e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    9422:	3404      	adds	r4, #4
    9424:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9428:	e530      	b.n	8e8c <_vfprintf_r+0xd0>
    942a:	9216      	str	r2, [sp, #88]	; 0x58
    942c:	2a00      	cmp	r2, #0
    942e:	f43f addd 	beq.w	8fec <_vfprintf_r+0x230>
    9432:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    9436:	2301      	movs	r3, #1
    9438:	f04f 0c00 	mov.w	ip, #0
    943c:	3004      	adds	r0, #4
    943e:	930c      	str	r3, [sp, #48]	; 0x30
    9440:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    9444:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    9448:	9013      	str	r0, [sp, #76]	; 0x4c
    944a:	9310      	str	r3, [sp, #64]	; 0x40
    944c:	2100      	movs	r1, #0
    944e:	9117      	str	r1, [sp, #92]	; 0x5c
    9450:	e687      	b.n	9162 <_vfprintf_r+0x3a6>
    9452:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    9456:	2b00      	cmp	r3, #0
    9458:	f040 852b 	bne.w	9eb2 <_vfprintf_r+0x10f6>
    945c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    945e:	462b      	mov	r3, r5
    9460:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    9464:	782a      	ldrb	r2, [r5, #0]
    9466:	910b      	str	r1, [sp, #44]	; 0x2c
    9468:	e553      	b.n	8f12 <_vfprintf_r+0x156>
    946a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    946c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    946e:	f043 0301 	orr.w	r3, r3, #1
    9472:	930a      	str	r3, [sp, #40]	; 0x28
    9474:	462b      	mov	r3, r5
    9476:	782a      	ldrb	r2, [r5, #0]
    9478:	910b      	str	r1, [sp, #44]	; 0x2c
    947a:	e54a      	b.n	8f12 <_vfprintf_r+0x156>
    947c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    947e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9480:	6809      	ldr	r1, [r1, #0]
    9482:	910f      	str	r1, [sp, #60]	; 0x3c
    9484:	1d11      	adds	r1, r2, #4
    9486:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9488:	2b00      	cmp	r3, #0
    948a:	f2c0 8780 	blt.w	a38e <_vfprintf_r+0x15d2>
    948e:	782a      	ldrb	r2, [r5, #0]
    9490:	462b      	mov	r3, r5
    9492:	910b      	str	r1, [sp, #44]	; 0x2c
    9494:	e53d      	b.n	8f12 <_vfprintf_r+0x156>
    9496:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9498:	462b      	mov	r3, r5
    949a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    949e:	782a      	ldrb	r2, [r5, #0]
    94a0:	910b      	str	r1, [sp, #44]	; 0x2c
    94a2:	e536      	b.n	8f12 <_vfprintf_r+0x156>
    94a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    94a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    94a8:	f043 0304 	orr.w	r3, r3, #4
    94ac:	930a      	str	r3, [sp, #40]	; 0x28
    94ae:	462b      	mov	r3, r5
    94b0:	782a      	ldrb	r2, [r5, #0]
    94b2:	910b      	str	r1, [sp, #44]	; 0x2c
    94b4:	e52d      	b.n	8f12 <_vfprintf_r+0x156>
    94b6:	462b      	mov	r3, r5
    94b8:	f813 2b01 	ldrb.w	r2, [r3], #1
    94bc:	2a2a      	cmp	r2, #42	; 0x2a
    94be:	f001 80cd 	beq.w	a65c <_vfprintf_r+0x18a0>
    94c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    94c6:	2909      	cmp	r1, #9
    94c8:	f201 8037 	bhi.w	a53a <_vfprintf_r+0x177e>
    94cc:	3502      	adds	r5, #2
    94ce:	2700      	movs	r7, #0
    94d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    94d4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    94d8:	462b      	mov	r3, r5
    94da:	3501      	adds	r5, #1
    94dc:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    94e0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    94e4:	2909      	cmp	r1, #9
    94e6:	d9f3      	bls.n	94d0 <_vfprintf_r+0x714>
    94e8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    94ec:	461d      	mov	r5, r3
    94ee:	e511      	b.n	8f14 <_vfprintf_r+0x158>
    94f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    94f2:	462b      	mov	r3, r5
    94f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    94f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    94fa:	920a      	str	r2, [sp, #40]	; 0x28
    94fc:	782a      	ldrb	r2, [r5, #0]
    94fe:	910b      	str	r1, [sp, #44]	; 0x2c
    9500:	e507      	b.n	8f12 <_vfprintf_r+0x156>
    9502:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    9506:	f04f 0800 	mov.w	r8, #0
    950a:	462b      	mov	r3, r5
    950c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    9510:	f813 2b01 	ldrb.w	r2, [r3], #1
    9514:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    9518:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    951c:	461d      	mov	r5, r3
    951e:	2909      	cmp	r1, #9
    9520:	d9f3      	bls.n	950a <_vfprintf_r+0x74e>
    9522:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    9526:	461d      	mov	r5, r3
    9528:	e4f4      	b.n	8f14 <_vfprintf_r+0x158>
    952a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    952c:	9216      	str	r2, [sp, #88]	; 0x58
    952e:	f043 0310 	orr.w	r3, r3, #16
    9532:	930a      	str	r3, [sp, #40]	; 0x28
    9534:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    9538:	f01c 0f20 	tst.w	ip, #32
    953c:	f000 815d 	beq.w	97fa <_vfprintf_r+0xa3e>
    9540:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9542:	1dc3      	adds	r3, r0, #7
    9544:	f023 0307 	bic.w	r3, r3, #7
    9548:	f103 0108 	add.w	r1, r3, #8
    954c:	910b      	str	r1, [sp, #44]	; 0x2c
    954e:	e9d3 ab00 	ldrd	sl, fp, [r3]
    9552:	f1ba 0f00 	cmp.w	sl, #0
    9556:	f17b 0200 	sbcs.w	r2, fp, #0
    955a:	f2c0 849b 	blt.w	9e94 <_vfprintf_r+0x10d8>
    955e:	ea5a 030b 	orrs.w	r3, sl, fp
    9562:	f04f 0301 	mov.w	r3, #1
    9566:	bf0c      	ite	eq
    9568:	2200      	moveq	r2, #0
    956a:	2201      	movne	r2, #1
    956c:	e5bc      	b.n	90e8 <_vfprintf_r+0x32c>
    956e:	980a      	ldr	r0, [sp, #40]	; 0x28
    9570:	9216      	str	r2, [sp, #88]	; 0x58
    9572:	f010 0f08 	tst.w	r0, #8
    9576:	f000 84ed 	beq.w	9f54 <_vfprintf_r+0x1198>
    957a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    957c:	1dcb      	adds	r3, r1, #7
    957e:	f023 0307 	bic.w	r3, r3, #7
    9582:	f103 0208 	add.w	r2, r3, #8
    9586:	920b      	str	r2, [sp, #44]	; 0x2c
    9588:	f8d3 8004 	ldr.w	r8, [r3, #4]
    958c:	f8d3 a000 	ldr.w	sl, [r3]
    9590:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    9594:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    9598:	4650      	mov	r0, sl
    959a:	4641      	mov	r1, r8
    959c:	f004 f9f2 	bl	d984 <__isinfd>
    95a0:	4683      	mov	fp, r0
    95a2:	2800      	cmp	r0, #0
    95a4:	f000 8599 	beq.w	a0da <_vfprintf_r+0x131e>
    95a8:	4650      	mov	r0, sl
    95aa:	2200      	movs	r2, #0
    95ac:	2300      	movs	r3, #0
    95ae:	4641      	mov	r1, r8
    95b0:	f008 f8d4 	bl	1175c <__aeabi_dcmplt>
    95b4:	2800      	cmp	r0, #0
    95b6:	f040 850b 	bne.w	9fd0 <_vfprintf_r+0x1214>
    95ba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    95be:	f242 5190 	movw	r1, #9616	; 0x2590
    95c2:	f242 528c 	movw	r2, #9612	; 0x258c
    95c6:	9816      	ldr	r0, [sp, #88]	; 0x58
    95c8:	f2c0 0101 	movt	r1, #1
    95cc:	f2c0 0201 	movt	r2, #1
    95d0:	f04f 0c03 	mov.w	ip, #3
    95d4:	2847      	cmp	r0, #71	; 0x47
    95d6:	bfd8      	it	le
    95d8:	4611      	movle	r1, r2
    95da:	9113      	str	r1, [sp, #76]	; 0x4c
    95dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    95de:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    95e2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    95e6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    95ea:	910a      	str	r1, [sp, #40]	; 0x28
    95ec:	f04f 0c00 	mov.w	ip, #0
    95f0:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    95f4:	e5b1      	b.n	915a <_vfprintf_r+0x39e>
    95f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    95f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    95fa:	f043 0308 	orr.w	r3, r3, #8
    95fe:	930a      	str	r3, [sp, #40]	; 0x28
    9600:	462b      	mov	r3, r5
    9602:	782a      	ldrb	r2, [r5, #0]
    9604:	910b      	str	r1, [sp, #44]	; 0x2c
    9606:	e484      	b.n	8f12 <_vfprintf_r+0x156>
    9608:	990a      	ldr	r1, [sp, #40]	; 0x28
    960a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    960e:	910a      	str	r1, [sp, #40]	; 0x28
    9610:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9612:	e73c      	b.n	948e <_vfprintf_r+0x6d2>
    9614:	782a      	ldrb	r2, [r5, #0]
    9616:	2a6c      	cmp	r2, #108	; 0x6c
    9618:	f000 8555 	beq.w	a0c6 <_vfprintf_r+0x130a>
    961c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    961e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9620:	910b      	str	r1, [sp, #44]	; 0x2c
    9622:	f043 0310 	orr.w	r3, r3, #16
    9626:	930a      	str	r3, [sp, #40]	; 0x28
    9628:	462b      	mov	r3, r5
    962a:	e472      	b.n	8f12 <_vfprintf_r+0x156>
    962c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    962e:	f012 0f20 	tst.w	r2, #32
    9632:	f000 8482 	beq.w	9f3a <_vfprintf_r+0x117e>
    9636:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9638:	9a11      	ldr	r2, [sp, #68]	; 0x44
    963a:	6803      	ldr	r3, [r0, #0]
    963c:	4610      	mov	r0, r2
    963e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    9642:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9644:	e9c3 0100 	strd	r0, r1, [r3]
    9648:	f102 0a04 	add.w	sl, r2, #4
    964c:	e41e      	b.n	8e8c <_vfprintf_r+0xd0>
    964e:	9216      	str	r2, [sp, #88]	; 0x58
    9650:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9652:	f012 0320 	ands.w	r3, r2, #32
    9656:	f000 80ef 	beq.w	9838 <_vfprintf_r+0xa7c>
    965a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    965c:	1dda      	adds	r2, r3, #7
    965e:	2300      	movs	r3, #0
    9660:	f022 0207 	bic.w	r2, r2, #7
    9664:	f102 0c08 	add.w	ip, r2, #8
    9668:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    966c:	e9d2 ab00 	ldrd	sl, fp, [r2]
    9670:	ea5a 000b 	orrs.w	r0, sl, fp
    9674:	bf0c      	ite	eq
    9676:	2200      	moveq	r2, #0
    9678:	2201      	movne	r2, #1
    967a:	e531      	b.n	90e0 <_vfprintf_r+0x324>
    967c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    967e:	2178      	movs	r1, #120	; 0x78
    9680:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    9684:	9116      	str	r1, [sp, #88]	; 0x58
    9686:	6803      	ldr	r3, [r0, #0]
    9688:	f242 509c 	movw	r0, #9628	; 0x259c
    968c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    9690:	2130      	movs	r1, #48	; 0x30
    9692:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    9696:	f04c 0c02 	orr.w	ip, ip, #2
    969a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    969c:	1e1a      	subs	r2, r3, #0
    969e:	bf18      	it	ne
    96a0:	2201      	movne	r2, #1
    96a2:	f2c0 0001 	movt	r0, #1
    96a6:	469a      	mov	sl, r3
    96a8:	f04f 0b00 	mov.w	fp, #0
    96ac:	3104      	adds	r1, #4
    96ae:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    96b2:	9019      	str	r0, [sp, #100]	; 0x64
    96b4:	2302      	movs	r3, #2
    96b6:	910b      	str	r1, [sp, #44]	; 0x2c
    96b8:	e512      	b.n	90e0 <_vfprintf_r+0x324>
    96ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    96bc:	9216      	str	r2, [sp, #88]	; 0x58
    96be:	f04f 0200 	mov.w	r2, #0
    96c2:	1d18      	adds	r0, r3, #4
    96c4:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    96c8:	681b      	ldr	r3, [r3, #0]
    96ca:	900b      	str	r0, [sp, #44]	; 0x2c
    96cc:	9313      	str	r3, [sp, #76]	; 0x4c
    96ce:	2b00      	cmp	r3, #0
    96d0:	f000 86c6 	beq.w	a460 <_vfprintf_r+0x16a4>
    96d4:	2f00      	cmp	r7, #0
    96d6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    96d8:	f2c0 868f 	blt.w	a3fa <_vfprintf_r+0x163e>
    96dc:	2100      	movs	r1, #0
    96de:	463a      	mov	r2, r7
    96e0:	f003 f8fe 	bl	c8e0 <memchr>
    96e4:	4603      	mov	r3, r0
    96e6:	2800      	cmp	r0, #0
    96e8:	f000 86f5 	beq.w	a4d6 <_vfprintf_r+0x171a>
    96ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
    96ee:	1a1b      	subs	r3, r3, r0
    96f0:	9310      	str	r3, [sp, #64]	; 0x40
    96f2:	42bb      	cmp	r3, r7
    96f4:	f340 85be 	ble.w	a274 <_vfprintf_r+0x14b8>
    96f8:	9710      	str	r7, [sp, #64]	; 0x40
    96fa:	2100      	movs	r1, #0
    96fc:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    9700:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    9704:	970c      	str	r7, [sp, #48]	; 0x30
    9706:	9117      	str	r1, [sp, #92]	; 0x5c
    9708:	e527      	b.n	915a <_vfprintf_r+0x39e>
    970a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    970e:	9216      	str	r2, [sp, #88]	; 0x58
    9710:	f01c 0f20 	tst.w	ip, #32
    9714:	d023      	beq.n	975e <_vfprintf_r+0x9a2>
    9716:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9718:	2301      	movs	r3, #1
    971a:	1dc2      	adds	r2, r0, #7
    971c:	f022 0207 	bic.w	r2, r2, #7
    9720:	f102 0108 	add.w	r1, r2, #8
    9724:	910b      	str	r1, [sp, #44]	; 0x2c
    9726:	e9d2 ab00 	ldrd	sl, fp, [r2]
    972a:	ea5a 020b 	orrs.w	r2, sl, fp
    972e:	bf0c      	ite	eq
    9730:	2200      	moveq	r2, #0
    9732:	2201      	movne	r2, #1
    9734:	e4d4      	b.n	90e0 <_vfprintf_r+0x324>
    9736:	990a      	ldr	r1, [sp, #40]	; 0x28
    9738:	462b      	mov	r3, r5
    973a:	f041 0120 	orr.w	r1, r1, #32
    973e:	910a      	str	r1, [sp, #40]	; 0x28
    9740:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9742:	782a      	ldrb	r2, [r5, #0]
    9744:	910b      	str	r1, [sp, #44]	; 0x2c
    9746:	f7ff bbe4 	b.w	8f12 <_vfprintf_r+0x156>
    974a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    974c:	9216      	str	r2, [sp, #88]	; 0x58
    974e:	f043 0310 	orr.w	r3, r3, #16
    9752:	930a      	str	r3, [sp, #40]	; 0x28
    9754:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    9758:	f01c 0f20 	tst.w	ip, #32
    975c:	d1db      	bne.n	9716 <_vfprintf_r+0x95a>
    975e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9760:	f013 0f10 	tst.w	r3, #16
    9764:	f000 83d5 	beq.w	9f12 <_vfprintf_r+0x1156>
    9768:	980b      	ldr	r0, [sp, #44]	; 0x2c
    976a:	2301      	movs	r3, #1
    976c:	1d02      	adds	r2, r0, #4
    976e:	920b      	str	r2, [sp, #44]	; 0x2c
    9770:	6801      	ldr	r1, [r0, #0]
    9772:	1e0a      	subs	r2, r1, #0
    9774:	bf18      	it	ne
    9776:	2201      	movne	r2, #1
    9778:	468a      	mov	sl, r1
    977a:	f04f 0b00 	mov.w	fp, #0
    977e:	e4af      	b.n	90e0 <_vfprintf_r+0x324>
    9780:	980a      	ldr	r0, [sp, #40]	; 0x28
    9782:	9216      	str	r2, [sp, #88]	; 0x58
    9784:	f242 5278 	movw	r2, #9592	; 0x2578
    9788:	f010 0f20 	tst.w	r0, #32
    978c:	f2c0 0201 	movt	r2, #1
    9790:	9219      	str	r2, [sp, #100]	; 0x64
    9792:	f47f ac92 	bne.w	90ba <_vfprintf_r+0x2fe>
    9796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9798:	f013 0f10 	tst.w	r3, #16
    979c:	f040 831a 	bne.w	9dd4 <_vfprintf_r+0x1018>
    97a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    97a2:	f012 0f40 	tst.w	r2, #64	; 0x40
    97a6:	f000 8315 	beq.w	9dd4 <_vfprintf_r+0x1018>
    97aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    97ac:	f103 0c04 	add.w	ip, r3, #4
    97b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    97b4:	f8b3 a000 	ldrh.w	sl, [r3]
    97b8:	46d2      	mov	sl, sl
    97ba:	f04f 0b00 	mov.w	fp, #0
    97be:	e485      	b.n	90cc <_vfprintf_r+0x310>
    97c0:	9216      	str	r2, [sp, #88]	; 0x58
    97c2:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    97c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    97c8:	f04f 0c01 	mov.w	ip, #1
    97cc:	f04f 0000 	mov.w	r0, #0
    97d0:	3104      	adds	r1, #4
    97d2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    97d6:	6813      	ldr	r3, [r2, #0]
    97d8:	3204      	adds	r2, #4
    97da:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    97de:	920b      	str	r2, [sp, #44]	; 0x2c
    97e0:	9113      	str	r1, [sp, #76]	; 0x4c
    97e2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    97e6:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    97ea:	e62f      	b.n	944c <_vfprintf_r+0x690>
    97ec:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    97f0:	9216      	str	r2, [sp, #88]	; 0x58
    97f2:	f01c 0f20 	tst.w	ip, #32
    97f6:	f47f aea3 	bne.w	9540 <_vfprintf_r+0x784>
    97fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    97fc:	f012 0f10 	tst.w	r2, #16
    9800:	f040 82f1 	bne.w	9de6 <_vfprintf_r+0x102a>
    9804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9806:	f012 0f40 	tst.w	r2, #64	; 0x40
    980a:	f000 82ec 	beq.w	9de6 <_vfprintf_r+0x102a>
    980e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    9810:	f103 0c04 	add.w	ip, r3, #4
    9814:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    9818:	f9b3 a000 	ldrsh.w	sl, [r3]
    981c:	46d2      	mov	sl, sl
    981e:	ea4f 7bea 	mov.w	fp, sl, asr #31
    9822:	e696      	b.n	9552 <_vfprintf_r+0x796>
    9824:	990a      	ldr	r1, [sp, #40]	; 0x28
    9826:	9216      	str	r2, [sp, #88]	; 0x58
    9828:	f041 0110 	orr.w	r1, r1, #16
    982c:	910a      	str	r1, [sp, #40]	; 0x28
    982e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9830:	f012 0320 	ands.w	r3, r2, #32
    9834:	f47f af11 	bne.w	965a <_vfprintf_r+0x89e>
    9838:	990a      	ldr	r1, [sp, #40]	; 0x28
    983a:	f011 0210 	ands.w	r2, r1, #16
    983e:	f000 8354 	beq.w	9eea <_vfprintf_r+0x112e>
    9842:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9844:	f102 0c04 	add.w	ip, r2, #4
    9848:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    984c:	6811      	ldr	r1, [r2, #0]
    984e:	1e0a      	subs	r2, r1, #0
    9850:	bf18      	it	ne
    9852:	2201      	movne	r2, #1
    9854:	468a      	mov	sl, r1
    9856:	f04f 0b00 	mov.w	fp, #0
    985a:	e441      	b.n	90e0 <_vfprintf_r+0x324>
    985c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    985e:	2a65      	cmp	r2, #101	; 0x65
    9860:	f340 8128 	ble.w	9ab4 <_vfprintf_r+0xcf8>
    9864:	9812      	ldr	r0, [sp, #72]	; 0x48
    9866:	2200      	movs	r2, #0
    9868:	2300      	movs	r3, #0
    986a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    986c:	f007 ff6c 	bl	11748 <__aeabi_dcmpeq>
    9870:	2800      	cmp	r0, #0
    9872:	f000 81be 	beq.w	9bf2 <_vfprintf_r+0xe36>
    9876:	2301      	movs	r3, #1
    9878:	6063      	str	r3, [r4, #4]
    987a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    987e:	f242 53b8 	movw	r3, #9656	; 0x25b8
    9882:	f2c0 0301 	movt	r3, #1
    9886:	6023      	str	r3, [r4, #0]
    9888:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    988c:	3201      	adds	r2, #1
    988e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9892:	3301      	adds	r3, #1
    9894:	2a07      	cmp	r2, #7
    9896:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    989a:	bfd8      	it	le
    989c:	f104 0308 	addle.w	r3, r4, #8
    98a0:	f300 839b 	bgt.w	9fda <_vfprintf_r+0x121e>
    98a4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    98a8:	981a      	ldr	r0, [sp, #104]	; 0x68
    98aa:	4282      	cmp	r2, r0
    98ac:	db04      	blt.n	98b8 <_vfprintf_r+0xafc>
    98ae:	990a      	ldr	r1, [sp, #40]	; 0x28
    98b0:	f011 0f01 	tst.w	r1, #1
    98b4:	f43f ad49 	beq.w	934a <_vfprintf_r+0x58e>
    98b8:	2201      	movs	r2, #1
    98ba:	605a      	str	r2, [r3, #4]
    98bc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    98c0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    98c4:	3201      	adds	r2, #1
    98c6:	981d      	ldr	r0, [sp, #116]	; 0x74
    98c8:	3101      	adds	r1, #1
    98ca:	2a07      	cmp	r2, #7
    98cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    98d0:	6018      	str	r0, [r3, #0]
    98d2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    98d6:	f300 855f 	bgt.w	a398 <_vfprintf_r+0x15dc>
    98da:	3308      	adds	r3, #8
    98dc:	991a      	ldr	r1, [sp, #104]	; 0x68
    98de:	1e4f      	subs	r7, r1, #1
    98e0:	2f00      	cmp	r7, #0
    98e2:	f77f ad32 	ble.w	934a <_vfprintf_r+0x58e>
    98e6:	2f10      	cmp	r7, #16
    98e8:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 9e20 <_vfprintf_r+0x1064>
    98ec:	f340 82ea 	ble.w	9ec4 <_vfprintf_r+0x1108>
    98f0:	4642      	mov	r2, r8
    98f2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    98f6:	46a8      	mov	r8, r5
    98f8:	2410      	movs	r4, #16
    98fa:	f10a 0a0c 	add.w	sl, sl, #12
    98fe:	4615      	mov	r5, r2
    9900:	e003      	b.n	990a <_vfprintf_r+0xb4e>
    9902:	3f10      	subs	r7, #16
    9904:	2f10      	cmp	r7, #16
    9906:	f340 82da 	ble.w	9ebe <_vfprintf_r+0x1102>
    990a:	605c      	str	r4, [r3, #4]
    990c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9910:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9914:	3201      	adds	r2, #1
    9916:	601d      	str	r5, [r3, #0]
    9918:	3110      	adds	r1, #16
    991a:	2a07      	cmp	r2, #7
    991c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9920:	f103 0308 	add.w	r3, r3, #8
    9924:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9928:	ddeb      	ble.n	9902 <_vfprintf_r+0xb46>
    992a:	4648      	mov	r0, r9
    992c:	4631      	mov	r1, r6
    992e:	4652      	mov	r2, sl
    9930:	f7ff fa36 	bl	8da0 <__sprint_r>
    9934:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9938:	3304      	adds	r3, #4
    993a:	2800      	cmp	r0, #0
    993c:	d0e1      	beq.n	9902 <_vfprintf_r+0xb46>
    993e:	f7ff bb5d 	b.w	8ffc <_vfprintf_r+0x240>
    9942:	b97b      	cbnz	r3, 9964 <_vfprintf_r+0xba8>
    9944:	990a      	ldr	r1, [sp, #40]	; 0x28
    9946:	f011 0f01 	tst.w	r1, #1
    994a:	d00b      	beq.n	9964 <_vfprintf_r+0xba8>
    994c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    9950:	2330      	movs	r3, #48	; 0x30
    9952:	3204      	adds	r2, #4
    9954:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    9958:	3227      	adds	r2, #39	; 0x27
    995a:	2301      	movs	r3, #1
    995c:	9213      	str	r2, [sp, #76]	; 0x4c
    995e:	9310      	str	r3, [sp, #64]	; 0x40
    9960:	f7ff bbf3 	b.w	914a <_vfprintf_r+0x38e>
    9964:	9818      	ldr	r0, [sp, #96]	; 0x60
    9966:	2100      	movs	r1, #0
    9968:	9110      	str	r1, [sp, #64]	; 0x40
    996a:	9013      	str	r0, [sp, #76]	; 0x4c
    996c:	f7ff bbed 	b.w	914a <_vfprintf_r+0x38e>
    9970:	980f      	ldr	r0, [sp, #60]	; 0x3c
    9972:	990c      	ldr	r1, [sp, #48]	; 0x30
    9974:	1a47      	subs	r7, r0, r1
    9976:	2f00      	cmp	r7, #0
    9978:	f77f ac84 	ble.w	9284 <_vfprintf_r+0x4c8>
    997c:	2f10      	cmp	r7, #16
    997e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 9e20 <_vfprintf_r+0x1064>
    9982:	dd2e      	ble.n	99e2 <_vfprintf_r+0xc26>
    9984:	4643      	mov	r3, r8
    9986:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    998a:	46a8      	mov	r8, r5
    998c:	f04f 0a10 	mov.w	sl, #16
    9990:	f10b 0b0c 	add.w	fp, fp, #12
    9994:	461d      	mov	r5, r3
    9996:	e002      	b.n	999e <_vfprintf_r+0xbe2>
    9998:	3f10      	subs	r7, #16
    999a:	2f10      	cmp	r7, #16
    999c:	dd1e      	ble.n	99dc <_vfprintf_r+0xc20>
    999e:	f8c4 a004 	str.w	sl, [r4, #4]
    99a2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    99a6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    99aa:	3301      	adds	r3, #1
    99ac:	6025      	str	r5, [r4, #0]
    99ae:	3210      	adds	r2, #16
    99b0:	2b07      	cmp	r3, #7
    99b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    99b6:	f104 0408 	add.w	r4, r4, #8
    99ba:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    99be:	ddeb      	ble.n	9998 <_vfprintf_r+0xbdc>
    99c0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    99c4:	4648      	mov	r0, r9
    99c6:	4631      	mov	r1, r6
    99c8:	465a      	mov	r2, fp
    99ca:	3404      	adds	r4, #4
    99cc:	f7ff f9e8 	bl	8da0 <__sprint_r>
    99d0:	2800      	cmp	r0, #0
    99d2:	f47f ab13 	bne.w	8ffc <_vfprintf_r+0x240>
    99d6:	3f10      	subs	r7, #16
    99d8:	2f10      	cmp	r7, #16
    99da:	dce0      	bgt.n	999e <_vfprintf_r+0xbe2>
    99dc:	462b      	mov	r3, r5
    99de:	4645      	mov	r5, r8
    99e0:	4698      	mov	r8, r3
    99e2:	6067      	str	r7, [r4, #4]
    99e4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    99e8:	f8c4 8000 	str.w	r8, [r4]
    99ec:	1c5a      	adds	r2, r3, #1
    99ee:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    99f2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    99f6:	19db      	adds	r3, r3, r7
    99f8:	2a07      	cmp	r2, #7
    99fa:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    99fe:	f300 823a 	bgt.w	9e76 <_vfprintf_r+0x10ba>
    9a02:	3408      	adds	r4, #8
    9a04:	e43e      	b.n	9284 <_vfprintf_r+0x4c8>
    9a06:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9a08:	6063      	str	r3, [r4, #4]
    9a0a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9a0e:	6021      	str	r1, [r4, #0]
    9a10:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9a14:	3201      	adds	r2, #1
    9a16:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9a1a:	18cb      	adds	r3, r1, r3
    9a1c:	2a07      	cmp	r2, #7
    9a1e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    9a22:	f300 8549 	bgt.w	a4b8 <_vfprintf_r+0x16fc>
    9a26:	3408      	adds	r4, #8
    9a28:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    9a2a:	2301      	movs	r3, #1
    9a2c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    9a30:	6063      	str	r3, [r4, #4]
    9a32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9a36:	6022      	str	r2, [r4, #0]
    9a38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9a3c:	3301      	adds	r3, #1
    9a3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9a42:	3201      	adds	r2, #1
    9a44:	2b07      	cmp	r3, #7
    9a46:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9a4a:	bfd8      	it	le
    9a4c:	f104 0308 	addle.w	r3, r4, #8
    9a50:	f300 8523 	bgt.w	a49a <_vfprintf_r+0x16de>
    9a54:	9813      	ldr	r0, [sp, #76]	; 0x4c
    9a56:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    9a5a:	19c7      	adds	r7, r0, r7
    9a5c:	981a      	ldr	r0, [sp, #104]	; 0x68
    9a5e:	601f      	str	r7, [r3, #0]
    9a60:	1a81      	subs	r1, r0, r2
    9a62:	6059      	str	r1, [r3, #4]
    9a64:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9a68:	1a8a      	subs	r2, r1, r2
    9a6a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    9a6e:	1812      	adds	r2, r2, r0
    9a70:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9a74:	3101      	adds	r1, #1
    9a76:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    9a7a:	2907      	cmp	r1, #7
    9a7c:	f340 8232 	ble.w	9ee4 <_vfprintf_r+0x1128>
    9a80:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9a84:	4648      	mov	r0, r9
    9a86:	4631      	mov	r1, r6
    9a88:	320c      	adds	r2, #12
    9a8a:	f7ff f989 	bl	8da0 <__sprint_r>
    9a8e:	2800      	cmp	r0, #0
    9a90:	f47f aab4 	bne.w	8ffc <_vfprintf_r+0x240>
    9a94:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9a98:	3304      	adds	r3, #4
    9a9a:	e456      	b.n	934a <_vfprintf_r+0x58e>
    9a9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9aa0:	4648      	mov	r0, r9
    9aa2:	4631      	mov	r1, r6
    9aa4:	320c      	adds	r2, #12
    9aa6:	f7ff f97b 	bl	8da0 <__sprint_r>
    9aaa:	2800      	cmp	r0, #0
    9aac:	f43f acb4 	beq.w	9418 <_vfprintf_r+0x65c>
    9ab0:	f7ff baa4 	b.w	8ffc <_vfprintf_r+0x240>
    9ab4:	991a      	ldr	r1, [sp, #104]	; 0x68
    9ab6:	2901      	cmp	r1, #1
    9ab8:	dd4c      	ble.n	9b54 <_vfprintf_r+0xd98>
    9aba:	2301      	movs	r3, #1
    9abc:	6063      	str	r3, [r4, #4]
    9abe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9ac2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9ac6:	3301      	adds	r3, #1
    9ac8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    9aca:	3201      	adds	r2, #1
    9acc:	2b07      	cmp	r3, #7
    9ace:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9ad2:	6020      	str	r0, [r4, #0]
    9ad4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9ad8:	f300 81b2 	bgt.w	9e40 <_vfprintf_r+0x1084>
    9adc:	3408      	adds	r4, #8
    9ade:	2301      	movs	r3, #1
    9ae0:	6063      	str	r3, [r4, #4]
    9ae2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9ae6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9aea:	3301      	adds	r3, #1
    9aec:	991d      	ldr	r1, [sp, #116]	; 0x74
    9aee:	3201      	adds	r2, #1
    9af0:	2b07      	cmp	r3, #7
    9af2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9af6:	6021      	str	r1, [r4, #0]
    9af8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9afc:	f300 8192 	bgt.w	9e24 <_vfprintf_r+0x1068>
    9b00:	3408      	adds	r4, #8
    9b02:	9812      	ldr	r0, [sp, #72]	; 0x48
    9b04:	2200      	movs	r2, #0
    9b06:	2300      	movs	r3, #0
    9b08:	991b      	ldr	r1, [sp, #108]	; 0x6c
    9b0a:	f007 fe1d 	bl	11748 <__aeabi_dcmpeq>
    9b0e:	2800      	cmp	r0, #0
    9b10:	f040 811d 	bne.w	9d4e <_vfprintf_r+0xf92>
    9b14:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    9b16:	9813      	ldr	r0, [sp, #76]	; 0x4c
    9b18:	1e5a      	subs	r2, r3, #1
    9b1a:	6062      	str	r2, [r4, #4]
    9b1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9b20:	1c41      	adds	r1, r0, #1
    9b22:	6021      	str	r1, [r4, #0]
    9b24:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9b28:	3301      	adds	r3, #1
    9b2a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9b2e:	188a      	adds	r2, r1, r2
    9b30:	2b07      	cmp	r3, #7
    9b32:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9b36:	dc21      	bgt.n	9b7c <_vfprintf_r+0xdc0>
    9b38:	3408      	adds	r4, #8
    9b3a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    9b3c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    9b40:	981c      	ldr	r0, [sp, #112]	; 0x70
    9b42:	6022      	str	r2, [r4, #0]
    9b44:	6063      	str	r3, [r4, #4]
    9b46:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9b4a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9b4e:	3301      	adds	r3, #1
    9b50:	f7ff bbf0 	b.w	9334 <_vfprintf_r+0x578>
    9b54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9b56:	f012 0f01 	tst.w	r2, #1
    9b5a:	d1ae      	bne.n	9aba <_vfprintf_r+0xcfe>
    9b5c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    9b5e:	2301      	movs	r3, #1
    9b60:	6063      	str	r3, [r4, #4]
    9b62:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9b66:	6022      	str	r2, [r4, #0]
    9b68:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9b6c:	3301      	adds	r3, #1
    9b6e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9b72:	3201      	adds	r2, #1
    9b74:	2b07      	cmp	r3, #7
    9b76:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9b7a:	dddd      	ble.n	9b38 <_vfprintf_r+0xd7c>
    9b7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9b80:	4648      	mov	r0, r9
    9b82:	4631      	mov	r1, r6
    9b84:	320c      	adds	r2, #12
    9b86:	f7ff f90b 	bl	8da0 <__sprint_r>
    9b8a:	2800      	cmp	r0, #0
    9b8c:	f47f aa36 	bne.w	8ffc <_vfprintf_r+0x240>
    9b90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9b94:	3404      	adds	r4, #4
    9b96:	e7d0      	b.n	9b3a <_vfprintf_r+0xd7e>
    9b98:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9b9c:	4648      	mov	r0, r9
    9b9e:	4631      	mov	r1, r6
    9ba0:	320c      	adds	r2, #12
    9ba2:	f7ff f8fd 	bl	8da0 <__sprint_r>
    9ba6:	2800      	cmp	r0, #0
    9ba8:	f47f aa28 	bne.w	8ffc <_vfprintf_r+0x240>
    9bac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9bb0:	3404      	adds	r4, #4
    9bb2:	f7ff bbb0 	b.w	9316 <_vfprintf_r+0x55a>
    9bb6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9bba:	4648      	mov	r0, r9
    9bbc:	4631      	mov	r1, r6
    9bbe:	320c      	adds	r2, #12
    9bc0:	f7ff f8ee 	bl	8da0 <__sprint_r>
    9bc4:	2800      	cmp	r0, #0
    9bc6:	f47f aa19 	bne.w	8ffc <_vfprintf_r+0x240>
    9bca:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9bce:	3404      	adds	r4, #4
    9bd0:	f7ff bb3c 	b.w	924c <_vfprintf_r+0x490>
    9bd4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9bd8:	4648      	mov	r0, r9
    9bda:	4631      	mov	r1, r6
    9bdc:	320c      	adds	r2, #12
    9bde:	f7ff f8df 	bl	8da0 <__sprint_r>
    9be2:	2800      	cmp	r0, #0
    9be4:	f47f aa0a 	bne.w	8ffc <_vfprintf_r+0x240>
    9be8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9bec:	3404      	adds	r4, #4
    9bee:	f7ff bb43 	b.w	9278 <_vfprintf_r+0x4bc>
    9bf2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    9bf6:	2b00      	cmp	r3, #0
    9bf8:	f340 81fd 	ble.w	9ff6 <_vfprintf_r+0x123a>
    9bfc:	991a      	ldr	r1, [sp, #104]	; 0x68
    9bfe:	428b      	cmp	r3, r1
    9c00:	f6ff af01 	blt.w	9a06 <_vfprintf_r+0xc4a>
    9c04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    9c06:	6061      	str	r1, [r4, #4]
    9c08:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9c0c:	6022      	str	r2, [r4, #0]
    9c0e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9c12:	3301      	adds	r3, #1
    9c14:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9c18:	1852      	adds	r2, r2, r1
    9c1a:	2b07      	cmp	r3, #7
    9c1c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9c20:	bfd8      	it	le
    9c22:	f104 0308 	addle.w	r3, r4, #8
    9c26:	f300 8429 	bgt.w	a47c <_vfprintf_r+0x16c0>
    9c2a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    9c2e:	981a      	ldr	r0, [sp, #104]	; 0x68
    9c30:	1a24      	subs	r4, r4, r0
    9c32:	2c00      	cmp	r4, #0
    9c34:	f340 81b3 	ble.w	9f9e <_vfprintf_r+0x11e2>
    9c38:	2c10      	cmp	r4, #16
    9c3a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 9e20 <_vfprintf_r+0x1064>
    9c3e:	f340 819d 	ble.w	9f7c <_vfprintf_r+0x11c0>
    9c42:	4642      	mov	r2, r8
    9c44:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    9c48:	46a8      	mov	r8, r5
    9c4a:	2710      	movs	r7, #16
    9c4c:	f10a 0a0c 	add.w	sl, sl, #12
    9c50:	4615      	mov	r5, r2
    9c52:	e003      	b.n	9c5c <_vfprintf_r+0xea0>
    9c54:	3c10      	subs	r4, #16
    9c56:	2c10      	cmp	r4, #16
    9c58:	f340 818d 	ble.w	9f76 <_vfprintf_r+0x11ba>
    9c5c:	605f      	str	r7, [r3, #4]
    9c5e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9c62:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9c66:	3201      	adds	r2, #1
    9c68:	601d      	str	r5, [r3, #0]
    9c6a:	3110      	adds	r1, #16
    9c6c:	2a07      	cmp	r2, #7
    9c6e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9c72:	f103 0308 	add.w	r3, r3, #8
    9c76:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9c7a:	ddeb      	ble.n	9c54 <_vfprintf_r+0xe98>
    9c7c:	4648      	mov	r0, r9
    9c7e:	4631      	mov	r1, r6
    9c80:	4652      	mov	r2, sl
    9c82:	f7ff f88d 	bl	8da0 <__sprint_r>
    9c86:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9c8a:	3304      	adds	r3, #4
    9c8c:	2800      	cmp	r0, #0
    9c8e:	d0e1      	beq.n	9c54 <_vfprintf_r+0xe98>
    9c90:	f7ff b9b4 	b.w	8ffc <_vfprintf_r+0x240>
    9c94:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9c96:	9819      	ldr	r0, [sp, #100]	; 0x64
    9c98:	4613      	mov	r3, r2
    9c9a:	9213      	str	r2, [sp, #76]	; 0x4c
    9c9c:	f00a 020f 	and.w	r2, sl, #15
    9ca0:	ea4f 111a 	mov.w	r1, sl, lsr #4
    9ca4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    9ca8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    9cac:	5c82      	ldrb	r2, [r0, r2]
    9cae:	468a      	mov	sl, r1
    9cb0:	46e3      	mov	fp, ip
    9cb2:	ea5a 0c0b 	orrs.w	ip, sl, fp
    9cb6:	f803 2d01 	strb.w	r2, [r3, #-1]!
    9cba:	d1ef      	bne.n	9c9c <_vfprintf_r+0xee0>
    9cbc:	9818      	ldr	r0, [sp, #96]	; 0x60
    9cbe:	9313      	str	r3, [sp, #76]	; 0x4c
    9cc0:	1ac0      	subs	r0, r0, r3
    9cc2:	9010      	str	r0, [sp, #64]	; 0x40
    9cc4:	f7ff ba41 	b.w	914a <_vfprintf_r+0x38e>
    9cc8:	2209      	movs	r2, #9
    9cca:	2300      	movs	r3, #0
    9ccc:	4552      	cmp	r2, sl
    9cce:	eb73 000b 	sbcs.w	r0, r3, fp
    9cd2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    9cd6:	d21f      	bcs.n	9d18 <_vfprintf_r+0xf5c>
    9cd8:	4623      	mov	r3, r4
    9cda:	4644      	mov	r4, r8
    9cdc:	46b8      	mov	r8, r7
    9cde:	461f      	mov	r7, r3
    9ce0:	4650      	mov	r0, sl
    9ce2:	4659      	mov	r1, fp
    9ce4:	220a      	movs	r2, #10
    9ce6:	2300      	movs	r3, #0
    9ce8:	f007 fe46 	bl	11978 <__aeabi_uldivmod>
    9cec:	2300      	movs	r3, #0
    9cee:	4650      	mov	r0, sl
    9cf0:	4659      	mov	r1, fp
    9cf2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    9cf6:	220a      	movs	r2, #10
    9cf8:	f804 cd01 	strb.w	ip, [r4, #-1]!
    9cfc:	f007 fe3c 	bl	11978 <__aeabi_uldivmod>
    9d00:	2209      	movs	r2, #9
    9d02:	2300      	movs	r3, #0
    9d04:	4682      	mov	sl, r0
    9d06:	468b      	mov	fp, r1
    9d08:	4552      	cmp	r2, sl
    9d0a:	eb73 030b 	sbcs.w	r3, r3, fp
    9d0e:	d3e7      	bcc.n	9ce0 <_vfprintf_r+0xf24>
    9d10:	463b      	mov	r3, r7
    9d12:	4647      	mov	r7, r8
    9d14:	46a0      	mov	r8, r4
    9d16:	461c      	mov	r4, r3
    9d18:	f108 30ff 	add.w	r0, r8, #4294967295
    9d1c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    9d20:	9013      	str	r0, [sp, #76]	; 0x4c
    9d22:	f808 ac01 	strb.w	sl, [r8, #-1]
    9d26:	9918      	ldr	r1, [sp, #96]	; 0x60
    9d28:	1a09      	subs	r1, r1, r0
    9d2a:	9110      	str	r1, [sp, #64]	; 0x40
    9d2c:	f7ff ba0d 	b.w	914a <_vfprintf_r+0x38e>
    9d30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9d34:	4648      	mov	r0, r9
    9d36:	4631      	mov	r1, r6
    9d38:	320c      	adds	r2, #12
    9d3a:	f7ff f831 	bl	8da0 <__sprint_r>
    9d3e:	2800      	cmp	r0, #0
    9d40:	f47f a95c 	bne.w	8ffc <_vfprintf_r+0x240>
    9d44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9d48:	3404      	adds	r4, #4
    9d4a:	f7ff ba68 	b.w	921e <_vfprintf_r+0x462>
    9d4e:	991a      	ldr	r1, [sp, #104]	; 0x68
    9d50:	1e4f      	subs	r7, r1, #1
    9d52:	2f00      	cmp	r7, #0
    9d54:	f77f aef1 	ble.w	9b3a <_vfprintf_r+0xd7e>
    9d58:	2f10      	cmp	r7, #16
    9d5a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 9e20 <_vfprintf_r+0x1064>
    9d5e:	dd4e      	ble.n	9dfe <_vfprintf_r+0x1042>
    9d60:	4643      	mov	r3, r8
    9d62:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    9d66:	46a8      	mov	r8, r5
    9d68:	f04f 0a10 	mov.w	sl, #16
    9d6c:	f10b 0b0c 	add.w	fp, fp, #12
    9d70:	461d      	mov	r5, r3
    9d72:	e002      	b.n	9d7a <_vfprintf_r+0xfbe>
    9d74:	3f10      	subs	r7, #16
    9d76:	2f10      	cmp	r7, #16
    9d78:	dd3e      	ble.n	9df8 <_vfprintf_r+0x103c>
    9d7a:	f8c4 a004 	str.w	sl, [r4, #4]
    9d7e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9d82:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9d86:	3301      	adds	r3, #1
    9d88:	6025      	str	r5, [r4, #0]
    9d8a:	3210      	adds	r2, #16
    9d8c:	2b07      	cmp	r3, #7
    9d8e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9d92:	f104 0408 	add.w	r4, r4, #8
    9d96:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9d9a:	ddeb      	ble.n	9d74 <_vfprintf_r+0xfb8>
    9d9c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9da0:	4648      	mov	r0, r9
    9da2:	4631      	mov	r1, r6
    9da4:	465a      	mov	r2, fp
    9da6:	3404      	adds	r4, #4
    9da8:	f7fe fffa 	bl	8da0 <__sprint_r>
    9dac:	2800      	cmp	r0, #0
    9dae:	d0e1      	beq.n	9d74 <_vfprintf_r+0xfb8>
    9db0:	f7ff b924 	b.w	8ffc <_vfprintf_r+0x240>
    9db4:	9816      	ldr	r0, [sp, #88]	; 0x58
    9db6:	2130      	movs	r1, #48	; 0x30
    9db8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    9dbc:	2201      	movs	r2, #1
    9dbe:	2302      	movs	r3, #2
    9dc0:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    9dc4:	f04c 0c02 	orr.w	ip, ip, #2
    9dc8:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    9dcc:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    9dd0:	f7ff b986 	b.w	90e0 <_vfprintf_r+0x324>
    9dd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9dd6:	1d01      	adds	r1, r0, #4
    9dd8:	6803      	ldr	r3, [r0, #0]
    9dda:	910b      	str	r1, [sp, #44]	; 0x2c
    9ddc:	469a      	mov	sl, r3
    9dde:	f04f 0b00 	mov.w	fp, #0
    9de2:	f7ff b973 	b.w	90cc <_vfprintf_r+0x310>
    9de6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9de8:	1d01      	adds	r1, r0, #4
    9dea:	6803      	ldr	r3, [r0, #0]
    9dec:	910b      	str	r1, [sp, #44]	; 0x2c
    9dee:	469a      	mov	sl, r3
    9df0:	ea4f 7bea 	mov.w	fp, sl, asr #31
    9df4:	f7ff bbad 	b.w	9552 <_vfprintf_r+0x796>
    9df8:	462b      	mov	r3, r5
    9dfa:	4645      	mov	r5, r8
    9dfc:	4698      	mov	r8, r3
    9dfe:	6067      	str	r7, [r4, #4]
    9e00:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9e04:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9e08:	3301      	adds	r3, #1
    9e0a:	f8c4 8000 	str.w	r8, [r4]
    9e0e:	19d2      	adds	r2, r2, r7
    9e10:	2b07      	cmp	r3, #7
    9e12:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9e16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9e1a:	f77f ae8d 	ble.w	9b38 <_vfprintf_r+0xd7c>
    9e1e:	e6ad      	b.n	9b7c <_vfprintf_r+0xdc0>
    9e20:	00012568 	.word	0x00012568
    9e24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9e28:	4648      	mov	r0, r9
    9e2a:	4631      	mov	r1, r6
    9e2c:	320c      	adds	r2, #12
    9e2e:	f7fe ffb7 	bl	8da0 <__sprint_r>
    9e32:	2800      	cmp	r0, #0
    9e34:	f47f a8e2 	bne.w	8ffc <_vfprintf_r+0x240>
    9e38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9e3c:	3404      	adds	r4, #4
    9e3e:	e660      	b.n	9b02 <_vfprintf_r+0xd46>
    9e40:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9e44:	4648      	mov	r0, r9
    9e46:	4631      	mov	r1, r6
    9e48:	320c      	adds	r2, #12
    9e4a:	f7fe ffa9 	bl	8da0 <__sprint_r>
    9e4e:	2800      	cmp	r0, #0
    9e50:	f47f a8d4 	bne.w	8ffc <_vfprintf_r+0x240>
    9e54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9e58:	3404      	adds	r4, #4
    9e5a:	e640      	b.n	9ade <_vfprintf_r+0xd22>
    9e5c:	2830      	cmp	r0, #48	; 0x30
    9e5e:	f000 82ec 	beq.w	a43a <_vfprintf_r+0x167e>
    9e62:	9813      	ldr	r0, [sp, #76]	; 0x4c
    9e64:	2330      	movs	r3, #48	; 0x30
    9e66:	f800 3d01 	strb.w	r3, [r0, #-1]!
    9e6a:	9918      	ldr	r1, [sp, #96]	; 0x60
    9e6c:	9013      	str	r0, [sp, #76]	; 0x4c
    9e6e:	1a09      	subs	r1, r1, r0
    9e70:	9110      	str	r1, [sp, #64]	; 0x40
    9e72:	f7ff b96a 	b.w	914a <_vfprintf_r+0x38e>
    9e76:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9e7a:	4648      	mov	r0, r9
    9e7c:	4631      	mov	r1, r6
    9e7e:	320c      	adds	r2, #12
    9e80:	f7fe ff8e 	bl	8da0 <__sprint_r>
    9e84:	2800      	cmp	r0, #0
    9e86:	f47f a8b9 	bne.w	8ffc <_vfprintf_r+0x240>
    9e8a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9e8e:	3404      	adds	r4, #4
    9e90:	f7ff b9f8 	b.w	9284 <_vfprintf_r+0x4c8>
    9e94:	f1da 0a00 	rsbs	sl, sl, #0
    9e98:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    9e9c:	232d      	movs	r3, #45	; 0x2d
    9e9e:	ea5a 0c0b 	orrs.w	ip, sl, fp
    9ea2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    9ea6:	bf0c      	ite	eq
    9ea8:	2200      	moveq	r2, #0
    9eaa:	2201      	movne	r2, #1
    9eac:	2301      	movs	r3, #1
    9eae:	f7ff b91b 	b.w	90e8 <_vfprintf_r+0x32c>
    9eb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9eb4:	462b      	mov	r3, r5
    9eb6:	782a      	ldrb	r2, [r5, #0]
    9eb8:	910b      	str	r1, [sp, #44]	; 0x2c
    9eba:	f7ff b82a 	b.w	8f12 <_vfprintf_r+0x156>
    9ebe:	462a      	mov	r2, r5
    9ec0:	4645      	mov	r5, r8
    9ec2:	4690      	mov	r8, r2
    9ec4:	605f      	str	r7, [r3, #4]
    9ec6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9eca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9ece:	3201      	adds	r2, #1
    9ed0:	f8c3 8000 	str.w	r8, [r3]
    9ed4:	19c9      	adds	r1, r1, r7
    9ed6:	2a07      	cmp	r2, #7
    9ed8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9edc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9ee0:	f73f adce 	bgt.w	9a80 <_vfprintf_r+0xcc4>
    9ee4:	3308      	adds	r3, #8
    9ee6:	f7ff ba30 	b.w	934a <_vfprintf_r+0x58e>
    9eea:	980a      	ldr	r0, [sp, #40]	; 0x28
    9eec:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    9ef0:	f000 81ed 	beq.w	a2ce <_vfprintf_r+0x1512>
    9ef4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9ef6:	4613      	mov	r3, r2
    9ef8:	1d0a      	adds	r2, r1, #4
    9efa:	920b      	str	r2, [sp, #44]	; 0x2c
    9efc:	f8b1 a000 	ldrh.w	sl, [r1]
    9f00:	f1ba 0200 	subs.w	r2, sl, #0
    9f04:	bf18      	it	ne
    9f06:	2201      	movne	r2, #1
    9f08:	46d2      	mov	sl, sl
    9f0a:	f04f 0b00 	mov.w	fp, #0
    9f0e:	f7ff b8e7 	b.w	90e0 <_vfprintf_r+0x324>
    9f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9f14:	f013 0f40 	tst.w	r3, #64	; 0x40
    9f18:	f000 81cc 	beq.w	a2b4 <_vfprintf_r+0x14f8>
    9f1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9f1e:	2301      	movs	r3, #1
    9f20:	1d01      	adds	r1, r0, #4
    9f22:	910b      	str	r1, [sp, #44]	; 0x2c
    9f24:	f8b0 a000 	ldrh.w	sl, [r0]
    9f28:	f1ba 0200 	subs.w	r2, sl, #0
    9f2c:	bf18      	it	ne
    9f2e:	2201      	movne	r2, #1
    9f30:	46d2      	mov	sl, sl
    9f32:	f04f 0b00 	mov.w	fp, #0
    9f36:	f7ff b8d3 	b.w	90e0 <_vfprintf_r+0x324>
    9f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9f3c:	f013 0f10 	tst.w	r3, #16
    9f40:	f000 81a4 	beq.w	a28c <_vfprintf_r+0x14d0>
    9f44:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9f46:	9911      	ldr	r1, [sp, #68]	; 0x44
    9f48:	f100 0a04 	add.w	sl, r0, #4
    9f4c:	6803      	ldr	r3, [r0, #0]
    9f4e:	6019      	str	r1, [r3, #0]
    9f50:	f7fe bf9c 	b.w	8e8c <_vfprintf_r+0xd0>
    9f54:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9f56:	1dc3      	adds	r3, r0, #7
    9f58:	f023 0307 	bic.w	r3, r3, #7
    9f5c:	f103 0108 	add.w	r1, r3, #8
    9f60:	910b      	str	r1, [sp, #44]	; 0x2c
    9f62:	f8d3 8004 	ldr.w	r8, [r3, #4]
    9f66:	f8d3 a000 	ldr.w	sl, [r3]
    9f6a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    9f6e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    9f72:	f7ff bb11 	b.w	9598 <_vfprintf_r+0x7dc>
    9f76:	462a      	mov	r2, r5
    9f78:	4645      	mov	r5, r8
    9f7a:	4690      	mov	r8, r2
    9f7c:	605c      	str	r4, [r3, #4]
    9f7e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9f82:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9f86:	3201      	adds	r2, #1
    9f88:	f8c3 8000 	str.w	r8, [r3]
    9f8c:	1909      	adds	r1, r1, r4
    9f8e:	2a07      	cmp	r2, #7
    9f90:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9f94:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9f98:	f300 82ea 	bgt.w	a570 <_vfprintf_r+0x17b4>
    9f9c:	3308      	adds	r3, #8
    9f9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    9fa0:	f011 0f01 	tst.w	r1, #1
    9fa4:	f43f a9d1 	beq.w	934a <_vfprintf_r+0x58e>
    9fa8:	2201      	movs	r2, #1
    9faa:	605a      	str	r2, [r3, #4]
    9fac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9fb0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9fb4:	3201      	adds	r2, #1
    9fb6:	981d      	ldr	r0, [sp, #116]	; 0x74
    9fb8:	3101      	adds	r1, #1
    9fba:	2a07      	cmp	r2, #7
    9fbc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9fc0:	6018      	str	r0, [r3, #0]
    9fc2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9fc6:	f73f ad5b 	bgt.w	9a80 <_vfprintf_r+0xcc4>
    9fca:	3308      	adds	r3, #8
    9fcc:	f7ff b9bd 	b.w	934a <_vfprintf_r+0x58e>
    9fd0:	232d      	movs	r3, #45	; 0x2d
    9fd2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    9fd6:	f7ff baf2 	b.w	95be <_vfprintf_r+0x802>
    9fda:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9fde:	4648      	mov	r0, r9
    9fe0:	4631      	mov	r1, r6
    9fe2:	320c      	adds	r2, #12
    9fe4:	f7fe fedc 	bl	8da0 <__sprint_r>
    9fe8:	2800      	cmp	r0, #0
    9fea:	f47f a807 	bne.w	8ffc <_vfprintf_r+0x240>
    9fee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9ff2:	3304      	adds	r3, #4
    9ff4:	e456      	b.n	98a4 <_vfprintf_r+0xae8>
    9ff6:	2301      	movs	r3, #1
    9ff8:	6063      	str	r3, [r4, #4]
    9ffa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9ffe:	f242 53b8 	movw	r3, #9656	; 0x25b8
    a002:	f2c0 0301 	movt	r3, #1
    a006:	6023      	str	r3, [r4, #0]
    a008:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a00c:	3201      	adds	r2, #1
    a00e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a012:	3301      	adds	r3, #1
    a014:	2a07      	cmp	r2, #7
    a016:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a01a:	bfd8      	it	le
    a01c:	f104 0308 	addle.w	r3, r4, #8
    a020:	f300 8187 	bgt.w	a332 <_vfprintf_r+0x1576>
    a024:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    a028:	b93a      	cbnz	r2, a03a <_vfprintf_r+0x127e>
    a02a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    a02c:	b92a      	cbnz	r2, a03a <_vfprintf_r+0x127e>
    a02e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a032:	f01c 0f01 	tst.w	ip, #1
    a036:	f43f a988 	beq.w	934a <_vfprintf_r+0x58e>
    a03a:	2201      	movs	r2, #1
    a03c:	605a      	str	r2, [r3, #4]
    a03e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a042:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a046:	3201      	adds	r2, #1
    a048:	981d      	ldr	r0, [sp, #116]	; 0x74
    a04a:	3101      	adds	r1, #1
    a04c:	2a07      	cmp	r2, #7
    a04e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a052:	6018      	str	r0, [r3, #0]
    a054:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a058:	f300 8179 	bgt.w	a34e <_vfprintf_r+0x1592>
    a05c:	3308      	adds	r3, #8
    a05e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    a062:	427f      	negs	r7, r7
    a064:	2f00      	cmp	r7, #0
    a066:	f340 81b3 	ble.w	a3d0 <_vfprintf_r+0x1614>
    a06a:	2f10      	cmp	r7, #16
    a06c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; a6c0 <_vfprintf_r+0x1904>
    a070:	f340 81d2 	ble.w	a418 <_vfprintf_r+0x165c>
    a074:	4642      	mov	r2, r8
    a076:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    a07a:	46a8      	mov	r8, r5
    a07c:	2410      	movs	r4, #16
    a07e:	f10a 0a0c 	add.w	sl, sl, #12
    a082:	4615      	mov	r5, r2
    a084:	e003      	b.n	a08e <_vfprintf_r+0x12d2>
    a086:	3f10      	subs	r7, #16
    a088:	2f10      	cmp	r7, #16
    a08a:	f340 81c2 	ble.w	a412 <_vfprintf_r+0x1656>
    a08e:	605c      	str	r4, [r3, #4]
    a090:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a094:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a098:	3201      	adds	r2, #1
    a09a:	601d      	str	r5, [r3, #0]
    a09c:	3110      	adds	r1, #16
    a09e:	2a07      	cmp	r2, #7
    a0a0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a0a4:	f103 0308 	add.w	r3, r3, #8
    a0a8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a0ac:	ddeb      	ble.n	a086 <_vfprintf_r+0x12ca>
    a0ae:	4648      	mov	r0, r9
    a0b0:	4631      	mov	r1, r6
    a0b2:	4652      	mov	r2, sl
    a0b4:	f7fe fe74 	bl	8da0 <__sprint_r>
    a0b8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a0bc:	3304      	adds	r3, #4
    a0be:	2800      	cmp	r0, #0
    a0c0:	d0e1      	beq.n	a086 <_vfprintf_r+0x12ca>
    a0c2:	f7fe bf9b 	b.w	8ffc <_vfprintf_r+0x240>
    a0c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a0c8:	1c6b      	adds	r3, r5, #1
    a0ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a0cc:	f042 0220 	orr.w	r2, r2, #32
    a0d0:	920a      	str	r2, [sp, #40]	; 0x28
    a0d2:	786a      	ldrb	r2, [r5, #1]
    a0d4:	910b      	str	r1, [sp, #44]	; 0x2c
    a0d6:	f7fe bf1c 	b.w	8f12 <_vfprintf_r+0x156>
    a0da:	4650      	mov	r0, sl
    a0dc:	4641      	mov	r1, r8
    a0de:	f003 fc63 	bl	d9a8 <__isnand>
    a0e2:	2800      	cmp	r0, #0
    a0e4:	f040 80ff 	bne.w	a2e6 <_vfprintf_r+0x152a>
    a0e8:	f1b7 3fff 	cmp.w	r7, #4294967295
    a0ec:	f000 8251 	beq.w	a592 <_vfprintf_r+0x17d6>
    a0f0:	9816      	ldr	r0, [sp, #88]	; 0x58
    a0f2:	2867      	cmp	r0, #103	; 0x67
    a0f4:	bf14      	ite	ne
    a0f6:	2300      	movne	r3, #0
    a0f8:	2301      	moveq	r3, #1
    a0fa:	2847      	cmp	r0, #71	; 0x47
    a0fc:	bf08      	it	eq
    a0fe:	f043 0301 	orreq.w	r3, r3, #1
    a102:	b113      	cbz	r3, a10a <_vfprintf_r+0x134e>
    a104:	2f00      	cmp	r7, #0
    a106:	bf08      	it	eq
    a108:	2701      	moveq	r7, #1
    a10a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    a10e:	4643      	mov	r3, r8
    a110:	4652      	mov	r2, sl
    a112:	990a      	ldr	r1, [sp, #40]	; 0x28
    a114:	e9c0 2300 	strd	r2, r3, [r0]
    a118:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    a11c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    a120:	910a      	str	r1, [sp, #40]	; 0x28
    a122:	2b00      	cmp	r3, #0
    a124:	f2c0 8264 	blt.w	a5f0 <_vfprintf_r+0x1834>
    a128:	2100      	movs	r1, #0
    a12a:	9117      	str	r1, [sp, #92]	; 0x5c
    a12c:	9816      	ldr	r0, [sp, #88]	; 0x58
    a12e:	2866      	cmp	r0, #102	; 0x66
    a130:	bf14      	ite	ne
    a132:	2300      	movne	r3, #0
    a134:	2301      	moveq	r3, #1
    a136:	2846      	cmp	r0, #70	; 0x46
    a138:	bf08      	it	eq
    a13a:	f043 0301 	orreq.w	r3, r3, #1
    a13e:	9310      	str	r3, [sp, #64]	; 0x40
    a140:	2b00      	cmp	r3, #0
    a142:	f000 81d1 	beq.w	a4e8 <_vfprintf_r+0x172c>
    a146:	46bc      	mov	ip, r7
    a148:	2303      	movs	r3, #3
    a14a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    a14e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    a152:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    a156:	4648      	mov	r0, r9
    a158:	9300      	str	r3, [sp, #0]
    a15a:	9102      	str	r1, [sp, #8]
    a15c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    a160:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    a164:	310c      	adds	r1, #12
    a166:	f8cd c004 	str.w	ip, [sp, #4]
    a16a:	9103      	str	r1, [sp, #12]
    a16c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    a170:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    a174:	9104      	str	r1, [sp, #16]
    a176:	f000 fbc7 	bl	a908 <_dtoa_r>
    a17a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    a17c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    a180:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    a184:	bf18      	it	ne
    a186:	2301      	movne	r3, #1
    a188:	2a47      	cmp	r2, #71	; 0x47
    a18a:	bf0c      	ite	eq
    a18c:	2300      	moveq	r3, #0
    a18e:	f003 0301 	andne.w	r3, r3, #1
    a192:	9013      	str	r0, [sp, #76]	; 0x4c
    a194:	b933      	cbnz	r3, a1a4 <_vfprintf_r+0x13e8>
    a196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a198:	f013 0f01 	tst.w	r3, #1
    a19c:	bf08      	it	eq
    a19e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    a1a2:	d016      	beq.n	a1d2 <_vfprintf_r+0x1416>
    a1a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a1a6:	9910      	ldr	r1, [sp, #64]	; 0x40
    a1a8:	eb00 0b0c 	add.w	fp, r0, ip
    a1ac:	b131      	cbz	r1, a1bc <_vfprintf_r+0x1400>
    a1ae:	7803      	ldrb	r3, [r0, #0]
    a1b0:	2b30      	cmp	r3, #48	; 0x30
    a1b2:	f000 80da 	beq.w	a36a <_vfprintf_r+0x15ae>
    a1b6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    a1ba:	449b      	add	fp, r3
    a1bc:	4650      	mov	r0, sl
    a1be:	2200      	movs	r2, #0
    a1c0:	2300      	movs	r3, #0
    a1c2:	4641      	mov	r1, r8
    a1c4:	f007 fac0 	bl	11748 <__aeabi_dcmpeq>
    a1c8:	2800      	cmp	r0, #0
    a1ca:	f000 81c2 	beq.w	a552 <_vfprintf_r+0x1796>
    a1ce:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    a1d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    a1d4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a1d6:	2a67      	cmp	r2, #103	; 0x67
    a1d8:	bf14      	ite	ne
    a1da:	2300      	movne	r3, #0
    a1dc:	2301      	moveq	r3, #1
    a1de:	2a47      	cmp	r2, #71	; 0x47
    a1e0:	bf08      	it	eq
    a1e2:	f043 0301 	orreq.w	r3, r3, #1
    a1e6:	ebc0 000b 	rsb	r0, r0, fp
    a1ea:	901a      	str	r0, [sp, #104]	; 0x68
    a1ec:	2b00      	cmp	r3, #0
    a1ee:	f000 818a 	beq.w	a506 <_vfprintf_r+0x174a>
    a1f2:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    a1f6:	f111 0f03 	cmn.w	r1, #3
    a1fa:	9110      	str	r1, [sp, #64]	; 0x40
    a1fc:	db02      	blt.n	a204 <_vfprintf_r+0x1448>
    a1fe:	428f      	cmp	r7, r1
    a200:	f280 818c 	bge.w	a51c <_vfprintf_r+0x1760>
    a204:	9a16      	ldr	r2, [sp, #88]	; 0x58
    a206:	3a02      	subs	r2, #2
    a208:	9216      	str	r2, [sp, #88]	; 0x58
    a20a:	9910      	ldr	r1, [sp, #64]	; 0x40
    a20c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    a20e:	1e4b      	subs	r3, r1, #1
    a210:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    a214:	2b00      	cmp	r3, #0
    a216:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    a21a:	f2c0 8234 	blt.w	a686 <_vfprintf_r+0x18ca>
    a21e:	222b      	movs	r2, #43	; 0x2b
    a220:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    a224:	2b09      	cmp	r3, #9
    a226:	f300 81b6 	bgt.w	a596 <_vfprintf_r+0x17da>
    a22a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    a22e:	3330      	adds	r3, #48	; 0x30
    a230:	3204      	adds	r2, #4
    a232:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    a236:	2330      	movs	r3, #48	; 0x30
    a238:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    a23c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    a240:	981a      	ldr	r0, [sp, #104]	; 0x68
    a242:	991a      	ldr	r1, [sp, #104]	; 0x68
    a244:	1ad3      	subs	r3, r2, r3
    a246:	1818      	adds	r0, r3, r0
    a248:	931c      	str	r3, [sp, #112]	; 0x70
    a24a:	2901      	cmp	r1, #1
    a24c:	9010      	str	r0, [sp, #64]	; 0x40
    a24e:	f340 8210 	ble.w	a672 <_vfprintf_r+0x18b6>
    a252:	9810      	ldr	r0, [sp, #64]	; 0x40
    a254:	3001      	adds	r0, #1
    a256:	9010      	str	r0, [sp, #64]	; 0x40
    a258:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    a25c:	910c      	str	r1, [sp, #48]	; 0x30
    a25e:	9817      	ldr	r0, [sp, #92]	; 0x5c
    a260:	2800      	cmp	r0, #0
    a262:	f000 816e 	beq.w	a542 <_vfprintf_r+0x1786>
    a266:	232d      	movs	r3, #45	; 0x2d
    a268:	2100      	movs	r1, #0
    a26a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    a26e:	9117      	str	r1, [sp, #92]	; 0x5c
    a270:	f7fe bf74 	b.w	915c <_vfprintf_r+0x3a0>
    a274:	9a10      	ldr	r2, [sp, #64]	; 0x40
    a276:	f04f 0c00 	mov.w	ip, #0
    a27a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a27e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    a282:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    a286:	920c      	str	r2, [sp, #48]	; 0x30
    a288:	f7fe bf67 	b.w	915a <_vfprintf_r+0x39e>
    a28c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a28e:	f012 0f40 	tst.w	r2, #64	; 0x40
    a292:	bf17      	itett	ne
    a294:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    a296:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    a298:	9911      	ldrne	r1, [sp, #68]	; 0x44
    a29a:	f100 0a04 	addne.w	sl, r0, #4
    a29e:	bf11      	iteee	ne
    a2a0:	6803      	ldrne	r3, [r0, #0]
    a2a2:	f102 0a04 	addeq.w	sl, r2, #4
    a2a6:	6813      	ldreq	r3, [r2, #0]
    a2a8:	9811      	ldreq	r0, [sp, #68]	; 0x44
    a2aa:	bf14      	ite	ne
    a2ac:	8019      	strhne	r1, [r3, #0]
    a2ae:	6018      	streq	r0, [r3, #0]
    a2b0:	f7fe bdec 	b.w	8e8c <_vfprintf_r+0xd0>
    a2b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a2b6:	1d13      	adds	r3, r2, #4
    a2b8:	930b      	str	r3, [sp, #44]	; 0x2c
    a2ba:	6811      	ldr	r1, [r2, #0]
    a2bc:	2301      	movs	r3, #1
    a2be:	1e0a      	subs	r2, r1, #0
    a2c0:	bf18      	it	ne
    a2c2:	2201      	movne	r2, #1
    a2c4:	468a      	mov	sl, r1
    a2c6:	f04f 0b00 	mov.w	fp, #0
    a2ca:	f7fe bf09 	b.w	90e0 <_vfprintf_r+0x324>
    a2ce:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a2d0:	1d02      	adds	r2, r0, #4
    a2d2:	920b      	str	r2, [sp, #44]	; 0x2c
    a2d4:	6801      	ldr	r1, [r0, #0]
    a2d6:	1e0a      	subs	r2, r1, #0
    a2d8:	bf18      	it	ne
    a2da:	2201      	movne	r2, #1
    a2dc:	468a      	mov	sl, r1
    a2de:	f04f 0b00 	mov.w	fp, #0
    a2e2:	f7fe befd 	b.w	90e0 <_vfprintf_r+0x324>
    a2e6:	f242 5298 	movw	r2, #9624	; 0x2598
    a2ea:	f242 5394 	movw	r3, #9620	; 0x2594
    a2ee:	9916      	ldr	r1, [sp, #88]	; 0x58
    a2f0:	f2c0 0301 	movt	r3, #1
    a2f4:	f2c0 0201 	movt	r2, #1
    a2f8:	2003      	movs	r0, #3
    a2fa:	2947      	cmp	r1, #71	; 0x47
    a2fc:	bfd8      	it	le
    a2fe:	461a      	movle	r2, r3
    a300:	9213      	str	r2, [sp, #76]	; 0x4c
    a302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a304:	900c      	str	r0, [sp, #48]	; 0x30
    a306:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    a30a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    a30e:	920a      	str	r2, [sp, #40]	; 0x28
    a310:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a314:	9010      	str	r0, [sp, #64]	; 0x40
    a316:	f7fe bf20 	b.w	915a <_vfprintf_r+0x39e>
    a31a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a31e:	4648      	mov	r0, r9
    a320:	4631      	mov	r1, r6
    a322:	320c      	adds	r2, #12
    a324:	f7fe fd3c 	bl	8da0 <__sprint_r>
    a328:	2800      	cmp	r0, #0
    a32a:	f47e ae67 	bne.w	8ffc <_vfprintf_r+0x240>
    a32e:	f7fe be62 	b.w	8ff6 <_vfprintf_r+0x23a>
    a332:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a336:	4648      	mov	r0, r9
    a338:	4631      	mov	r1, r6
    a33a:	320c      	adds	r2, #12
    a33c:	f7fe fd30 	bl	8da0 <__sprint_r>
    a340:	2800      	cmp	r0, #0
    a342:	f47e ae5b 	bne.w	8ffc <_vfprintf_r+0x240>
    a346:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a34a:	3304      	adds	r3, #4
    a34c:	e66a      	b.n	a024 <_vfprintf_r+0x1268>
    a34e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a352:	4648      	mov	r0, r9
    a354:	4631      	mov	r1, r6
    a356:	320c      	adds	r2, #12
    a358:	f7fe fd22 	bl	8da0 <__sprint_r>
    a35c:	2800      	cmp	r0, #0
    a35e:	f47e ae4d 	bne.w	8ffc <_vfprintf_r+0x240>
    a362:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a366:	3304      	adds	r3, #4
    a368:	e679      	b.n	a05e <_vfprintf_r+0x12a2>
    a36a:	4650      	mov	r0, sl
    a36c:	2200      	movs	r2, #0
    a36e:	2300      	movs	r3, #0
    a370:	4641      	mov	r1, r8
    a372:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    a376:	f007 f9e7 	bl	11748 <__aeabi_dcmpeq>
    a37a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    a37e:	2800      	cmp	r0, #0
    a380:	f47f af19 	bne.w	a1b6 <_vfprintf_r+0x13fa>
    a384:	f1cc 0301 	rsb	r3, ip, #1
    a388:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    a38c:	e715      	b.n	a1ba <_vfprintf_r+0x13fe>
    a38e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a390:	4252      	negs	r2, r2
    a392:	920f      	str	r2, [sp, #60]	; 0x3c
    a394:	f7ff b887 	b.w	94a6 <_vfprintf_r+0x6ea>
    a398:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a39c:	4648      	mov	r0, r9
    a39e:	4631      	mov	r1, r6
    a3a0:	320c      	adds	r2, #12
    a3a2:	f7fe fcfd 	bl	8da0 <__sprint_r>
    a3a6:	2800      	cmp	r0, #0
    a3a8:	f47e ae28 	bne.w	8ffc <_vfprintf_r+0x240>
    a3ac:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a3b0:	3304      	adds	r3, #4
    a3b2:	f7ff ba93 	b.w	98dc <_vfprintf_r+0xb20>
    a3b6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a3ba:	4648      	mov	r0, r9
    a3bc:	4631      	mov	r1, r6
    a3be:	320c      	adds	r2, #12
    a3c0:	f7fe fcee 	bl	8da0 <__sprint_r>
    a3c4:	2800      	cmp	r0, #0
    a3c6:	f47e ae19 	bne.w	8ffc <_vfprintf_r+0x240>
    a3ca:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a3ce:	3304      	adds	r3, #4
    a3d0:	991a      	ldr	r1, [sp, #104]	; 0x68
    a3d2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a3d4:	6059      	str	r1, [r3, #4]
    a3d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a3da:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a3de:	6018      	str	r0, [r3, #0]
    a3e0:	3201      	adds	r2, #1
    a3e2:	981a      	ldr	r0, [sp, #104]	; 0x68
    a3e4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a3e8:	1809      	adds	r1, r1, r0
    a3ea:	2a07      	cmp	r2, #7
    a3ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a3f0:	f73f ab46 	bgt.w	9a80 <_vfprintf_r+0xcc4>
    a3f4:	3308      	adds	r3, #8
    a3f6:	f7fe bfa8 	b.w	934a <_vfprintf_r+0x58e>
    a3fa:	2100      	movs	r1, #0
    a3fc:	9117      	str	r1, [sp, #92]	; 0x5c
    a3fe:	f7fd faf1 	bl	79e4 <strlen>
    a402:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a406:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    a40a:	9010      	str	r0, [sp, #64]	; 0x40
    a40c:	920c      	str	r2, [sp, #48]	; 0x30
    a40e:	f7fe bea4 	b.w	915a <_vfprintf_r+0x39e>
    a412:	462a      	mov	r2, r5
    a414:	4645      	mov	r5, r8
    a416:	4690      	mov	r8, r2
    a418:	605f      	str	r7, [r3, #4]
    a41a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a41e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a422:	3201      	adds	r2, #1
    a424:	f8c3 8000 	str.w	r8, [r3]
    a428:	19c9      	adds	r1, r1, r7
    a42a:	2a07      	cmp	r2, #7
    a42c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a430:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a434:	dcbf      	bgt.n	a3b6 <_vfprintf_r+0x15fa>
    a436:	3308      	adds	r3, #8
    a438:	e7ca      	b.n	a3d0 <_vfprintf_r+0x1614>
    a43a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    a43c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    a43e:	1a51      	subs	r1, r2, r1
    a440:	9110      	str	r1, [sp, #64]	; 0x40
    a442:	f7fe be82 	b.w	914a <_vfprintf_r+0x38e>
    a446:	4648      	mov	r0, r9
    a448:	4631      	mov	r1, r6
    a44a:	f000 f949 	bl	a6e0 <__swsetup_r>
    a44e:	2800      	cmp	r0, #0
    a450:	f47e add8 	bne.w	9004 <_vfprintf_r+0x248>
    a454:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    a458:	fa1f f38c 	uxth.w	r3, ip
    a45c:	f7fe bcf6 	b.w	8e4c <_vfprintf_r+0x90>
    a460:	2f06      	cmp	r7, #6
    a462:	bf28      	it	cs
    a464:	2706      	movcs	r7, #6
    a466:	f242 51b0 	movw	r1, #9648	; 0x25b0
    a46a:	f2c0 0101 	movt	r1, #1
    a46e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    a472:	9710      	str	r7, [sp, #64]	; 0x40
    a474:	9113      	str	r1, [sp, #76]	; 0x4c
    a476:	920c      	str	r2, [sp, #48]	; 0x30
    a478:	f7fe bfe8 	b.w	944c <_vfprintf_r+0x690>
    a47c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a480:	4648      	mov	r0, r9
    a482:	4631      	mov	r1, r6
    a484:	320c      	adds	r2, #12
    a486:	f7fe fc8b 	bl	8da0 <__sprint_r>
    a48a:	2800      	cmp	r0, #0
    a48c:	f47e adb6 	bne.w	8ffc <_vfprintf_r+0x240>
    a490:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a494:	3304      	adds	r3, #4
    a496:	f7ff bbc8 	b.w	9c2a <_vfprintf_r+0xe6e>
    a49a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a49e:	4648      	mov	r0, r9
    a4a0:	4631      	mov	r1, r6
    a4a2:	320c      	adds	r2, #12
    a4a4:	f7fe fc7c 	bl	8da0 <__sprint_r>
    a4a8:	2800      	cmp	r0, #0
    a4aa:	f47e ada7 	bne.w	8ffc <_vfprintf_r+0x240>
    a4ae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a4b2:	3304      	adds	r3, #4
    a4b4:	f7ff bace 	b.w	9a54 <_vfprintf_r+0xc98>
    a4b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a4bc:	4648      	mov	r0, r9
    a4be:	4631      	mov	r1, r6
    a4c0:	320c      	adds	r2, #12
    a4c2:	f7fe fc6d 	bl	8da0 <__sprint_r>
    a4c6:	2800      	cmp	r0, #0
    a4c8:	f47e ad98 	bne.w	8ffc <_vfprintf_r+0x240>
    a4cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a4d0:	3404      	adds	r4, #4
    a4d2:	f7ff baa9 	b.w	9a28 <_vfprintf_r+0xc6c>
    a4d6:	9710      	str	r7, [sp, #64]	; 0x40
    a4d8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    a4dc:	9017      	str	r0, [sp, #92]	; 0x5c
    a4de:	970c      	str	r7, [sp, #48]	; 0x30
    a4e0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a4e4:	f7fe be39 	b.w	915a <_vfprintf_r+0x39e>
    a4e8:	9916      	ldr	r1, [sp, #88]	; 0x58
    a4ea:	2965      	cmp	r1, #101	; 0x65
    a4ec:	bf14      	ite	ne
    a4ee:	2300      	movne	r3, #0
    a4f0:	2301      	moveq	r3, #1
    a4f2:	2945      	cmp	r1, #69	; 0x45
    a4f4:	bf08      	it	eq
    a4f6:	f043 0301 	orreq.w	r3, r3, #1
    a4fa:	2b00      	cmp	r3, #0
    a4fc:	d046      	beq.n	a58c <_vfprintf_r+0x17d0>
    a4fe:	f107 0c01 	add.w	ip, r7, #1
    a502:	2302      	movs	r3, #2
    a504:	e621      	b.n	a14a <_vfprintf_r+0x138e>
    a506:	9b16      	ldr	r3, [sp, #88]	; 0x58
    a508:	2b65      	cmp	r3, #101	; 0x65
    a50a:	dd76      	ble.n	a5fa <_vfprintf_r+0x183e>
    a50c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    a50e:	2a66      	cmp	r2, #102	; 0x66
    a510:	bf1c      	itt	ne
    a512:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    a516:	9310      	strne	r3, [sp, #64]	; 0x40
    a518:	f000 8083 	beq.w	a622 <_vfprintf_r+0x1866>
    a51c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    a51e:	9810      	ldr	r0, [sp, #64]	; 0x40
    a520:	4283      	cmp	r3, r0
    a522:	dc6e      	bgt.n	a602 <_vfprintf_r+0x1846>
    a524:	990a      	ldr	r1, [sp, #40]	; 0x28
    a526:	f011 0f01 	tst.w	r1, #1
    a52a:	f040 808e 	bne.w	a64a <_vfprintf_r+0x188e>
    a52e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    a532:	2367      	movs	r3, #103	; 0x67
    a534:	920c      	str	r2, [sp, #48]	; 0x30
    a536:	9316      	str	r3, [sp, #88]	; 0x58
    a538:	e691      	b.n	a25e <_vfprintf_r+0x14a2>
    a53a:	2700      	movs	r7, #0
    a53c:	461d      	mov	r5, r3
    a53e:	f7fe bce9 	b.w	8f14 <_vfprintf_r+0x158>
    a542:	9910      	ldr	r1, [sp, #64]	; 0x40
    a544:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a548:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    a54c:	910c      	str	r1, [sp, #48]	; 0x30
    a54e:	f7fe be04 	b.w	915a <_vfprintf_r+0x39e>
    a552:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    a556:	459b      	cmp	fp, r3
    a558:	bf98      	it	ls
    a55a:	469b      	movls	fp, r3
    a55c:	f67f ae39 	bls.w	a1d2 <_vfprintf_r+0x1416>
    a560:	2230      	movs	r2, #48	; 0x30
    a562:	f803 2b01 	strb.w	r2, [r3], #1
    a566:	459b      	cmp	fp, r3
    a568:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    a56c:	d8f9      	bhi.n	a562 <_vfprintf_r+0x17a6>
    a56e:	e630      	b.n	a1d2 <_vfprintf_r+0x1416>
    a570:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a574:	4648      	mov	r0, r9
    a576:	4631      	mov	r1, r6
    a578:	320c      	adds	r2, #12
    a57a:	f7fe fc11 	bl	8da0 <__sprint_r>
    a57e:	2800      	cmp	r0, #0
    a580:	f47e ad3c 	bne.w	8ffc <_vfprintf_r+0x240>
    a584:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a588:	3304      	adds	r3, #4
    a58a:	e508      	b.n	9f9e <_vfprintf_r+0x11e2>
    a58c:	46bc      	mov	ip, r7
    a58e:	3302      	adds	r3, #2
    a590:	e5db      	b.n	a14a <_vfprintf_r+0x138e>
    a592:	3707      	adds	r7, #7
    a594:	e5b9      	b.n	a10a <_vfprintf_r+0x134e>
    a596:	f246 6c67 	movw	ip, #26215	; 0x6667
    a59a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    a59e:	3103      	adds	r1, #3
    a5a0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    a5a4:	fb8c 2003 	smull	r2, r0, ip, r3
    a5a8:	17da      	asrs	r2, r3, #31
    a5aa:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    a5ae:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    a5b2:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    a5b6:	4613      	mov	r3, r2
    a5b8:	3030      	adds	r0, #48	; 0x30
    a5ba:	2a09      	cmp	r2, #9
    a5bc:	f801 0d01 	strb.w	r0, [r1, #-1]!
    a5c0:	dcf0      	bgt.n	a5a4 <_vfprintf_r+0x17e8>
    a5c2:	3330      	adds	r3, #48	; 0x30
    a5c4:	1e48      	subs	r0, r1, #1
    a5c6:	b2da      	uxtb	r2, r3
    a5c8:	f801 2c01 	strb.w	r2, [r1, #-1]
    a5cc:	9b07      	ldr	r3, [sp, #28]
    a5ce:	4283      	cmp	r3, r0
    a5d0:	d96a      	bls.n	a6a8 <_vfprintf_r+0x18ec>
    a5d2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    a5d6:	3303      	adds	r3, #3
    a5d8:	e001      	b.n	a5de <_vfprintf_r+0x1822>
    a5da:	f811 2b01 	ldrb.w	r2, [r1], #1
    a5de:	f803 2c01 	strb.w	r2, [r3, #-1]
    a5e2:	461a      	mov	r2, r3
    a5e4:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a5e8:	3301      	adds	r3, #1
    a5ea:	458c      	cmp	ip, r1
    a5ec:	d8f5      	bhi.n	a5da <_vfprintf_r+0x181e>
    a5ee:	e625      	b.n	a23c <_vfprintf_r+0x1480>
    a5f0:	222d      	movs	r2, #45	; 0x2d
    a5f2:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    a5f6:	9217      	str	r2, [sp, #92]	; 0x5c
    a5f8:	e598      	b.n	a12c <_vfprintf_r+0x1370>
    a5fa:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    a5fe:	9010      	str	r0, [sp, #64]	; 0x40
    a600:	e603      	b.n	a20a <_vfprintf_r+0x144e>
    a602:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a604:	991a      	ldr	r1, [sp, #104]	; 0x68
    a606:	2b00      	cmp	r3, #0
    a608:	bfda      	itte	le
    a60a:	9810      	ldrle	r0, [sp, #64]	; 0x40
    a60c:	f1c0 0302 	rsble	r3, r0, #2
    a610:	2301      	movgt	r3, #1
    a612:	185b      	adds	r3, r3, r1
    a614:	2267      	movs	r2, #103	; 0x67
    a616:	9310      	str	r3, [sp, #64]	; 0x40
    a618:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    a61c:	9216      	str	r2, [sp, #88]	; 0x58
    a61e:	930c      	str	r3, [sp, #48]	; 0x30
    a620:	e61d      	b.n	a25e <_vfprintf_r+0x14a2>
    a622:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    a626:	2800      	cmp	r0, #0
    a628:	9010      	str	r0, [sp, #64]	; 0x40
    a62a:	dd31      	ble.n	a690 <_vfprintf_r+0x18d4>
    a62c:	b91f      	cbnz	r7, a636 <_vfprintf_r+0x187a>
    a62e:	990a      	ldr	r1, [sp, #40]	; 0x28
    a630:	f011 0f01 	tst.w	r1, #1
    a634:	d00e      	beq.n	a654 <_vfprintf_r+0x1898>
    a636:	9810      	ldr	r0, [sp, #64]	; 0x40
    a638:	2166      	movs	r1, #102	; 0x66
    a63a:	9116      	str	r1, [sp, #88]	; 0x58
    a63c:	1c43      	adds	r3, r0, #1
    a63e:	19db      	adds	r3, r3, r7
    a640:	9310      	str	r3, [sp, #64]	; 0x40
    a642:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    a646:	920c      	str	r2, [sp, #48]	; 0x30
    a648:	e609      	b.n	a25e <_vfprintf_r+0x14a2>
    a64a:	9810      	ldr	r0, [sp, #64]	; 0x40
    a64c:	2167      	movs	r1, #103	; 0x67
    a64e:	9116      	str	r1, [sp, #88]	; 0x58
    a650:	3001      	adds	r0, #1
    a652:	9010      	str	r0, [sp, #64]	; 0x40
    a654:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    a658:	920c      	str	r2, [sp, #48]	; 0x30
    a65a:	e600      	b.n	a25e <_vfprintf_r+0x14a2>
    a65c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a65e:	781a      	ldrb	r2, [r3, #0]
    a660:	680f      	ldr	r7, [r1, #0]
    a662:	3104      	adds	r1, #4
    a664:	910b      	str	r1, [sp, #44]	; 0x2c
    a666:	2f00      	cmp	r7, #0
    a668:	bfb8      	it	lt
    a66a:	f04f 37ff 	movlt.w	r7, #4294967295
    a66e:	f7fe bc50 	b.w	8f12 <_vfprintf_r+0x156>
    a672:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a674:	f012 0f01 	tst.w	r2, #1
    a678:	bf04      	itt	eq
    a67a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    a67e:	930c      	streq	r3, [sp, #48]	; 0x30
    a680:	f43f aded 	beq.w	a25e <_vfprintf_r+0x14a2>
    a684:	e5e5      	b.n	a252 <_vfprintf_r+0x1496>
    a686:	222d      	movs	r2, #45	; 0x2d
    a688:	425b      	negs	r3, r3
    a68a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    a68e:	e5c9      	b.n	a224 <_vfprintf_r+0x1468>
    a690:	b977      	cbnz	r7, a6b0 <_vfprintf_r+0x18f4>
    a692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a694:	f013 0f01 	tst.w	r3, #1
    a698:	d10a      	bne.n	a6b0 <_vfprintf_r+0x18f4>
    a69a:	f04f 0c01 	mov.w	ip, #1
    a69e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a6a2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    a6a6:	e5da      	b.n	a25e <_vfprintf_r+0x14a2>
    a6a8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    a6ac:	3202      	adds	r2, #2
    a6ae:	e5c5      	b.n	a23c <_vfprintf_r+0x1480>
    a6b0:	3702      	adds	r7, #2
    a6b2:	2166      	movs	r1, #102	; 0x66
    a6b4:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    a6b8:	9710      	str	r7, [sp, #64]	; 0x40
    a6ba:	9116      	str	r1, [sp, #88]	; 0x58
    a6bc:	920c      	str	r2, [sp, #48]	; 0x30
    a6be:	e5ce      	b.n	a25e <_vfprintf_r+0x14a2>
    a6c0:	00012568 	.word	0x00012568

0000a6c4 <vfprintf>:
    a6c4:	b410      	push	{r4}
    a6c6:	f240 046c 	movw	r4, #108	; 0x6c
    a6ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a6ce:	468c      	mov	ip, r1
    a6d0:	4613      	mov	r3, r2
    a6d2:	4601      	mov	r1, r0
    a6d4:	4662      	mov	r2, ip
    a6d6:	6820      	ldr	r0, [r4, #0]
    a6d8:	bc10      	pop	{r4}
    a6da:	f7fe bb6f 	b.w	8dbc <_vfprintf_r>
    a6de:	bf00      	nop

0000a6e0 <__swsetup_r>:
    a6e0:	b570      	push	{r4, r5, r6, lr}
    a6e2:	f240 056c 	movw	r5, #108	; 0x6c
    a6e6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    a6ea:	4606      	mov	r6, r0
    a6ec:	460c      	mov	r4, r1
    a6ee:	6828      	ldr	r0, [r5, #0]
    a6f0:	b110      	cbz	r0, a6f8 <__swsetup_r+0x18>
    a6f2:	6983      	ldr	r3, [r0, #24]
    a6f4:	2b00      	cmp	r3, #0
    a6f6:	d036      	beq.n	a766 <__swsetup_r+0x86>
    a6f8:	f242 63d0 	movw	r3, #9936	; 0x26d0
    a6fc:	f2c0 0301 	movt	r3, #1
    a700:	429c      	cmp	r4, r3
    a702:	d038      	beq.n	a776 <__swsetup_r+0x96>
    a704:	f242 63f0 	movw	r3, #9968	; 0x26f0
    a708:	f2c0 0301 	movt	r3, #1
    a70c:	429c      	cmp	r4, r3
    a70e:	d041      	beq.n	a794 <__swsetup_r+0xb4>
    a710:	f242 7310 	movw	r3, #10000	; 0x2710
    a714:	f2c0 0301 	movt	r3, #1
    a718:	429c      	cmp	r4, r3
    a71a:	bf04      	itt	eq
    a71c:	682b      	ldreq	r3, [r5, #0]
    a71e:	68dc      	ldreq	r4, [r3, #12]
    a720:	89a2      	ldrh	r2, [r4, #12]
    a722:	4611      	mov	r1, r2
    a724:	b293      	uxth	r3, r2
    a726:	f013 0f08 	tst.w	r3, #8
    a72a:	4618      	mov	r0, r3
    a72c:	bf18      	it	ne
    a72e:	6922      	ldrne	r2, [r4, #16]
    a730:	d033      	beq.n	a79a <__swsetup_r+0xba>
    a732:	b31a      	cbz	r2, a77c <__swsetup_r+0x9c>
    a734:	f013 0101 	ands.w	r1, r3, #1
    a738:	d007      	beq.n	a74a <__swsetup_r+0x6a>
    a73a:	6963      	ldr	r3, [r4, #20]
    a73c:	2100      	movs	r1, #0
    a73e:	60a1      	str	r1, [r4, #8]
    a740:	425b      	negs	r3, r3
    a742:	61a3      	str	r3, [r4, #24]
    a744:	b142      	cbz	r2, a758 <__swsetup_r+0x78>
    a746:	2000      	movs	r0, #0
    a748:	bd70      	pop	{r4, r5, r6, pc}
    a74a:	f013 0f02 	tst.w	r3, #2
    a74e:	bf08      	it	eq
    a750:	6961      	ldreq	r1, [r4, #20]
    a752:	60a1      	str	r1, [r4, #8]
    a754:	2a00      	cmp	r2, #0
    a756:	d1f6      	bne.n	a746 <__swsetup_r+0x66>
    a758:	89a3      	ldrh	r3, [r4, #12]
    a75a:	f013 0f80 	tst.w	r3, #128	; 0x80
    a75e:	d0f2      	beq.n	a746 <__swsetup_r+0x66>
    a760:	f04f 30ff 	mov.w	r0, #4294967295
    a764:	bd70      	pop	{r4, r5, r6, pc}
    a766:	f001 f98b 	bl	ba80 <__sinit>
    a76a:	f242 63d0 	movw	r3, #9936	; 0x26d0
    a76e:	f2c0 0301 	movt	r3, #1
    a772:	429c      	cmp	r4, r3
    a774:	d1c6      	bne.n	a704 <__swsetup_r+0x24>
    a776:	682b      	ldr	r3, [r5, #0]
    a778:	685c      	ldr	r4, [r3, #4]
    a77a:	e7d1      	b.n	a720 <__swsetup_r+0x40>
    a77c:	f403 7120 	and.w	r1, r3, #640	; 0x280
    a780:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    a784:	d0d6      	beq.n	a734 <__swsetup_r+0x54>
    a786:	4630      	mov	r0, r6
    a788:	4621      	mov	r1, r4
    a78a:	f001 fd0f 	bl	c1ac <__smakebuf_r>
    a78e:	89a3      	ldrh	r3, [r4, #12]
    a790:	6922      	ldr	r2, [r4, #16]
    a792:	e7cf      	b.n	a734 <__swsetup_r+0x54>
    a794:	682b      	ldr	r3, [r5, #0]
    a796:	689c      	ldr	r4, [r3, #8]
    a798:	e7c2      	b.n	a720 <__swsetup_r+0x40>
    a79a:	f013 0f10 	tst.w	r3, #16
    a79e:	d0df      	beq.n	a760 <__swsetup_r+0x80>
    a7a0:	f013 0f04 	tst.w	r3, #4
    a7a4:	bf08      	it	eq
    a7a6:	6922      	ldreq	r2, [r4, #16]
    a7a8:	d017      	beq.n	a7da <__swsetup_r+0xfa>
    a7aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a7ac:	b151      	cbz	r1, a7c4 <__swsetup_r+0xe4>
    a7ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
    a7b2:	4299      	cmp	r1, r3
    a7b4:	d003      	beq.n	a7be <__swsetup_r+0xde>
    a7b6:	4630      	mov	r0, r6
    a7b8:	f001 f9e6 	bl	bb88 <_free_r>
    a7bc:	89a2      	ldrh	r2, [r4, #12]
    a7be:	b290      	uxth	r0, r2
    a7c0:	2300      	movs	r3, #0
    a7c2:	6363      	str	r3, [r4, #52]	; 0x34
    a7c4:	6922      	ldr	r2, [r4, #16]
    a7c6:	f64f 71db 	movw	r1, #65499	; 0xffdb
    a7ca:	f2c0 0100 	movt	r1, #0
    a7ce:	2300      	movs	r3, #0
    a7d0:	ea00 0101 	and.w	r1, r0, r1
    a7d4:	6063      	str	r3, [r4, #4]
    a7d6:	81a1      	strh	r1, [r4, #12]
    a7d8:	6022      	str	r2, [r4, #0]
    a7da:	f041 0308 	orr.w	r3, r1, #8
    a7de:	81a3      	strh	r3, [r4, #12]
    a7e0:	b29b      	uxth	r3, r3
    a7e2:	e7a6      	b.n	a732 <__swsetup_r+0x52>
    a7e4:	0000      	lsls	r0, r0, #0
	...

0000a7e8 <quorem>:
    a7e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a7ec:	6903      	ldr	r3, [r0, #16]
    a7ee:	690e      	ldr	r6, [r1, #16]
    a7f0:	4682      	mov	sl, r0
    a7f2:	4689      	mov	r9, r1
    a7f4:	429e      	cmp	r6, r3
    a7f6:	f300 8083 	bgt.w	a900 <quorem+0x118>
    a7fa:	1cf2      	adds	r2, r6, #3
    a7fc:	f101 0514 	add.w	r5, r1, #20
    a800:	f100 0414 	add.w	r4, r0, #20
    a804:	3e01      	subs	r6, #1
    a806:	0092      	lsls	r2, r2, #2
    a808:	188b      	adds	r3, r1, r2
    a80a:	1812      	adds	r2, r2, r0
    a80c:	f103 0804 	add.w	r8, r3, #4
    a810:	6859      	ldr	r1, [r3, #4]
    a812:	6850      	ldr	r0, [r2, #4]
    a814:	3101      	adds	r1, #1
    a816:	f006 fe03 	bl	11420 <__aeabi_uidiv>
    a81a:	4607      	mov	r7, r0
    a81c:	2800      	cmp	r0, #0
    a81e:	d039      	beq.n	a894 <quorem+0xac>
    a820:	2300      	movs	r3, #0
    a822:	469c      	mov	ip, r3
    a824:	461a      	mov	r2, r3
    a826:	58e9      	ldr	r1, [r5, r3]
    a828:	58e0      	ldr	r0, [r4, r3]
    a82a:	fa1f fe81 	uxth.w	lr, r1
    a82e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    a832:	b281      	uxth	r1, r0
    a834:	fb0e ce07 	mla	lr, lr, r7, ip
    a838:	1851      	adds	r1, r2, r1
    a83a:	fb0b fc07 	mul.w	ip, fp, r7
    a83e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    a842:	fa1f fe8e 	uxth.w	lr, lr
    a846:	ebce 0101 	rsb	r1, lr, r1
    a84a:	fa1f f28c 	uxth.w	r2, ip
    a84e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    a852:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    a856:	fa1f fe81 	uxth.w	lr, r1
    a85a:	eb02 4221 	add.w	r2, r2, r1, asr #16
    a85e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    a862:	50e1      	str	r1, [r4, r3]
    a864:	3304      	adds	r3, #4
    a866:	1412      	asrs	r2, r2, #16
    a868:	1959      	adds	r1, r3, r5
    a86a:	4588      	cmp	r8, r1
    a86c:	d2db      	bcs.n	a826 <quorem+0x3e>
    a86e:	1d32      	adds	r2, r6, #4
    a870:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    a874:	6859      	ldr	r1, [r3, #4]
    a876:	b969      	cbnz	r1, a894 <quorem+0xac>
    a878:	429c      	cmp	r4, r3
    a87a:	d209      	bcs.n	a890 <quorem+0xa8>
    a87c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    a880:	b112      	cbz	r2, a888 <quorem+0xa0>
    a882:	e005      	b.n	a890 <quorem+0xa8>
    a884:	681a      	ldr	r2, [r3, #0]
    a886:	b91a      	cbnz	r2, a890 <quorem+0xa8>
    a888:	3b04      	subs	r3, #4
    a88a:	3e01      	subs	r6, #1
    a88c:	429c      	cmp	r4, r3
    a88e:	d3f9      	bcc.n	a884 <quorem+0x9c>
    a890:	f8ca 6010 	str.w	r6, [sl, #16]
    a894:	4649      	mov	r1, r9
    a896:	4650      	mov	r0, sl
    a898:	f002 fa40 	bl	cd1c <__mcmp>
    a89c:	2800      	cmp	r0, #0
    a89e:	db2c      	blt.n	a8fa <quorem+0x112>
    a8a0:	2300      	movs	r3, #0
    a8a2:	3701      	adds	r7, #1
    a8a4:	469c      	mov	ip, r3
    a8a6:	58ea      	ldr	r2, [r5, r3]
    a8a8:	58e0      	ldr	r0, [r4, r3]
    a8aa:	b291      	uxth	r1, r2
    a8ac:	0c12      	lsrs	r2, r2, #16
    a8ae:	fa1f f980 	uxth.w	r9, r0
    a8b2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    a8b6:	ebc1 0109 	rsb	r1, r1, r9
    a8ba:	4461      	add	r1, ip
    a8bc:	eb02 4221 	add.w	r2, r2, r1, asr #16
    a8c0:	b289      	uxth	r1, r1
    a8c2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    a8c6:	50e1      	str	r1, [r4, r3]
    a8c8:	3304      	adds	r3, #4
    a8ca:	ea4f 4c22 	mov.w	ip, r2, asr #16
    a8ce:	195a      	adds	r2, r3, r5
    a8d0:	4590      	cmp	r8, r2
    a8d2:	d2e8      	bcs.n	a8a6 <quorem+0xbe>
    a8d4:	1d32      	adds	r2, r6, #4
    a8d6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    a8da:	6859      	ldr	r1, [r3, #4]
    a8dc:	b969      	cbnz	r1, a8fa <quorem+0x112>
    a8de:	429c      	cmp	r4, r3
    a8e0:	d209      	bcs.n	a8f6 <quorem+0x10e>
    a8e2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    a8e6:	b112      	cbz	r2, a8ee <quorem+0x106>
    a8e8:	e005      	b.n	a8f6 <quorem+0x10e>
    a8ea:	681a      	ldr	r2, [r3, #0]
    a8ec:	b91a      	cbnz	r2, a8f6 <quorem+0x10e>
    a8ee:	3b04      	subs	r3, #4
    a8f0:	3e01      	subs	r6, #1
    a8f2:	429c      	cmp	r4, r3
    a8f4:	d3f9      	bcc.n	a8ea <quorem+0x102>
    a8f6:	f8ca 6010 	str.w	r6, [sl, #16]
    a8fa:	4638      	mov	r0, r7
    a8fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a900:	2000      	movs	r0, #0
    a902:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a906:	bf00      	nop

0000a908 <_dtoa_r>:
    a908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a90c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    a90e:	b0a1      	sub	sp, #132	; 0x84
    a910:	4604      	mov	r4, r0
    a912:	4690      	mov	r8, r2
    a914:	4699      	mov	r9, r3
    a916:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    a918:	2e00      	cmp	r6, #0
    a91a:	f000 8423 	beq.w	b164 <_dtoa_r+0x85c>
    a91e:	6832      	ldr	r2, [r6, #0]
    a920:	b182      	cbz	r2, a944 <_dtoa_r+0x3c>
    a922:	6a61      	ldr	r1, [r4, #36]	; 0x24
    a924:	f04f 0c01 	mov.w	ip, #1
    a928:	6876      	ldr	r6, [r6, #4]
    a92a:	4620      	mov	r0, r4
    a92c:	680b      	ldr	r3, [r1, #0]
    a92e:	6056      	str	r6, [r2, #4]
    a930:	684a      	ldr	r2, [r1, #4]
    a932:	4619      	mov	r1, r3
    a934:	fa0c f202 	lsl.w	r2, ip, r2
    a938:	609a      	str	r2, [r3, #8]
    a93a:	f002 fb29 	bl	cf90 <_Bfree>
    a93e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a940:	2200      	movs	r2, #0
    a942:	601a      	str	r2, [r3, #0]
    a944:	f1b9 0600 	subs.w	r6, r9, #0
    a948:	db38      	blt.n	a9bc <_dtoa_r+0xb4>
    a94a:	2300      	movs	r3, #0
    a94c:	602b      	str	r3, [r5, #0]
    a94e:	f240 0300 	movw	r3, #0
    a952:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a956:	461a      	mov	r2, r3
    a958:	ea06 0303 	and.w	r3, r6, r3
    a95c:	4293      	cmp	r3, r2
    a95e:	d017      	beq.n	a990 <_dtoa_r+0x88>
    a960:	2200      	movs	r2, #0
    a962:	2300      	movs	r3, #0
    a964:	4640      	mov	r0, r8
    a966:	4649      	mov	r1, r9
    a968:	e9cd 8906 	strd	r8, r9, [sp, #24]
    a96c:	f006 feec 	bl	11748 <__aeabi_dcmpeq>
    a970:	2800      	cmp	r0, #0
    a972:	d029      	beq.n	a9c8 <_dtoa_r+0xc0>
    a974:	982c      	ldr	r0, [sp, #176]	; 0xb0
    a976:	2301      	movs	r3, #1
    a978:	992e      	ldr	r1, [sp, #184]	; 0xb8
    a97a:	6003      	str	r3, [r0, #0]
    a97c:	2900      	cmp	r1, #0
    a97e:	f000 80d0 	beq.w	ab22 <_dtoa_r+0x21a>
    a982:	4b79      	ldr	r3, [pc, #484]	; (ab68 <_dtoa_r+0x260>)
    a984:	1e58      	subs	r0, r3, #1
    a986:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    a988:	6013      	str	r3, [r2, #0]
    a98a:	b021      	add	sp, #132	; 0x84
    a98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a990:	982c      	ldr	r0, [sp, #176]	; 0xb0
    a992:	f242 730f 	movw	r3, #9999	; 0x270f
    a996:	6003      	str	r3, [r0, #0]
    a998:	f1b8 0f00 	cmp.w	r8, #0
    a99c:	f000 8095 	beq.w	aaca <_dtoa_r+0x1c2>
    a9a0:	f242 60cc 	movw	r0, #9932	; 0x26cc
    a9a4:	f2c0 0001 	movt	r0, #1
    a9a8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    a9aa:	2900      	cmp	r1, #0
    a9ac:	d0ed      	beq.n	a98a <_dtoa_r+0x82>
    a9ae:	78c2      	ldrb	r2, [r0, #3]
    a9b0:	1cc3      	adds	r3, r0, #3
    a9b2:	2a00      	cmp	r2, #0
    a9b4:	d0e7      	beq.n	a986 <_dtoa_r+0x7e>
    a9b6:	f100 0308 	add.w	r3, r0, #8
    a9ba:	e7e4      	b.n	a986 <_dtoa_r+0x7e>
    a9bc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    a9c0:	2301      	movs	r3, #1
    a9c2:	46b1      	mov	r9, r6
    a9c4:	602b      	str	r3, [r5, #0]
    a9c6:	e7c2      	b.n	a94e <_dtoa_r+0x46>
    a9c8:	4620      	mov	r0, r4
    a9ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a9ce:	a91e      	add	r1, sp, #120	; 0x78
    a9d0:	9100      	str	r1, [sp, #0]
    a9d2:	a91f      	add	r1, sp, #124	; 0x7c
    a9d4:	9101      	str	r1, [sp, #4]
    a9d6:	f002 fb2d 	bl	d034 <__d2b>
    a9da:	f3c6 550a 	ubfx	r5, r6, #20, #11
    a9de:	4683      	mov	fp, r0
    a9e0:	2d00      	cmp	r5, #0
    a9e2:	d07e      	beq.n	aae2 <_dtoa_r+0x1da>
    a9e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a9e8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    a9ec:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    a9ee:	3d07      	subs	r5, #7
    a9f0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    a9f4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a9f8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    a9fc:	2300      	movs	r3, #0
    a9fe:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    aa02:	9319      	str	r3, [sp, #100]	; 0x64
    aa04:	f240 0300 	movw	r3, #0
    aa08:	2200      	movs	r2, #0
    aa0a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    aa0e:	f7fc fb3f 	bl	7090 <__aeabi_dsub>
    aa12:	a34f      	add	r3, pc, #316	; (adr r3, ab50 <_dtoa_r+0x248>)
    aa14:	e9d3 2300 	ldrd	r2, r3, [r3]
    aa18:	f7fc fcee 	bl	73f8 <__aeabi_dmul>
    aa1c:	a34e      	add	r3, pc, #312	; (adr r3, ab58 <_dtoa_r+0x250>)
    aa1e:	e9d3 2300 	ldrd	r2, r3, [r3]
    aa22:	f7fc fb37 	bl	7094 <__adddf3>
    aa26:	e9cd 0108 	strd	r0, r1, [sp, #32]
    aa2a:	4628      	mov	r0, r5
    aa2c:	f7fc fc7e 	bl	732c <__aeabi_i2d>
    aa30:	a34b      	add	r3, pc, #300	; (adr r3, ab60 <_dtoa_r+0x258>)
    aa32:	e9d3 2300 	ldrd	r2, r3, [r3]
    aa36:	f7fc fcdf 	bl	73f8 <__aeabi_dmul>
    aa3a:	4602      	mov	r2, r0
    aa3c:	460b      	mov	r3, r1
    aa3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    aa42:	f7fc fb27 	bl	7094 <__adddf3>
    aa46:	e9cd 0108 	strd	r0, r1, [sp, #32]
    aa4a:	f7fc fee7 	bl	781c <__aeabi_d2iz>
    aa4e:	2200      	movs	r2, #0
    aa50:	2300      	movs	r3, #0
    aa52:	4606      	mov	r6, r0
    aa54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    aa58:	f006 fe80 	bl	1175c <__aeabi_dcmplt>
    aa5c:	b140      	cbz	r0, aa70 <_dtoa_r+0x168>
    aa5e:	4630      	mov	r0, r6
    aa60:	f7fc fc64 	bl	732c <__aeabi_i2d>
    aa64:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    aa68:	f006 fe6e 	bl	11748 <__aeabi_dcmpeq>
    aa6c:	b900      	cbnz	r0, aa70 <_dtoa_r+0x168>
    aa6e:	3e01      	subs	r6, #1
    aa70:	2e16      	cmp	r6, #22
    aa72:	d95b      	bls.n	ab2c <_dtoa_r+0x224>
    aa74:	2301      	movs	r3, #1
    aa76:	9318      	str	r3, [sp, #96]	; 0x60
    aa78:	3f01      	subs	r7, #1
    aa7a:	ebb7 0a05 	subs.w	sl, r7, r5
    aa7e:	bf42      	ittt	mi
    aa80:	f1ca 0a00 	rsbmi	sl, sl, #0
    aa84:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    aa88:	f04f 0a00 	movmi.w	sl, #0
    aa8c:	d401      	bmi.n	aa92 <_dtoa_r+0x18a>
    aa8e:	2200      	movs	r2, #0
    aa90:	920f      	str	r2, [sp, #60]	; 0x3c
    aa92:	2e00      	cmp	r6, #0
    aa94:	f2c0 8371 	blt.w	b17a <_dtoa_r+0x872>
    aa98:	44b2      	add	sl, r6
    aa9a:	2300      	movs	r3, #0
    aa9c:	9617      	str	r6, [sp, #92]	; 0x5c
    aa9e:	9315      	str	r3, [sp, #84]	; 0x54
    aaa0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    aaa2:	2b09      	cmp	r3, #9
    aaa4:	d862      	bhi.n	ab6c <_dtoa_r+0x264>
    aaa6:	2b05      	cmp	r3, #5
    aaa8:	f340 8677 	ble.w	b79a <_dtoa_r+0xe92>
    aaac:	982a      	ldr	r0, [sp, #168]	; 0xa8
    aaae:	2700      	movs	r7, #0
    aab0:	3804      	subs	r0, #4
    aab2:	902a      	str	r0, [sp, #168]	; 0xa8
    aab4:	992a      	ldr	r1, [sp, #168]	; 0xa8
    aab6:	1e8b      	subs	r3, r1, #2
    aab8:	2b03      	cmp	r3, #3
    aaba:	f200 83dd 	bhi.w	b278 <_dtoa_r+0x970>
    aabe:	e8df f013 	tbh	[pc, r3, lsl #1]
    aac2:	03a5      	.short	0x03a5
    aac4:	03d503d8 	.word	0x03d503d8
    aac8:	03c4      	.short	0x03c4
    aaca:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    aace:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    aad2:	2e00      	cmp	r6, #0
    aad4:	f47f af64 	bne.w	a9a0 <_dtoa_r+0x98>
    aad8:	f242 60c0 	movw	r0, #9920	; 0x26c0
    aadc:	f2c0 0001 	movt	r0, #1
    aae0:	e762      	b.n	a9a8 <_dtoa_r+0xa0>
    aae2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    aae4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    aae6:	18fb      	adds	r3, r7, r3
    aae8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    aaec:	1c9d      	adds	r5, r3, #2
    aaee:	2d20      	cmp	r5, #32
    aaf0:	bfdc      	itt	le
    aaf2:	f1c5 0020 	rsble	r0, r5, #32
    aaf6:	fa08 f000 	lslle.w	r0, r8, r0
    aafa:	dd08      	ble.n	ab0e <_dtoa_r+0x206>
    aafc:	3b1e      	subs	r3, #30
    aafe:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    ab02:	fa16 f202 	lsls.w	r2, r6, r2
    ab06:	fa28 f303 	lsr.w	r3, r8, r3
    ab0a:	ea42 0003 	orr.w	r0, r2, r3
    ab0e:	f7fc fbfd 	bl	730c <__aeabi_ui2d>
    ab12:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    ab16:	2201      	movs	r2, #1
    ab18:	3d03      	subs	r5, #3
    ab1a:	9219      	str	r2, [sp, #100]	; 0x64
    ab1c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    ab20:	e770      	b.n	aa04 <_dtoa_r+0xfc>
    ab22:	f242 50b8 	movw	r0, #9656	; 0x25b8
    ab26:	f2c0 0001 	movt	r0, #1
    ab2a:	e72e      	b.n	a98a <_dtoa_r+0x82>
    ab2c:	f242 7378 	movw	r3, #10104	; 0x2778
    ab30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    ab34:	f2c0 0301 	movt	r3, #1
    ab38:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
    ab40:	f006 fe0c 	bl	1175c <__aeabi_dcmplt>
    ab44:	2800      	cmp	r0, #0
    ab46:	f040 8320 	bne.w	b18a <_dtoa_r+0x882>
    ab4a:	9018      	str	r0, [sp, #96]	; 0x60
    ab4c:	e794      	b.n	aa78 <_dtoa_r+0x170>
    ab4e:	bf00      	nop
    ab50:	636f4361 	.word	0x636f4361
    ab54:	3fd287a7 	.word	0x3fd287a7
    ab58:	8b60c8b3 	.word	0x8b60c8b3
    ab5c:	3fc68a28 	.word	0x3fc68a28
    ab60:	509f79fb 	.word	0x509f79fb
    ab64:	3fd34413 	.word	0x3fd34413
    ab68:	000125b9 	.word	0x000125b9
    ab6c:	2300      	movs	r3, #0
    ab6e:	f04f 30ff 	mov.w	r0, #4294967295
    ab72:	461f      	mov	r7, r3
    ab74:	2101      	movs	r1, #1
    ab76:	932a      	str	r3, [sp, #168]	; 0xa8
    ab78:	9011      	str	r0, [sp, #68]	; 0x44
    ab7a:	9116      	str	r1, [sp, #88]	; 0x58
    ab7c:	9008      	str	r0, [sp, #32]
    ab7e:	932b      	str	r3, [sp, #172]	; 0xac
    ab80:	6a65      	ldr	r5, [r4, #36]	; 0x24
    ab82:	2300      	movs	r3, #0
    ab84:	606b      	str	r3, [r5, #4]
    ab86:	4620      	mov	r0, r4
    ab88:	6869      	ldr	r1, [r5, #4]
    ab8a:	f002 fa1d 	bl	cfc8 <_Balloc>
    ab8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ab90:	6028      	str	r0, [r5, #0]
    ab92:	681b      	ldr	r3, [r3, #0]
    ab94:	9310      	str	r3, [sp, #64]	; 0x40
    ab96:	2f00      	cmp	r7, #0
    ab98:	f000 815b 	beq.w	ae52 <_dtoa_r+0x54a>
    ab9c:	2e00      	cmp	r6, #0
    ab9e:	f340 842a 	ble.w	b3f6 <_dtoa_r+0xaee>
    aba2:	f242 7378 	movw	r3, #10104	; 0x2778
    aba6:	f006 020f 	and.w	r2, r6, #15
    abaa:	f2c0 0301 	movt	r3, #1
    abae:	1135      	asrs	r5, r6, #4
    abb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    abb4:	f015 0f10 	tst.w	r5, #16
    abb8:	e9d3 0100 	ldrd	r0, r1, [r3]
    abbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    abc0:	f000 82e7 	beq.w	b192 <_dtoa_r+0x88a>
    abc4:	f642 0350 	movw	r3, #10320	; 0x2850
    abc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    abcc:	f2c0 0301 	movt	r3, #1
    abd0:	f005 050f 	and.w	r5, r5, #15
    abd4:	f04f 0803 	mov.w	r8, #3
    abd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    abdc:	f7fc fd36 	bl	764c <__aeabi_ddiv>
    abe0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    abe4:	b1bd      	cbz	r5, ac16 <_dtoa_r+0x30e>
    abe6:	f642 0750 	movw	r7, #10320	; 0x2850
    abea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    abee:	f2c0 0701 	movt	r7, #1
    abf2:	f015 0f01 	tst.w	r5, #1
    abf6:	4610      	mov	r0, r2
    abf8:	4619      	mov	r1, r3
    abfa:	d007      	beq.n	ac0c <_dtoa_r+0x304>
    abfc:	e9d7 2300 	ldrd	r2, r3, [r7]
    ac00:	f108 0801 	add.w	r8, r8, #1
    ac04:	f7fc fbf8 	bl	73f8 <__aeabi_dmul>
    ac08:	4602      	mov	r2, r0
    ac0a:	460b      	mov	r3, r1
    ac0c:	3708      	adds	r7, #8
    ac0e:	106d      	asrs	r5, r5, #1
    ac10:	d1ef      	bne.n	abf2 <_dtoa_r+0x2ea>
    ac12:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    ac16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ac1a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    ac1e:	f7fc fd15 	bl	764c <__aeabi_ddiv>
    ac22:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ac26:	9918      	ldr	r1, [sp, #96]	; 0x60
    ac28:	2900      	cmp	r1, #0
    ac2a:	f000 80de 	beq.w	adea <_dtoa_r+0x4e2>
    ac2e:	f240 0300 	movw	r3, #0
    ac32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ac36:	2200      	movs	r2, #0
    ac38:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    ac3c:	f04f 0500 	mov.w	r5, #0
    ac40:	f006 fd8c 	bl	1175c <__aeabi_dcmplt>
    ac44:	b108      	cbz	r0, ac4a <_dtoa_r+0x342>
    ac46:	f04f 0501 	mov.w	r5, #1
    ac4a:	9a08      	ldr	r2, [sp, #32]
    ac4c:	2a00      	cmp	r2, #0
    ac4e:	bfd4      	ite	le
    ac50:	2500      	movle	r5, #0
    ac52:	f005 0501 	andgt.w	r5, r5, #1
    ac56:	2d00      	cmp	r5, #0
    ac58:	f000 80c7 	beq.w	adea <_dtoa_r+0x4e2>
    ac5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ac5e:	2b00      	cmp	r3, #0
    ac60:	f340 80f5 	ble.w	ae4e <_dtoa_r+0x546>
    ac64:	f240 0300 	movw	r3, #0
    ac68:	2200      	movs	r2, #0
    ac6a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ac6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ac72:	f7fc fbc1 	bl	73f8 <__aeabi_dmul>
    ac76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ac7a:	f108 0001 	add.w	r0, r8, #1
    ac7e:	1e71      	subs	r1, r6, #1
    ac80:	9112      	str	r1, [sp, #72]	; 0x48
    ac82:	f7fc fb53 	bl	732c <__aeabi_i2d>
    ac86:	4602      	mov	r2, r0
    ac88:	460b      	mov	r3, r1
    ac8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ac8e:	f7fc fbb3 	bl	73f8 <__aeabi_dmul>
    ac92:	f240 0300 	movw	r3, #0
    ac96:	2200      	movs	r2, #0
    ac98:	f2c4 031c 	movt	r3, #16412	; 0x401c
    ac9c:	f7fc f9fa 	bl	7094 <__adddf3>
    aca0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    aca4:	4680      	mov	r8, r0
    aca6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    acaa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    acac:	2b00      	cmp	r3, #0
    acae:	f000 83ad 	beq.w	b40c <_dtoa_r+0xb04>
    acb2:	f242 7378 	movw	r3, #10104	; 0x2778
    acb6:	f240 0100 	movw	r1, #0
    acba:	f2c0 0301 	movt	r3, #1
    acbe:	2000      	movs	r0, #0
    acc0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    acc4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    acc8:	f8cd c00c 	str.w	ip, [sp, #12]
    accc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    acd0:	f7fc fcbc 	bl	764c <__aeabi_ddiv>
    acd4:	4642      	mov	r2, r8
    acd6:	464b      	mov	r3, r9
    acd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    acda:	f7fc f9d9 	bl	7090 <__aeabi_dsub>
    acde:	4680      	mov	r8, r0
    ace0:	4689      	mov	r9, r1
    ace2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ace6:	f7fc fd99 	bl	781c <__aeabi_d2iz>
    acea:	4607      	mov	r7, r0
    acec:	f7fc fb1e 	bl	732c <__aeabi_i2d>
    acf0:	4602      	mov	r2, r0
    acf2:	460b      	mov	r3, r1
    acf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    acf8:	f7fc f9ca 	bl	7090 <__aeabi_dsub>
    acfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
    ad00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ad04:	4640      	mov	r0, r8
    ad06:	f805 3b01 	strb.w	r3, [r5], #1
    ad0a:	4649      	mov	r1, r9
    ad0c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ad10:	f006 fd42 	bl	11798 <__aeabi_dcmpgt>
    ad14:	2800      	cmp	r0, #0
    ad16:	f040 8213 	bne.w	b140 <_dtoa_r+0x838>
    ad1a:	f240 0100 	movw	r1, #0
    ad1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ad22:	2000      	movs	r0, #0
    ad24:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ad28:	f7fc f9b2 	bl	7090 <__aeabi_dsub>
    ad2c:	4602      	mov	r2, r0
    ad2e:	460b      	mov	r3, r1
    ad30:	4640      	mov	r0, r8
    ad32:	4649      	mov	r1, r9
    ad34:	f006 fd30 	bl	11798 <__aeabi_dcmpgt>
    ad38:	f8dd c00c 	ldr.w	ip, [sp, #12]
    ad3c:	2800      	cmp	r0, #0
    ad3e:	f040 83e7 	bne.w	b510 <_dtoa_r+0xc08>
    ad42:	f1bc 0f01 	cmp.w	ip, #1
    ad46:	f340 8082 	ble.w	ae4e <_dtoa_r+0x546>
    ad4a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    ad4e:	2701      	movs	r7, #1
    ad50:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    ad54:	961d      	str	r6, [sp, #116]	; 0x74
    ad56:	4666      	mov	r6, ip
    ad58:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    ad5c:	940c      	str	r4, [sp, #48]	; 0x30
    ad5e:	e010      	b.n	ad82 <_dtoa_r+0x47a>
    ad60:	f240 0100 	movw	r1, #0
    ad64:	2000      	movs	r0, #0
    ad66:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ad6a:	f7fc f991 	bl	7090 <__aeabi_dsub>
    ad6e:	4642      	mov	r2, r8
    ad70:	464b      	mov	r3, r9
    ad72:	f006 fcf3 	bl	1175c <__aeabi_dcmplt>
    ad76:	2800      	cmp	r0, #0
    ad78:	f040 83c7 	bne.w	b50a <_dtoa_r+0xc02>
    ad7c:	42b7      	cmp	r7, r6
    ad7e:	f280 848b 	bge.w	b698 <_dtoa_r+0xd90>
    ad82:	f240 0300 	movw	r3, #0
    ad86:	4640      	mov	r0, r8
    ad88:	4649      	mov	r1, r9
    ad8a:	2200      	movs	r2, #0
    ad8c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ad90:	3501      	adds	r5, #1
    ad92:	f7fc fb31 	bl	73f8 <__aeabi_dmul>
    ad96:	f240 0300 	movw	r3, #0
    ad9a:	2200      	movs	r2, #0
    ad9c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ada0:	4680      	mov	r8, r0
    ada2:	4689      	mov	r9, r1
    ada4:	4650      	mov	r0, sl
    ada6:	4659      	mov	r1, fp
    ada8:	f7fc fb26 	bl	73f8 <__aeabi_dmul>
    adac:	468b      	mov	fp, r1
    adae:	4682      	mov	sl, r0
    adb0:	f7fc fd34 	bl	781c <__aeabi_d2iz>
    adb4:	4604      	mov	r4, r0
    adb6:	f7fc fab9 	bl	732c <__aeabi_i2d>
    adba:	3430      	adds	r4, #48	; 0x30
    adbc:	4602      	mov	r2, r0
    adbe:	460b      	mov	r3, r1
    adc0:	4650      	mov	r0, sl
    adc2:	4659      	mov	r1, fp
    adc4:	f7fc f964 	bl	7090 <__aeabi_dsub>
    adc8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    adca:	464b      	mov	r3, r9
    adcc:	55d4      	strb	r4, [r2, r7]
    adce:	4642      	mov	r2, r8
    add0:	3701      	adds	r7, #1
    add2:	4682      	mov	sl, r0
    add4:	468b      	mov	fp, r1
    add6:	f006 fcc1 	bl	1175c <__aeabi_dcmplt>
    adda:	4652      	mov	r2, sl
    addc:	465b      	mov	r3, fp
    adde:	2800      	cmp	r0, #0
    ade0:	d0be      	beq.n	ad60 <_dtoa_r+0x458>
    ade2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    ade6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    ade8:	e1aa      	b.n	b140 <_dtoa_r+0x838>
    adea:	4640      	mov	r0, r8
    adec:	f7fc fa9e 	bl	732c <__aeabi_i2d>
    adf0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    adf4:	f7fc fb00 	bl	73f8 <__aeabi_dmul>
    adf8:	f240 0300 	movw	r3, #0
    adfc:	2200      	movs	r2, #0
    adfe:	f2c4 031c 	movt	r3, #16412	; 0x401c
    ae02:	f7fc f947 	bl	7094 <__adddf3>
    ae06:	9a08      	ldr	r2, [sp, #32]
    ae08:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    ae0c:	4680      	mov	r8, r0
    ae0e:	46a9      	mov	r9, r5
    ae10:	2a00      	cmp	r2, #0
    ae12:	f040 82ec 	bne.w	b3ee <_dtoa_r+0xae6>
    ae16:	f240 0300 	movw	r3, #0
    ae1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ae1e:	2200      	movs	r2, #0
    ae20:	f2c4 0314 	movt	r3, #16404	; 0x4014
    ae24:	f7fc f934 	bl	7090 <__aeabi_dsub>
    ae28:	4642      	mov	r2, r8
    ae2a:	462b      	mov	r3, r5
    ae2c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ae30:	f006 fcb2 	bl	11798 <__aeabi_dcmpgt>
    ae34:	2800      	cmp	r0, #0
    ae36:	f040 824a 	bne.w	b2ce <_dtoa_r+0x9c6>
    ae3a:	4642      	mov	r2, r8
    ae3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ae40:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    ae44:	f006 fc8a 	bl	1175c <__aeabi_dcmplt>
    ae48:	2800      	cmp	r0, #0
    ae4a:	f040 81d5 	bne.w	b1f8 <_dtoa_r+0x8f0>
    ae4e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    ae52:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    ae54:	ea6f 0703 	mvn.w	r7, r3
    ae58:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    ae5c:	2e0e      	cmp	r6, #14
    ae5e:	bfcc      	ite	gt
    ae60:	2700      	movgt	r7, #0
    ae62:	f007 0701 	andle.w	r7, r7, #1
    ae66:	2f00      	cmp	r7, #0
    ae68:	f000 80b7 	beq.w	afda <_dtoa_r+0x6d2>
    ae6c:	982b      	ldr	r0, [sp, #172]	; 0xac
    ae6e:	f242 7378 	movw	r3, #10104	; 0x2778
    ae72:	f2c0 0301 	movt	r3, #1
    ae76:	9908      	ldr	r1, [sp, #32]
    ae78:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    ae7c:	0fc2      	lsrs	r2, r0, #31
    ae7e:	2900      	cmp	r1, #0
    ae80:	bfcc      	ite	gt
    ae82:	2200      	movgt	r2, #0
    ae84:	f002 0201 	andle.w	r2, r2, #1
    ae88:	e9d3 0100 	ldrd	r0, r1, [r3]
    ae8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ae90:	2a00      	cmp	r2, #0
    ae92:	f040 81a0 	bne.w	b1d6 <_dtoa_r+0x8ce>
    ae96:	4602      	mov	r2, r0
    ae98:	460b      	mov	r3, r1
    ae9a:	4640      	mov	r0, r8
    ae9c:	4649      	mov	r1, r9
    ae9e:	f7fc fbd5 	bl	764c <__aeabi_ddiv>
    aea2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    aea4:	f7fc fcba 	bl	781c <__aeabi_d2iz>
    aea8:	4682      	mov	sl, r0
    aeaa:	f7fc fa3f 	bl	732c <__aeabi_i2d>
    aeae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    aeb2:	f7fc faa1 	bl	73f8 <__aeabi_dmul>
    aeb6:	4602      	mov	r2, r0
    aeb8:	460b      	mov	r3, r1
    aeba:	4640      	mov	r0, r8
    aebc:	4649      	mov	r1, r9
    aebe:	f7fc f8e7 	bl	7090 <__aeabi_dsub>
    aec2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    aec6:	f805 3b01 	strb.w	r3, [r5], #1
    aeca:	9a08      	ldr	r2, [sp, #32]
    aecc:	2a01      	cmp	r2, #1
    aece:	4680      	mov	r8, r0
    aed0:	4689      	mov	r9, r1
    aed2:	d052      	beq.n	af7a <_dtoa_r+0x672>
    aed4:	f240 0300 	movw	r3, #0
    aed8:	2200      	movs	r2, #0
    aeda:	f2c4 0324 	movt	r3, #16420	; 0x4024
    aede:	f7fc fa8b 	bl	73f8 <__aeabi_dmul>
    aee2:	2200      	movs	r2, #0
    aee4:	2300      	movs	r3, #0
    aee6:	e9cd 0106 	strd	r0, r1, [sp, #24]
    aeea:	f006 fc2d 	bl	11748 <__aeabi_dcmpeq>
    aeee:	2800      	cmp	r0, #0
    aef0:	f040 81eb 	bne.w	b2ca <_dtoa_r+0x9c2>
    aef4:	9810      	ldr	r0, [sp, #64]	; 0x40
    aef6:	f04f 0801 	mov.w	r8, #1
    aefa:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    aefe:	46a3      	mov	fp, r4
    af00:	1c87      	adds	r7, r0, #2
    af02:	960f      	str	r6, [sp, #60]	; 0x3c
    af04:	f8dd 9020 	ldr.w	r9, [sp, #32]
    af08:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    af0c:	e00a      	b.n	af24 <_dtoa_r+0x61c>
    af0e:	f7fc fa73 	bl	73f8 <__aeabi_dmul>
    af12:	2200      	movs	r2, #0
    af14:	2300      	movs	r3, #0
    af16:	4604      	mov	r4, r0
    af18:	460d      	mov	r5, r1
    af1a:	f006 fc15 	bl	11748 <__aeabi_dcmpeq>
    af1e:	2800      	cmp	r0, #0
    af20:	f040 81ce 	bne.w	b2c0 <_dtoa_r+0x9b8>
    af24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    af28:	4620      	mov	r0, r4
    af2a:	4629      	mov	r1, r5
    af2c:	f108 0801 	add.w	r8, r8, #1
    af30:	f7fc fb8c 	bl	764c <__aeabi_ddiv>
    af34:	463e      	mov	r6, r7
    af36:	f7fc fc71 	bl	781c <__aeabi_d2iz>
    af3a:	4682      	mov	sl, r0
    af3c:	f7fc f9f6 	bl	732c <__aeabi_i2d>
    af40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    af44:	f7fc fa58 	bl	73f8 <__aeabi_dmul>
    af48:	4602      	mov	r2, r0
    af4a:	460b      	mov	r3, r1
    af4c:	4620      	mov	r0, r4
    af4e:	4629      	mov	r1, r5
    af50:	f7fc f89e 	bl	7090 <__aeabi_dsub>
    af54:	2200      	movs	r2, #0
    af56:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    af5a:	f807 cc01 	strb.w	ip, [r7, #-1]
    af5e:	3701      	adds	r7, #1
    af60:	45c1      	cmp	r9, r8
    af62:	f240 0300 	movw	r3, #0
    af66:	f2c4 0324 	movt	r3, #16420	; 0x4024
    af6a:	d1d0      	bne.n	af0e <_dtoa_r+0x606>
    af6c:	4635      	mov	r5, r6
    af6e:	465c      	mov	r4, fp
    af70:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    af72:	4680      	mov	r8, r0
    af74:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    af78:	4689      	mov	r9, r1
    af7a:	4642      	mov	r2, r8
    af7c:	464b      	mov	r3, r9
    af7e:	4640      	mov	r0, r8
    af80:	4649      	mov	r1, r9
    af82:	f7fc f887 	bl	7094 <__adddf3>
    af86:	4680      	mov	r8, r0
    af88:	4689      	mov	r9, r1
    af8a:	4642      	mov	r2, r8
    af8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    af90:	464b      	mov	r3, r9
    af92:	f006 fbe3 	bl	1175c <__aeabi_dcmplt>
    af96:	b960      	cbnz	r0, afb2 <_dtoa_r+0x6aa>
    af98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    af9c:	4642      	mov	r2, r8
    af9e:	464b      	mov	r3, r9
    afa0:	f006 fbd2 	bl	11748 <__aeabi_dcmpeq>
    afa4:	2800      	cmp	r0, #0
    afa6:	f000 8190 	beq.w	b2ca <_dtoa_r+0x9c2>
    afaa:	f01a 0f01 	tst.w	sl, #1
    afae:	f000 818c 	beq.w	b2ca <_dtoa_r+0x9c2>
    afb2:	9910      	ldr	r1, [sp, #64]	; 0x40
    afb4:	e000      	b.n	afb8 <_dtoa_r+0x6b0>
    afb6:	461d      	mov	r5, r3
    afb8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    afbc:	1e6b      	subs	r3, r5, #1
    afbe:	2a39      	cmp	r2, #57	; 0x39
    afc0:	f040 8367 	bne.w	b692 <_dtoa_r+0xd8a>
    afc4:	428b      	cmp	r3, r1
    afc6:	d1f6      	bne.n	afb6 <_dtoa_r+0x6ae>
    afc8:	9910      	ldr	r1, [sp, #64]	; 0x40
    afca:	2330      	movs	r3, #48	; 0x30
    afcc:	3601      	adds	r6, #1
    afce:	2231      	movs	r2, #49	; 0x31
    afd0:	700b      	strb	r3, [r1, #0]
    afd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    afd4:	701a      	strb	r2, [r3, #0]
    afd6:	9612      	str	r6, [sp, #72]	; 0x48
    afd8:	e0b2      	b.n	b140 <_dtoa_r+0x838>
    afda:	9a16      	ldr	r2, [sp, #88]	; 0x58
    afdc:	2a00      	cmp	r2, #0
    afde:	f040 80df 	bne.w	b1a0 <_dtoa_r+0x898>
    afe2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    afe4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    afe6:	920c      	str	r2, [sp, #48]	; 0x30
    afe8:	2d00      	cmp	r5, #0
    afea:	bfd4      	ite	le
    afec:	2300      	movle	r3, #0
    afee:	2301      	movgt	r3, #1
    aff0:	f1ba 0f00 	cmp.w	sl, #0
    aff4:	bfd4      	ite	le
    aff6:	2300      	movle	r3, #0
    aff8:	f003 0301 	andgt.w	r3, r3, #1
    affc:	b14b      	cbz	r3, b012 <_dtoa_r+0x70a>
    affe:	45aa      	cmp	sl, r5
    b000:	bfb4      	ite	lt
    b002:	4653      	movlt	r3, sl
    b004:	462b      	movge	r3, r5
    b006:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b008:	ebc3 0a0a 	rsb	sl, r3, sl
    b00c:	1aed      	subs	r5, r5, r3
    b00e:	1ac0      	subs	r0, r0, r3
    b010:	900f      	str	r0, [sp, #60]	; 0x3c
    b012:	9915      	ldr	r1, [sp, #84]	; 0x54
    b014:	2900      	cmp	r1, #0
    b016:	dd1c      	ble.n	b052 <_dtoa_r+0x74a>
    b018:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b01a:	2a00      	cmp	r2, #0
    b01c:	f000 82e9 	beq.w	b5f2 <_dtoa_r+0xcea>
    b020:	2f00      	cmp	r7, #0
    b022:	dd12      	ble.n	b04a <_dtoa_r+0x742>
    b024:	990c      	ldr	r1, [sp, #48]	; 0x30
    b026:	463a      	mov	r2, r7
    b028:	4620      	mov	r0, r4
    b02a:	f002 fa2d 	bl	d488 <__pow5mult>
    b02e:	465a      	mov	r2, fp
    b030:	900c      	str	r0, [sp, #48]	; 0x30
    b032:	4620      	mov	r0, r4
    b034:	990c      	ldr	r1, [sp, #48]	; 0x30
    b036:	f002 f93f 	bl	d2b8 <__multiply>
    b03a:	4659      	mov	r1, fp
    b03c:	4603      	mov	r3, r0
    b03e:	4620      	mov	r0, r4
    b040:	9303      	str	r3, [sp, #12]
    b042:	f001 ffa5 	bl	cf90 <_Bfree>
    b046:	9b03      	ldr	r3, [sp, #12]
    b048:	469b      	mov	fp, r3
    b04a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    b04c:	1bda      	subs	r2, r3, r7
    b04e:	f040 8311 	bne.w	b674 <_dtoa_r+0xd6c>
    b052:	2101      	movs	r1, #1
    b054:	4620      	mov	r0, r4
    b056:	f002 f9c9 	bl	d3ec <__i2b>
    b05a:	9006      	str	r0, [sp, #24]
    b05c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    b05e:	2800      	cmp	r0, #0
    b060:	dd05      	ble.n	b06e <_dtoa_r+0x766>
    b062:	9906      	ldr	r1, [sp, #24]
    b064:	4620      	mov	r0, r4
    b066:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    b068:	f002 fa0e 	bl	d488 <__pow5mult>
    b06c:	9006      	str	r0, [sp, #24]
    b06e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    b070:	2901      	cmp	r1, #1
    b072:	f340 810a 	ble.w	b28a <_dtoa_r+0x982>
    b076:	2700      	movs	r7, #0
    b078:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    b07a:	2b00      	cmp	r3, #0
    b07c:	f040 8261 	bne.w	b542 <_dtoa_r+0xc3a>
    b080:	2301      	movs	r3, #1
    b082:	4453      	add	r3, sl
    b084:	f013 031f 	ands.w	r3, r3, #31
    b088:	f040 812a 	bne.w	b2e0 <_dtoa_r+0x9d8>
    b08c:	231c      	movs	r3, #28
    b08e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    b090:	449a      	add	sl, r3
    b092:	18ed      	adds	r5, r5, r3
    b094:	18d2      	adds	r2, r2, r3
    b096:	920f      	str	r2, [sp, #60]	; 0x3c
    b098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    b09a:	2b00      	cmp	r3, #0
    b09c:	dd05      	ble.n	b0aa <_dtoa_r+0x7a2>
    b09e:	4659      	mov	r1, fp
    b0a0:	461a      	mov	r2, r3
    b0a2:	4620      	mov	r0, r4
    b0a4:	f002 f8aa 	bl	d1fc <__lshift>
    b0a8:	4683      	mov	fp, r0
    b0aa:	f1ba 0f00 	cmp.w	sl, #0
    b0ae:	dd05      	ble.n	b0bc <_dtoa_r+0x7b4>
    b0b0:	9906      	ldr	r1, [sp, #24]
    b0b2:	4652      	mov	r2, sl
    b0b4:	4620      	mov	r0, r4
    b0b6:	f002 f8a1 	bl	d1fc <__lshift>
    b0ba:	9006      	str	r0, [sp, #24]
    b0bc:	9818      	ldr	r0, [sp, #96]	; 0x60
    b0be:	2800      	cmp	r0, #0
    b0c0:	f040 8229 	bne.w	b516 <_dtoa_r+0xc0e>
    b0c4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    b0c6:	9908      	ldr	r1, [sp, #32]
    b0c8:	2802      	cmp	r0, #2
    b0ca:	bfd4      	ite	le
    b0cc:	2300      	movle	r3, #0
    b0ce:	2301      	movgt	r3, #1
    b0d0:	2900      	cmp	r1, #0
    b0d2:	bfcc      	ite	gt
    b0d4:	2300      	movgt	r3, #0
    b0d6:	f003 0301 	andle.w	r3, r3, #1
    b0da:	2b00      	cmp	r3, #0
    b0dc:	f000 810c 	beq.w	b2f8 <_dtoa_r+0x9f0>
    b0e0:	2900      	cmp	r1, #0
    b0e2:	f040 808c 	bne.w	b1fe <_dtoa_r+0x8f6>
    b0e6:	2205      	movs	r2, #5
    b0e8:	9906      	ldr	r1, [sp, #24]
    b0ea:	9b08      	ldr	r3, [sp, #32]
    b0ec:	4620      	mov	r0, r4
    b0ee:	f002 f987 	bl	d400 <__multadd>
    b0f2:	9006      	str	r0, [sp, #24]
    b0f4:	4658      	mov	r0, fp
    b0f6:	9906      	ldr	r1, [sp, #24]
    b0f8:	f001 fe10 	bl	cd1c <__mcmp>
    b0fc:	2800      	cmp	r0, #0
    b0fe:	dd7e      	ble.n	b1fe <_dtoa_r+0x8f6>
    b100:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b102:	3601      	adds	r6, #1
    b104:	2700      	movs	r7, #0
    b106:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    b10a:	2331      	movs	r3, #49	; 0x31
    b10c:	f805 3b01 	strb.w	r3, [r5], #1
    b110:	9906      	ldr	r1, [sp, #24]
    b112:	4620      	mov	r0, r4
    b114:	f001 ff3c 	bl	cf90 <_Bfree>
    b118:	f1ba 0f00 	cmp.w	sl, #0
    b11c:	f000 80d5 	beq.w	b2ca <_dtoa_r+0x9c2>
    b120:	1e3b      	subs	r3, r7, #0
    b122:	bf18      	it	ne
    b124:	2301      	movne	r3, #1
    b126:	4557      	cmp	r7, sl
    b128:	bf0c      	ite	eq
    b12a:	2300      	moveq	r3, #0
    b12c:	f003 0301 	andne.w	r3, r3, #1
    b130:	2b00      	cmp	r3, #0
    b132:	f040 80d0 	bne.w	b2d6 <_dtoa_r+0x9ce>
    b136:	4651      	mov	r1, sl
    b138:	4620      	mov	r0, r4
    b13a:	f001 ff29 	bl	cf90 <_Bfree>
    b13e:	9612      	str	r6, [sp, #72]	; 0x48
    b140:	4620      	mov	r0, r4
    b142:	4659      	mov	r1, fp
    b144:	f001 ff24 	bl	cf90 <_Bfree>
    b148:	9a12      	ldr	r2, [sp, #72]	; 0x48
    b14a:	1c53      	adds	r3, r2, #1
    b14c:	2200      	movs	r2, #0
    b14e:	702a      	strb	r2, [r5, #0]
    b150:	982c      	ldr	r0, [sp, #176]	; 0xb0
    b152:	992e      	ldr	r1, [sp, #184]	; 0xb8
    b154:	6003      	str	r3, [r0, #0]
    b156:	2900      	cmp	r1, #0
    b158:	f000 81d4 	beq.w	b504 <_dtoa_r+0xbfc>
    b15c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    b15e:	9810      	ldr	r0, [sp, #64]	; 0x40
    b160:	6015      	str	r5, [r2, #0]
    b162:	e412      	b.n	a98a <_dtoa_r+0x82>
    b164:	2010      	movs	r0, #16
    b166:	f001 f897 	bl	c298 <malloc>
    b16a:	60c6      	str	r6, [r0, #12]
    b16c:	6046      	str	r6, [r0, #4]
    b16e:	6086      	str	r6, [r0, #8]
    b170:	6006      	str	r6, [r0, #0]
    b172:	4606      	mov	r6, r0
    b174:	6260      	str	r0, [r4, #36]	; 0x24
    b176:	f7ff bbd2 	b.w	a91e <_dtoa_r+0x16>
    b17a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b17c:	4271      	negs	r1, r6
    b17e:	2200      	movs	r2, #0
    b180:	9115      	str	r1, [sp, #84]	; 0x54
    b182:	1b80      	subs	r0, r0, r6
    b184:	9217      	str	r2, [sp, #92]	; 0x5c
    b186:	900f      	str	r0, [sp, #60]	; 0x3c
    b188:	e48a      	b.n	aaa0 <_dtoa_r+0x198>
    b18a:	2100      	movs	r1, #0
    b18c:	3e01      	subs	r6, #1
    b18e:	9118      	str	r1, [sp, #96]	; 0x60
    b190:	e472      	b.n	aa78 <_dtoa_r+0x170>
    b192:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    b196:	f04f 0802 	mov.w	r8, #2
    b19a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    b19e:	e521      	b.n	abe4 <_dtoa_r+0x2dc>
    b1a0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    b1a2:	2801      	cmp	r0, #1
    b1a4:	f340 826c 	ble.w	b680 <_dtoa_r+0xd78>
    b1a8:	9a08      	ldr	r2, [sp, #32]
    b1aa:	9815      	ldr	r0, [sp, #84]	; 0x54
    b1ac:	1e53      	subs	r3, r2, #1
    b1ae:	4298      	cmp	r0, r3
    b1b0:	f2c0 8258 	blt.w	b664 <_dtoa_r+0xd5c>
    b1b4:	1ac7      	subs	r7, r0, r3
    b1b6:	9b08      	ldr	r3, [sp, #32]
    b1b8:	2b00      	cmp	r3, #0
    b1ba:	bfa8      	it	ge
    b1bc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    b1be:	f2c0 8273 	blt.w	b6a8 <_dtoa_r+0xda0>
    b1c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    b1c4:	4620      	mov	r0, r4
    b1c6:	2101      	movs	r1, #1
    b1c8:	449a      	add	sl, r3
    b1ca:	18d2      	adds	r2, r2, r3
    b1cc:	920f      	str	r2, [sp, #60]	; 0x3c
    b1ce:	f002 f90d 	bl	d3ec <__i2b>
    b1d2:	900c      	str	r0, [sp, #48]	; 0x30
    b1d4:	e708      	b.n	afe8 <_dtoa_r+0x6e0>
    b1d6:	9b08      	ldr	r3, [sp, #32]
    b1d8:	b973      	cbnz	r3, b1f8 <_dtoa_r+0x8f0>
    b1da:	f240 0300 	movw	r3, #0
    b1de:	2200      	movs	r2, #0
    b1e0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    b1e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    b1e8:	f7fc f906 	bl	73f8 <__aeabi_dmul>
    b1ec:	4642      	mov	r2, r8
    b1ee:	464b      	mov	r3, r9
    b1f0:	f006 fac8 	bl	11784 <__aeabi_dcmpge>
    b1f4:	2800      	cmp	r0, #0
    b1f6:	d06a      	beq.n	b2ce <_dtoa_r+0x9c6>
    b1f8:	2200      	movs	r2, #0
    b1fa:	9206      	str	r2, [sp, #24]
    b1fc:	920c      	str	r2, [sp, #48]	; 0x30
    b1fe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    b200:	2700      	movs	r7, #0
    b202:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    b206:	43de      	mvns	r6, r3
    b208:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b20a:	e781      	b.n	b110 <_dtoa_r+0x808>
    b20c:	2100      	movs	r1, #0
    b20e:	9116      	str	r1, [sp, #88]	; 0x58
    b210:	982b      	ldr	r0, [sp, #172]	; 0xac
    b212:	2800      	cmp	r0, #0
    b214:	f340 819f 	ble.w	b556 <_dtoa_r+0xc4e>
    b218:	982b      	ldr	r0, [sp, #172]	; 0xac
    b21a:	4601      	mov	r1, r0
    b21c:	9011      	str	r0, [sp, #68]	; 0x44
    b21e:	9008      	str	r0, [sp, #32]
    b220:	6a65      	ldr	r5, [r4, #36]	; 0x24
    b222:	2200      	movs	r2, #0
    b224:	2917      	cmp	r1, #23
    b226:	606a      	str	r2, [r5, #4]
    b228:	f240 82ab 	bls.w	b782 <_dtoa_r+0xe7a>
    b22c:	2304      	movs	r3, #4
    b22e:	005b      	lsls	r3, r3, #1
    b230:	3201      	adds	r2, #1
    b232:	f103 0014 	add.w	r0, r3, #20
    b236:	4288      	cmp	r0, r1
    b238:	d9f9      	bls.n	b22e <_dtoa_r+0x926>
    b23a:	9b08      	ldr	r3, [sp, #32]
    b23c:	606a      	str	r2, [r5, #4]
    b23e:	2b0e      	cmp	r3, #14
    b240:	bf8c      	ite	hi
    b242:	2700      	movhi	r7, #0
    b244:	f007 0701 	andls.w	r7, r7, #1
    b248:	e49d      	b.n	ab86 <_dtoa_r+0x27e>
    b24a:	2201      	movs	r2, #1
    b24c:	9216      	str	r2, [sp, #88]	; 0x58
    b24e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    b250:	18f3      	adds	r3, r6, r3
    b252:	9311      	str	r3, [sp, #68]	; 0x44
    b254:	1c59      	adds	r1, r3, #1
    b256:	2900      	cmp	r1, #0
    b258:	bfc8      	it	gt
    b25a:	9108      	strgt	r1, [sp, #32]
    b25c:	dce0      	bgt.n	b220 <_dtoa_r+0x918>
    b25e:	290e      	cmp	r1, #14
    b260:	bf8c      	ite	hi
    b262:	2700      	movhi	r7, #0
    b264:	f007 0701 	andls.w	r7, r7, #1
    b268:	9108      	str	r1, [sp, #32]
    b26a:	e489      	b.n	ab80 <_dtoa_r+0x278>
    b26c:	2301      	movs	r3, #1
    b26e:	9316      	str	r3, [sp, #88]	; 0x58
    b270:	e7ce      	b.n	b210 <_dtoa_r+0x908>
    b272:	2200      	movs	r2, #0
    b274:	9216      	str	r2, [sp, #88]	; 0x58
    b276:	e7ea      	b.n	b24e <_dtoa_r+0x946>
    b278:	f04f 33ff 	mov.w	r3, #4294967295
    b27c:	2700      	movs	r7, #0
    b27e:	2001      	movs	r0, #1
    b280:	9311      	str	r3, [sp, #68]	; 0x44
    b282:	9016      	str	r0, [sp, #88]	; 0x58
    b284:	9308      	str	r3, [sp, #32]
    b286:	972b      	str	r7, [sp, #172]	; 0xac
    b288:	e47a      	b.n	ab80 <_dtoa_r+0x278>
    b28a:	f1b8 0f00 	cmp.w	r8, #0
    b28e:	f47f aef2 	bne.w	b076 <_dtoa_r+0x76e>
    b292:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    b296:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    b29a:	2b00      	cmp	r3, #0
    b29c:	f47f aeeb 	bne.w	b076 <_dtoa_r+0x76e>
    b2a0:	f240 0300 	movw	r3, #0
    b2a4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    b2a8:	ea09 0303 	and.w	r3, r9, r3
    b2ac:	2b00      	cmp	r3, #0
    b2ae:	f43f aee2 	beq.w	b076 <_dtoa_r+0x76e>
    b2b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    b2b4:	f10a 0a01 	add.w	sl, sl, #1
    b2b8:	2701      	movs	r7, #1
    b2ba:	3201      	adds	r2, #1
    b2bc:	920f      	str	r2, [sp, #60]	; 0x3c
    b2be:	e6db      	b.n	b078 <_dtoa_r+0x770>
    b2c0:	4635      	mov	r5, r6
    b2c2:	465c      	mov	r4, fp
    b2c4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    b2c6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    b2ca:	9612      	str	r6, [sp, #72]	; 0x48
    b2cc:	e738      	b.n	b140 <_dtoa_r+0x838>
    b2ce:	2000      	movs	r0, #0
    b2d0:	9006      	str	r0, [sp, #24]
    b2d2:	900c      	str	r0, [sp, #48]	; 0x30
    b2d4:	e714      	b.n	b100 <_dtoa_r+0x7f8>
    b2d6:	4639      	mov	r1, r7
    b2d8:	4620      	mov	r0, r4
    b2da:	f001 fe59 	bl	cf90 <_Bfree>
    b2de:	e72a      	b.n	b136 <_dtoa_r+0x82e>
    b2e0:	f1c3 0320 	rsb	r3, r3, #32
    b2e4:	2b04      	cmp	r3, #4
    b2e6:	f340 8254 	ble.w	b792 <_dtoa_r+0xe8a>
    b2ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b2ec:	3b04      	subs	r3, #4
    b2ee:	449a      	add	sl, r3
    b2f0:	18ed      	adds	r5, r5, r3
    b2f2:	18c9      	adds	r1, r1, r3
    b2f4:	910f      	str	r1, [sp, #60]	; 0x3c
    b2f6:	e6cf      	b.n	b098 <_dtoa_r+0x790>
    b2f8:	9916      	ldr	r1, [sp, #88]	; 0x58
    b2fa:	2900      	cmp	r1, #0
    b2fc:	f000 8131 	beq.w	b562 <_dtoa_r+0xc5a>
    b300:	2d00      	cmp	r5, #0
    b302:	dd05      	ble.n	b310 <_dtoa_r+0xa08>
    b304:	990c      	ldr	r1, [sp, #48]	; 0x30
    b306:	462a      	mov	r2, r5
    b308:	4620      	mov	r0, r4
    b30a:	f001 ff77 	bl	d1fc <__lshift>
    b30e:	900c      	str	r0, [sp, #48]	; 0x30
    b310:	2f00      	cmp	r7, #0
    b312:	f040 81ea 	bne.w	b6ea <_dtoa_r+0xde2>
    b316:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    b31a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b31c:	2301      	movs	r3, #1
    b31e:	f008 0001 	and.w	r0, r8, #1
    b322:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    b324:	9011      	str	r0, [sp, #68]	; 0x44
    b326:	950f      	str	r5, [sp, #60]	; 0x3c
    b328:	461d      	mov	r5, r3
    b32a:	960c      	str	r6, [sp, #48]	; 0x30
    b32c:	9906      	ldr	r1, [sp, #24]
    b32e:	4658      	mov	r0, fp
    b330:	f7ff fa5a 	bl	a7e8 <quorem>
    b334:	4639      	mov	r1, r7
    b336:	3030      	adds	r0, #48	; 0x30
    b338:	900b      	str	r0, [sp, #44]	; 0x2c
    b33a:	4658      	mov	r0, fp
    b33c:	f001 fcee 	bl	cd1c <__mcmp>
    b340:	9906      	ldr	r1, [sp, #24]
    b342:	4652      	mov	r2, sl
    b344:	4606      	mov	r6, r0
    b346:	4620      	mov	r0, r4
    b348:	f001 fedc 	bl	d104 <__mdiff>
    b34c:	68c3      	ldr	r3, [r0, #12]
    b34e:	4680      	mov	r8, r0
    b350:	2b00      	cmp	r3, #0
    b352:	d03d      	beq.n	b3d0 <_dtoa_r+0xac8>
    b354:	f04f 0901 	mov.w	r9, #1
    b358:	4641      	mov	r1, r8
    b35a:	4620      	mov	r0, r4
    b35c:	f001 fe18 	bl	cf90 <_Bfree>
    b360:	992a      	ldr	r1, [sp, #168]	; 0xa8
    b362:	ea59 0101 	orrs.w	r1, r9, r1
    b366:	d103      	bne.n	b370 <_dtoa_r+0xa68>
    b368:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b36a:	2a00      	cmp	r2, #0
    b36c:	f000 81eb 	beq.w	b746 <_dtoa_r+0xe3e>
    b370:	2e00      	cmp	r6, #0
    b372:	f2c0 819e 	blt.w	b6b2 <_dtoa_r+0xdaa>
    b376:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    b378:	4332      	orrs	r2, r6
    b37a:	d103      	bne.n	b384 <_dtoa_r+0xa7c>
    b37c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    b37e:	2b00      	cmp	r3, #0
    b380:	f000 8197 	beq.w	b6b2 <_dtoa_r+0xdaa>
    b384:	f1b9 0f00 	cmp.w	r9, #0
    b388:	f300 81ce 	bgt.w	b728 <_dtoa_r+0xe20>
    b38c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b38e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b390:	f801 2b01 	strb.w	r2, [r1], #1
    b394:	9b08      	ldr	r3, [sp, #32]
    b396:	910f      	str	r1, [sp, #60]	; 0x3c
    b398:	429d      	cmp	r5, r3
    b39a:	f000 81c2 	beq.w	b722 <_dtoa_r+0xe1a>
    b39e:	4659      	mov	r1, fp
    b3a0:	220a      	movs	r2, #10
    b3a2:	2300      	movs	r3, #0
    b3a4:	4620      	mov	r0, r4
    b3a6:	f002 f82b 	bl	d400 <__multadd>
    b3aa:	4557      	cmp	r7, sl
    b3ac:	4639      	mov	r1, r7
    b3ae:	4683      	mov	fp, r0
    b3b0:	d014      	beq.n	b3dc <_dtoa_r+0xad4>
    b3b2:	220a      	movs	r2, #10
    b3b4:	2300      	movs	r3, #0
    b3b6:	4620      	mov	r0, r4
    b3b8:	3501      	adds	r5, #1
    b3ba:	f002 f821 	bl	d400 <__multadd>
    b3be:	4651      	mov	r1, sl
    b3c0:	220a      	movs	r2, #10
    b3c2:	2300      	movs	r3, #0
    b3c4:	4607      	mov	r7, r0
    b3c6:	4620      	mov	r0, r4
    b3c8:	f002 f81a 	bl	d400 <__multadd>
    b3cc:	4682      	mov	sl, r0
    b3ce:	e7ad      	b.n	b32c <_dtoa_r+0xa24>
    b3d0:	4658      	mov	r0, fp
    b3d2:	4641      	mov	r1, r8
    b3d4:	f001 fca2 	bl	cd1c <__mcmp>
    b3d8:	4681      	mov	r9, r0
    b3da:	e7bd      	b.n	b358 <_dtoa_r+0xa50>
    b3dc:	4620      	mov	r0, r4
    b3de:	220a      	movs	r2, #10
    b3e0:	2300      	movs	r3, #0
    b3e2:	3501      	adds	r5, #1
    b3e4:	f002 f80c 	bl	d400 <__multadd>
    b3e8:	4607      	mov	r7, r0
    b3ea:	4682      	mov	sl, r0
    b3ec:	e79e      	b.n	b32c <_dtoa_r+0xa24>
    b3ee:	9612      	str	r6, [sp, #72]	; 0x48
    b3f0:	f8dd c020 	ldr.w	ip, [sp, #32]
    b3f4:	e459      	b.n	acaa <_dtoa_r+0x3a2>
    b3f6:	4275      	negs	r5, r6
    b3f8:	2d00      	cmp	r5, #0
    b3fa:	f040 8101 	bne.w	b600 <_dtoa_r+0xcf8>
    b3fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    b402:	f04f 0802 	mov.w	r8, #2
    b406:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b40a:	e40c      	b.n	ac26 <_dtoa_r+0x31e>
    b40c:	f242 7178 	movw	r1, #10104	; 0x2778
    b410:	4642      	mov	r2, r8
    b412:	f2c0 0101 	movt	r1, #1
    b416:	464b      	mov	r3, r9
    b418:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    b41c:	f8cd c00c 	str.w	ip, [sp, #12]
    b420:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b422:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    b426:	f7fb ffe7 	bl	73f8 <__aeabi_dmul>
    b42a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    b42e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b432:	f7fc f9f3 	bl	781c <__aeabi_d2iz>
    b436:	4607      	mov	r7, r0
    b438:	f7fb ff78 	bl	732c <__aeabi_i2d>
    b43c:	460b      	mov	r3, r1
    b43e:	4602      	mov	r2, r0
    b440:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b444:	f7fb fe24 	bl	7090 <__aeabi_dsub>
    b448:	f107 0330 	add.w	r3, r7, #48	; 0x30
    b44c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b450:	f805 3b01 	strb.w	r3, [r5], #1
    b454:	f8dd c00c 	ldr.w	ip, [sp, #12]
    b458:	f1bc 0f01 	cmp.w	ip, #1
    b45c:	d029      	beq.n	b4b2 <_dtoa_r+0xbaa>
    b45e:	46d1      	mov	r9, sl
    b460:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b464:	46b2      	mov	sl, r6
    b466:	9e10      	ldr	r6, [sp, #64]	; 0x40
    b468:	951c      	str	r5, [sp, #112]	; 0x70
    b46a:	2701      	movs	r7, #1
    b46c:	4665      	mov	r5, ip
    b46e:	46a0      	mov	r8, r4
    b470:	f240 0300 	movw	r3, #0
    b474:	2200      	movs	r2, #0
    b476:	f2c4 0324 	movt	r3, #16420	; 0x4024
    b47a:	f7fb ffbd 	bl	73f8 <__aeabi_dmul>
    b47e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b482:	f7fc f9cb 	bl	781c <__aeabi_d2iz>
    b486:	4604      	mov	r4, r0
    b488:	f7fb ff50 	bl	732c <__aeabi_i2d>
    b48c:	3430      	adds	r4, #48	; 0x30
    b48e:	4602      	mov	r2, r0
    b490:	460b      	mov	r3, r1
    b492:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b496:	f7fb fdfb 	bl	7090 <__aeabi_dsub>
    b49a:	55f4      	strb	r4, [r6, r7]
    b49c:	3701      	adds	r7, #1
    b49e:	42af      	cmp	r7, r5
    b4a0:	d1e6      	bne.n	b470 <_dtoa_r+0xb68>
    b4a2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    b4a4:	3f01      	subs	r7, #1
    b4a6:	4656      	mov	r6, sl
    b4a8:	4644      	mov	r4, r8
    b4aa:	46ca      	mov	sl, r9
    b4ac:	19ed      	adds	r5, r5, r7
    b4ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b4b2:	f240 0300 	movw	r3, #0
    b4b6:	2200      	movs	r2, #0
    b4b8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    b4bc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    b4c0:	f7fb fde8 	bl	7094 <__adddf3>
    b4c4:	4602      	mov	r2, r0
    b4c6:	460b      	mov	r3, r1
    b4c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b4cc:	f006 f964 	bl	11798 <__aeabi_dcmpgt>
    b4d0:	b9f0      	cbnz	r0, b510 <_dtoa_r+0xc08>
    b4d2:	f240 0100 	movw	r1, #0
    b4d6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    b4da:	2000      	movs	r0, #0
    b4dc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    b4e0:	f7fb fdd6 	bl	7090 <__aeabi_dsub>
    b4e4:	4602      	mov	r2, r0
    b4e6:	460b      	mov	r3, r1
    b4e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b4ec:	f006 f936 	bl	1175c <__aeabi_dcmplt>
    b4f0:	2800      	cmp	r0, #0
    b4f2:	f43f acac 	beq.w	ae4e <_dtoa_r+0x546>
    b4f6:	462b      	mov	r3, r5
    b4f8:	461d      	mov	r5, r3
    b4fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    b4fe:	2a30      	cmp	r2, #48	; 0x30
    b500:	d0fa      	beq.n	b4f8 <_dtoa_r+0xbf0>
    b502:	e61d      	b.n	b140 <_dtoa_r+0x838>
    b504:	9810      	ldr	r0, [sp, #64]	; 0x40
    b506:	f7ff ba40 	b.w	a98a <_dtoa_r+0x82>
    b50a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    b50e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    b510:	9e12      	ldr	r6, [sp, #72]	; 0x48
    b512:	9910      	ldr	r1, [sp, #64]	; 0x40
    b514:	e550      	b.n	afb8 <_dtoa_r+0x6b0>
    b516:	4658      	mov	r0, fp
    b518:	9906      	ldr	r1, [sp, #24]
    b51a:	f001 fbff 	bl	cd1c <__mcmp>
    b51e:	2800      	cmp	r0, #0
    b520:	f6bf add0 	bge.w	b0c4 <_dtoa_r+0x7bc>
    b524:	4659      	mov	r1, fp
    b526:	4620      	mov	r0, r4
    b528:	220a      	movs	r2, #10
    b52a:	2300      	movs	r3, #0
    b52c:	f001 ff68 	bl	d400 <__multadd>
    b530:	9916      	ldr	r1, [sp, #88]	; 0x58
    b532:	3e01      	subs	r6, #1
    b534:	4683      	mov	fp, r0
    b536:	2900      	cmp	r1, #0
    b538:	f040 8119 	bne.w	b76e <_dtoa_r+0xe66>
    b53c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b53e:	9208      	str	r2, [sp, #32]
    b540:	e5c0      	b.n	b0c4 <_dtoa_r+0x7bc>
    b542:	9806      	ldr	r0, [sp, #24]
    b544:	6903      	ldr	r3, [r0, #16]
    b546:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    b54a:	6918      	ldr	r0, [r3, #16]
    b54c:	f001 fb94 	bl	cc78 <__hi0bits>
    b550:	f1c0 0320 	rsb	r3, r0, #32
    b554:	e595      	b.n	b082 <_dtoa_r+0x77a>
    b556:	2101      	movs	r1, #1
    b558:	9111      	str	r1, [sp, #68]	; 0x44
    b55a:	9108      	str	r1, [sp, #32]
    b55c:	912b      	str	r1, [sp, #172]	; 0xac
    b55e:	f7ff bb0f 	b.w	ab80 <_dtoa_r+0x278>
    b562:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b564:	46b1      	mov	r9, r6
    b566:	9f16      	ldr	r7, [sp, #88]	; 0x58
    b568:	46aa      	mov	sl, r5
    b56a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    b56e:	9e08      	ldr	r6, [sp, #32]
    b570:	e002      	b.n	b578 <_dtoa_r+0xc70>
    b572:	f001 ff45 	bl	d400 <__multadd>
    b576:	4683      	mov	fp, r0
    b578:	4641      	mov	r1, r8
    b57a:	4658      	mov	r0, fp
    b57c:	f7ff f934 	bl	a7e8 <quorem>
    b580:	3501      	adds	r5, #1
    b582:	220a      	movs	r2, #10
    b584:	2300      	movs	r3, #0
    b586:	4659      	mov	r1, fp
    b588:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    b58c:	f80a c007 	strb.w	ip, [sl, r7]
    b590:	3701      	adds	r7, #1
    b592:	4620      	mov	r0, r4
    b594:	42be      	cmp	r6, r7
    b596:	dcec      	bgt.n	b572 <_dtoa_r+0xc6a>
    b598:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    b59c:	464e      	mov	r6, r9
    b59e:	2700      	movs	r7, #0
    b5a0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b5a4:	4659      	mov	r1, fp
    b5a6:	2201      	movs	r2, #1
    b5a8:	4620      	mov	r0, r4
    b5aa:	f001 fe27 	bl	d1fc <__lshift>
    b5ae:	9906      	ldr	r1, [sp, #24]
    b5b0:	4683      	mov	fp, r0
    b5b2:	f001 fbb3 	bl	cd1c <__mcmp>
    b5b6:	2800      	cmp	r0, #0
    b5b8:	dd0f      	ble.n	b5da <_dtoa_r+0xcd2>
    b5ba:	9910      	ldr	r1, [sp, #64]	; 0x40
    b5bc:	e000      	b.n	b5c0 <_dtoa_r+0xcb8>
    b5be:	461d      	mov	r5, r3
    b5c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    b5c4:	1e6b      	subs	r3, r5, #1
    b5c6:	2a39      	cmp	r2, #57	; 0x39
    b5c8:	f040 808c 	bne.w	b6e4 <_dtoa_r+0xddc>
    b5cc:	428b      	cmp	r3, r1
    b5ce:	d1f6      	bne.n	b5be <_dtoa_r+0xcb6>
    b5d0:	9910      	ldr	r1, [sp, #64]	; 0x40
    b5d2:	2331      	movs	r3, #49	; 0x31
    b5d4:	3601      	adds	r6, #1
    b5d6:	700b      	strb	r3, [r1, #0]
    b5d8:	e59a      	b.n	b110 <_dtoa_r+0x808>
    b5da:	d103      	bne.n	b5e4 <_dtoa_r+0xcdc>
    b5dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b5de:	f010 0f01 	tst.w	r0, #1
    b5e2:	d1ea      	bne.n	b5ba <_dtoa_r+0xcb2>
    b5e4:	462b      	mov	r3, r5
    b5e6:	461d      	mov	r5, r3
    b5e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    b5ec:	2a30      	cmp	r2, #48	; 0x30
    b5ee:	d0fa      	beq.n	b5e6 <_dtoa_r+0xcde>
    b5f0:	e58e      	b.n	b110 <_dtoa_r+0x808>
    b5f2:	4659      	mov	r1, fp
    b5f4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    b5f6:	4620      	mov	r0, r4
    b5f8:	f001 ff46 	bl	d488 <__pow5mult>
    b5fc:	4683      	mov	fp, r0
    b5fe:	e528      	b.n	b052 <_dtoa_r+0x74a>
    b600:	f005 030f 	and.w	r3, r5, #15
    b604:	f242 7278 	movw	r2, #10104	; 0x2778
    b608:	f2c0 0201 	movt	r2, #1
    b60c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    b610:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    b614:	e9d3 2300 	ldrd	r2, r3, [r3]
    b618:	f7fb feee 	bl	73f8 <__aeabi_dmul>
    b61c:	112d      	asrs	r5, r5, #4
    b61e:	bf08      	it	eq
    b620:	f04f 0802 	moveq.w	r8, #2
    b624:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b628:	f43f aafd 	beq.w	ac26 <_dtoa_r+0x31e>
    b62c:	f642 0750 	movw	r7, #10320	; 0x2850
    b630:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    b634:	f04f 0802 	mov.w	r8, #2
    b638:	f2c0 0701 	movt	r7, #1
    b63c:	f015 0f01 	tst.w	r5, #1
    b640:	4610      	mov	r0, r2
    b642:	4619      	mov	r1, r3
    b644:	d007      	beq.n	b656 <_dtoa_r+0xd4e>
    b646:	e9d7 2300 	ldrd	r2, r3, [r7]
    b64a:	f108 0801 	add.w	r8, r8, #1
    b64e:	f7fb fed3 	bl	73f8 <__aeabi_dmul>
    b652:	4602      	mov	r2, r0
    b654:	460b      	mov	r3, r1
    b656:	3708      	adds	r7, #8
    b658:	106d      	asrs	r5, r5, #1
    b65a:	d1ef      	bne.n	b63c <_dtoa_r+0xd34>
    b65c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    b660:	f7ff bae1 	b.w	ac26 <_dtoa_r+0x31e>
    b664:	9915      	ldr	r1, [sp, #84]	; 0x54
    b666:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    b668:	1a5b      	subs	r3, r3, r1
    b66a:	18c9      	adds	r1, r1, r3
    b66c:	18d2      	adds	r2, r2, r3
    b66e:	9115      	str	r1, [sp, #84]	; 0x54
    b670:	9217      	str	r2, [sp, #92]	; 0x5c
    b672:	e5a0      	b.n	b1b6 <_dtoa_r+0x8ae>
    b674:	4659      	mov	r1, fp
    b676:	4620      	mov	r0, r4
    b678:	f001 ff06 	bl	d488 <__pow5mult>
    b67c:	4683      	mov	fp, r0
    b67e:	e4e8      	b.n	b052 <_dtoa_r+0x74a>
    b680:	9919      	ldr	r1, [sp, #100]	; 0x64
    b682:	2900      	cmp	r1, #0
    b684:	d047      	beq.n	b716 <_dtoa_r+0xe0e>
    b686:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    b68a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    b68c:	3303      	adds	r3, #3
    b68e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b690:	e597      	b.n	b1c2 <_dtoa_r+0x8ba>
    b692:	3201      	adds	r2, #1
    b694:	b2d2      	uxtb	r2, r2
    b696:	e49d      	b.n	afd4 <_dtoa_r+0x6cc>
    b698:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    b69c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    b6a0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    b6a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    b6a4:	f7ff bbd3 	b.w	ae4e <_dtoa_r+0x546>
    b6a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b6aa:	2300      	movs	r3, #0
    b6ac:	9808      	ldr	r0, [sp, #32]
    b6ae:	1a0d      	subs	r5, r1, r0
    b6b0:	e587      	b.n	b1c2 <_dtoa_r+0x8ba>
    b6b2:	f1b9 0f00 	cmp.w	r9, #0
    b6b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b6b8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    b6ba:	dd0f      	ble.n	b6dc <_dtoa_r+0xdd4>
    b6bc:	4659      	mov	r1, fp
    b6be:	2201      	movs	r2, #1
    b6c0:	4620      	mov	r0, r4
    b6c2:	f001 fd9b 	bl	d1fc <__lshift>
    b6c6:	9906      	ldr	r1, [sp, #24]
    b6c8:	4683      	mov	fp, r0
    b6ca:	f001 fb27 	bl	cd1c <__mcmp>
    b6ce:	2800      	cmp	r0, #0
    b6d0:	dd47      	ble.n	b762 <_dtoa_r+0xe5a>
    b6d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b6d4:	2939      	cmp	r1, #57	; 0x39
    b6d6:	d031      	beq.n	b73c <_dtoa_r+0xe34>
    b6d8:	3101      	adds	r1, #1
    b6da:	910b      	str	r1, [sp, #44]	; 0x2c
    b6dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b6de:	f805 2b01 	strb.w	r2, [r5], #1
    b6e2:	e515      	b.n	b110 <_dtoa_r+0x808>
    b6e4:	3201      	adds	r2, #1
    b6e6:	701a      	strb	r2, [r3, #0]
    b6e8:	e512      	b.n	b110 <_dtoa_r+0x808>
    b6ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b6ec:	4620      	mov	r0, r4
    b6ee:	6851      	ldr	r1, [r2, #4]
    b6f0:	f001 fc6a 	bl	cfc8 <_Balloc>
    b6f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b6f6:	f103 010c 	add.w	r1, r3, #12
    b6fa:	691a      	ldr	r2, [r3, #16]
    b6fc:	3202      	adds	r2, #2
    b6fe:	0092      	lsls	r2, r2, #2
    b700:	4605      	mov	r5, r0
    b702:	300c      	adds	r0, #12
    b704:	f001 f926 	bl	c954 <memcpy>
    b708:	4620      	mov	r0, r4
    b70a:	4629      	mov	r1, r5
    b70c:	2201      	movs	r2, #1
    b70e:	f001 fd75 	bl	d1fc <__lshift>
    b712:	4682      	mov	sl, r0
    b714:	e601      	b.n	b31a <_dtoa_r+0xa12>
    b716:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    b718:	9f15      	ldr	r7, [sp, #84]	; 0x54
    b71a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b71c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    b720:	e54f      	b.n	b1c2 <_dtoa_r+0x8ba>
    b722:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b724:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    b726:	e73d      	b.n	b5a4 <_dtoa_r+0xc9c>
    b728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b72a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b72c:	2b39      	cmp	r3, #57	; 0x39
    b72e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    b730:	d004      	beq.n	b73c <_dtoa_r+0xe34>
    b732:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b734:	1c43      	adds	r3, r0, #1
    b736:	f805 3b01 	strb.w	r3, [r5], #1
    b73a:	e4e9      	b.n	b110 <_dtoa_r+0x808>
    b73c:	2339      	movs	r3, #57	; 0x39
    b73e:	f805 3b01 	strb.w	r3, [r5], #1
    b742:	9910      	ldr	r1, [sp, #64]	; 0x40
    b744:	e73c      	b.n	b5c0 <_dtoa_r+0xcb8>
    b746:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b748:	4633      	mov	r3, r6
    b74a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    b74c:	2839      	cmp	r0, #57	; 0x39
    b74e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    b750:	d0f4      	beq.n	b73c <_dtoa_r+0xe34>
    b752:	2b00      	cmp	r3, #0
    b754:	dd01      	ble.n	b75a <_dtoa_r+0xe52>
    b756:	3001      	adds	r0, #1
    b758:	900b      	str	r0, [sp, #44]	; 0x2c
    b75a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b75c:	f805 1b01 	strb.w	r1, [r5], #1
    b760:	e4d6      	b.n	b110 <_dtoa_r+0x808>
    b762:	d1bb      	bne.n	b6dc <_dtoa_r+0xdd4>
    b764:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b766:	f010 0f01 	tst.w	r0, #1
    b76a:	d0b7      	beq.n	b6dc <_dtoa_r+0xdd4>
    b76c:	e7b1      	b.n	b6d2 <_dtoa_r+0xdca>
    b76e:	2300      	movs	r3, #0
    b770:	990c      	ldr	r1, [sp, #48]	; 0x30
    b772:	4620      	mov	r0, r4
    b774:	220a      	movs	r2, #10
    b776:	f001 fe43 	bl	d400 <__multadd>
    b77a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    b77c:	9308      	str	r3, [sp, #32]
    b77e:	900c      	str	r0, [sp, #48]	; 0x30
    b780:	e4a0      	b.n	b0c4 <_dtoa_r+0x7bc>
    b782:	9908      	ldr	r1, [sp, #32]
    b784:	290e      	cmp	r1, #14
    b786:	bf8c      	ite	hi
    b788:	2700      	movhi	r7, #0
    b78a:	f007 0701 	andls.w	r7, r7, #1
    b78e:	f7ff b9fa 	b.w	ab86 <_dtoa_r+0x27e>
    b792:	f43f ac81 	beq.w	b098 <_dtoa_r+0x790>
    b796:	331c      	adds	r3, #28
    b798:	e479      	b.n	b08e <_dtoa_r+0x786>
    b79a:	2701      	movs	r7, #1
    b79c:	f7ff b98a 	b.w	aab4 <_dtoa_r+0x1ac>

0000b7a0 <_fflush_r>:
    b7a0:	690b      	ldr	r3, [r1, #16]
    b7a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b7a6:	460c      	mov	r4, r1
    b7a8:	4680      	mov	r8, r0
    b7aa:	2b00      	cmp	r3, #0
    b7ac:	d071      	beq.n	b892 <_fflush_r+0xf2>
    b7ae:	b110      	cbz	r0, b7b6 <_fflush_r+0x16>
    b7b0:	6983      	ldr	r3, [r0, #24]
    b7b2:	2b00      	cmp	r3, #0
    b7b4:	d078      	beq.n	b8a8 <_fflush_r+0x108>
    b7b6:	f242 63d0 	movw	r3, #9936	; 0x26d0
    b7ba:	f2c0 0301 	movt	r3, #1
    b7be:	429c      	cmp	r4, r3
    b7c0:	bf08      	it	eq
    b7c2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    b7c6:	d010      	beq.n	b7ea <_fflush_r+0x4a>
    b7c8:	f242 63f0 	movw	r3, #9968	; 0x26f0
    b7cc:	f2c0 0301 	movt	r3, #1
    b7d0:	429c      	cmp	r4, r3
    b7d2:	bf08      	it	eq
    b7d4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    b7d8:	d007      	beq.n	b7ea <_fflush_r+0x4a>
    b7da:	f242 7310 	movw	r3, #10000	; 0x2710
    b7de:	f2c0 0301 	movt	r3, #1
    b7e2:	429c      	cmp	r4, r3
    b7e4:	bf08      	it	eq
    b7e6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    b7ea:	89a3      	ldrh	r3, [r4, #12]
    b7ec:	b21a      	sxth	r2, r3
    b7ee:	f012 0f08 	tst.w	r2, #8
    b7f2:	d135      	bne.n	b860 <_fflush_r+0xc0>
    b7f4:	6862      	ldr	r2, [r4, #4]
    b7f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    b7fa:	81a3      	strh	r3, [r4, #12]
    b7fc:	2a00      	cmp	r2, #0
    b7fe:	dd5e      	ble.n	b8be <_fflush_r+0x11e>
    b800:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    b802:	2e00      	cmp	r6, #0
    b804:	d045      	beq.n	b892 <_fflush_r+0xf2>
    b806:	b29b      	uxth	r3, r3
    b808:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    b80c:	bf18      	it	ne
    b80e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    b810:	d059      	beq.n	b8c6 <_fflush_r+0x126>
    b812:	f013 0f04 	tst.w	r3, #4
    b816:	d14a      	bne.n	b8ae <_fflush_r+0x10e>
    b818:	2300      	movs	r3, #0
    b81a:	4640      	mov	r0, r8
    b81c:	6a21      	ldr	r1, [r4, #32]
    b81e:	462a      	mov	r2, r5
    b820:	47b0      	blx	r6
    b822:	4285      	cmp	r5, r0
    b824:	d138      	bne.n	b898 <_fflush_r+0xf8>
    b826:	89a1      	ldrh	r1, [r4, #12]
    b828:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    b82c:	6922      	ldr	r2, [r4, #16]
    b82e:	f2c0 0300 	movt	r3, #0
    b832:	ea01 0303 	and.w	r3, r1, r3
    b836:	2100      	movs	r1, #0
    b838:	6061      	str	r1, [r4, #4]
    b83a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    b83e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    b840:	81a3      	strh	r3, [r4, #12]
    b842:	6022      	str	r2, [r4, #0]
    b844:	bf18      	it	ne
    b846:	6565      	strne	r5, [r4, #84]	; 0x54
    b848:	b319      	cbz	r1, b892 <_fflush_r+0xf2>
    b84a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    b84e:	4299      	cmp	r1, r3
    b850:	d002      	beq.n	b858 <_fflush_r+0xb8>
    b852:	4640      	mov	r0, r8
    b854:	f000 f998 	bl	bb88 <_free_r>
    b858:	2000      	movs	r0, #0
    b85a:	6360      	str	r0, [r4, #52]	; 0x34
    b85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b860:	6926      	ldr	r6, [r4, #16]
    b862:	b1b6      	cbz	r6, b892 <_fflush_r+0xf2>
    b864:	6825      	ldr	r5, [r4, #0]
    b866:	6026      	str	r6, [r4, #0]
    b868:	1bad      	subs	r5, r5, r6
    b86a:	f012 0f03 	tst.w	r2, #3
    b86e:	bf0c      	ite	eq
    b870:	6963      	ldreq	r3, [r4, #20]
    b872:	2300      	movne	r3, #0
    b874:	60a3      	str	r3, [r4, #8]
    b876:	e00a      	b.n	b88e <_fflush_r+0xee>
    b878:	4632      	mov	r2, r6
    b87a:	462b      	mov	r3, r5
    b87c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    b87e:	4640      	mov	r0, r8
    b880:	6a21      	ldr	r1, [r4, #32]
    b882:	47b8      	blx	r7
    b884:	2800      	cmp	r0, #0
    b886:	ebc0 0505 	rsb	r5, r0, r5
    b88a:	4406      	add	r6, r0
    b88c:	dd04      	ble.n	b898 <_fflush_r+0xf8>
    b88e:	2d00      	cmp	r5, #0
    b890:	dcf2      	bgt.n	b878 <_fflush_r+0xd8>
    b892:	2000      	movs	r0, #0
    b894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b898:	89a3      	ldrh	r3, [r4, #12]
    b89a:	f04f 30ff 	mov.w	r0, #4294967295
    b89e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b8a2:	81a3      	strh	r3, [r4, #12]
    b8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b8a8:	f000 f8ea 	bl	ba80 <__sinit>
    b8ac:	e783      	b.n	b7b6 <_fflush_r+0x16>
    b8ae:	6862      	ldr	r2, [r4, #4]
    b8b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    b8b2:	1aad      	subs	r5, r5, r2
    b8b4:	2b00      	cmp	r3, #0
    b8b6:	d0af      	beq.n	b818 <_fflush_r+0x78>
    b8b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    b8ba:	1aed      	subs	r5, r5, r3
    b8bc:	e7ac      	b.n	b818 <_fflush_r+0x78>
    b8be:	6c22      	ldr	r2, [r4, #64]	; 0x40
    b8c0:	2a00      	cmp	r2, #0
    b8c2:	dc9d      	bgt.n	b800 <_fflush_r+0x60>
    b8c4:	e7e5      	b.n	b892 <_fflush_r+0xf2>
    b8c6:	2301      	movs	r3, #1
    b8c8:	4640      	mov	r0, r8
    b8ca:	6a21      	ldr	r1, [r4, #32]
    b8cc:	47b0      	blx	r6
    b8ce:	f1b0 3fff 	cmp.w	r0, #4294967295
    b8d2:	4605      	mov	r5, r0
    b8d4:	d002      	beq.n	b8dc <_fflush_r+0x13c>
    b8d6:	89a3      	ldrh	r3, [r4, #12]
    b8d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    b8da:	e79a      	b.n	b812 <_fflush_r+0x72>
    b8dc:	f8d8 3000 	ldr.w	r3, [r8]
    b8e0:	2b1d      	cmp	r3, #29
    b8e2:	d0d6      	beq.n	b892 <_fflush_r+0xf2>
    b8e4:	89a3      	ldrh	r3, [r4, #12]
    b8e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b8ea:	81a3      	strh	r3, [r4, #12]
    b8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000b8f0 <fflush>:
    b8f0:	4601      	mov	r1, r0
    b8f2:	b128      	cbz	r0, b900 <fflush+0x10>
    b8f4:	f240 036c 	movw	r3, #108	; 0x6c
    b8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8fc:	6818      	ldr	r0, [r3, #0]
    b8fe:	e74f      	b.n	b7a0 <_fflush_r>
    b900:	f242 5324 	movw	r3, #9508	; 0x2524
    b904:	f24b 71a1 	movw	r1, #47009	; 0xb7a1
    b908:	f2c0 0301 	movt	r3, #1
    b90c:	f2c0 0100 	movt	r1, #0
    b910:	6818      	ldr	r0, [r3, #0]
    b912:	f000 bbb3 	b.w	c07c <_fwalk_reent>
    b916:	bf00      	nop

0000b918 <__sfp_lock_acquire>:
    b918:	4770      	bx	lr
    b91a:	bf00      	nop

0000b91c <__sfp_lock_release>:
    b91c:	4770      	bx	lr
    b91e:	bf00      	nop

0000b920 <__sinit_lock_acquire>:
    b920:	4770      	bx	lr
    b922:	bf00      	nop

0000b924 <__sinit_lock_release>:
    b924:	4770      	bx	lr
    b926:	bf00      	nop

0000b928 <__fp_lock>:
    b928:	2000      	movs	r0, #0
    b92a:	4770      	bx	lr

0000b92c <__fp_unlock>:
    b92c:	2000      	movs	r0, #0
    b92e:	4770      	bx	lr

0000b930 <__fp_unlock_all>:
    b930:	f240 036c 	movw	r3, #108	; 0x6c
    b934:	f64b 112d 	movw	r1, #47405	; 0xb92d
    b938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b93c:	f2c0 0100 	movt	r1, #0
    b940:	6818      	ldr	r0, [r3, #0]
    b942:	f000 bbc5 	b.w	c0d0 <_fwalk>
    b946:	bf00      	nop

0000b948 <__fp_lock_all>:
    b948:	f240 036c 	movw	r3, #108	; 0x6c
    b94c:	f64b 1129 	movw	r1, #47401	; 0xb929
    b950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b954:	f2c0 0100 	movt	r1, #0
    b958:	6818      	ldr	r0, [r3, #0]
    b95a:	f000 bbb9 	b.w	c0d0 <_fwalk>
    b95e:	bf00      	nop

0000b960 <_cleanup_r>:
    b960:	f640 21f1 	movw	r1, #2801	; 0xaf1
    b964:	f2c0 0101 	movt	r1, #1
    b968:	f000 bbb2 	b.w	c0d0 <_fwalk>

0000b96c <_cleanup>:
    b96c:	f242 5324 	movw	r3, #9508	; 0x2524
    b970:	f2c0 0301 	movt	r3, #1
    b974:	6818      	ldr	r0, [r3, #0]
    b976:	e7f3      	b.n	b960 <_cleanup_r>

0000b978 <std>:
    b978:	b510      	push	{r4, lr}
    b97a:	4604      	mov	r4, r0
    b97c:	2300      	movs	r3, #0
    b97e:	305c      	adds	r0, #92	; 0x5c
    b980:	81a1      	strh	r1, [r4, #12]
    b982:	4619      	mov	r1, r3
    b984:	81e2      	strh	r2, [r4, #14]
    b986:	2208      	movs	r2, #8
    b988:	6023      	str	r3, [r4, #0]
    b98a:	6063      	str	r3, [r4, #4]
    b98c:	60a3      	str	r3, [r4, #8]
    b98e:	6663      	str	r3, [r4, #100]	; 0x64
    b990:	6123      	str	r3, [r4, #16]
    b992:	6163      	str	r3, [r4, #20]
    b994:	61a3      	str	r3, [r4, #24]
    b996:	f001 f901 	bl	cb9c <memset>
    b99a:	f64d 306d 	movw	r0, #56173	; 0xdb6d
    b99e:	f64d 3131 	movw	r1, #56113	; 0xdb31
    b9a2:	f64d 3209 	movw	r2, #56073	; 0xdb09
    b9a6:	f64d 3301 	movw	r3, #56065	; 0xdb01
    b9aa:	f2c0 0000 	movt	r0, #0
    b9ae:	f2c0 0100 	movt	r1, #0
    b9b2:	f2c0 0200 	movt	r2, #0
    b9b6:	f2c0 0300 	movt	r3, #0
    b9ba:	6260      	str	r0, [r4, #36]	; 0x24
    b9bc:	62a1      	str	r1, [r4, #40]	; 0x28
    b9be:	62e2      	str	r2, [r4, #44]	; 0x2c
    b9c0:	6323      	str	r3, [r4, #48]	; 0x30
    b9c2:	6224      	str	r4, [r4, #32]
    b9c4:	bd10      	pop	{r4, pc}
    b9c6:	bf00      	nop

0000b9c8 <__sfmoreglue>:
    b9c8:	b570      	push	{r4, r5, r6, lr}
    b9ca:	2568      	movs	r5, #104	; 0x68
    b9cc:	460e      	mov	r6, r1
    b9ce:	fb05 f501 	mul.w	r5, r5, r1
    b9d2:	f105 010c 	add.w	r1, r5, #12
    b9d6:	f000 fc67 	bl	c2a8 <_malloc_r>
    b9da:	4604      	mov	r4, r0
    b9dc:	b148      	cbz	r0, b9f2 <__sfmoreglue+0x2a>
    b9de:	f100 030c 	add.w	r3, r0, #12
    b9e2:	2100      	movs	r1, #0
    b9e4:	6046      	str	r6, [r0, #4]
    b9e6:	462a      	mov	r2, r5
    b9e8:	4618      	mov	r0, r3
    b9ea:	6021      	str	r1, [r4, #0]
    b9ec:	60a3      	str	r3, [r4, #8]
    b9ee:	f001 f8d5 	bl	cb9c <memset>
    b9f2:	4620      	mov	r0, r4
    b9f4:	bd70      	pop	{r4, r5, r6, pc}
    b9f6:	bf00      	nop

0000b9f8 <__sfp>:
    b9f8:	f242 5324 	movw	r3, #9508	; 0x2524
    b9fc:	f2c0 0301 	movt	r3, #1
    ba00:	b570      	push	{r4, r5, r6, lr}
    ba02:	681d      	ldr	r5, [r3, #0]
    ba04:	4606      	mov	r6, r0
    ba06:	69ab      	ldr	r3, [r5, #24]
    ba08:	2b00      	cmp	r3, #0
    ba0a:	d02a      	beq.n	ba62 <__sfp+0x6a>
    ba0c:	35d8      	adds	r5, #216	; 0xd8
    ba0e:	686b      	ldr	r3, [r5, #4]
    ba10:	68ac      	ldr	r4, [r5, #8]
    ba12:	3b01      	subs	r3, #1
    ba14:	d503      	bpl.n	ba1e <__sfp+0x26>
    ba16:	e020      	b.n	ba5a <__sfp+0x62>
    ba18:	3468      	adds	r4, #104	; 0x68
    ba1a:	3b01      	subs	r3, #1
    ba1c:	d41d      	bmi.n	ba5a <__sfp+0x62>
    ba1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    ba22:	2a00      	cmp	r2, #0
    ba24:	d1f8      	bne.n	ba18 <__sfp+0x20>
    ba26:	2500      	movs	r5, #0
    ba28:	f04f 33ff 	mov.w	r3, #4294967295
    ba2c:	6665      	str	r5, [r4, #100]	; 0x64
    ba2e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    ba32:	81e3      	strh	r3, [r4, #14]
    ba34:	4629      	mov	r1, r5
    ba36:	f04f 0301 	mov.w	r3, #1
    ba3a:	6025      	str	r5, [r4, #0]
    ba3c:	81a3      	strh	r3, [r4, #12]
    ba3e:	2208      	movs	r2, #8
    ba40:	60a5      	str	r5, [r4, #8]
    ba42:	6065      	str	r5, [r4, #4]
    ba44:	6125      	str	r5, [r4, #16]
    ba46:	6165      	str	r5, [r4, #20]
    ba48:	61a5      	str	r5, [r4, #24]
    ba4a:	f001 f8a7 	bl	cb9c <memset>
    ba4e:	64e5      	str	r5, [r4, #76]	; 0x4c
    ba50:	6365      	str	r5, [r4, #52]	; 0x34
    ba52:	63a5      	str	r5, [r4, #56]	; 0x38
    ba54:	64a5      	str	r5, [r4, #72]	; 0x48
    ba56:	4620      	mov	r0, r4
    ba58:	bd70      	pop	{r4, r5, r6, pc}
    ba5a:	6828      	ldr	r0, [r5, #0]
    ba5c:	b128      	cbz	r0, ba6a <__sfp+0x72>
    ba5e:	4605      	mov	r5, r0
    ba60:	e7d5      	b.n	ba0e <__sfp+0x16>
    ba62:	4628      	mov	r0, r5
    ba64:	f000 f80c 	bl	ba80 <__sinit>
    ba68:	e7d0      	b.n	ba0c <__sfp+0x14>
    ba6a:	4630      	mov	r0, r6
    ba6c:	2104      	movs	r1, #4
    ba6e:	f7ff ffab 	bl	b9c8 <__sfmoreglue>
    ba72:	6028      	str	r0, [r5, #0]
    ba74:	2800      	cmp	r0, #0
    ba76:	d1f2      	bne.n	ba5e <__sfp+0x66>
    ba78:	230c      	movs	r3, #12
    ba7a:	4604      	mov	r4, r0
    ba7c:	6033      	str	r3, [r6, #0]
    ba7e:	e7ea      	b.n	ba56 <__sfp+0x5e>

0000ba80 <__sinit>:
    ba80:	b570      	push	{r4, r5, r6, lr}
    ba82:	6986      	ldr	r6, [r0, #24]
    ba84:	4604      	mov	r4, r0
    ba86:	b106      	cbz	r6, ba8a <__sinit+0xa>
    ba88:	bd70      	pop	{r4, r5, r6, pc}
    ba8a:	f64b 1361 	movw	r3, #47457	; 0xb961
    ba8e:	2501      	movs	r5, #1
    ba90:	f2c0 0300 	movt	r3, #0
    ba94:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    ba98:	6283      	str	r3, [r0, #40]	; 0x28
    ba9a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    ba9e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    baa2:	6185      	str	r5, [r0, #24]
    baa4:	f7ff ffa8 	bl	b9f8 <__sfp>
    baa8:	6060      	str	r0, [r4, #4]
    baaa:	4620      	mov	r0, r4
    baac:	f7ff ffa4 	bl	b9f8 <__sfp>
    bab0:	60a0      	str	r0, [r4, #8]
    bab2:	4620      	mov	r0, r4
    bab4:	f7ff ffa0 	bl	b9f8 <__sfp>
    bab8:	4632      	mov	r2, r6
    baba:	2104      	movs	r1, #4
    babc:	4623      	mov	r3, r4
    babe:	60e0      	str	r0, [r4, #12]
    bac0:	6860      	ldr	r0, [r4, #4]
    bac2:	f7ff ff59 	bl	b978 <std>
    bac6:	462a      	mov	r2, r5
    bac8:	68a0      	ldr	r0, [r4, #8]
    baca:	2109      	movs	r1, #9
    bacc:	4623      	mov	r3, r4
    bace:	f7ff ff53 	bl	b978 <std>
    bad2:	4623      	mov	r3, r4
    bad4:	68e0      	ldr	r0, [r4, #12]
    bad6:	2112      	movs	r1, #18
    bad8:	2202      	movs	r2, #2
    bada:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    bade:	e74b      	b.n	b978 <std>

0000bae0 <_malloc_trim_r>:
    bae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bae2:	f240 1478 	movw	r4, #376	; 0x178
    bae6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    baea:	460f      	mov	r7, r1
    baec:	4605      	mov	r5, r0
    baee:	f001 f8bf 	bl	cc70 <__malloc_lock>
    baf2:	68a3      	ldr	r3, [r4, #8]
    baf4:	685e      	ldr	r6, [r3, #4]
    baf6:	f026 0603 	bic.w	r6, r6, #3
    bafa:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    bafe:	330f      	adds	r3, #15
    bb00:	1bdf      	subs	r7, r3, r7
    bb02:	0b3f      	lsrs	r7, r7, #12
    bb04:	3f01      	subs	r7, #1
    bb06:	033f      	lsls	r7, r7, #12
    bb08:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    bb0c:	db07      	blt.n	bb1e <_malloc_trim_r+0x3e>
    bb0e:	2100      	movs	r1, #0
    bb10:	4628      	mov	r0, r5
    bb12:	f001 ff57 	bl	d9c4 <_sbrk_r>
    bb16:	68a3      	ldr	r3, [r4, #8]
    bb18:	18f3      	adds	r3, r6, r3
    bb1a:	4283      	cmp	r3, r0
    bb1c:	d004      	beq.n	bb28 <_malloc_trim_r+0x48>
    bb1e:	4628      	mov	r0, r5
    bb20:	f001 f8a8 	bl	cc74 <__malloc_unlock>
    bb24:	2000      	movs	r0, #0
    bb26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb28:	4279      	negs	r1, r7
    bb2a:	4628      	mov	r0, r5
    bb2c:	f001 ff4a 	bl	d9c4 <_sbrk_r>
    bb30:	f1b0 3fff 	cmp.w	r0, #4294967295
    bb34:	d010      	beq.n	bb58 <_malloc_trim_r+0x78>
    bb36:	68a2      	ldr	r2, [r4, #8]
    bb38:	f240 53e0 	movw	r3, #1504	; 0x5e0
    bb3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb40:	1bf6      	subs	r6, r6, r7
    bb42:	f046 0601 	orr.w	r6, r6, #1
    bb46:	4628      	mov	r0, r5
    bb48:	6056      	str	r6, [r2, #4]
    bb4a:	681a      	ldr	r2, [r3, #0]
    bb4c:	1bd7      	subs	r7, r2, r7
    bb4e:	601f      	str	r7, [r3, #0]
    bb50:	f001 f890 	bl	cc74 <__malloc_unlock>
    bb54:	2001      	movs	r0, #1
    bb56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb58:	2100      	movs	r1, #0
    bb5a:	4628      	mov	r0, r5
    bb5c:	f001 ff32 	bl	d9c4 <_sbrk_r>
    bb60:	68a3      	ldr	r3, [r4, #8]
    bb62:	1ac2      	subs	r2, r0, r3
    bb64:	2a0f      	cmp	r2, #15
    bb66:	ddda      	ble.n	bb1e <_malloc_trim_r+0x3e>
    bb68:	f240 5480 	movw	r4, #1408	; 0x580
    bb6c:	f240 51e0 	movw	r1, #1504	; 0x5e0
    bb70:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bb74:	f2c2 0100 	movt	r1, #8192	; 0x2000
    bb78:	f042 0201 	orr.w	r2, r2, #1
    bb7c:	6824      	ldr	r4, [r4, #0]
    bb7e:	1b00      	subs	r0, r0, r4
    bb80:	6008      	str	r0, [r1, #0]
    bb82:	605a      	str	r2, [r3, #4]
    bb84:	e7cb      	b.n	bb1e <_malloc_trim_r+0x3e>
    bb86:	bf00      	nop

0000bb88 <_free_r>:
    bb88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bb8c:	4605      	mov	r5, r0
    bb8e:	460c      	mov	r4, r1
    bb90:	2900      	cmp	r1, #0
    bb92:	f000 8088 	beq.w	bca6 <_free_r+0x11e>
    bb96:	f001 f86b 	bl	cc70 <__malloc_lock>
    bb9a:	f1a4 0208 	sub.w	r2, r4, #8
    bb9e:	f240 1078 	movw	r0, #376	; 0x178
    bba2:	6856      	ldr	r6, [r2, #4]
    bba4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    bba8:	f026 0301 	bic.w	r3, r6, #1
    bbac:	f8d0 c008 	ldr.w	ip, [r0, #8]
    bbb0:	18d1      	adds	r1, r2, r3
    bbb2:	458c      	cmp	ip, r1
    bbb4:	684f      	ldr	r7, [r1, #4]
    bbb6:	f027 0703 	bic.w	r7, r7, #3
    bbba:	f000 8095 	beq.w	bce8 <_free_r+0x160>
    bbbe:	f016 0601 	ands.w	r6, r6, #1
    bbc2:	604f      	str	r7, [r1, #4]
    bbc4:	d05f      	beq.n	bc86 <_free_r+0xfe>
    bbc6:	2600      	movs	r6, #0
    bbc8:	19cc      	adds	r4, r1, r7
    bbca:	6864      	ldr	r4, [r4, #4]
    bbcc:	f014 0f01 	tst.w	r4, #1
    bbd0:	d106      	bne.n	bbe0 <_free_r+0x58>
    bbd2:	19db      	adds	r3, r3, r7
    bbd4:	2e00      	cmp	r6, #0
    bbd6:	d07a      	beq.n	bcce <_free_r+0x146>
    bbd8:	688c      	ldr	r4, [r1, #8]
    bbda:	68c9      	ldr	r1, [r1, #12]
    bbdc:	608c      	str	r4, [r1, #8]
    bbde:	60e1      	str	r1, [r4, #12]
    bbe0:	f043 0101 	orr.w	r1, r3, #1
    bbe4:	50d3      	str	r3, [r2, r3]
    bbe6:	6051      	str	r1, [r2, #4]
    bbe8:	2e00      	cmp	r6, #0
    bbea:	d147      	bne.n	bc7c <_free_r+0xf4>
    bbec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    bbf0:	d35b      	bcc.n	bcaa <_free_r+0x122>
    bbf2:	0a59      	lsrs	r1, r3, #9
    bbf4:	2904      	cmp	r1, #4
    bbf6:	bf9e      	ittt	ls
    bbf8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    bbfc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    bc00:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    bc04:	d928      	bls.n	bc58 <_free_r+0xd0>
    bc06:	2914      	cmp	r1, #20
    bc08:	bf9c      	itt	ls
    bc0a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    bc0e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    bc12:	d921      	bls.n	bc58 <_free_r+0xd0>
    bc14:	2954      	cmp	r1, #84	; 0x54
    bc16:	bf9e      	ittt	ls
    bc18:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    bc1c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    bc20:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    bc24:	d918      	bls.n	bc58 <_free_r+0xd0>
    bc26:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    bc2a:	bf9e      	ittt	ls
    bc2c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    bc30:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    bc34:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    bc38:	d90e      	bls.n	bc58 <_free_r+0xd0>
    bc3a:	f240 5c54 	movw	ip, #1364	; 0x554
    bc3e:	4561      	cmp	r1, ip
    bc40:	bf95      	itete	ls
    bc42:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    bc46:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    bc4a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    bc4e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    bc52:	bf98      	it	ls
    bc54:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    bc58:	1904      	adds	r4, r0, r4
    bc5a:	68a1      	ldr	r1, [r4, #8]
    bc5c:	42a1      	cmp	r1, r4
    bc5e:	d103      	bne.n	bc68 <_free_r+0xe0>
    bc60:	e064      	b.n	bd2c <_free_r+0x1a4>
    bc62:	6889      	ldr	r1, [r1, #8]
    bc64:	428c      	cmp	r4, r1
    bc66:	d004      	beq.n	bc72 <_free_r+0xea>
    bc68:	6848      	ldr	r0, [r1, #4]
    bc6a:	f020 0003 	bic.w	r0, r0, #3
    bc6e:	4283      	cmp	r3, r0
    bc70:	d3f7      	bcc.n	bc62 <_free_r+0xda>
    bc72:	68cb      	ldr	r3, [r1, #12]
    bc74:	60d3      	str	r3, [r2, #12]
    bc76:	6091      	str	r1, [r2, #8]
    bc78:	60ca      	str	r2, [r1, #12]
    bc7a:	609a      	str	r2, [r3, #8]
    bc7c:	4628      	mov	r0, r5
    bc7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    bc82:	f000 bff7 	b.w	cc74 <__malloc_unlock>
    bc86:	f854 4c08 	ldr.w	r4, [r4, #-8]
    bc8a:	f100 0c08 	add.w	ip, r0, #8
    bc8e:	1b12      	subs	r2, r2, r4
    bc90:	191b      	adds	r3, r3, r4
    bc92:	6894      	ldr	r4, [r2, #8]
    bc94:	4564      	cmp	r4, ip
    bc96:	d047      	beq.n	bd28 <_free_r+0x1a0>
    bc98:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    bc9c:	f8cc 4008 	str.w	r4, [ip, #8]
    bca0:	f8c4 c00c 	str.w	ip, [r4, #12]
    bca4:	e790      	b.n	bbc8 <_free_r+0x40>
    bca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bcaa:	08db      	lsrs	r3, r3, #3
    bcac:	f04f 0c01 	mov.w	ip, #1
    bcb0:	6846      	ldr	r6, [r0, #4]
    bcb2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    bcb6:	109b      	asrs	r3, r3, #2
    bcb8:	fa0c f303 	lsl.w	r3, ip, r3
    bcbc:	60d1      	str	r1, [r2, #12]
    bcbe:	688c      	ldr	r4, [r1, #8]
    bcc0:	ea46 0303 	orr.w	r3, r6, r3
    bcc4:	6043      	str	r3, [r0, #4]
    bcc6:	6094      	str	r4, [r2, #8]
    bcc8:	60e2      	str	r2, [r4, #12]
    bcca:	608a      	str	r2, [r1, #8]
    bccc:	e7d6      	b.n	bc7c <_free_r+0xf4>
    bcce:	688c      	ldr	r4, [r1, #8]
    bcd0:	4f1c      	ldr	r7, [pc, #112]	; (bd44 <_free_r+0x1bc>)
    bcd2:	42bc      	cmp	r4, r7
    bcd4:	d181      	bne.n	bbda <_free_r+0x52>
    bcd6:	50d3      	str	r3, [r2, r3]
    bcd8:	f043 0301 	orr.w	r3, r3, #1
    bcdc:	60e2      	str	r2, [r4, #12]
    bcde:	60a2      	str	r2, [r4, #8]
    bce0:	6053      	str	r3, [r2, #4]
    bce2:	6094      	str	r4, [r2, #8]
    bce4:	60d4      	str	r4, [r2, #12]
    bce6:	e7c9      	b.n	bc7c <_free_r+0xf4>
    bce8:	18fb      	adds	r3, r7, r3
    bcea:	f016 0f01 	tst.w	r6, #1
    bcee:	d107      	bne.n	bd00 <_free_r+0x178>
    bcf0:	f854 1c08 	ldr.w	r1, [r4, #-8]
    bcf4:	1a52      	subs	r2, r2, r1
    bcf6:	185b      	adds	r3, r3, r1
    bcf8:	68d4      	ldr	r4, [r2, #12]
    bcfa:	6891      	ldr	r1, [r2, #8]
    bcfc:	60a1      	str	r1, [r4, #8]
    bcfe:	60cc      	str	r4, [r1, #12]
    bd00:	f240 5184 	movw	r1, #1412	; 0x584
    bd04:	6082      	str	r2, [r0, #8]
    bd06:	f2c2 0100 	movt	r1, #8192	; 0x2000
    bd0a:	f043 0001 	orr.w	r0, r3, #1
    bd0e:	6050      	str	r0, [r2, #4]
    bd10:	680a      	ldr	r2, [r1, #0]
    bd12:	4293      	cmp	r3, r2
    bd14:	d3b2      	bcc.n	bc7c <_free_r+0xf4>
    bd16:	f240 53dc 	movw	r3, #1500	; 0x5dc
    bd1a:	4628      	mov	r0, r5
    bd1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd20:	6819      	ldr	r1, [r3, #0]
    bd22:	f7ff fedd 	bl	bae0 <_malloc_trim_r>
    bd26:	e7a9      	b.n	bc7c <_free_r+0xf4>
    bd28:	2601      	movs	r6, #1
    bd2a:	e74d      	b.n	bbc8 <_free_r+0x40>
    bd2c:	2601      	movs	r6, #1
    bd2e:	6844      	ldr	r4, [r0, #4]
    bd30:	ea4f 0cac 	mov.w	ip, ip, asr #2
    bd34:	460b      	mov	r3, r1
    bd36:	fa06 fc0c 	lsl.w	ip, r6, ip
    bd3a:	ea44 040c 	orr.w	r4, r4, ip
    bd3e:	6044      	str	r4, [r0, #4]
    bd40:	e798      	b.n	bc74 <_free_r+0xec>
    bd42:	bf00      	nop
    bd44:	20000180 	.word	0x20000180

0000bd48 <__sfvwrite_r>:
    bd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bd4c:	6893      	ldr	r3, [r2, #8]
    bd4e:	b085      	sub	sp, #20
    bd50:	4690      	mov	r8, r2
    bd52:	460c      	mov	r4, r1
    bd54:	9003      	str	r0, [sp, #12]
    bd56:	2b00      	cmp	r3, #0
    bd58:	d064      	beq.n	be24 <__sfvwrite_r+0xdc>
    bd5a:	8988      	ldrh	r0, [r1, #12]
    bd5c:	fa1f fa80 	uxth.w	sl, r0
    bd60:	f01a 0f08 	tst.w	sl, #8
    bd64:	f000 80a0 	beq.w	bea8 <__sfvwrite_r+0x160>
    bd68:	690b      	ldr	r3, [r1, #16]
    bd6a:	2b00      	cmp	r3, #0
    bd6c:	f000 809c 	beq.w	bea8 <__sfvwrite_r+0x160>
    bd70:	f01a 0b02 	ands.w	fp, sl, #2
    bd74:	f8d8 5000 	ldr.w	r5, [r8]
    bd78:	bf1c      	itt	ne
    bd7a:	f04f 0a00 	movne.w	sl, #0
    bd7e:	4657      	movne	r7, sl
    bd80:	d136      	bne.n	bdf0 <__sfvwrite_r+0xa8>
    bd82:	f01a 0a01 	ands.w	sl, sl, #1
    bd86:	bf1d      	ittte	ne
    bd88:	46dc      	movne	ip, fp
    bd8a:	46d9      	movne	r9, fp
    bd8c:	465f      	movne	r7, fp
    bd8e:	4656      	moveq	r6, sl
    bd90:	d152      	bne.n	be38 <__sfvwrite_r+0xf0>
    bd92:	b326      	cbz	r6, bdde <__sfvwrite_r+0x96>
    bd94:	b280      	uxth	r0, r0
    bd96:	68a7      	ldr	r7, [r4, #8]
    bd98:	f410 7f00 	tst.w	r0, #512	; 0x200
    bd9c:	f000 808f 	beq.w	bebe <__sfvwrite_r+0x176>
    bda0:	42be      	cmp	r6, r7
    bda2:	46bb      	mov	fp, r7
    bda4:	f080 80a7 	bcs.w	bef6 <__sfvwrite_r+0x1ae>
    bda8:	6820      	ldr	r0, [r4, #0]
    bdaa:	4637      	mov	r7, r6
    bdac:	46b3      	mov	fp, r6
    bdae:	465a      	mov	r2, fp
    bdb0:	4651      	mov	r1, sl
    bdb2:	f000 fe97 	bl	cae4 <memmove>
    bdb6:	68a2      	ldr	r2, [r4, #8]
    bdb8:	6823      	ldr	r3, [r4, #0]
    bdba:	46b1      	mov	r9, r6
    bdbc:	1bd7      	subs	r7, r2, r7
    bdbe:	60a7      	str	r7, [r4, #8]
    bdc0:	4637      	mov	r7, r6
    bdc2:	445b      	add	r3, fp
    bdc4:	6023      	str	r3, [r4, #0]
    bdc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    bdca:	ebc9 0606 	rsb	r6, r9, r6
    bdce:	44ca      	add	sl, r9
    bdd0:	1bdf      	subs	r7, r3, r7
    bdd2:	f8c8 7008 	str.w	r7, [r8, #8]
    bdd6:	b32f      	cbz	r7, be24 <__sfvwrite_r+0xdc>
    bdd8:	89a0      	ldrh	r0, [r4, #12]
    bdda:	2e00      	cmp	r6, #0
    bddc:	d1da      	bne.n	bd94 <__sfvwrite_r+0x4c>
    bdde:	f8d5 a000 	ldr.w	sl, [r5]
    bde2:	686e      	ldr	r6, [r5, #4]
    bde4:	3508      	adds	r5, #8
    bde6:	e7d4      	b.n	bd92 <__sfvwrite_r+0x4a>
    bde8:	f8d5 a000 	ldr.w	sl, [r5]
    bdec:	686f      	ldr	r7, [r5, #4]
    bdee:	3508      	adds	r5, #8
    bdf0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    bdf4:	bf34      	ite	cc
    bdf6:	463b      	movcc	r3, r7
    bdf8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    bdfc:	4652      	mov	r2, sl
    bdfe:	9803      	ldr	r0, [sp, #12]
    be00:	2f00      	cmp	r7, #0
    be02:	d0f1      	beq.n	bde8 <__sfvwrite_r+0xa0>
    be04:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    be06:	6a21      	ldr	r1, [r4, #32]
    be08:	47b0      	blx	r6
    be0a:	2800      	cmp	r0, #0
    be0c:	4482      	add	sl, r0
    be0e:	ebc0 0707 	rsb	r7, r0, r7
    be12:	f340 80ec 	ble.w	bfee <__sfvwrite_r+0x2a6>
    be16:	f8d8 3008 	ldr.w	r3, [r8, #8]
    be1a:	1a18      	subs	r0, r3, r0
    be1c:	f8c8 0008 	str.w	r0, [r8, #8]
    be20:	2800      	cmp	r0, #0
    be22:	d1e5      	bne.n	bdf0 <__sfvwrite_r+0xa8>
    be24:	2000      	movs	r0, #0
    be26:	b005      	add	sp, #20
    be28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    be2c:	f8d5 9000 	ldr.w	r9, [r5]
    be30:	f04f 0c00 	mov.w	ip, #0
    be34:	686f      	ldr	r7, [r5, #4]
    be36:	3508      	adds	r5, #8
    be38:	2f00      	cmp	r7, #0
    be3a:	d0f7      	beq.n	be2c <__sfvwrite_r+0xe4>
    be3c:	f1bc 0f00 	cmp.w	ip, #0
    be40:	f000 80b5 	beq.w	bfae <__sfvwrite_r+0x266>
    be44:	6963      	ldr	r3, [r4, #20]
    be46:	45bb      	cmp	fp, r7
    be48:	bf34      	ite	cc
    be4a:	46da      	movcc	sl, fp
    be4c:	46ba      	movcs	sl, r7
    be4e:	68a6      	ldr	r6, [r4, #8]
    be50:	6820      	ldr	r0, [r4, #0]
    be52:	6922      	ldr	r2, [r4, #16]
    be54:	199e      	adds	r6, r3, r6
    be56:	4290      	cmp	r0, r2
    be58:	bf94      	ite	ls
    be5a:	2200      	movls	r2, #0
    be5c:	2201      	movhi	r2, #1
    be5e:	45b2      	cmp	sl, r6
    be60:	bfd4      	ite	le
    be62:	2200      	movle	r2, #0
    be64:	f002 0201 	andgt.w	r2, r2, #1
    be68:	2a00      	cmp	r2, #0
    be6a:	f040 80ae 	bne.w	bfca <__sfvwrite_r+0x282>
    be6e:	459a      	cmp	sl, r3
    be70:	f2c0 8082 	blt.w	bf78 <__sfvwrite_r+0x230>
    be74:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    be76:	464a      	mov	r2, r9
    be78:	f8cd c004 	str.w	ip, [sp, #4]
    be7c:	9803      	ldr	r0, [sp, #12]
    be7e:	6a21      	ldr	r1, [r4, #32]
    be80:	47b0      	blx	r6
    be82:	f8dd c004 	ldr.w	ip, [sp, #4]
    be86:	1e06      	subs	r6, r0, #0
    be88:	f340 80b1 	ble.w	bfee <__sfvwrite_r+0x2a6>
    be8c:	ebbb 0b06 	subs.w	fp, fp, r6
    be90:	f000 8086 	beq.w	bfa0 <__sfvwrite_r+0x258>
    be94:	f8d8 3008 	ldr.w	r3, [r8, #8]
    be98:	44b1      	add	r9, r6
    be9a:	1bbf      	subs	r7, r7, r6
    be9c:	1b9e      	subs	r6, r3, r6
    be9e:	f8c8 6008 	str.w	r6, [r8, #8]
    bea2:	2e00      	cmp	r6, #0
    bea4:	d1c8      	bne.n	be38 <__sfvwrite_r+0xf0>
    bea6:	e7bd      	b.n	be24 <__sfvwrite_r+0xdc>
    bea8:	9803      	ldr	r0, [sp, #12]
    beaa:	4621      	mov	r1, r4
    beac:	f7fe fc18 	bl	a6e0 <__swsetup_r>
    beb0:	2800      	cmp	r0, #0
    beb2:	f040 80d4 	bne.w	c05e <__sfvwrite_r+0x316>
    beb6:	89a0      	ldrh	r0, [r4, #12]
    beb8:	fa1f fa80 	uxth.w	sl, r0
    bebc:	e758      	b.n	bd70 <__sfvwrite_r+0x28>
    bebe:	6820      	ldr	r0, [r4, #0]
    bec0:	46b9      	mov	r9, r7
    bec2:	6923      	ldr	r3, [r4, #16]
    bec4:	4298      	cmp	r0, r3
    bec6:	bf94      	ite	ls
    bec8:	2300      	movls	r3, #0
    beca:	2301      	movhi	r3, #1
    becc:	42b7      	cmp	r7, r6
    bece:	bf2c      	ite	cs
    bed0:	2300      	movcs	r3, #0
    bed2:	f003 0301 	andcc.w	r3, r3, #1
    bed6:	2b00      	cmp	r3, #0
    bed8:	f040 809d 	bne.w	c016 <__sfvwrite_r+0x2ce>
    bedc:	6963      	ldr	r3, [r4, #20]
    bede:	429e      	cmp	r6, r3
    bee0:	f0c0 808c 	bcc.w	bffc <__sfvwrite_r+0x2b4>
    bee4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    bee6:	4652      	mov	r2, sl
    bee8:	9803      	ldr	r0, [sp, #12]
    beea:	6a21      	ldr	r1, [r4, #32]
    beec:	47b8      	blx	r7
    beee:	1e07      	subs	r7, r0, #0
    bef0:	dd7d      	ble.n	bfee <__sfvwrite_r+0x2a6>
    bef2:	46b9      	mov	r9, r7
    bef4:	e767      	b.n	bdc6 <__sfvwrite_r+0x7e>
    bef6:	f410 6f90 	tst.w	r0, #1152	; 0x480
    befa:	bf08      	it	eq
    befc:	6820      	ldreq	r0, [r4, #0]
    befe:	f43f af56 	beq.w	bdae <__sfvwrite_r+0x66>
    bf02:	6962      	ldr	r2, [r4, #20]
    bf04:	6921      	ldr	r1, [r4, #16]
    bf06:	6823      	ldr	r3, [r4, #0]
    bf08:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    bf0c:	1a5b      	subs	r3, r3, r1
    bf0e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    bf12:	f103 0c01 	add.w	ip, r3, #1
    bf16:	44b4      	add	ip, r6
    bf18:	ea4f 0969 	mov.w	r9, r9, asr #1
    bf1c:	45e1      	cmp	r9, ip
    bf1e:	464a      	mov	r2, r9
    bf20:	bf3c      	itt	cc
    bf22:	46e1      	movcc	r9, ip
    bf24:	464a      	movcc	r2, r9
    bf26:	f410 6f80 	tst.w	r0, #1024	; 0x400
    bf2a:	f000 8083 	beq.w	c034 <__sfvwrite_r+0x2ec>
    bf2e:	4611      	mov	r1, r2
    bf30:	9803      	ldr	r0, [sp, #12]
    bf32:	9302      	str	r3, [sp, #8]
    bf34:	f000 f9b8 	bl	c2a8 <_malloc_r>
    bf38:	9b02      	ldr	r3, [sp, #8]
    bf3a:	2800      	cmp	r0, #0
    bf3c:	f000 8099 	beq.w	c072 <__sfvwrite_r+0x32a>
    bf40:	461a      	mov	r2, r3
    bf42:	6921      	ldr	r1, [r4, #16]
    bf44:	9302      	str	r3, [sp, #8]
    bf46:	9001      	str	r0, [sp, #4]
    bf48:	f000 fd04 	bl	c954 <memcpy>
    bf4c:	89a2      	ldrh	r2, [r4, #12]
    bf4e:	9b02      	ldr	r3, [sp, #8]
    bf50:	f8dd c004 	ldr.w	ip, [sp, #4]
    bf54:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    bf58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    bf5c:	81a2      	strh	r2, [r4, #12]
    bf5e:	ebc3 0209 	rsb	r2, r3, r9
    bf62:	eb0c 0003 	add.w	r0, ip, r3
    bf66:	4637      	mov	r7, r6
    bf68:	46b3      	mov	fp, r6
    bf6a:	60a2      	str	r2, [r4, #8]
    bf6c:	f8c4 c010 	str.w	ip, [r4, #16]
    bf70:	6020      	str	r0, [r4, #0]
    bf72:	f8c4 9014 	str.w	r9, [r4, #20]
    bf76:	e71a      	b.n	bdae <__sfvwrite_r+0x66>
    bf78:	4652      	mov	r2, sl
    bf7a:	4649      	mov	r1, r9
    bf7c:	4656      	mov	r6, sl
    bf7e:	f8cd c004 	str.w	ip, [sp, #4]
    bf82:	f000 fdaf 	bl	cae4 <memmove>
    bf86:	68a2      	ldr	r2, [r4, #8]
    bf88:	6823      	ldr	r3, [r4, #0]
    bf8a:	ebbb 0b06 	subs.w	fp, fp, r6
    bf8e:	ebca 0202 	rsb	r2, sl, r2
    bf92:	f8dd c004 	ldr.w	ip, [sp, #4]
    bf96:	4453      	add	r3, sl
    bf98:	60a2      	str	r2, [r4, #8]
    bf9a:	6023      	str	r3, [r4, #0]
    bf9c:	f47f af7a 	bne.w	be94 <__sfvwrite_r+0x14c>
    bfa0:	9803      	ldr	r0, [sp, #12]
    bfa2:	4621      	mov	r1, r4
    bfa4:	f7ff fbfc 	bl	b7a0 <_fflush_r>
    bfa8:	bb08      	cbnz	r0, bfee <__sfvwrite_r+0x2a6>
    bfaa:	46dc      	mov	ip, fp
    bfac:	e772      	b.n	be94 <__sfvwrite_r+0x14c>
    bfae:	4648      	mov	r0, r9
    bfb0:	210a      	movs	r1, #10
    bfb2:	463a      	mov	r2, r7
    bfb4:	f000 fc94 	bl	c8e0 <memchr>
    bfb8:	2800      	cmp	r0, #0
    bfba:	d04b      	beq.n	c054 <__sfvwrite_r+0x30c>
    bfbc:	f100 0b01 	add.w	fp, r0, #1
    bfc0:	f04f 0c01 	mov.w	ip, #1
    bfc4:	ebc9 0b0b 	rsb	fp, r9, fp
    bfc8:	e73c      	b.n	be44 <__sfvwrite_r+0xfc>
    bfca:	4649      	mov	r1, r9
    bfcc:	4632      	mov	r2, r6
    bfce:	f8cd c004 	str.w	ip, [sp, #4]
    bfd2:	f000 fd87 	bl	cae4 <memmove>
    bfd6:	6823      	ldr	r3, [r4, #0]
    bfd8:	4621      	mov	r1, r4
    bfda:	9803      	ldr	r0, [sp, #12]
    bfdc:	199b      	adds	r3, r3, r6
    bfde:	6023      	str	r3, [r4, #0]
    bfe0:	f7ff fbde 	bl	b7a0 <_fflush_r>
    bfe4:	f8dd c004 	ldr.w	ip, [sp, #4]
    bfe8:	2800      	cmp	r0, #0
    bfea:	f43f af4f 	beq.w	be8c <__sfvwrite_r+0x144>
    bfee:	89a3      	ldrh	r3, [r4, #12]
    bff0:	f04f 30ff 	mov.w	r0, #4294967295
    bff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    bff8:	81a3      	strh	r3, [r4, #12]
    bffa:	e714      	b.n	be26 <__sfvwrite_r+0xde>
    bffc:	4632      	mov	r2, r6
    bffe:	4651      	mov	r1, sl
    c000:	f000 fd70 	bl	cae4 <memmove>
    c004:	68a2      	ldr	r2, [r4, #8]
    c006:	6823      	ldr	r3, [r4, #0]
    c008:	4637      	mov	r7, r6
    c00a:	1b92      	subs	r2, r2, r6
    c00c:	46b1      	mov	r9, r6
    c00e:	199b      	adds	r3, r3, r6
    c010:	60a2      	str	r2, [r4, #8]
    c012:	6023      	str	r3, [r4, #0]
    c014:	e6d7      	b.n	bdc6 <__sfvwrite_r+0x7e>
    c016:	4651      	mov	r1, sl
    c018:	463a      	mov	r2, r7
    c01a:	f000 fd63 	bl	cae4 <memmove>
    c01e:	6823      	ldr	r3, [r4, #0]
    c020:	9803      	ldr	r0, [sp, #12]
    c022:	4621      	mov	r1, r4
    c024:	19db      	adds	r3, r3, r7
    c026:	6023      	str	r3, [r4, #0]
    c028:	f7ff fbba 	bl	b7a0 <_fflush_r>
    c02c:	2800      	cmp	r0, #0
    c02e:	f43f aeca 	beq.w	bdc6 <__sfvwrite_r+0x7e>
    c032:	e7dc      	b.n	bfee <__sfvwrite_r+0x2a6>
    c034:	9803      	ldr	r0, [sp, #12]
    c036:	9302      	str	r3, [sp, #8]
    c038:	f001 faca 	bl	d5d0 <_realloc_r>
    c03c:	9b02      	ldr	r3, [sp, #8]
    c03e:	4684      	mov	ip, r0
    c040:	2800      	cmp	r0, #0
    c042:	d18c      	bne.n	bf5e <__sfvwrite_r+0x216>
    c044:	6921      	ldr	r1, [r4, #16]
    c046:	9803      	ldr	r0, [sp, #12]
    c048:	f7ff fd9e 	bl	bb88 <_free_r>
    c04c:	9903      	ldr	r1, [sp, #12]
    c04e:	230c      	movs	r3, #12
    c050:	600b      	str	r3, [r1, #0]
    c052:	e7cc      	b.n	bfee <__sfvwrite_r+0x2a6>
    c054:	f107 0b01 	add.w	fp, r7, #1
    c058:	f04f 0c01 	mov.w	ip, #1
    c05c:	e6f2      	b.n	be44 <__sfvwrite_r+0xfc>
    c05e:	9903      	ldr	r1, [sp, #12]
    c060:	2209      	movs	r2, #9
    c062:	89a3      	ldrh	r3, [r4, #12]
    c064:	f04f 30ff 	mov.w	r0, #4294967295
    c068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c06c:	600a      	str	r2, [r1, #0]
    c06e:	81a3      	strh	r3, [r4, #12]
    c070:	e6d9      	b.n	be26 <__sfvwrite_r+0xde>
    c072:	9a03      	ldr	r2, [sp, #12]
    c074:	230c      	movs	r3, #12
    c076:	6013      	str	r3, [r2, #0]
    c078:	e7b9      	b.n	bfee <__sfvwrite_r+0x2a6>
    c07a:	bf00      	nop

0000c07c <_fwalk_reent>:
    c07c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    c080:	4607      	mov	r7, r0
    c082:	468a      	mov	sl, r1
    c084:	f7ff fc48 	bl	b918 <__sfp_lock_acquire>
    c088:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    c08c:	bf08      	it	eq
    c08e:	46b0      	moveq	r8, r6
    c090:	d018      	beq.n	c0c4 <_fwalk_reent+0x48>
    c092:	f04f 0800 	mov.w	r8, #0
    c096:	6875      	ldr	r5, [r6, #4]
    c098:	68b4      	ldr	r4, [r6, #8]
    c09a:	3d01      	subs	r5, #1
    c09c:	d40f      	bmi.n	c0be <_fwalk_reent+0x42>
    c09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c0a2:	b14b      	cbz	r3, c0b8 <_fwalk_reent+0x3c>
    c0a4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    c0a8:	4621      	mov	r1, r4
    c0aa:	4638      	mov	r0, r7
    c0ac:	f1b3 3fff 	cmp.w	r3, #4294967295
    c0b0:	d002      	beq.n	c0b8 <_fwalk_reent+0x3c>
    c0b2:	47d0      	blx	sl
    c0b4:	ea48 0800 	orr.w	r8, r8, r0
    c0b8:	3468      	adds	r4, #104	; 0x68
    c0ba:	3d01      	subs	r5, #1
    c0bc:	d5ef      	bpl.n	c09e <_fwalk_reent+0x22>
    c0be:	6836      	ldr	r6, [r6, #0]
    c0c0:	2e00      	cmp	r6, #0
    c0c2:	d1e8      	bne.n	c096 <_fwalk_reent+0x1a>
    c0c4:	f7ff fc2a 	bl	b91c <__sfp_lock_release>
    c0c8:	4640      	mov	r0, r8
    c0ca:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    c0ce:	bf00      	nop

0000c0d0 <_fwalk>:
    c0d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c0d4:	4606      	mov	r6, r0
    c0d6:	4688      	mov	r8, r1
    c0d8:	f7ff fc1e 	bl	b918 <__sfp_lock_acquire>
    c0dc:	36d8      	adds	r6, #216	; 0xd8
    c0de:	bf08      	it	eq
    c0e0:	4637      	moveq	r7, r6
    c0e2:	d015      	beq.n	c110 <_fwalk+0x40>
    c0e4:	2700      	movs	r7, #0
    c0e6:	6875      	ldr	r5, [r6, #4]
    c0e8:	68b4      	ldr	r4, [r6, #8]
    c0ea:	3d01      	subs	r5, #1
    c0ec:	d40d      	bmi.n	c10a <_fwalk+0x3a>
    c0ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c0f2:	b13b      	cbz	r3, c104 <_fwalk+0x34>
    c0f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    c0f8:	4620      	mov	r0, r4
    c0fa:	f1b3 3fff 	cmp.w	r3, #4294967295
    c0fe:	d001      	beq.n	c104 <_fwalk+0x34>
    c100:	47c0      	blx	r8
    c102:	4307      	orrs	r7, r0
    c104:	3468      	adds	r4, #104	; 0x68
    c106:	3d01      	subs	r5, #1
    c108:	d5f1      	bpl.n	c0ee <_fwalk+0x1e>
    c10a:	6836      	ldr	r6, [r6, #0]
    c10c:	2e00      	cmp	r6, #0
    c10e:	d1ea      	bne.n	c0e6 <_fwalk+0x16>
    c110:	f7ff fc04 	bl	b91c <__sfp_lock_release>
    c114:	4638      	mov	r0, r7
    c116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c11a:	bf00      	nop

0000c11c <iswspace>:
    c11c:	28ff      	cmp	r0, #255	; 0xff
    c11e:	d809      	bhi.n	c134 <iswspace+0x18>
    c120:	f240 1364 	movw	r3, #356	; 0x164
    c124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c128:	681b      	ldr	r3, [r3, #0]
    c12a:	18c0      	adds	r0, r0, r3
    c12c:	7840      	ldrb	r0, [r0, #1]
    c12e:	f000 0008 	and.w	r0, r0, #8
    c132:	4770      	bx	lr
    c134:	2000      	movs	r0, #0
    c136:	4770      	bx	lr

0000c138 <__locale_charset>:
    c138:	f242 7330 	movw	r3, #10032	; 0x2730
    c13c:	f2c0 0301 	movt	r3, #1
    c140:	6818      	ldr	r0, [r3, #0]
    c142:	4770      	bx	lr

0000c144 <_localeconv_r>:
    c144:	4800      	ldr	r0, [pc, #0]	; (c148 <_localeconv_r+0x4>)
    c146:	4770      	bx	lr
    c148:	00012734 	.word	0x00012734

0000c14c <localeconv>:
    c14c:	4800      	ldr	r0, [pc, #0]	; (c150 <localeconv+0x4>)
    c14e:	4770      	bx	lr
    c150:	00012734 	.word	0x00012734

0000c154 <_setlocale_r>:
    c154:	b570      	push	{r4, r5, r6, lr}
    c156:	4605      	mov	r5, r0
    c158:	460e      	mov	r6, r1
    c15a:	4614      	mov	r4, r2
    c15c:	b172      	cbz	r2, c17c <_setlocale_r+0x28>
    c15e:	f242 5128 	movw	r1, #9512	; 0x2528
    c162:	4610      	mov	r0, r2
    c164:	f2c0 0101 	movt	r1, #1
    c168:	f001 fd12 	bl	db90 <strcmp>
    c16c:	b958      	cbnz	r0, c186 <_setlocale_r+0x32>
    c16e:	f242 5028 	movw	r0, #9512	; 0x2528
    c172:	622c      	str	r4, [r5, #32]
    c174:	f2c0 0001 	movt	r0, #1
    c178:	61ee      	str	r6, [r5, #28]
    c17a:	bd70      	pop	{r4, r5, r6, pc}
    c17c:	f242 5028 	movw	r0, #9512	; 0x2528
    c180:	f2c0 0001 	movt	r0, #1
    c184:	bd70      	pop	{r4, r5, r6, pc}
    c186:	f242 5188 	movw	r1, #9608	; 0x2588
    c18a:	4620      	mov	r0, r4
    c18c:	f2c0 0101 	movt	r1, #1
    c190:	f001 fcfe 	bl	db90 <strcmp>
    c194:	2800      	cmp	r0, #0
    c196:	d0ea      	beq.n	c16e <_setlocale_r+0x1a>
    c198:	2000      	movs	r0, #0
    c19a:	bd70      	pop	{r4, r5, r6, pc}

0000c19c <setlocale>:
    c19c:	f240 036c 	movw	r3, #108	; 0x6c
    c1a0:	460a      	mov	r2, r1
    c1a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a6:	4601      	mov	r1, r0
    c1a8:	6818      	ldr	r0, [r3, #0]
    c1aa:	e7d3      	b.n	c154 <_setlocale_r>

0000c1ac <__smakebuf_r>:
    c1ac:	898b      	ldrh	r3, [r1, #12]
    c1ae:	b5f0      	push	{r4, r5, r6, r7, lr}
    c1b0:	460c      	mov	r4, r1
    c1b2:	b29a      	uxth	r2, r3
    c1b4:	b091      	sub	sp, #68	; 0x44
    c1b6:	f012 0f02 	tst.w	r2, #2
    c1ba:	4605      	mov	r5, r0
    c1bc:	d141      	bne.n	c242 <__smakebuf_r+0x96>
    c1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c1c2:	2900      	cmp	r1, #0
    c1c4:	db18      	blt.n	c1f8 <__smakebuf_r+0x4c>
    c1c6:	aa01      	add	r2, sp, #4
    c1c8:	f004 fc9a 	bl	10b00 <_fstat_r>
    c1cc:	2800      	cmp	r0, #0
    c1ce:	db11      	blt.n	c1f4 <__smakebuf_r+0x48>
    c1d0:	9b02      	ldr	r3, [sp, #8]
    c1d2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    c1d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    c1da:	bf14      	ite	ne
    c1dc:	2700      	movne	r7, #0
    c1de:	2701      	moveq	r7, #1
    c1e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    c1e4:	d040      	beq.n	c268 <__smakebuf_r+0xbc>
    c1e6:	89a3      	ldrh	r3, [r4, #12]
    c1e8:	f44f 6680 	mov.w	r6, #1024	; 0x400
    c1ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    c1f0:	81a3      	strh	r3, [r4, #12]
    c1f2:	e00b      	b.n	c20c <__smakebuf_r+0x60>
    c1f4:	89a3      	ldrh	r3, [r4, #12]
    c1f6:	b29a      	uxth	r2, r3
    c1f8:	f012 0f80 	tst.w	r2, #128	; 0x80
    c1fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    c200:	bf0c      	ite	eq
    c202:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    c206:	2640      	movne	r6, #64	; 0x40
    c208:	2700      	movs	r7, #0
    c20a:	81a3      	strh	r3, [r4, #12]
    c20c:	4628      	mov	r0, r5
    c20e:	4631      	mov	r1, r6
    c210:	f000 f84a 	bl	c2a8 <_malloc_r>
    c214:	b170      	cbz	r0, c234 <__smakebuf_r+0x88>
    c216:	89a1      	ldrh	r1, [r4, #12]
    c218:	f64b 1261 	movw	r2, #47457	; 0xb961
    c21c:	f2c0 0200 	movt	r2, #0
    c220:	6120      	str	r0, [r4, #16]
    c222:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    c226:	6166      	str	r6, [r4, #20]
    c228:	62aa      	str	r2, [r5, #40]	; 0x28
    c22a:	81a1      	strh	r1, [r4, #12]
    c22c:	6020      	str	r0, [r4, #0]
    c22e:	b97f      	cbnz	r7, c250 <__smakebuf_r+0xa4>
    c230:	b011      	add	sp, #68	; 0x44
    c232:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c234:	89a3      	ldrh	r3, [r4, #12]
    c236:	f413 7f00 	tst.w	r3, #512	; 0x200
    c23a:	d1f9      	bne.n	c230 <__smakebuf_r+0x84>
    c23c:	f043 0302 	orr.w	r3, r3, #2
    c240:	81a3      	strh	r3, [r4, #12]
    c242:	f104 0347 	add.w	r3, r4, #71	; 0x47
    c246:	6123      	str	r3, [r4, #16]
    c248:	6023      	str	r3, [r4, #0]
    c24a:	2301      	movs	r3, #1
    c24c:	6163      	str	r3, [r4, #20]
    c24e:	e7ef      	b.n	c230 <__smakebuf_r+0x84>
    c250:	4628      	mov	r0, r5
    c252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    c256:	f005 f81b 	bl	11290 <_isatty_r>
    c25a:	2800      	cmp	r0, #0
    c25c:	d0e8      	beq.n	c230 <__smakebuf_r+0x84>
    c25e:	89a3      	ldrh	r3, [r4, #12]
    c260:	f043 0301 	orr.w	r3, r3, #1
    c264:	81a3      	strh	r3, [r4, #12]
    c266:	e7e3      	b.n	c230 <__smakebuf_r+0x84>
    c268:	f64d 3309 	movw	r3, #56073	; 0xdb09
    c26c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    c26e:	f2c0 0300 	movt	r3, #0
    c272:	429a      	cmp	r2, r3
    c274:	d1b7      	bne.n	c1e6 <__smakebuf_r+0x3a>
    c276:	89a2      	ldrh	r2, [r4, #12]
    c278:	f44f 6380 	mov.w	r3, #1024	; 0x400
    c27c:	461e      	mov	r6, r3
    c27e:	6523      	str	r3, [r4, #80]	; 0x50
    c280:	ea42 0303 	orr.w	r3, r2, r3
    c284:	81a3      	strh	r3, [r4, #12]
    c286:	e7c1      	b.n	c20c <__smakebuf_r+0x60>

0000c288 <free>:
    c288:	f240 036c 	movw	r3, #108	; 0x6c
    c28c:	4601      	mov	r1, r0
    c28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c292:	6818      	ldr	r0, [r3, #0]
    c294:	f7ff bc78 	b.w	bb88 <_free_r>

0000c298 <malloc>:
    c298:	f240 036c 	movw	r3, #108	; 0x6c
    c29c:	4601      	mov	r1, r0
    c29e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a2:	6818      	ldr	r0, [r3, #0]
    c2a4:	f000 b800 	b.w	c2a8 <_malloc_r>

0000c2a8 <_malloc_r>:
    c2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c2ac:	f101 040b 	add.w	r4, r1, #11
    c2b0:	2c16      	cmp	r4, #22
    c2b2:	b083      	sub	sp, #12
    c2b4:	4606      	mov	r6, r0
    c2b6:	d82f      	bhi.n	c318 <_malloc_r+0x70>
    c2b8:	2300      	movs	r3, #0
    c2ba:	2410      	movs	r4, #16
    c2bc:	428c      	cmp	r4, r1
    c2be:	bf2c      	ite	cs
    c2c0:	4619      	movcs	r1, r3
    c2c2:	f043 0101 	orrcc.w	r1, r3, #1
    c2c6:	2900      	cmp	r1, #0
    c2c8:	d130      	bne.n	c32c <_malloc_r+0x84>
    c2ca:	4630      	mov	r0, r6
    c2cc:	f000 fcd0 	bl	cc70 <__malloc_lock>
    c2d0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    c2d4:	d22e      	bcs.n	c334 <_malloc_r+0x8c>
    c2d6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    c2da:	f240 1578 	movw	r5, #376	; 0x178
    c2de:	f2c2 0500 	movt	r5, #8192	; 0x2000
    c2e2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    c2e6:	68d3      	ldr	r3, [r2, #12]
    c2e8:	4293      	cmp	r3, r2
    c2ea:	f000 8206 	beq.w	c6fa <_malloc_r+0x452>
    c2ee:	685a      	ldr	r2, [r3, #4]
    c2f0:	f103 0508 	add.w	r5, r3, #8
    c2f4:	68d9      	ldr	r1, [r3, #12]
    c2f6:	4630      	mov	r0, r6
    c2f8:	f022 0c03 	bic.w	ip, r2, #3
    c2fc:	689a      	ldr	r2, [r3, #8]
    c2fe:	4463      	add	r3, ip
    c300:	685c      	ldr	r4, [r3, #4]
    c302:	608a      	str	r2, [r1, #8]
    c304:	f044 0401 	orr.w	r4, r4, #1
    c308:	60d1      	str	r1, [r2, #12]
    c30a:	605c      	str	r4, [r3, #4]
    c30c:	f000 fcb2 	bl	cc74 <__malloc_unlock>
    c310:	4628      	mov	r0, r5
    c312:	b003      	add	sp, #12
    c314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c318:	f024 0407 	bic.w	r4, r4, #7
    c31c:	0fe3      	lsrs	r3, r4, #31
    c31e:	428c      	cmp	r4, r1
    c320:	bf2c      	ite	cs
    c322:	4619      	movcs	r1, r3
    c324:	f043 0101 	orrcc.w	r1, r3, #1
    c328:	2900      	cmp	r1, #0
    c32a:	d0ce      	beq.n	c2ca <_malloc_r+0x22>
    c32c:	230c      	movs	r3, #12
    c32e:	2500      	movs	r5, #0
    c330:	6033      	str	r3, [r6, #0]
    c332:	e7ed      	b.n	c310 <_malloc_r+0x68>
    c334:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    c338:	bf04      	itt	eq
    c33a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    c33e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    c342:	f040 8090 	bne.w	c466 <_malloc_r+0x1be>
    c346:	f240 1578 	movw	r5, #376	; 0x178
    c34a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    c34e:	1828      	adds	r0, r5, r0
    c350:	68c3      	ldr	r3, [r0, #12]
    c352:	4298      	cmp	r0, r3
    c354:	d106      	bne.n	c364 <_malloc_r+0xbc>
    c356:	e00d      	b.n	c374 <_malloc_r+0xcc>
    c358:	2a00      	cmp	r2, #0
    c35a:	f280 816f 	bge.w	c63c <_malloc_r+0x394>
    c35e:	68db      	ldr	r3, [r3, #12]
    c360:	4298      	cmp	r0, r3
    c362:	d007      	beq.n	c374 <_malloc_r+0xcc>
    c364:	6859      	ldr	r1, [r3, #4]
    c366:	f021 0103 	bic.w	r1, r1, #3
    c36a:	1b0a      	subs	r2, r1, r4
    c36c:	2a0f      	cmp	r2, #15
    c36e:	ddf3      	ble.n	c358 <_malloc_r+0xb0>
    c370:	f10e 3eff 	add.w	lr, lr, #4294967295
    c374:	f10e 0e01 	add.w	lr, lr, #1
    c378:	f240 1778 	movw	r7, #376	; 0x178
    c37c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    c380:	f107 0108 	add.w	r1, r7, #8
    c384:	688b      	ldr	r3, [r1, #8]
    c386:	4299      	cmp	r1, r3
    c388:	bf08      	it	eq
    c38a:	687a      	ldreq	r2, [r7, #4]
    c38c:	d026      	beq.n	c3dc <_malloc_r+0x134>
    c38e:	685a      	ldr	r2, [r3, #4]
    c390:	f022 0c03 	bic.w	ip, r2, #3
    c394:	ebc4 020c 	rsb	r2, r4, ip
    c398:	2a0f      	cmp	r2, #15
    c39a:	f300 8194 	bgt.w	c6c6 <_malloc_r+0x41e>
    c39e:	2a00      	cmp	r2, #0
    c3a0:	60c9      	str	r1, [r1, #12]
    c3a2:	6089      	str	r1, [r1, #8]
    c3a4:	f280 8099 	bge.w	c4da <_malloc_r+0x232>
    c3a8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    c3ac:	f080 8165 	bcs.w	c67a <_malloc_r+0x3d2>
    c3b0:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    c3b4:	f04f 0a01 	mov.w	sl, #1
    c3b8:	687a      	ldr	r2, [r7, #4]
    c3ba:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    c3be:	ea4f 0cac 	mov.w	ip, ip, asr #2
    c3c2:	fa0a fc0c 	lsl.w	ip, sl, ip
    c3c6:	60d8      	str	r0, [r3, #12]
    c3c8:	f8d0 8008 	ldr.w	r8, [r0, #8]
    c3cc:	ea4c 0202 	orr.w	r2, ip, r2
    c3d0:	607a      	str	r2, [r7, #4]
    c3d2:	f8c3 8008 	str.w	r8, [r3, #8]
    c3d6:	f8c8 300c 	str.w	r3, [r8, #12]
    c3da:	6083      	str	r3, [r0, #8]
    c3dc:	f04f 0c01 	mov.w	ip, #1
    c3e0:	ea4f 03ae 	mov.w	r3, lr, asr #2
    c3e4:	fa0c fc03 	lsl.w	ip, ip, r3
    c3e8:	4594      	cmp	ip, r2
    c3ea:	f200 8082 	bhi.w	c4f2 <_malloc_r+0x24a>
    c3ee:	ea12 0f0c 	tst.w	r2, ip
    c3f2:	d108      	bne.n	c406 <_malloc_r+0x15e>
    c3f4:	f02e 0e03 	bic.w	lr, lr, #3
    c3f8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    c3fc:	f10e 0e04 	add.w	lr, lr, #4
    c400:	ea12 0f0c 	tst.w	r2, ip
    c404:	d0f8      	beq.n	c3f8 <_malloc_r+0x150>
    c406:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    c40a:	46f2      	mov	sl, lr
    c40c:	46c8      	mov	r8, r9
    c40e:	f8d8 300c 	ldr.w	r3, [r8, #12]
    c412:	4598      	cmp	r8, r3
    c414:	d107      	bne.n	c426 <_malloc_r+0x17e>
    c416:	e168      	b.n	c6ea <_malloc_r+0x442>
    c418:	2a00      	cmp	r2, #0
    c41a:	f280 8178 	bge.w	c70e <_malloc_r+0x466>
    c41e:	68db      	ldr	r3, [r3, #12]
    c420:	4598      	cmp	r8, r3
    c422:	f000 8162 	beq.w	c6ea <_malloc_r+0x442>
    c426:	6858      	ldr	r0, [r3, #4]
    c428:	f020 0003 	bic.w	r0, r0, #3
    c42c:	1b02      	subs	r2, r0, r4
    c42e:	2a0f      	cmp	r2, #15
    c430:	ddf2      	ble.n	c418 <_malloc_r+0x170>
    c432:	461d      	mov	r5, r3
    c434:	191f      	adds	r7, r3, r4
    c436:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    c43a:	f044 0e01 	orr.w	lr, r4, #1
    c43e:	f855 4f08 	ldr.w	r4, [r5, #8]!
    c442:	4630      	mov	r0, r6
    c444:	50ba      	str	r2, [r7, r2]
    c446:	f042 0201 	orr.w	r2, r2, #1
    c44a:	f8c3 e004 	str.w	lr, [r3, #4]
    c44e:	f8cc 4008 	str.w	r4, [ip, #8]
    c452:	f8c4 c00c 	str.w	ip, [r4, #12]
    c456:	608f      	str	r7, [r1, #8]
    c458:	60cf      	str	r7, [r1, #12]
    c45a:	607a      	str	r2, [r7, #4]
    c45c:	60b9      	str	r1, [r7, #8]
    c45e:	60f9      	str	r1, [r7, #12]
    c460:	f000 fc08 	bl	cc74 <__malloc_unlock>
    c464:	e754      	b.n	c310 <_malloc_r+0x68>
    c466:	f1be 0f04 	cmp.w	lr, #4
    c46a:	bf9e      	ittt	ls
    c46c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    c470:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    c474:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    c478:	f67f af65 	bls.w	c346 <_malloc_r+0x9e>
    c47c:	f1be 0f14 	cmp.w	lr, #20
    c480:	bf9c      	itt	ls
    c482:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    c486:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    c48a:	f67f af5c 	bls.w	c346 <_malloc_r+0x9e>
    c48e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    c492:	bf9e      	ittt	ls
    c494:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    c498:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    c49c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    c4a0:	f67f af51 	bls.w	c346 <_malloc_r+0x9e>
    c4a4:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    c4a8:	bf9e      	ittt	ls
    c4aa:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    c4ae:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    c4b2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    c4b6:	f67f af46 	bls.w	c346 <_malloc_r+0x9e>
    c4ba:	f240 5354 	movw	r3, #1364	; 0x554
    c4be:	459e      	cmp	lr, r3
    c4c0:	bf95      	itete	ls
    c4c2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    c4c6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    c4ca:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    c4ce:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    c4d2:	bf98      	it	ls
    c4d4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    c4d8:	e735      	b.n	c346 <_malloc_r+0x9e>
    c4da:	eb03 020c 	add.w	r2, r3, ip
    c4de:	f103 0508 	add.w	r5, r3, #8
    c4e2:	4630      	mov	r0, r6
    c4e4:	6853      	ldr	r3, [r2, #4]
    c4e6:	f043 0301 	orr.w	r3, r3, #1
    c4ea:	6053      	str	r3, [r2, #4]
    c4ec:	f000 fbc2 	bl	cc74 <__malloc_unlock>
    c4f0:	e70e      	b.n	c310 <_malloc_r+0x68>
    c4f2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    c4f6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    c4fa:	f023 0903 	bic.w	r9, r3, #3
    c4fe:	ebc4 0209 	rsb	r2, r4, r9
    c502:	454c      	cmp	r4, r9
    c504:	bf94      	ite	ls
    c506:	2300      	movls	r3, #0
    c508:	2301      	movhi	r3, #1
    c50a:	2a0f      	cmp	r2, #15
    c50c:	bfd8      	it	le
    c50e:	f043 0301 	orrle.w	r3, r3, #1
    c512:	2b00      	cmp	r3, #0
    c514:	f000 80a1 	beq.w	c65a <_malloc_r+0x3b2>
    c518:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    c51c:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    c520:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    c524:	f8db 3000 	ldr.w	r3, [fp]
    c528:	3310      	adds	r3, #16
    c52a:	191b      	adds	r3, r3, r4
    c52c:	f1b2 3fff 	cmp.w	r2, #4294967295
    c530:	d006      	beq.n	c540 <_malloc_r+0x298>
    c532:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    c536:	331f      	adds	r3, #31
    c538:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    c53c:	f023 031f 	bic.w	r3, r3, #31
    c540:	4619      	mov	r1, r3
    c542:	4630      	mov	r0, r6
    c544:	9301      	str	r3, [sp, #4]
    c546:	f001 fa3d 	bl	d9c4 <_sbrk_r>
    c54a:	9b01      	ldr	r3, [sp, #4]
    c54c:	f1b0 3fff 	cmp.w	r0, #4294967295
    c550:	4682      	mov	sl, r0
    c552:	f000 80f4 	beq.w	c73e <_malloc_r+0x496>
    c556:	eb08 0109 	add.w	r1, r8, r9
    c55a:	4281      	cmp	r1, r0
    c55c:	f200 80ec 	bhi.w	c738 <_malloc_r+0x490>
    c560:	f8db 2004 	ldr.w	r2, [fp, #4]
    c564:	189a      	adds	r2, r3, r2
    c566:	4551      	cmp	r1, sl
    c568:	f8cb 2004 	str.w	r2, [fp, #4]
    c56c:	f000 8145 	beq.w	c7fa <_malloc_r+0x552>
    c570:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    c574:	f240 1078 	movw	r0, #376	; 0x178
    c578:	f2c2 0000 	movt	r0, #8192	; 0x2000
    c57c:	f1b5 3fff 	cmp.w	r5, #4294967295
    c580:	bf08      	it	eq
    c582:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    c586:	d003      	beq.n	c590 <_malloc_r+0x2e8>
    c588:	4452      	add	r2, sl
    c58a:	1a51      	subs	r1, r2, r1
    c58c:	f8cb 1004 	str.w	r1, [fp, #4]
    c590:	f01a 0507 	ands.w	r5, sl, #7
    c594:	4630      	mov	r0, r6
    c596:	bf17      	itett	ne
    c598:	f1c5 0508 	rsbne	r5, r5, #8
    c59c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    c5a0:	44aa      	addne	sl, r5
    c5a2:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    c5a6:	4453      	add	r3, sl
    c5a8:	051b      	lsls	r3, r3, #20
    c5aa:	0d1b      	lsrs	r3, r3, #20
    c5ac:	1aed      	subs	r5, r5, r3
    c5ae:	4629      	mov	r1, r5
    c5b0:	f001 fa08 	bl	d9c4 <_sbrk_r>
    c5b4:	f1b0 3fff 	cmp.w	r0, #4294967295
    c5b8:	f000 812c 	beq.w	c814 <_malloc_r+0x56c>
    c5bc:	ebca 0100 	rsb	r1, sl, r0
    c5c0:	1949      	adds	r1, r1, r5
    c5c2:	f041 0101 	orr.w	r1, r1, #1
    c5c6:	f8db 2004 	ldr.w	r2, [fp, #4]
    c5ca:	f240 53dc 	movw	r3, #1500	; 0x5dc
    c5ce:	f8c7 a008 	str.w	sl, [r7, #8]
    c5d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5d6:	18aa      	adds	r2, r5, r2
    c5d8:	45b8      	cmp	r8, r7
    c5da:	f8cb 2004 	str.w	r2, [fp, #4]
    c5de:	f8ca 1004 	str.w	r1, [sl, #4]
    c5e2:	d017      	beq.n	c614 <_malloc_r+0x36c>
    c5e4:	f1b9 0f0f 	cmp.w	r9, #15
    c5e8:	f240 80df 	bls.w	c7aa <_malloc_r+0x502>
    c5ec:	f1a9 010c 	sub.w	r1, r9, #12
    c5f0:	2505      	movs	r5, #5
    c5f2:	f021 0107 	bic.w	r1, r1, #7
    c5f6:	eb08 0001 	add.w	r0, r8, r1
    c5fa:	290f      	cmp	r1, #15
    c5fc:	6085      	str	r5, [r0, #8]
    c5fe:	6045      	str	r5, [r0, #4]
    c600:	f8d8 0004 	ldr.w	r0, [r8, #4]
    c604:	f000 0001 	and.w	r0, r0, #1
    c608:	ea41 0000 	orr.w	r0, r1, r0
    c60c:	f8c8 0004 	str.w	r0, [r8, #4]
    c610:	f200 80ac 	bhi.w	c76c <_malloc_r+0x4c4>
    c614:	46d0      	mov	r8, sl
    c616:	f240 53dc 	movw	r3, #1500	; 0x5dc
    c61a:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    c61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c622:	428a      	cmp	r2, r1
    c624:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    c628:	bf88      	it	hi
    c62a:	62da      	strhi	r2, [r3, #44]	; 0x2c
    c62c:	f240 53dc 	movw	r3, #1500	; 0x5dc
    c630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c634:	428a      	cmp	r2, r1
    c636:	bf88      	it	hi
    c638:	631a      	strhi	r2, [r3, #48]	; 0x30
    c63a:	e082      	b.n	c742 <_malloc_r+0x49a>
    c63c:	185c      	adds	r4, r3, r1
    c63e:	689a      	ldr	r2, [r3, #8]
    c640:	68d9      	ldr	r1, [r3, #12]
    c642:	4630      	mov	r0, r6
    c644:	6866      	ldr	r6, [r4, #4]
    c646:	f103 0508 	add.w	r5, r3, #8
    c64a:	608a      	str	r2, [r1, #8]
    c64c:	f046 0301 	orr.w	r3, r6, #1
    c650:	60d1      	str	r1, [r2, #12]
    c652:	6063      	str	r3, [r4, #4]
    c654:	f000 fb0e 	bl	cc74 <__malloc_unlock>
    c658:	e65a      	b.n	c310 <_malloc_r+0x68>
    c65a:	eb08 0304 	add.w	r3, r8, r4
    c65e:	f042 0201 	orr.w	r2, r2, #1
    c662:	f044 0401 	orr.w	r4, r4, #1
    c666:	4630      	mov	r0, r6
    c668:	f8c8 4004 	str.w	r4, [r8, #4]
    c66c:	f108 0508 	add.w	r5, r8, #8
    c670:	605a      	str	r2, [r3, #4]
    c672:	60bb      	str	r3, [r7, #8]
    c674:	f000 fafe 	bl	cc74 <__malloc_unlock>
    c678:	e64a      	b.n	c310 <_malloc_r+0x68>
    c67a:	ea4f 225c 	mov.w	r2, ip, lsr #9
    c67e:	2a04      	cmp	r2, #4
    c680:	d954      	bls.n	c72c <_malloc_r+0x484>
    c682:	2a14      	cmp	r2, #20
    c684:	f200 8089 	bhi.w	c79a <_malloc_r+0x4f2>
    c688:	325b      	adds	r2, #91	; 0x5b
    c68a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    c68e:	44a8      	add	r8, r5
    c690:	f240 1778 	movw	r7, #376	; 0x178
    c694:	f2c2 0700 	movt	r7, #8192	; 0x2000
    c698:	f8d8 0008 	ldr.w	r0, [r8, #8]
    c69c:	4540      	cmp	r0, r8
    c69e:	d103      	bne.n	c6a8 <_malloc_r+0x400>
    c6a0:	e06f      	b.n	c782 <_malloc_r+0x4da>
    c6a2:	6880      	ldr	r0, [r0, #8]
    c6a4:	4580      	cmp	r8, r0
    c6a6:	d004      	beq.n	c6b2 <_malloc_r+0x40a>
    c6a8:	6842      	ldr	r2, [r0, #4]
    c6aa:	f022 0203 	bic.w	r2, r2, #3
    c6ae:	4594      	cmp	ip, r2
    c6b0:	d3f7      	bcc.n	c6a2 <_malloc_r+0x3fa>
    c6b2:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    c6b6:	f8c3 c00c 	str.w	ip, [r3, #12]
    c6ba:	6098      	str	r0, [r3, #8]
    c6bc:	687a      	ldr	r2, [r7, #4]
    c6be:	60c3      	str	r3, [r0, #12]
    c6c0:	f8cc 3008 	str.w	r3, [ip, #8]
    c6c4:	e68a      	b.n	c3dc <_malloc_r+0x134>
    c6c6:	191f      	adds	r7, r3, r4
    c6c8:	4630      	mov	r0, r6
    c6ca:	f044 0401 	orr.w	r4, r4, #1
    c6ce:	60cf      	str	r7, [r1, #12]
    c6d0:	605c      	str	r4, [r3, #4]
    c6d2:	f103 0508 	add.w	r5, r3, #8
    c6d6:	50ba      	str	r2, [r7, r2]
    c6d8:	f042 0201 	orr.w	r2, r2, #1
    c6dc:	608f      	str	r7, [r1, #8]
    c6de:	607a      	str	r2, [r7, #4]
    c6e0:	60b9      	str	r1, [r7, #8]
    c6e2:	60f9      	str	r1, [r7, #12]
    c6e4:	f000 fac6 	bl	cc74 <__malloc_unlock>
    c6e8:	e612      	b.n	c310 <_malloc_r+0x68>
    c6ea:	f10a 0a01 	add.w	sl, sl, #1
    c6ee:	f01a 0f03 	tst.w	sl, #3
    c6f2:	d05f      	beq.n	c7b4 <_malloc_r+0x50c>
    c6f4:	f103 0808 	add.w	r8, r3, #8
    c6f8:	e689      	b.n	c40e <_malloc_r+0x166>
    c6fa:	f103 0208 	add.w	r2, r3, #8
    c6fe:	68d3      	ldr	r3, [r2, #12]
    c700:	429a      	cmp	r2, r3
    c702:	bf08      	it	eq
    c704:	f10e 0e02 	addeq.w	lr, lr, #2
    c708:	f43f ae36 	beq.w	c378 <_malloc_r+0xd0>
    c70c:	e5ef      	b.n	c2ee <_malloc_r+0x46>
    c70e:	461d      	mov	r5, r3
    c710:	1819      	adds	r1, r3, r0
    c712:	68da      	ldr	r2, [r3, #12]
    c714:	4630      	mov	r0, r6
    c716:	f855 3f08 	ldr.w	r3, [r5, #8]!
    c71a:	684c      	ldr	r4, [r1, #4]
    c71c:	6093      	str	r3, [r2, #8]
    c71e:	f044 0401 	orr.w	r4, r4, #1
    c722:	60da      	str	r2, [r3, #12]
    c724:	604c      	str	r4, [r1, #4]
    c726:	f000 faa5 	bl	cc74 <__malloc_unlock>
    c72a:	e5f1      	b.n	c310 <_malloc_r+0x68>
    c72c:	ea4f 129c 	mov.w	r2, ip, lsr #6
    c730:	3238      	adds	r2, #56	; 0x38
    c732:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    c736:	e7aa      	b.n	c68e <_malloc_r+0x3e6>
    c738:	45b8      	cmp	r8, r7
    c73a:	f43f af11 	beq.w	c560 <_malloc_r+0x2b8>
    c73e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    c742:	f8d8 2004 	ldr.w	r2, [r8, #4]
    c746:	f022 0203 	bic.w	r2, r2, #3
    c74a:	4294      	cmp	r4, r2
    c74c:	bf94      	ite	ls
    c74e:	2300      	movls	r3, #0
    c750:	2301      	movhi	r3, #1
    c752:	1b12      	subs	r2, r2, r4
    c754:	2a0f      	cmp	r2, #15
    c756:	bfd8      	it	le
    c758:	f043 0301 	orrle.w	r3, r3, #1
    c75c:	2b00      	cmp	r3, #0
    c75e:	f43f af7c 	beq.w	c65a <_malloc_r+0x3b2>
    c762:	4630      	mov	r0, r6
    c764:	2500      	movs	r5, #0
    c766:	f000 fa85 	bl	cc74 <__malloc_unlock>
    c76a:	e5d1      	b.n	c310 <_malloc_r+0x68>
    c76c:	f108 0108 	add.w	r1, r8, #8
    c770:	4630      	mov	r0, r6
    c772:	9301      	str	r3, [sp, #4]
    c774:	f7ff fa08 	bl	bb88 <_free_r>
    c778:	9b01      	ldr	r3, [sp, #4]
    c77a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    c77e:	685a      	ldr	r2, [r3, #4]
    c780:	e749      	b.n	c616 <_malloc_r+0x36e>
    c782:	f04f 0a01 	mov.w	sl, #1
    c786:	f8d7 8004 	ldr.w	r8, [r7, #4]
    c78a:	1092      	asrs	r2, r2, #2
    c78c:	4684      	mov	ip, r0
    c78e:	fa0a f202 	lsl.w	r2, sl, r2
    c792:	ea48 0202 	orr.w	r2, r8, r2
    c796:	607a      	str	r2, [r7, #4]
    c798:	e78d      	b.n	c6b6 <_malloc_r+0x40e>
    c79a:	2a54      	cmp	r2, #84	; 0x54
    c79c:	d824      	bhi.n	c7e8 <_malloc_r+0x540>
    c79e:	ea4f 321c 	mov.w	r2, ip, lsr #12
    c7a2:	326e      	adds	r2, #110	; 0x6e
    c7a4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    c7a8:	e771      	b.n	c68e <_malloc_r+0x3e6>
    c7aa:	2301      	movs	r3, #1
    c7ac:	46d0      	mov	r8, sl
    c7ae:	f8ca 3004 	str.w	r3, [sl, #4]
    c7b2:	e7c6      	b.n	c742 <_malloc_r+0x49a>
    c7b4:	464a      	mov	r2, r9
    c7b6:	f01e 0f03 	tst.w	lr, #3
    c7ba:	4613      	mov	r3, r2
    c7bc:	f10e 3eff 	add.w	lr, lr, #4294967295
    c7c0:	d033      	beq.n	c82a <_malloc_r+0x582>
    c7c2:	f853 2908 	ldr.w	r2, [r3], #-8
    c7c6:	429a      	cmp	r2, r3
    c7c8:	d0f5      	beq.n	c7b6 <_malloc_r+0x50e>
    c7ca:	687b      	ldr	r3, [r7, #4]
    c7cc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    c7d0:	459c      	cmp	ip, r3
    c7d2:	f63f ae8e 	bhi.w	c4f2 <_malloc_r+0x24a>
    c7d6:	f1bc 0f00 	cmp.w	ip, #0
    c7da:	f43f ae8a 	beq.w	c4f2 <_malloc_r+0x24a>
    c7de:	ea1c 0f03 	tst.w	ip, r3
    c7e2:	d027      	beq.n	c834 <_malloc_r+0x58c>
    c7e4:	46d6      	mov	lr, sl
    c7e6:	e60e      	b.n	c406 <_malloc_r+0x15e>
    c7e8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    c7ec:	d815      	bhi.n	c81a <_malloc_r+0x572>
    c7ee:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    c7f2:	3277      	adds	r2, #119	; 0x77
    c7f4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    c7f8:	e749      	b.n	c68e <_malloc_r+0x3e6>
    c7fa:	0508      	lsls	r0, r1, #20
    c7fc:	0d00      	lsrs	r0, r0, #20
    c7fe:	2800      	cmp	r0, #0
    c800:	f47f aeb6 	bne.w	c570 <_malloc_r+0x2c8>
    c804:	f8d7 8008 	ldr.w	r8, [r7, #8]
    c808:	444b      	add	r3, r9
    c80a:	f043 0301 	orr.w	r3, r3, #1
    c80e:	f8c8 3004 	str.w	r3, [r8, #4]
    c812:	e700      	b.n	c616 <_malloc_r+0x36e>
    c814:	2101      	movs	r1, #1
    c816:	2500      	movs	r5, #0
    c818:	e6d5      	b.n	c5c6 <_malloc_r+0x31e>
    c81a:	f240 5054 	movw	r0, #1364	; 0x554
    c81e:	4282      	cmp	r2, r0
    c820:	d90d      	bls.n	c83e <_malloc_r+0x596>
    c822:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    c826:	227e      	movs	r2, #126	; 0x7e
    c828:	e731      	b.n	c68e <_malloc_r+0x3e6>
    c82a:	687b      	ldr	r3, [r7, #4]
    c82c:	ea23 030c 	bic.w	r3, r3, ip
    c830:	607b      	str	r3, [r7, #4]
    c832:	e7cb      	b.n	c7cc <_malloc_r+0x524>
    c834:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    c838:	f10a 0a04 	add.w	sl, sl, #4
    c83c:	e7cf      	b.n	c7de <_malloc_r+0x536>
    c83e:	ea4f 429c 	mov.w	r2, ip, lsr #18
    c842:	327c      	adds	r2, #124	; 0x7c
    c844:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    c848:	e721      	b.n	c68e <_malloc_r+0x3e6>
    c84a:	bf00      	nop

0000c84c <_mbrtowc_r>:
    c84c:	b530      	push	{r4, r5, lr}
    c84e:	b083      	sub	sp, #12
    c850:	4605      	mov	r5, r0
    c852:	4694      	mov	ip, r2
    c854:	9c06      	ldr	r4, [sp, #24]
    c856:	b15a      	cbz	r2, c870 <_mbrtowc_r+0x24>
    c858:	9400      	str	r4, [sp, #0]
    c85a:	f000 f825 	bl	c8a8 <_mbtowc_r>
    c85e:	f1b0 3fff 	cmp.w	r0, #4294967295
    c862:	d103      	bne.n	c86c <_mbrtowc_r+0x20>
    c864:	2300      	movs	r3, #0
    c866:	6023      	str	r3, [r4, #0]
    c868:	238a      	movs	r3, #138	; 0x8a
    c86a:	602b      	str	r3, [r5, #0]
    c86c:	b003      	add	sp, #12
    c86e:	bd30      	pop	{r4, r5, pc}
    c870:	f242 5288 	movw	r2, #9608	; 0x2588
    c874:	4661      	mov	r1, ip
    c876:	f2c0 0201 	movt	r2, #1
    c87a:	2301      	movs	r3, #1
    c87c:	9400      	str	r4, [sp, #0]
    c87e:	f000 f813 	bl	c8a8 <_mbtowc_r>
    c882:	e7ec      	b.n	c85e <_mbrtowc_r+0x12>

0000c884 <mbrtowc>:
    c884:	b530      	push	{r4, r5, lr}
    c886:	f240 046c 	movw	r4, #108	; 0x6c
    c88a:	b083      	sub	sp, #12
    c88c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c890:	4605      	mov	r5, r0
    c892:	468e      	mov	lr, r1
    c894:	4694      	mov	ip, r2
    c896:	9300      	str	r3, [sp, #0]
    c898:	6820      	ldr	r0, [r4, #0]
    c89a:	4629      	mov	r1, r5
    c89c:	4672      	mov	r2, lr
    c89e:	4663      	mov	r3, ip
    c8a0:	f7ff ffd4 	bl	c84c <_mbrtowc_r>
    c8a4:	b003      	add	sp, #12
    c8a6:	bd30      	pop	{r4, r5, pc}

0000c8a8 <_mbtowc_r>:
    c8a8:	b082      	sub	sp, #8
    c8aa:	4608      	mov	r0, r1
    c8ac:	b1a1      	cbz	r1, c8d8 <_mbtowc_r+0x30>
    c8ae:	1e11      	subs	r1, r2, #0
    c8b0:	bf18      	it	ne
    c8b2:	2101      	movne	r1, #1
    c8b4:	2b00      	cmp	r3, #0
    c8b6:	bf14      	ite	ne
    c8b8:	2300      	movne	r3, #0
    c8ba:	f001 0301 	andeq.w	r3, r1, #1
    c8be:	b943      	cbnz	r3, c8d2 <_mbtowc_r+0x2a>
    c8c0:	b162      	cbz	r2, c8dc <_mbtowc_r+0x34>
    c8c2:	7813      	ldrb	r3, [r2, #0]
    c8c4:	6003      	str	r3, [r0, #0]
    c8c6:	7810      	ldrb	r0, [r2, #0]
    c8c8:	3800      	subs	r0, #0
    c8ca:	bf18      	it	ne
    c8cc:	2001      	movne	r0, #1
    c8ce:	b002      	add	sp, #8
    c8d0:	4770      	bx	lr
    c8d2:	f06f 0001 	mvn.w	r0, #1
    c8d6:	e7fa      	b.n	c8ce <_mbtowc_r+0x26>
    c8d8:	a801      	add	r0, sp, #4
    c8da:	e7e8      	b.n	c8ae <_mbtowc_r+0x6>
    c8dc:	4610      	mov	r0, r2
    c8de:	e7f6      	b.n	c8ce <_mbtowc_r+0x26>

0000c8e0 <memchr>:
    c8e0:	f010 0f03 	tst.w	r0, #3
    c8e4:	b2c9      	uxtb	r1, r1
    c8e6:	b410      	push	{r4}
    c8e8:	d010      	beq.n	c90c <memchr+0x2c>
    c8ea:	2a00      	cmp	r2, #0
    c8ec:	d02f      	beq.n	c94e <memchr+0x6e>
    c8ee:	7803      	ldrb	r3, [r0, #0]
    c8f0:	428b      	cmp	r3, r1
    c8f2:	d02a      	beq.n	c94a <memchr+0x6a>
    c8f4:	3a01      	subs	r2, #1
    c8f6:	e005      	b.n	c904 <memchr+0x24>
    c8f8:	2a00      	cmp	r2, #0
    c8fa:	d028      	beq.n	c94e <memchr+0x6e>
    c8fc:	7803      	ldrb	r3, [r0, #0]
    c8fe:	3a01      	subs	r2, #1
    c900:	428b      	cmp	r3, r1
    c902:	d022      	beq.n	c94a <memchr+0x6a>
    c904:	3001      	adds	r0, #1
    c906:	f010 0f03 	tst.w	r0, #3
    c90a:	d1f5      	bne.n	c8f8 <memchr+0x18>
    c90c:	2a03      	cmp	r2, #3
    c90e:	d911      	bls.n	c934 <memchr+0x54>
    c910:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    c914:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    c918:	6803      	ldr	r3, [r0, #0]
    c91a:	ea84 0303 	eor.w	r3, r4, r3
    c91e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    c922:	ea2c 0303 	bic.w	r3, ip, r3
    c926:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    c92a:	d103      	bne.n	c934 <memchr+0x54>
    c92c:	3a04      	subs	r2, #4
    c92e:	3004      	adds	r0, #4
    c930:	2a03      	cmp	r2, #3
    c932:	d8f1      	bhi.n	c918 <memchr+0x38>
    c934:	b15a      	cbz	r2, c94e <memchr+0x6e>
    c936:	7803      	ldrb	r3, [r0, #0]
    c938:	428b      	cmp	r3, r1
    c93a:	d006      	beq.n	c94a <memchr+0x6a>
    c93c:	3a01      	subs	r2, #1
    c93e:	b132      	cbz	r2, c94e <memchr+0x6e>
    c940:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    c944:	3a01      	subs	r2, #1
    c946:	428b      	cmp	r3, r1
    c948:	d1f9      	bne.n	c93e <memchr+0x5e>
    c94a:	bc10      	pop	{r4}
    c94c:	4770      	bx	lr
    c94e:	2000      	movs	r0, #0
    c950:	e7fb      	b.n	c94a <memchr+0x6a>
    c952:	bf00      	nop

0000c954 <memcpy>:
    c954:	2a03      	cmp	r2, #3
    c956:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    c95a:	d80b      	bhi.n	c974 <memcpy+0x20>
    c95c:	b13a      	cbz	r2, c96e <memcpy+0x1a>
    c95e:	2300      	movs	r3, #0
    c960:	f811 c003 	ldrb.w	ip, [r1, r3]
    c964:	f800 c003 	strb.w	ip, [r0, r3]
    c968:	3301      	adds	r3, #1
    c96a:	4293      	cmp	r3, r2
    c96c:	d1f8      	bne.n	c960 <memcpy+0xc>
    c96e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    c972:	4770      	bx	lr
    c974:	1882      	adds	r2, r0, r2
    c976:	460c      	mov	r4, r1
    c978:	4603      	mov	r3, r0
    c97a:	e003      	b.n	c984 <memcpy+0x30>
    c97c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    c980:	f803 1c01 	strb.w	r1, [r3, #-1]
    c984:	f003 0603 	and.w	r6, r3, #3
    c988:	4619      	mov	r1, r3
    c98a:	46a4      	mov	ip, r4
    c98c:	3301      	adds	r3, #1
    c98e:	3401      	adds	r4, #1
    c990:	2e00      	cmp	r6, #0
    c992:	d1f3      	bne.n	c97c <memcpy+0x28>
    c994:	f01c 0403 	ands.w	r4, ip, #3
    c998:	4663      	mov	r3, ip
    c99a:	bf08      	it	eq
    c99c:	ebc1 0c02 	rsbeq	ip, r1, r2
    c9a0:	d068      	beq.n	ca74 <memcpy+0x120>
    c9a2:	4265      	negs	r5, r4
    c9a4:	f1c4 0a04 	rsb	sl, r4, #4
    c9a8:	eb0c 0705 	add.w	r7, ip, r5
    c9ac:	4633      	mov	r3, r6
    c9ae:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    c9b2:	f85c 6005 	ldr.w	r6, [ip, r5]
    c9b6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    c9ba:	1a55      	subs	r5, r2, r1
    c9bc:	e008      	b.n	c9d0 <memcpy+0x7c>
    c9be:	f857 4f04 	ldr.w	r4, [r7, #4]!
    c9c2:	4626      	mov	r6, r4
    c9c4:	fa04 f40a 	lsl.w	r4, r4, sl
    c9c8:	ea49 0404 	orr.w	r4, r9, r4
    c9cc:	50cc      	str	r4, [r1, r3]
    c9ce:	3304      	adds	r3, #4
    c9d0:	185c      	adds	r4, r3, r1
    c9d2:	2d03      	cmp	r5, #3
    c9d4:	fa26 f908 	lsr.w	r9, r6, r8
    c9d8:	f1a5 0504 	sub.w	r5, r5, #4
    c9dc:	eb0c 0603 	add.w	r6, ip, r3
    c9e0:	dced      	bgt.n	c9be <memcpy+0x6a>
    c9e2:	2300      	movs	r3, #0
    c9e4:	e002      	b.n	c9ec <memcpy+0x98>
    c9e6:	5cf1      	ldrb	r1, [r6, r3]
    c9e8:	54e1      	strb	r1, [r4, r3]
    c9ea:	3301      	adds	r3, #1
    c9ec:	1919      	adds	r1, r3, r4
    c9ee:	4291      	cmp	r1, r2
    c9f0:	d3f9      	bcc.n	c9e6 <memcpy+0x92>
    c9f2:	e7bc      	b.n	c96e <memcpy+0x1a>
    c9f4:	f853 4c40 	ldr.w	r4, [r3, #-64]
    c9f8:	f841 4c40 	str.w	r4, [r1, #-64]
    c9fc:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    ca00:	f841 4c3c 	str.w	r4, [r1, #-60]
    ca04:	f853 4c38 	ldr.w	r4, [r3, #-56]
    ca08:	f841 4c38 	str.w	r4, [r1, #-56]
    ca0c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    ca10:	f841 4c34 	str.w	r4, [r1, #-52]
    ca14:	f853 4c30 	ldr.w	r4, [r3, #-48]
    ca18:	f841 4c30 	str.w	r4, [r1, #-48]
    ca1c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    ca20:	f841 4c2c 	str.w	r4, [r1, #-44]
    ca24:	f853 4c28 	ldr.w	r4, [r3, #-40]
    ca28:	f841 4c28 	str.w	r4, [r1, #-40]
    ca2c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    ca30:	f841 4c24 	str.w	r4, [r1, #-36]
    ca34:	f853 4c20 	ldr.w	r4, [r3, #-32]
    ca38:	f841 4c20 	str.w	r4, [r1, #-32]
    ca3c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    ca40:	f841 4c1c 	str.w	r4, [r1, #-28]
    ca44:	f853 4c18 	ldr.w	r4, [r3, #-24]
    ca48:	f841 4c18 	str.w	r4, [r1, #-24]
    ca4c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    ca50:	f841 4c14 	str.w	r4, [r1, #-20]
    ca54:	f853 4c10 	ldr.w	r4, [r3, #-16]
    ca58:	f841 4c10 	str.w	r4, [r1, #-16]
    ca5c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    ca60:	f841 4c0c 	str.w	r4, [r1, #-12]
    ca64:	f853 4c08 	ldr.w	r4, [r3, #-8]
    ca68:	f841 4c08 	str.w	r4, [r1, #-8]
    ca6c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    ca70:	f841 4c04 	str.w	r4, [r1, #-4]
    ca74:	461c      	mov	r4, r3
    ca76:	460d      	mov	r5, r1
    ca78:	3340      	adds	r3, #64	; 0x40
    ca7a:	3140      	adds	r1, #64	; 0x40
    ca7c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    ca80:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    ca84:	dcb6      	bgt.n	c9f4 <memcpy+0xa0>
    ca86:	4621      	mov	r1, r4
    ca88:	462b      	mov	r3, r5
    ca8a:	1b54      	subs	r4, r2, r5
    ca8c:	e00f      	b.n	caae <memcpy+0x15a>
    ca8e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    ca92:	f843 5c10 	str.w	r5, [r3, #-16]
    ca96:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    ca9a:	f843 5c0c 	str.w	r5, [r3, #-12]
    ca9e:	f851 5c08 	ldr.w	r5, [r1, #-8]
    caa2:	f843 5c08 	str.w	r5, [r3, #-8]
    caa6:	f851 5c04 	ldr.w	r5, [r1, #-4]
    caaa:	f843 5c04 	str.w	r5, [r3, #-4]
    caae:	2c0f      	cmp	r4, #15
    cab0:	460d      	mov	r5, r1
    cab2:	469c      	mov	ip, r3
    cab4:	f101 0110 	add.w	r1, r1, #16
    cab8:	f103 0310 	add.w	r3, r3, #16
    cabc:	f1a4 0410 	sub.w	r4, r4, #16
    cac0:	dce5      	bgt.n	ca8e <memcpy+0x13a>
    cac2:	ebcc 0102 	rsb	r1, ip, r2
    cac6:	2300      	movs	r3, #0
    cac8:	e003      	b.n	cad2 <memcpy+0x17e>
    caca:	58ec      	ldr	r4, [r5, r3]
    cacc:	f84c 4003 	str.w	r4, [ip, r3]
    cad0:	3304      	adds	r3, #4
    cad2:	195e      	adds	r6, r3, r5
    cad4:	2903      	cmp	r1, #3
    cad6:	eb03 040c 	add.w	r4, r3, ip
    cada:	f1a1 0104 	sub.w	r1, r1, #4
    cade:	dcf4      	bgt.n	caca <memcpy+0x176>
    cae0:	e77f      	b.n	c9e2 <memcpy+0x8e>
    cae2:	bf00      	nop

0000cae4 <memmove>:
    cae4:	4288      	cmp	r0, r1
    cae6:	468c      	mov	ip, r1
    cae8:	b470      	push	{r4, r5, r6}
    caea:	4605      	mov	r5, r0
    caec:	4614      	mov	r4, r2
    caee:	d90e      	bls.n	cb0e <memmove+0x2a>
    caf0:	188b      	adds	r3, r1, r2
    caf2:	4298      	cmp	r0, r3
    caf4:	d20b      	bcs.n	cb0e <memmove+0x2a>
    caf6:	b142      	cbz	r2, cb0a <memmove+0x26>
    caf8:	ebc2 0c03 	rsb	ip, r2, r3
    cafc:	4601      	mov	r1, r0
    cafe:	1e53      	subs	r3, r2, #1
    cb00:	f81c 2003 	ldrb.w	r2, [ip, r3]
    cb04:	54ca      	strb	r2, [r1, r3]
    cb06:	3b01      	subs	r3, #1
    cb08:	d2fa      	bcs.n	cb00 <memmove+0x1c>
    cb0a:	bc70      	pop	{r4, r5, r6}
    cb0c:	4770      	bx	lr
    cb0e:	2a0f      	cmp	r2, #15
    cb10:	d809      	bhi.n	cb26 <memmove+0x42>
    cb12:	2c00      	cmp	r4, #0
    cb14:	d0f9      	beq.n	cb0a <memmove+0x26>
    cb16:	2300      	movs	r3, #0
    cb18:	f81c 2003 	ldrb.w	r2, [ip, r3]
    cb1c:	54ea      	strb	r2, [r5, r3]
    cb1e:	3301      	adds	r3, #1
    cb20:	42a3      	cmp	r3, r4
    cb22:	d1f9      	bne.n	cb18 <memmove+0x34>
    cb24:	e7f1      	b.n	cb0a <memmove+0x26>
    cb26:	ea41 0300 	orr.w	r3, r1, r0
    cb2a:	f013 0f03 	tst.w	r3, #3
    cb2e:	d1f0      	bne.n	cb12 <memmove+0x2e>
    cb30:	4694      	mov	ip, r2
    cb32:	460c      	mov	r4, r1
    cb34:	4603      	mov	r3, r0
    cb36:	6825      	ldr	r5, [r4, #0]
    cb38:	f1ac 0c10 	sub.w	ip, ip, #16
    cb3c:	601d      	str	r5, [r3, #0]
    cb3e:	6865      	ldr	r5, [r4, #4]
    cb40:	605d      	str	r5, [r3, #4]
    cb42:	68a5      	ldr	r5, [r4, #8]
    cb44:	609d      	str	r5, [r3, #8]
    cb46:	68e5      	ldr	r5, [r4, #12]
    cb48:	3410      	adds	r4, #16
    cb4a:	60dd      	str	r5, [r3, #12]
    cb4c:	3310      	adds	r3, #16
    cb4e:	f1bc 0f0f 	cmp.w	ip, #15
    cb52:	d8f0      	bhi.n	cb36 <memmove+0x52>
    cb54:	3a10      	subs	r2, #16
    cb56:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    cb5a:	f10c 0501 	add.w	r5, ip, #1
    cb5e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    cb62:	012d      	lsls	r5, r5, #4
    cb64:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    cb68:	eb01 0c05 	add.w	ip, r1, r5
    cb6c:	1945      	adds	r5, r0, r5
    cb6e:	2e03      	cmp	r6, #3
    cb70:	4634      	mov	r4, r6
    cb72:	d9ce      	bls.n	cb12 <memmove+0x2e>
    cb74:	2300      	movs	r3, #0
    cb76:	f85c 2003 	ldr.w	r2, [ip, r3]
    cb7a:	50ea      	str	r2, [r5, r3]
    cb7c:	3304      	adds	r3, #4
    cb7e:	1af2      	subs	r2, r6, r3
    cb80:	2a03      	cmp	r2, #3
    cb82:	d8f8      	bhi.n	cb76 <memmove+0x92>
    cb84:	3e04      	subs	r6, #4
    cb86:	08b3      	lsrs	r3, r6, #2
    cb88:	1c5a      	adds	r2, r3, #1
    cb8a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    cb8e:	0092      	lsls	r2, r2, #2
    cb90:	4494      	add	ip, r2
    cb92:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    cb96:	18ad      	adds	r5, r5, r2
    cb98:	e7bb      	b.n	cb12 <memmove+0x2e>
    cb9a:	bf00      	nop

0000cb9c <memset>:
    cb9c:	2a03      	cmp	r2, #3
    cb9e:	b2c9      	uxtb	r1, r1
    cba0:	b430      	push	{r4, r5}
    cba2:	d807      	bhi.n	cbb4 <memset+0x18>
    cba4:	b122      	cbz	r2, cbb0 <memset+0x14>
    cba6:	2300      	movs	r3, #0
    cba8:	54c1      	strb	r1, [r0, r3]
    cbaa:	3301      	adds	r3, #1
    cbac:	4293      	cmp	r3, r2
    cbae:	d1fb      	bne.n	cba8 <memset+0xc>
    cbb0:	bc30      	pop	{r4, r5}
    cbb2:	4770      	bx	lr
    cbb4:	eb00 0c02 	add.w	ip, r0, r2
    cbb8:	4603      	mov	r3, r0
    cbba:	e001      	b.n	cbc0 <memset+0x24>
    cbbc:	f803 1c01 	strb.w	r1, [r3, #-1]
    cbc0:	f003 0403 	and.w	r4, r3, #3
    cbc4:	461a      	mov	r2, r3
    cbc6:	3301      	adds	r3, #1
    cbc8:	2c00      	cmp	r4, #0
    cbca:	d1f7      	bne.n	cbbc <memset+0x20>
    cbcc:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    cbd0:	ebc2 040c 	rsb	r4, r2, ip
    cbd4:	fb03 f301 	mul.w	r3, r3, r1
    cbd8:	e01f      	b.n	cc1a <memset+0x7e>
    cbda:	f842 3c40 	str.w	r3, [r2, #-64]
    cbde:	f842 3c3c 	str.w	r3, [r2, #-60]
    cbe2:	f842 3c38 	str.w	r3, [r2, #-56]
    cbe6:	f842 3c34 	str.w	r3, [r2, #-52]
    cbea:	f842 3c30 	str.w	r3, [r2, #-48]
    cbee:	f842 3c2c 	str.w	r3, [r2, #-44]
    cbf2:	f842 3c28 	str.w	r3, [r2, #-40]
    cbf6:	f842 3c24 	str.w	r3, [r2, #-36]
    cbfa:	f842 3c20 	str.w	r3, [r2, #-32]
    cbfe:	f842 3c1c 	str.w	r3, [r2, #-28]
    cc02:	f842 3c18 	str.w	r3, [r2, #-24]
    cc06:	f842 3c14 	str.w	r3, [r2, #-20]
    cc0a:	f842 3c10 	str.w	r3, [r2, #-16]
    cc0e:	f842 3c0c 	str.w	r3, [r2, #-12]
    cc12:	f842 3c08 	str.w	r3, [r2, #-8]
    cc16:	f842 3c04 	str.w	r3, [r2, #-4]
    cc1a:	4615      	mov	r5, r2
    cc1c:	3240      	adds	r2, #64	; 0x40
    cc1e:	2c3f      	cmp	r4, #63	; 0x3f
    cc20:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    cc24:	dcd9      	bgt.n	cbda <memset+0x3e>
    cc26:	462a      	mov	r2, r5
    cc28:	ebc5 040c 	rsb	r4, r5, ip
    cc2c:	e007      	b.n	cc3e <memset+0xa2>
    cc2e:	f842 3c10 	str.w	r3, [r2, #-16]
    cc32:	f842 3c0c 	str.w	r3, [r2, #-12]
    cc36:	f842 3c08 	str.w	r3, [r2, #-8]
    cc3a:	f842 3c04 	str.w	r3, [r2, #-4]
    cc3e:	4615      	mov	r5, r2
    cc40:	3210      	adds	r2, #16
    cc42:	2c0f      	cmp	r4, #15
    cc44:	f1a4 0410 	sub.w	r4, r4, #16
    cc48:	dcf1      	bgt.n	cc2e <memset+0x92>
    cc4a:	462a      	mov	r2, r5
    cc4c:	ebc5 050c 	rsb	r5, r5, ip
    cc50:	e001      	b.n	cc56 <memset+0xba>
    cc52:	f842 3c04 	str.w	r3, [r2, #-4]
    cc56:	4614      	mov	r4, r2
    cc58:	3204      	adds	r2, #4
    cc5a:	2d03      	cmp	r5, #3
    cc5c:	f1a5 0504 	sub.w	r5, r5, #4
    cc60:	dcf7      	bgt.n	cc52 <memset+0xb6>
    cc62:	e001      	b.n	cc68 <memset+0xcc>
    cc64:	f804 1b01 	strb.w	r1, [r4], #1
    cc68:	4564      	cmp	r4, ip
    cc6a:	d3fb      	bcc.n	cc64 <memset+0xc8>
    cc6c:	e7a0      	b.n	cbb0 <memset+0x14>
    cc6e:	bf00      	nop

0000cc70 <__malloc_lock>:
    cc70:	4770      	bx	lr
    cc72:	bf00      	nop

0000cc74 <__malloc_unlock>:
    cc74:	4770      	bx	lr
    cc76:	bf00      	nop

0000cc78 <__hi0bits>:
    cc78:	0c02      	lsrs	r2, r0, #16
    cc7a:	4603      	mov	r3, r0
    cc7c:	0412      	lsls	r2, r2, #16
    cc7e:	b1b2      	cbz	r2, ccae <__hi0bits+0x36>
    cc80:	2000      	movs	r0, #0
    cc82:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    cc86:	d101      	bne.n	cc8c <__hi0bits+0x14>
    cc88:	3008      	adds	r0, #8
    cc8a:	021b      	lsls	r3, r3, #8
    cc8c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    cc90:	d101      	bne.n	cc96 <__hi0bits+0x1e>
    cc92:	3004      	adds	r0, #4
    cc94:	011b      	lsls	r3, r3, #4
    cc96:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    cc9a:	d101      	bne.n	cca0 <__hi0bits+0x28>
    cc9c:	3002      	adds	r0, #2
    cc9e:	009b      	lsls	r3, r3, #2
    cca0:	2b00      	cmp	r3, #0
    cca2:	db03      	blt.n	ccac <__hi0bits+0x34>
    cca4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    cca8:	d004      	beq.n	ccb4 <__hi0bits+0x3c>
    ccaa:	3001      	adds	r0, #1
    ccac:	4770      	bx	lr
    ccae:	0403      	lsls	r3, r0, #16
    ccb0:	2010      	movs	r0, #16
    ccb2:	e7e6      	b.n	cc82 <__hi0bits+0xa>
    ccb4:	2020      	movs	r0, #32
    ccb6:	4770      	bx	lr

0000ccb8 <__lo0bits>:
    ccb8:	6803      	ldr	r3, [r0, #0]
    ccba:	4602      	mov	r2, r0
    ccbc:	f013 0007 	ands.w	r0, r3, #7
    ccc0:	d009      	beq.n	ccd6 <__lo0bits+0x1e>
    ccc2:	f013 0f01 	tst.w	r3, #1
    ccc6:	d121      	bne.n	cd0c <__lo0bits+0x54>
    ccc8:	f013 0f02 	tst.w	r3, #2
    cccc:	d122      	bne.n	cd14 <__lo0bits+0x5c>
    ccce:	089b      	lsrs	r3, r3, #2
    ccd0:	2002      	movs	r0, #2
    ccd2:	6013      	str	r3, [r2, #0]
    ccd4:	4770      	bx	lr
    ccd6:	b299      	uxth	r1, r3
    ccd8:	b909      	cbnz	r1, ccde <__lo0bits+0x26>
    ccda:	0c1b      	lsrs	r3, r3, #16
    ccdc:	2010      	movs	r0, #16
    ccde:	f013 0fff 	tst.w	r3, #255	; 0xff
    cce2:	d101      	bne.n	cce8 <__lo0bits+0x30>
    cce4:	3008      	adds	r0, #8
    cce6:	0a1b      	lsrs	r3, r3, #8
    cce8:	f013 0f0f 	tst.w	r3, #15
    ccec:	d101      	bne.n	ccf2 <__lo0bits+0x3a>
    ccee:	3004      	adds	r0, #4
    ccf0:	091b      	lsrs	r3, r3, #4
    ccf2:	f013 0f03 	tst.w	r3, #3
    ccf6:	d101      	bne.n	ccfc <__lo0bits+0x44>
    ccf8:	3002      	adds	r0, #2
    ccfa:	089b      	lsrs	r3, r3, #2
    ccfc:	f013 0f01 	tst.w	r3, #1
    cd00:	d102      	bne.n	cd08 <__lo0bits+0x50>
    cd02:	085b      	lsrs	r3, r3, #1
    cd04:	d004      	beq.n	cd10 <__lo0bits+0x58>
    cd06:	3001      	adds	r0, #1
    cd08:	6013      	str	r3, [r2, #0]
    cd0a:	4770      	bx	lr
    cd0c:	2000      	movs	r0, #0
    cd0e:	4770      	bx	lr
    cd10:	2020      	movs	r0, #32
    cd12:	4770      	bx	lr
    cd14:	085b      	lsrs	r3, r3, #1
    cd16:	2001      	movs	r0, #1
    cd18:	6013      	str	r3, [r2, #0]
    cd1a:	4770      	bx	lr

0000cd1c <__mcmp>:
    cd1c:	4603      	mov	r3, r0
    cd1e:	690a      	ldr	r2, [r1, #16]
    cd20:	6900      	ldr	r0, [r0, #16]
    cd22:	b410      	push	{r4}
    cd24:	1a80      	subs	r0, r0, r2
    cd26:	d111      	bne.n	cd4c <__mcmp+0x30>
    cd28:	3204      	adds	r2, #4
    cd2a:	f103 0c14 	add.w	ip, r3, #20
    cd2e:	0092      	lsls	r2, r2, #2
    cd30:	189b      	adds	r3, r3, r2
    cd32:	1889      	adds	r1, r1, r2
    cd34:	3104      	adds	r1, #4
    cd36:	3304      	adds	r3, #4
    cd38:	f853 4c04 	ldr.w	r4, [r3, #-4]
    cd3c:	3b04      	subs	r3, #4
    cd3e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    cd42:	3904      	subs	r1, #4
    cd44:	4294      	cmp	r4, r2
    cd46:	d103      	bne.n	cd50 <__mcmp+0x34>
    cd48:	459c      	cmp	ip, r3
    cd4a:	d3f5      	bcc.n	cd38 <__mcmp+0x1c>
    cd4c:	bc10      	pop	{r4}
    cd4e:	4770      	bx	lr
    cd50:	bf38      	it	cc
    cd52:	f04f 30ff 	movcc.w	r0, #4294967295
    cd56:	d3f9      	bcc.n	cd4c <__mcmp+0x30>
    cd58:	2001      	movs	r0, #1
    cd5a:	e7f7      	b.n	cd4c <__mcmp+0x30>

0000cd5c <__ulp>:
    cd5c:	f240 0300 	movw	r3, #0
    cd60:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    cd64:	ea01 0303 	and.w	r3, r1, r3
    cd68:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    cd6c:	2b00      	cmp	r3, #0
    cd6e:	dd02      	ble.n	cd76 <__ulp+0x1a>
    cd70:	4619      	mov	r1, r3
    cd72:	2000      	movs	r0, #0
    cd74:	4770      	bx	lr
    cd76:	425b      	negs	r3, r3
    cd78:	151b      	asrs	r3, r3, #20
    cd7a:	2b13      	cmp	r3, #19
    cd7c:	dd0e      	ble.n	cd9c <__ulp+0x40>
    cd7e:	3b14      	subs	r3, #20
    cd80:	2b1e      	cmp	r3, #30
    cd82:	dd03      	ble.n	cd8c <__ulp+0x30>
    cd84:	2301      	movs	r3, #1
    cd86:	2100      	movs	r1, #0
    cd88:	4618      	mov	r0, r3
    cd8a:	4770      	bx	lr
    cd8c:	2201      	movs	r2, #1
    cd8e:	f1c3 031f 	rsb	r3, r3, #31
    cd92:	2100      	movs	r1, #0
    cd94:	fa12 f303 	lsls.w	r3, r2, r3
    cd98:	4618      	mov	r0, r3
    cd9a:	4770      	bx	lr
    cd9c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    cda0:	2000      	movs	r0, #0
    cda2:	fa52 f103 	asrs.w	r1, r2, r3
    cda6:	4770      	bx	lr

0000cda8 <__b2d>:
    cda8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cdac:	6904      	ldr	r4, [r0, #16]
    cdae:	f100 0614 	add.w	r6, r0, #20
    cdb2:	460f      	mov	r7, r1
    cdb4:	3404      	adds	r4, #4
    cdb6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    cdba:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    cdbe:	46a0      	mov	r8, r4
    cdc0:	4628      	mov	r0, r5
    cdc2:	f7ff ff59 	bl	cc78 <__hi0bits>
    cdc6:	280a      	cmp	r0, #10
    cdc8:	f1c0 0320 	rsb	r3, r0, #32
    cdcc:	603b      	str	r3, [r7, #0]
    cdce:	dc14      	bgt.n	cdfa <__b2d+0x52>
    cdd0:	42a6      	cmp	r6, r4
    cdd2:	f1c0 030b 	rsb	r3, r0, #11
    cdd6:	d237      	bcs.n	ce48 <__b2d+0xa0>
    cdd8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    cddc:	40d9      	lsrs	r1, r3
    cdde:	fa25 fc03 	lsr.w	ip, r5, r3
    cde2:	3015      	adds	r0, #21
    cde4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    cde8:	4085      	lsls	r5, r0
    cdea:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    cdee:	ea41 0205 	orr.w	r2, r1, r5
    cdf2:	4610      	mov	r0, r2
    cdf4:	4619      	mov	r1, r3
    cdf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cdfa:	42a6      	cmp	r6, r4
    cdfc:	d320      	bcc.n	ce40 <__b2d+0x98>
    cdfe:	2100      	movs	r1, #0
    ce00:	380b      	subs	r0, #11
    ce02:	bf02      	ittt	eq
    ce04:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    ce08:	460a      	moveq	r2, r1
    ce0a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    ce0e:	d0f0      	beq.n	cdf2 <__b2d+0x4a>
    ce10:	42b4      	cmp	r4, r6
    ce12:	f1c0 0320 	rsb	r3, r0, #32
    ce16:	d919      	bls.n	ce4c <__b2d+0xa4>
    ce18:	f854 4c04 	ldr.w	r4, [r4, #-4]
    ce1c:	40dc      	lsrs	r4, r3
    ce1e:	4085      	lsls	r5, r0
    ce20:	fa21 fc03 	lsr.w	ip, r1, r3
    ce24:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    ce28:	fa11 f000 	lsls.w	r0, r1, r0
    ce2c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    ce30:	ea44 0200 	orr.w	r2, r4, r0
    ce34:	ea45 030c 	orr.w	r3, r5, ip
    ce38:	4610      	mov	r0, r2
    ce3a:	4619      	mov	r1, r3
    ce3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ce40:	f854 1c04 	ldr.w	r1, [r4, #-4]
    ce44:	3c04      	subs	r4, #4
    ce46:	e7db      	b.n	ce00 <__b2d+0x58>
    ce48:	2100      	movs	r1, #0
    ce4a:	e7c8      	b.n	cdde <__b2d+0x36>
    ce4c:	2400      	movs	r4, #0
    ce4e:	e7e6      	b.n	ce1e <__b2d+0x76>

0000ce50 <__ratio>:
    ce50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    ce54:	b083      	sub	sp, #12
    ce56:	460e      	mov	r6, r1
    ce58:	a901      	add	r1, sp, #4
    ce5a:	4607      	mov	r7, r0
    ce5c:	f7ff ffa4 	bl	cda8 <__b2d>
    ce60:	460d      	mov	r5, r1
    ce62:	4604      	mov	r4, r0
    ce64:	4669      	mov	r1, sp
    ce66:	4630      	mov	r0, r6
    ce68:	f7ff ff9e 	bl	cda8 <__b2d>
    ce6c:	f8dd c004 	ldr.w	ip, [sp, #4]
    ce70:	46a9      	mov	r9, r5
    ce72:	46a0      	mov	r8, r4
    ce74:	460b      	mov	r3, r1
    ce76:	4602      	mov	r2, r0
    ce78:	6931      	ldr	r1, [r6, #16]
    ce7a:	4616      	mov	r6, r2
    ce7c:	6938      	ldr	r0, [r7, #16]
    ce7e:	461f      	mov	r7, r3
    ce80:	1a40      	subs	r0, r0, r1
    ce82:	9900      	ldr	r1, [sp, #0]
    ce84:	ebc1 010c 	rsb	r1, r1, ip
    ce88:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    ce8c:	2900      	cmp	r1, #0
    ce8e:	bfc9      	itett	gt
    ce90:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    ce94:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    ce98:	4624      	movgt	r4, r4
    ce9a:	464d      	movgt	r5, r9
    ce9c:	bfdc      	itt	le
    ce9e:	4612      	movle	r2, r2
    cea0:	463b      	movle	r3, r7
    cea2:	4620      	mov	r0, r4
    cea4:	4629      	mov	r1, r5
    cea6:	f7fa fbd1 	bl	764c <__aeabi_ddiv>
    ceaa:	b003      	add	sp, #12
    ceac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000ceb0 <_mprec_log10>:
    ceb0:	2817      	cmp	r0, #23
    ceb2:	b510      	push	{r4, lr}
    ceb4:	4604      	mov	r4, r0
    ceb6:	dd0e      	ble.n	ced6 <_mprec_log10+0x26>
    ceb8:	f240 0100 	movw	r1, #0
    cebc:	2000      	movs	r0, #0
    cebe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    cec2:	f240 0300 	movw	r3, #0
    cec6:	2200      	movs	r2, #0
    cec8:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cecc:	f7fa fa94 	bl	73f8 <__aeabi_dmul>
    ced0:	3c01      	subs	r4, #1
    ced2:	d1f6      	bne.n	cec2 <_mprec_log10+0x12>
    ced4:	bd10      	pop	{r4, pc}
    ced6:	f242 7378 	movw	r3, #10104	; 0x2778
    ceda:	f2c0 0301 	movt	r3, #1
    cede:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    cee2:	e9d3 0100 	ldrd	r0, r1, [r3]
    cee6:	bd10      	pop	{r4, pc}

0000cee8 <__copybits>:
    cee8:	6913      	ldr	r3, [r2, #16]
    ceea:	3901      	subs	r1, #1
    ceec:	f102 0c14 	add.w	ip, r2, #20
    cef0:	b410      	push	{r4}
    cef2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    cef6:	114c      	asrs	r4, r1, #5
    cef8:	3214      	adds	r2, #20
    cefa:	3401      	adds	r4, #1
    cefc:	4594      	cmp	ip, r2
    cefe:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    cf02:	d20f      	bcs.n	cf24 <__copybits+0x3c>
    cf04:	2300      	movs	r3, #0
    cf06:	f85c 1003 	ldr.w	r1, [ip, r3]
    cf0a:	50c1      	str	r1, [r0, r3]
    cf0c:	3304      	adds	r3, #4
    cf0e:	eb03 010c 	add.w	r1, r3, ip
    cf12:	428a      	cmp	r2, r1
    cf14:	d8f7      	bhi.n	cf06 <__copybits+0x1e>
    cf16:	ea6f 0c0c 	mvn.w	ip, ip
    cf1a:	4462      	add	r2, ip
    cf1c:	f022 0203 	bic.w	r2, r2, #3
    cf20:	3204      	adds	r2, #4
    cf22:	1880      	adds	r0, r0, r2
    cf24:	4284      	cmp	r4, r0
    cf26:	d904      	bls.n	cf32 <__copybits+0x4a>
    cf28:	2300      	movs	r3, #0
    cf2a:	f840 3b04 	str.w	r3, [r0], #4
    cf2e:	4284      	cmp	r4, r0
    cf30:	d8fb      	bhi.n	cf2a <__copybits+0x42>
    cf32:	bc10      	pop	{r4}
    cf34:	4770      	bx	lr
    cf36:	bf00      	nop

0000cf38 <__any_on>:
    cf38:	6902      	ldr	r2, [r0, #16]
    cf3a:	114b      	asrs	r3, r1, #5
    cf3c:	429a      	cmp	r2, r3
    cf3e:	db10      	blt.n	cf62 <__any_on+0x2a>
    cf40:	dd0e      	ble.n	cf60 <__any_on+0x28>
    cf42:	f011 011f 	ands.w	r1, r1, #31
    cf46:	d00b      	beq.n	cf60 <__any_on+0x28>
    cf48:	461a      	mov	r2, r3
    cf4a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    cf4e:	695b      	ldr	r3, [r3, #20]
    cf50:	fa23 fc01 	lsr.w	ip, r3, r1
    cf54:	fa0c f101 	lsl.w	r1, ip, r1
    cf58:	4299      	cmp	r1, r3
    cf5a:	d002      	beq.n	cf62 <__any_on+0x2a>
    cf5c:	2001      	movs	r0, #1
    cf5e:	4770      	bx	lr
    cf60:	461a      	mov	r2, r3
    cf62:	3204      	adds	r2, #4
    cf64:	f100 0114 	add.w	r1, r0, #20
    cf68:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    cf6c:	f103 0c04 	add.w	ip, r3, #4
    cf70:	4561      	cmp	r1, ip
    cf72:	d20b      	bcs.n	cf8c <__any_on+0x54>
    cf74:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    cf78:	2a00      	cmp	r2, #0
    cf7a:	d1ef      	bne.n	cf5c <__any_on+0x24>
    cf7c:	4299      	cmp	r1, r3
    cf7e:	d205      	bcs.n	cf8c <__any_on+0x54>
    cf80:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    cf84:	2a00      	cmp	r2, #0
    cf86:	d1e9      	bne.n	cf5c <__any_on+0x24>
    cf88:	4299      	cmp	r1, r3
    cf8a:	d3f9      	bcc.n	cf80 <__any_on+0x48>
    cf8c:	2000      	movs	r0, #0
    cf8e:	4770      	bx	lr

0000cf90 <_Bfree>:
    cf90:	b530      	push	{r4, r5, lr}
    cf92:	6a45      	ldr	r5, [r0, #36]	; 0x24
    cf94:	b083      	sub	sp, #12
    cf96:	4604      	mov	r4, r0
    cf98:	b155      	cbz	r5, cfb0 <_Bfree+0x20>
    cf9a:	b139      	cbz	r1, cfac <_Bfree+0x1c>
    cf9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    cf9e:	684a      	ldr	r2, [r1, #4]
    cfa0:	68db      	ldr	r3, [r3, #12]
    cfa2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    cfa6:	6008      	str	r0, [r1, #0]
    cfa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    cfac:	b003      	add	sp, #12
    cfae:	bd30      	pop	{r4, r5, pc}
    cfb0:	2010      	movs	r0, #16
    cfb2:	9101      	str	r1, [sp, #4]
    cfb4:	f7ff f970 	bl	c298 <malloc>
    cfb8:	9901      	ldr	r1, [sp, #4]
    cfba:	6260      	str	r0, [r4, #36]	; 0x24
    cfbc:	60c5      	str	r5, [r0, #12]
    cfbe:	6045      	str	r5, [r0, #4]
    cfc0:	6085      	str	r5, [r0, #8]
    cfc2:	6005      	str	r5, [r0, #0]
    cfc4:	e7e9      	b.n	cf9a <_Bfree+0xa>
    cfc6:	bf00      	nop

0000cfc8 <_Balloc>:
    cfc8:	b570      	push	{r4, r5, r6, lr}
    cfca:	6a44      	ldr	r4, [r0, #36]	; 0x24
    cfcc:	4606      	mov	r6, r0
    cfce:	460d      	mov	r5, r1
    cfd0:	b164      	cbz	r4, cfec <_Balloc+0x24>
    cfd2:	68e2      	ldr	r2, [r4, #12]
    cfd4:	b1a2      	cbz	r2, d000 <_Balloc+0x38>
    cfd6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    cfda:	b1eb      	cbz	r3, d018 <_Balloc+0x50>
    cfdc:	6819      	ldr	r1, [r3, #0]
    cfde:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    cfe2:	2200      	movs	r2, #0
    cfe4:	60da      	str	r2, [r3, #12]
    cfe6:	611a      	str	r2, [r3, #16]
    cfe8:	4618      	mov	r0, r3
    cfea:	bd70      	pop	{r4, r5, r6, pc}
    cfec:	2010      	movs	r0, #16
    cfee:	f7ff f953 	bl	c298 <malloc>
    cff2:	2300      	movs	r3, #0
    cff4:	4604      	mov	r4, r0
    cff6:	6270      	str	r0, [r6, #36]	; 0x24
    cff8:	60c3      	str	r3, [r0, #12]
    cffa:	6043      	str	r3, [r0, #4]
    cffc:	6083      	str	r3, [r0, #8]
    cffe:	6003      	str	r3, [r0, #0]
    d000:	2210      	movs	r2, #16
    d002:	4630      	mov	r0, r6
    d004:	2104      	movs	r1, #4
    d006:	f003 fcd3 	bl	109b0 <_calloc_r>
    d00a:	6a73      	ldr	r3, [r6, #36]	; 0x24
    d00c:	60e0      	str	r0, [r4, #12]
    d00e:	68da      	ldr	r2, [r3, #12]
    d010:	2a00      	cmp	r2, #0
    d012:	d1e0      	bne.n	cfd6 <_Balloc+0xe>
    d014:	4613      	mov	r3, r2
    d016:	e7e7      	b.n	cfe8 <_Balloc+0x20>
    d018:	2401      	movs	r4, #1
    d01a:	4630      	mov	r0, r6
    d01c:	4621      	mov	r1, r4
    d01e:	40ac      	lsls	r4, r5
    d020:	1d62      	adds	r2, r4, #5
    d022:	0092      	lsls	r2, r2, #2
    d024:	f003 fcc4 	bl	109b0 <_calloc_r>
    d028:	4603      	mov	r3, r0
    d02a:	2800      	cmp	r0, #0
    d02c:	d0dc      	beq.n	cfe8 <_Balloc+0x20>
    d02e:	6045      	str	r5, [r0, #4]
    d030:	6084      	str	r4, [r0, #8]
    d032:	e7d6      	b.n	cfe2 <_Balloc+0x1a>

0000d034 <__d2b>:
    d034:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    d038:	b083      	sub	sp, #12
    d03a:	2101      	movs	r1, #1
    d03c:	461d      	mov	r5, r3
    d03e:	4614      	mov	r4, r2
    d040:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    d042:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    d044:	f7ff ffc0 	bl	cfc8 <_Balloc>
    d048:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    d04c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    d050:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    d054:	4615      	mov	r5, r2
    d056:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    d05a:	9300      	str	r3, [sp, #0]
    d05c:	bf1c      	itt	ne
    d05e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    d062:	9300      	strne	r3, [sp, #0]
    d064:	4680      	mov	r8, r0
    d066:	2c00      	cmp	r4, #0
    d068:	d023      	beq.n	d0b2 <__d2b+0x7e>
    d06a:	a802      	add	r0, sp, #8
    d06c:	f840 4d04 	str.w	r4, [r0, #-4]!
    d070:	f7ff fe22 	bl	ccb8 <__lo0bits>
    d074:	4603      	mov	r3, r0
    d076:	2800      	cmp	r0, #0
    d078:	d137      	bne.n	d0ea <__d2b+0xb6>
    d07a:	9901      	ldr	r1, [sp, #4]
    d07c:	9a00      	ldr	r2, [sp, #0]
    d07e:	f8c8 1014 	str.w	r1, [r8, #20]
    d082:	2a00      	cmp	r2, #0
    d084:	bf14      	ite	ne
    d086:	2402      	movne	r4, #2
    d088:	2401      	moveq	r4, #1
    d08a:	f8c8 2018 	str.w	r2, [r8, #24]
    d08e:	f8c8 4010 	str.w	r4, [r8, #16]
    d092:	f1ba 0f00 	cmp.w	sl, #0
    d096:	d01b      	beq.n	d0d0 <__d2b+0x9c>
    d098:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    d09c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    d0a0:	f1aa 0a03 	sub.w	sl, sl, #3
    d0a4:	4453      	add	r3, sl
    d0a6:	603b      	str	r3, [r7, #0]
    d0a8:	6032      	str	r2, [r6, #0]
    d0aa:	4640      	mov	r0, r8
    d0ac:	b003      	add	sp, #12
    d0ae:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    d0b2:	4668      	mov	r0, sp
    d0b4:	f7ff fe00 	bl	ccb8 <__lo0bits>
    d0b8:	2301      	movs	r3, #1
    d0ba:	461c      	mov	r4, r3
    d0bc:	f8c8 3010 	str.w	r3, [r8, #16]
    d0c0:	9b00      	ldr	r3, [sp, #0]
    d0c2:	f8c8 3014 	str.w	r3, [r8, #20]
    d0c6:	f100 0320 	add.w	r3, r0, #32
    d0ca:	f1ba 0f00 	cmp.w	sl, #0
    d0ce:	d1e3      	bne.n	d098 <__d2b+0x64>
    d0d0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    d0d4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    d0d8:	3b02      	subs	r3, #2
    d0da:	603b      	str	r3, [r7, #0]
    d0dc:	6910      	ldr	r0, [r2, #16]
    d0de:	f7ff fdcb 	bl	cc78 <__hi0bits>
    d0e2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    d0e6:	6030      	str	r0, [r6, #0]
    d0e8:	e7df      	b.n	d0aa <__d2b+0x76>
    d0ea:	9a00      	ldr	r2, [sp, #0]
    d0ec:	f1c0 0120 	rsb	r1, r0, #32
    d0f0:	fa12 f101 	lsls.w	r1, r2, r1
    d0f4:	40c2      	lsrs	r2, r0
    d0f6:	9801      	ldr	r0, [sp, #4]
    d0f8:	4301      	orrs	r1, r0
    d0fa:	f8c8 1014 	str.w	r1, [r8, #20]
    d0fe:	9200      	str	r2, [sp, #0]
    d100:	e7bf      	b.n	d082 <__d2b+0x4e>
    d102:	bf00      	nop

0000d104 <__mdiff>:
    d104:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d108:	6913      	ldr	r3, [r2, #16]
    d10a:	690f      	ldr	r7, [r1, #16]
    d10c:	460c      	mov	r4, r1
    d10e:	4615      	mov	r5, r2
    d110:	1aff      	subs	r7, r7, r3
    d112:	2f00      	cmp	r7, #0
    d114:	d04f      	beq.n	d1b6 <__mdiff+0xb2>
    d116:	db6a      	blt.n	d1ee <__mdiff+0xea>
    d118:	2700      	movs	r7, #0
    d11a:	f101 0614 	add.w	r6, r1, #20
    d11e:	6861      	ldr	r1, [r4, #4]
    d120:	f7ff ff52 	bl	cfc8 <_Balloc>
    d124:	f8d5 8010 	ldr.w	r8, [r5, #16]
    d128:	f8d4 c010 	ldr.w	ip, [r4, #16]
    d12c:	f105 0114 	add.w	r1, r5, #20
    d130:	2200      	movs	r2, #0
    d132:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    d136:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    d13a:	f105 0814 	add.w	r8, r5, #20
    d13e:	3414      	adds	r4, #20
    d140:	f100 0314 	add.w	r3, r0, #20
    d144:	60c7      	str	r7, [r0, #12]
    d146:	f851 7b04 	ldr.w	r7, [r1], #4
    d14a:	f856 5b04 	ldr.w	r5, [r6], #4
    d14e:	46bb      	mov	fp, r7
    d150:	fa1f fa87 	uxth.w	sl, r7
    d154:	0c3f      	lsrs	r7, r7, #16
    d156:	fa1f f985 	uxth.w	r9, r5
    d15a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    d15e:	ebca 0a09 	rsb	sl, sl, r9
    d162:	4452      	add	r2, sl
    d164:	eb07 4722 	add.w	r7, r7, r2, asr #16
    d168:	b292      	uxth	r2, r2
    d16a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    d16e:	f843 2b04 	str.w	r2, [r3], #4
    d172:	143a      	asrs	r2, r7, #16
    d174:	4588      	cmp	r8, r1
    d176:	d8e6      	bhi.n	d146 <__mdiff+0x42>
    d178:	42a6      	cmp	r6, r4
    d17a:	d20e      	bcs.n	d19a <__mdiff+0x96>
    d17c:	f856 1b04 	ldr.w	r1, [r6], #4
    d180:	b28d      	uxth	r5, r1
    d182:	0c09      	lsrs	r1, r1, #16
    d184:	1952      	adds	r2, r2, r5
    d186:	eb01 4122 	add.w	r1, r1, r2, asr #16
    d18a:	b292      	uxth	r2, r2
    d18c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    d190:	f843 2b04 	str.w	r2, [r3], #4
    d194:	140a      	asrs	r2, r1, #16
    d196:	42b4      	cmp	r4, r6
    d198:	d8f0      	bhi.n	d17c <__mdiff+0x78>
    d19a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    d19e:	b932      	cbnz	r2, d1ae <__mdiff+0xaa>
    d1a0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    d1a4:	f10c 3cff 	add.w	ip, ip, #4294967295
    d1a8:	3b04      	subs	r3, #4
    d1aa:	2a00      	cmp	r2, #0
    d1ac:	d0f8      	beq.n	d1a0 <__mdiff+0x9c>
    d1ae:	f8c0 c010 	str.w	ip, [r0, #16]
    d1b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d1b6:	3304      	adds	r3, #4
    d1b8:	f101 0614 	add.w	r6, r1, #20
    d1bc:	009b      	lsls	r3, r3, #2
    d1be:	18d2      	adds	r2, r2, r3
    d1c0:	18cb      	adds	r3, r1, r3
    d1c2:	3304      	adds	r3, #4
    d1c4:	3204      	adds	r2, #4
    d1c6:	f853 cc04 	ldr.w	ip, [r3, #-4]
    d1ca:	3b04      	subs	r3, #4
    d1cc:	f852 1c04 	ldr.w	r1, [r2, #-4]
    d1d0:	3a04      	subs	r2, #4
    d1d2:	458c      	cmp	ip, r1
    d1d4:	d10a      	bne.n	d1ec <__mdiff+0xe8>
    d1d6:	429e      	cmp	r6, r3
    d1d8:	d3f5      	bcc.n	d1c6 <__mdiff+0xc2>
    d1da:	2100      	movs	r1, #0
    d1dc:	f7ff fef4 	bl	cfc8 <_Balloc>
    d1e0:	2301      	movs	r3, #1
    d1e2:	6103      	str	r3, [r0, #16]
    d1e4:	2300      	movs	r3, #0
    d1e6:	6143      	str	r3, [r0, #20]
    d1e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d1ec:	d297      	bcs.n	d11e <__mdiff+0x1a>
    d1ee:	4623      	mov	r3, r4
    d1f0:	462c      	mov	r4, r5
    d1f2:	2701      	movs	r7, #1
    d1f4:	461d      	mov	r5, r3
    d1f6:	f104 0614 	add.w	r6, r4, #20
    d1fa:	e790      	b.n	d11e <__mdiff+0x1a>

0000d1fc <__lshift>:
    d1fc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    d200:	690d      	ldr	r5, [r1, #16]
    d202:	688b      	ldr	r3, [r1, #8]
    d204:	1156      	asrs	r6, r2, #5
    d206:	3501      	adds	r5, #1
    d208:	460c      	mov	r4, r1
    d20a:	19ad      	adds	r5, r5, r6
    d20c:	4690      	mov	r8, r2
    d20e:	429d      	cmp	r5, r3
    d210:	4682      	mov	sl, r0
    d212:	6849      	ldr	r1, [r1, #4]
    d214:	dd03      	ble.n	d21e <__lshift+0x22>
    d216:	005b      	lsls	r3, r3, #1
    d218:	3101      	adds	r1, #1
    d21a:	429d      	cmp	r5, r3
    d21c:	dcfb      	bgt.n	d216 <__lshift+0x1a>
    d21e:	4650      	mov	r0, sl
    d220:	f7ff fed2 	bl	cfc8 <_Balloc>
    d224:	2e00      	cmp	r6, #0
    d226:	4607      	mov	r7, r0
    d228:	f100 0214 	add.w	r2, r0, #20
    d22c:	dd0a      	ble.n	d244 <__lshift+0x48>
    d22e:	2300      	movs	r3, #0
    d230:	4619      	mov	r1, r3
    d232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    d236:	3301      	adds	r3, #1
    d238:	42b3      	cmp	r3, r6
    d23a:	d1fa      	bne.n	d232 <__lshift+0x36>
    d23c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    d240:	f103 0214 	add.w	r2, r3, #20
    d244:	6920      	ldr	r0, [r4, #16]
    d246:	f104 0314 	add.w	r3, r4, #20
    d24a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    d24e:	3014      	adds	r0, #20
    d250:	f018 081f 	ands.w	r8, r8, #31
    d254:	d01b      	beq.n	d28e <__lshift+0x92>
    d256:	f1c8 0e20 	rsb	lr, r8, #32
    d25a:	2100      	movs	r1, #0
    d25c:	681e      	ldr	r6, [r3, #0]
    d25e:	fa06 fc08 	lsl.w	ip, r6, r8
    d262:	ea41 010c 	orr.w	r1, r1, ip
    d266:	f842 1b04 	str.w	r1, [r2], #4
    d26a:	f853 1b04 	ldr.w	r1, [r3], #4
    d26e:	4298      	cmp	r0, r3
    d270:	fa21 f10e 	lsr.w	r1, r1, lr
    d274:	d8f2      	bhi.n	d25c <__lshift+0x60>
    d276:	6011      	str	r1, [r2, #0]
    d278:	b101      	cbz	r1, d27c <__lshift+0x80>
    d27a:	3501      	adds	r5, #1
    d27c:	4650      	mov	r0, sl
    d27e:	3d01      	subs	r5, #1
    d280:	4621      	mov	r1, r4
    d282:	613d      	str	r5, [r7, #16]
    d284:	f7ff fe84 	bl	cf90 <_Bfree>
    d288:	4638      	mov	r0, r7
    d28a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    d28e:	f853 1008 	ldr.w	r1, [r3, r8]
    d292:	f842 1008 	str.w	r1, [r2, r8]
    d296:	f108 0804 	add.w	r8, r8, #4
    d29a:	eb08 0103 	add.w	r1, r8, r3
    d29e:	4288      	cmp	r0, r1
    d2a0:	d9ec      	bls.n	d27c <__lshift+0x80>
    d2a2:	f853 1008 	ldr.w	r1, [r3, r8]
    d2a6:	f842 1008 	str.w	r1, [r2, r8]
    d2aa:	f108 0804 	add.w	r8, r8, #4
    d2ae:	eb08 0103 	add.w	r1, r8, r3
    d2b2:	4288      	cmp	r0, r1
    d2b4:	d8eb      	bhi.n	d28e <__lshift+0x92>
    d2b6:	e7e1      	b.n	d27c <__lshift+0x80>

0000d2b8 <__multiply>:
    d2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2bc:	f8d1 8010 	ldr.w	r8, [r1, #16]
    d2c0:	6917      	ldr	r7, [r2, #16]
    d2c2:	460d      	mov	r5, r1
    d2c4:	4616      	mov	r6, r2
    d2c6:	b087      	sub	sp, #28
    d2c8:	45b8      	cmp	r8, r7
    d2ca:	bfb5      	itete	lt
    d2cc:	4615      	movlt	r5, r2
    d2ce:	463b      	movge	r3, r7
    d2d0:	460b      	movlt	r3, r1
    d2d2:	4647      	movge	r7, r8
    d2d4:	bfb4      	ite	lt
    d2d6:	461e      	movlt	r6, r3
    d2d8:	4698      	movge	r8, r3
    d2da:	68ab      	ldr	r3, [r5, #8]
    d2dc:	eb08 0407 	add.w	r4, r8, r7
    d2e0:	6869      	ldr	r1, [r5, #4]
    d2e2:	429c      	cmp	r4, r3
    d2e4:	bfc8      	it	gt
    d2e6:	3101      	addgt	r1, #1
    d2e8:	f7ff fe6e 	bl	cfc8 <_Balloc>
    d2ec:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    d2f0:	f100 0b14 	add.w	fp, r0, #20
    d2f4:	3314      	adds	r3, #20
    d2f6:	9003      	str	r0, [sp, #12]
    d2f8:	459b      	cmp	fp, r3
    d2fa:	9304      	str	r3, [sp, #16]
    d2fc:	d206      	bcs.n	d30c <__multiply+0x54>
    d2fe:	9904      	ldr	r1, [sp, #16]
    d300:	465b      	mov	r3, fp
    d302:	2200      	movs	r2, #0
    d304:	f843 2b04 	str.w	r2, [r3], #4
    d308:	4299      	cmp	r1, r3
    d30a:	d8fb      	bhi.n	d304 <__multiply+0x4c>
    d30c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    d310:	f106 0914 	add.w	r9, r6, #20
    d314:	f108 0814 	add.w	r8, r8, #20
    d318:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    d31c:	3514      	adds	r5, #20
    d31e:	45c1      	cmp	r9, r8
    d320:	f8cd 8004 	str.w	r8, [sp, #4]
    d324:	f10c 0c14 	add.w	ip, ip, #20
    d328:	9502      	str	r5, [sp, #8]
    d32a:	d24b      	bcs.n	d3c4 <__multiply+0x10c>
    d32c:	f04f 0a00 	mov.w	sl, #0
    d330:	9405      	str	r4, [sp, #20]
    d332:	f859 400a 	ldr.w	r4, [r9, sl]
    d336:	eb0a 080b 	add.w	r8, sl, fp
    d33a:	b2a0      	uxth	r0, r4
    d33c:	b1d8      	cbz	r0, d376 <__multiply+0xbe>
    d33e:	9a02      	ldr	r2, [sp, #8]
    d340:	4643      	mov	r3, r8
    d342:	2400      	movs	r4, #0
    d344:	f852 5b04 	ldr.w	r5, [r2], #4
    d348:	6819      	ldr	r1, [r3, #0]
    d34a:	b2af      	uxth	r7, r5
    d34c:	0c2d      	lsrs	r5, r5, #16
    d34e:	b28e      	uxth	r6, r1
    d350:	0c09      	lsrs	r1, r1, #16
    d352:	fb00 6607 	mla	r6, r0, r7, r6
    d356:	fb00 1105 	mla	r1, r0, r5, r1
    d35a:	1936      	adds	r6, r6, r4
    d35c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    d360:	b2b6      	uxth	r6, r6
    d362:	0c0c      	lsrs	r4, r1, #16
    d364:	4594      	cmp	ip, r2
    d366:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    d36a:	f843 6b04 	str.w	r6, [r3], #4
    d36e:	d8e9      	bhi.n	d344 <__multiply+0x8c>
    d370:	601c      	str	r4, [r3, #0]
    d372:	f859 400a 	ldr.w	r4, [r9, sl]
    d376:	0c24      	lsrs	r4, r4, #16
    d378:	d01c      	beq.n	d3b4 <__multiply+0xfc>
    d37a:	f85b 200a 	ldr.w	r2, [fp, sl]
    d37e:	4641      	mov	r1, r8
    d380:	9b02      	ldr	r3, [sp, #8]
    d382:	2500      	movs	r5, #0
    d384:	4610      	mov	r0, r2
    d386:	881e      	ldrh	r6, [r3, #0]
    d388:	b297      	uxth	r7, r2
    d38a:	fb06 5504 	mla	r5, r6, r4, r5
    d38e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    d392:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    d396:	600f      	str	r7, [r1, #0]
    d398:	f851 0f04 	ldr.w	r0, [r1, #4]!
    d39c:	f853 2b04 	ldr.w	r2, [r3], #4
    d3a0:	b286      	uxth	r6, r0
    d3a2:	0c12      	lsrs	r2, r2, #16
    d3a4:	fb02 6204 	mla	r2, r2, r4, r6
    d3a8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    d3ac:	0c15      	lsrs	r5, r2, #16
    d3ae:	459c      	cmp	ip, r3
    d3b0:	d8e9      	bhi.n	d386 <__multiply+0xce>
    d3b2:	600a      	str	r2, [r1, #0]
    d3b4:	f10a 0a04 	add.w	sl, sl, #4
    d3b8:	9a01      	ldr	r2, [sp, #4]
    d3ba:	eb0a 0309 	add.w	r3, sl, r9
    d3be:	429a      	cmp	r2, r3
    d3c0:	d8b7      	bhi.n	d332 <__multiply+0x7a>
    d3c2:	9c05      	ldr	r4, [sp, #20]
    d3c4:	2c00      	cmp	r4, #0
    d3c6:	dd0b      	ble.n	d3e0 <__multiply+0x128>
    d3c8:	9a04      	ldr	r2, [sp, #16]
    d3ca:	f852 3c04 	ldr.w	r3, [r2, #-4]
    d3ce:	b93b      	cbnz	r3, d3e0 <__multiply+0x128>
    d3d0:	4613      	mov	r3, r2
    d3d2:	e003      	b.n	d3dc <__multiply+0x124>
    d3d4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    d3d8:	3b04      	subs	r3, #4
    d3da:	b90a      	cbnz	r2, d3e0 <__multiply+0x128>
    d3dc:	3c01      	subs	r4, #1
    d3de:	d1f9      	bne.n	d3d4 <__multiply+0x11c>
    d3e0:	9b03      	ldr	r3, [sp, #12]
    d3e2:	4618      	mov	r0, r3
    d3e4:	611c      	str	r4, [r3, #16]
    d3e6:	b007      	add	sp, #28
    d3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000d3ec <__i2b>:
    d3ec:	b510      	push	{r4, lr}
    d3ee:	460c      	mov	r4, r1
    d3f0:	2101      	movs	r1, #1
    d3f2:	f7ff fde9 	bl	cfc8 <_Balloc>
    d3f6:	2201      	movs	r2, #1
    d3f8:	6144      	str	r4, [r0, #20]
    d3fa:	6102      	str	r2, [r0, #16]
    d3fc:	bd10      	pop	{r4, pc}
    d3fe:	bf00      	nop

0000d400 <__multadd>:
    d400:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    d404:	460d      	mov	r5, r1
    d406:	2100      	movs	r1, #0
    d408:	4606      	mov	r6, r0
    d40a:	692c      	ldr	r4, [r5, #16]
    d40c:	b083      	sub	sp, #12
    d40e:	f105 0814 	add.w	r8, r5, #20
    d412:	4608      	mov	r0, r1
    d414:	f858 7001 	ldr.w	r7, [r8, r1]
    d418:	3001      	adds	r0, #1
    d41a:	fa1f fa87 	uxth.w	sl, r7
    d41e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    d422:	fb0a 3302 	mla	r3, sl, r2, r3
    d426:	fb0c fc02 	mul.w	ip, ip, r2
    d42a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    d42e:	b29b      	uxth	r3, r3
    d430:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    d434:	f848 3001 	str.w	r3, [r8, r1]
    d438:	3104      	adds	r1, #4
    d43a:	4284      	cmp	r4, r0
    d43c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    d440:	dce8      	bgt.n	d414 <__multadd+0x14>
    d442:	b13b      	cbz	r3, d454 <__multadd+0x54>
    d444:	68aa      	ldr	r2, [r5, #8]
    d446:	4294      	cmp	r4, r2
    d448:	da08      	bge.n	d45c <__multadd+0x5c>
    d44a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    d44e:	3401      	adds	r4, #1
    d450:	612c      	str	r4, [r5, #16]
    d452:	6153      	str	r3, [r2, #20]
    d454:	4628      	mov	r0, r5
    d456:	b003      	add	sp, #12
    d458:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    d45c:	6869      	ldr	r1, [r5, #4]
    d45e:	4630      	mov	r0, r6
    d460:	9301      	str	r3, [sp, #4]
    d462:	3101      	adds	r1, #1
    d464:	f7ff fdb0 	bl	cfc8 <_Balloc>
    d468:	692a      	ldr	r2, [r5, #16]
    d46a:	f105 010c 	add.w	r1, r5, #12
    d46e:	3202      	adds	r2, #2
    d470:	0092      	lsls	r2, r2, #2
    d472:	4607      	mov	r7, r0
    d474:	300c      	adds	r0, #12
    d476:	f7ff fa6d 	bl	c954 <memcpy>
    d47a:	4629      	mov	r1, r5
    d47c:	4630      	mov	r0, r6
    d47e:	463d      	mov	r5, r7
    d480:	f7ff fd86 	bl	cf90 <_Bfree>
    d484:	9b01      	ldr	r3, [sp, #4]
    d486:	e7e0      	b.n	d44a <__multadd+0x4a>

0000d488 <__pow5mult>:
    d488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d48c:	4615      	mov	r5, r2
    d48e:	f012 0203 	ands.w	r2, r2, #3
    d492:	4604      	mov	r4, r0
    d494:	4688      	mov	r8, r1
    d496:	d12c      	bne.n	d4f2 <__pow5mult+0x6a>
    d498:	10ad      	asrs	r5, r5, #2
    d49a:	d01e      	beq.n	d4da <__pow5mult+0x52>
    d49c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    d49e:	2e00      	cmp	r6, #0
    d4a0:	d034      	beq.n	d50c <__pow5mult+0x84>
    d4a2:	68b7      	ldr	r7, [r6, #8]
    d4a4:	2f00      	cmp	r7, #0
    d4a6:	d03b      	beq.n	d520 <__pow5mult+0x98>
    d4a8:	f015 0f01 	tst.w	r5, #1
    d4ac:	d108      	bne.n	d4c0 <__pow5mult+0x38>
    d4ae:	106d      	asrs	r5, r5, #1
    d4b0:	d013      	beq.n	d4da <__pow5mult+0x52>
    d4b2:	683e      	ldr	r6, [r7, #0]
    d4b4:	b1a6      	cbz	r6, d4e0 <__pow5mult+0x58>
    d4b6:	4630      	mov	r0, r6
    d4b8:	4607      	mov	r7, r0
    d4ba:	f015 0f01 	tst.w	r5, #1
    d4be:	d0f6      	beq.n	d4ae <__pow5mult+0x26>
    d4c0:	4641      	mov	r1, r8
    d4c2:	463a      	mov	r2, r7
    d4c4:	4620      	mov	r0, r4
    d4c6:	f7ff fef7 	bl	d2b8 <__multiply>
    d4ca:	4641      	mov	r1, r8
    d4cc:	4606      	mov	r6, r0
    d4ce:	4620      	mov	r0, r4
    d4d0:	f7ff fd5e 	bl	cf90 <_Bfree>
    d4d4:	106d      	asrs	r5, r5, #1
    d4d6:	46b0      	mov	r8, r6
    d4d8:	d1eb      	bne.n	d4b2 <__pow5mult+0x2a>
    d4da:	4640      	mov	r0, r8
    d4dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d4e0:	4639      	mov	r1, r7
    d4e2:	463a      	mov	r2, r7
    d4e4:	4620      	mov	r0, r4
    d4e6:	f7ff fee7 	bl	d2b8 <__multiply>
    d4ea:	6038      	str	r0, [r7, #0]
    d4ec:	4607      	mov	r7, r0
    d4ee:	6006      	str	r6, [r0, #0]
    d4f0:	e7e3      	b.n	d4ba <__pow5mult+0x32>
    d4f2:	f242 7c78 	movw	ip, #10104	; 0x2778
    d4f6:	2300      	movs	r3, #0
    d4f8:	f2c0 0c01 	movt	ip, #1
    d4fc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    d500:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    d504:	f7ff ff7c 	bl	d400 <__multadd>
    d508:	4680      	mov	r8, r0
    d50a:	e7c5      	b.n	d498 <__pow5mult+0x10>
    d50c:	2010      	movs	r0, #16
    d50e:	f7fe fec3 	bl	c298 <malloc>
    d512:	2300      	movs	r3, #0
    d514:	4606      	mov	r6, r0
    d516:	6260      	str	r0, [r4, #36]	; 0x24
    d518:	60c3      	str	r3, [r0, #12]
    d51a:	6043      	str	r3, [r0, #4]
    d51c:	6083      	str	r3, [r0, #8]
    d51e:	6003      	str	r3, [r0, #0]
    d520:	4620      	mov	r0, r4
    d522:	f240 2171 	movw	r1, #625	; 0x271
    d526:	f7ff ff61 	bl	d3ec <__i2b>
    d52a:	2300      	movs	r3, #0
    d52c:	60b0      	str	r0, [r6, #8]
    d52e:	4607      	mov	r7, r0
    d530:	6003      	str	r3, [r0, #0]
    d532:	e7b9      	b.n	d4a8 <__pow5mult+0x20>

0000d534 <__s2b>:
    d534:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    d538:	461e      	mov	r6, r3
    d53a:	f648 6339 	movw	r3, #36409	; 0x8e39
    d53e:	f106 0c08 	add.w	ip, r6, #8
    d542:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    d546:	4688      	mov	r8, r1
    d548:	4605      	mov	r5, r0
    d54a:	4617      	mov	r7, r2
    d54c:	fb83 130c 	smull	r1, r3, r3, ip
    d550:	ea4f 7cec 	mov.w	ip, ip, asr #31
    d554:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    d558:	f1bc 0f01 	cmp.w	ip, #1
    d55c:	dd35      	ble.n	d5ca <__s2b+0x96>
    d55e:	2100      	movs	r1, #0
    d560:	2201      	movs	r2, #1
    d562:	0052      	lsls	r2, r2, #1
    d564:	3101      	adds	r1, #1
    d566:	4594      	cmp	ip, r2
    d568:	dcfb      	bgt.n	d562 <__s2b+0x2e>
    d56a:	4628      	mov	r0, r5
    d56c:	f7ff fd2c 	bl	cfc8 <_Balloc>
    d570:	9b08      	ldr	r3, [sp, #32]
    d572:	6143      	str	r3, [r0, #20]
    d574:	2301      	movs	r3, #1
    d576:	2f09      	cmp	r7, #9
    d578:	6103      	str	r3, [r0, #16]
    d57a:	dd22      	ble.n	d5c2 <__s2b+0x8e>
    d57c:	f108 0a09 	add.w	sl, r8, #9
    d580:	2409      	movs	r4, #9
    d582:	f818 3004 	ldrb.w	r3, [r8, r4]
    d586:	4601      	mov	r1, r0
    d588:	220a      	movs	r2, #10
    d58a:	3401      	adds	r4, #1
    d58c:	3b30      	subs	r3, #48	; 0x30
    d58e:	4628      	mov	r0, r5
    d590:	f7ff ff36 	bl	d400 <__multadd>
    d594:	42a7      	cmp	r7, r4
    d596:	dcf4      	bgt.n	d582 <__s2b+0x4e>
    d598:	eb0a 0807 	add.w	r8, sl, r7
    d59c:	f1a8 0808 	sub.w	r8, r8, #8
    d5a0:	42be      	cmp	r6, r7
    d5a2:	dd0c      	ble.n	d5be <__s2b+0x8a>
    d5a4:	2400      	movs	r4, #0
    d5a6:	f818 3004 	ldrb.w	r3, [r8, r4]
    d5aa:	4601      	mov	r1, r0
    d5ac:	3401      	adds	r4, #1
    d5ae:	220a      	movs	r2, #10
    d5b0:	3b30      	subs	r3, #48	; 0x30
    d5b2:	4628      	mov	r0, r5
    d5b4:	f7ff ff24 	bl	d400 <__multadd>
    d5b8:	19e3      	adds	r3, r4, r7
    d5ba:	429e      	cmp	r6, r3
    d5bc:	dcf3      	bgt.n	d5a6 <__s2b+0x72>
    d5be:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    d5c2:	f108 080a 	add.w	r8, r8, #10
    d5c6:	2709      	movs	r7, #9
    d5c8:	e7ea      	b.n	d5a0 <__s2b+0x6c>
    d5ca:	2100      	movs	r1, #0
    d5cc:	e7cd      	b.n	d56a <__s2b+0x36>
    d5ce:	bf00      	nop

0000d5d0 <_realloc_r>:
    d5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d5d4:	4691      	mov	r9, r2
    d5d6:	b083      	sub	sp, #12
    d5d8:	4607      	mov	r7, r0
    d5da:	460e      	mov	r6, r1
    d5dc:	2900      	cmp	r1, #0
    d5de:	f000 813a 	beq.w	d856 <_realloc_r+0x286>
    d5e2:	f1a1 0808 	sub.w	r8, r1, #8
    d5e6:	f109 040b 	add.w	r4, r9, #11
    d5ea:	f7ff fb41 	bl	cc70 <__malloc_lock>
    d5ee:	2c16      	cmp	r4, #22
    d5f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    d5f4:	460b      	mov	r3, r1
    d5f6:	f200 80a0 	bhi.w	d73a <_realloc_r+0x16a>
    d5fa:	2210      	movs	r2, #16
    d5fc:	2500      	movs	r5, #0
    d5fe:	4614      	mov	r4, r2
    d600:	454c      	cmp	r4, r9
    d602:	bf38      	it	cc
    d604:	f045 0501 	orrcc.w	r5, r5, #1
    d608:	2d00      	cmp	r5, #0
    d60a:	f040 812a 	bne.w	d862 <_realloc_r+0x292>
    d60e:	f021 0a03 	bic.w	sl, r1, #3
    d612:	4592      	cmp	sl, r2
    d614:	bfa2      	ittt	ge
    d616:	4640      	movge	r0, r8
    d618:	4655      	movge	r5, sl
    d61a:	f108 0808 	addge.w	r8, r8, #8
    d61e:	da75      	bge.n	d70c <_realloc_r+0x13c>
    d620:	f240 1378 	movw	r3, #376	; 0x178
    d624:	eb08 000a 	add.w	r0, r8, sl
    d628:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d62c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    d630:	4586      	cmp	lr, r0
    d632:	f000 811a 	beq.w	d86a <_realloc_r+0x29a>
    d636:	f8d0 c004 	ldr.w	ip, [r0, #4]
    d63a:	f02c 0b01 	bic.w	fp, ip, #1
    d63e:	4483      	add	fp, r0
    d640:	f8db b004 	ldr.w	fp, [fp, #4]
    d644:	f01b 0f01 	tst.w	fp, #1
    d648:	d07c      	beq.n	d744 <_realloc_r+0x174>
    d64a:	46ac      	mov	ip, r5
    d64c:	4628      	mov	r0, r5
    d64e:	f011 0f01 	tst.w	r1, #1
    d652:	f040 809b 	bne.w	d78c <_realloc_r+0x1bc>
    d656:	f856 1c08 	ldr.w	r1, [r6, #-8]
    d65a:	ebc1 0b08 	rsb	fp, r1, r8
    d65e:	f8db 5004 	ldr.w	r5, [fp, #4]
    d662:	f025 0503 	bic.w	r5, r5, #3
    d666:	2800      	cmp	r0, #0
    d668:	f000 80dd 	beq.w	d826 <_realloc_r+0x256>
    d66c:	4570      	cmp	r0, lr
    d66e:	f000 811f 	beq.w	d8b0 <_realloc_r+0x2e0>
    d672:	eb05 030a 	add.w	r3, r5, sl
    d676:	eb0c 0503 	add.w	r5, ip, r3
    d67a:	4295      	cmp	r5, r2
    d67c:	bfb8      	it	lt
    d67e:	461d      	movlt	r5, r3
    d680:	f2c0 80d2 	blt.w	d828 <_realloc_r+0x258>
    d684:	6881      	ldr	r1, [r0, #8]
    d686:	465b      	mov	r3, fp
    d688:	68c0      	ldr	r0, [r0, #12]
    d68a:	f1aa 0204 	sub.w	r2, sl, #4
    d68e:	2a24      	cmp	r2, #36	; 0x24
    d690:	6081      	str	r1, [r0, #8]
    d692:	60c8      	str	r0, [r1, #12]
    d694:	f853 1f08 	ldr.w	r1, [r3, #8]!
    d698:	f8db 000c 	ldr.w	r0, [fp, #12]
    d69c:	6081      	str	r1, [r0, #8]
    d69e:	60c8      	str	r0, [r1, #12]
    d6a0:	f200 80d0 	bhi.w	d844 <_realloc_r+0x274>
    d6a4:	2a13      	cmp	r2, #19
    d6a6:	469c      	mov	ip, r3
    d6a8:	d921      	bls.n	d6ee <_realloc_r+0x11e>
    d6aa:	4631      	mov	r1, r6
    d6ac:	f10b 0c10 	add.w	ip, fp, #16
    d6b0:	f851 0b04 	ldr.w	r0, [r1], #4
    d6b4:	f8cb 0008 	str.w	r0, [fp, #8]
    d6b8:	6870      	ldr	r0, [r6, #4]
    d6ba:	1d0e      	adds	r6, r1, #4
    d6bc:	2a1b      	cmp	r2, #27
    d6be:	f8cb 000c 	str.w	r0, [fp, #12]
    d6c2:	d914      	bls.n	d6ee <_realloc_r+0x11e>
    d6c4:	6848      	ldr	r0, [r1, #4]
    d6c6:	1d31      	adds	r1, r6, #4
    d6c8:	f10b 0c18 	add.w	ip, fp, #24
    d6cc:	f8cb 0010 	str.w	r0, [fp, #16]
    d6d0:	6870      	ldr	r0, [r6, #4]
    d6d2:	1d0e      	adds	r6, r1, #4
    d6d4:	2a24      	cmp	r2, #36	; 0x24
    d6d6:	f8cb 0014 	str.w	r0, [fp, #20]
    d6da:	d108      	bne.n	d6ee <_realloc_r+0x11e>
    d6dc:	684a      	ldr	r2, [r1, #4]
    d6de:	f10b 0c20 	add.w	ip, fp, #32
    d6e2:	f8cb 2018 	str.w	r2, [fp, #24]
    d6e6:	6872      	ldr	r2, [r6, #4]
    d6e8:	3608      	adds	r6, #8
    d6ea:	f8cb 201c 	str.w	r2, [fp, #28]
    d6ee:	4631      	mov	r1, r6
    d6f0:	4698      	mov	r8, r3
    d6f2:	4662      	mov	r2, ip
    d6f4:	4658      	mov	r0, fp
    d6f6:	f851 3b04 	ldr.w	r3, [r1], #4
    d6fa:	f842 3b04 	str.w	r3, [r2], #4
    d6fe:	6873      	ldr	r3, [r6, #4]
    d700:	f8cc 3004 	str.w	r3, [ip, #4]
    d704:	684b      	ldr	r3, [r1, #4]
    d706:	6053      	str	r3, [r2, #4]
    d708:	f8db 3004 	ldr.w	r3, [fp, #4]
    d70c:	ebc4 0c05 	rsb	ip, r4, r5
    d710:	f1bc 0f0f 	cmp.w	ip, #15
    d714:	d826      	bhi.n	d764 <_realloc_r+0x194>
    d716:	1942      	adds	r2, r0, r5
    d718:	f003 0301 	and.w	r3, r3, #1
    d71c:	ea43 0505 	orr.w	r5, r3, r5
    d720:	6045      	str	r5, [r0, #4]
    d722:	6853      	ldr	r3, [r2, #4]
    d724:	f043 0301 	orr.w	r3, r3, #1
    d728:	6053      	str	r3, [r2, #4]
    d72a:	4638      	mov	r0, r7
    d72c:	4645      	mov	r5, r8
    d72e:	f7ff faa1 	bl	cc74 <__malloc_unlock>
    d732:	4628      	mov	r0, r5
    d734:	b003      	add	sp, #12
    d736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d73a:	f024 0407 	bic.w	r4, r4, #7
    d73e:	4622      	mov	r2, r4
    d740:	0fe5      	lsrs	r5, r4, #31
    d742:	e75d      	b.n	d600 <_realloc_r+0x30>
    d744:	f02c 0c03 	bic.w	ip, ip, #3
    d748:	eb0c 050a 	add.w	r5, ip, sl
    d74c:	4295      	cmp	r5, r2
    d74e:	f6ff af7e 	blt.w	d64e <_realloc_r+0x7e>
    d752:	6882      	ldr	r2, [r0, #8]
    d754:	460b      	mov	r3, r1
    d756:	68c1      	ldr	r1, [r0, #12]
    d758:	4640      	mov	r0, r8
    d75a:	f108 0808 	add.w	r8, r8, #8
    d75e:	608a      	str	r2, [r1, #8]
    d760:	60d1      	str	r1, [r2, #12]
    d762:	e7d3      	b.n	d70c <_realloc_r+0x13c>
    d764:	1901      	adds	r1, r0, r4
    d766:	f003 0301 	and.w	r3, r3, #1
    d76a:	eb01 020c 	add.w	r2, r1, ip
    d76e:	ea43 0404 	orr.w	r4, r3, r4
    d772:	f04c 0301 	orr.w	r3, ip, #1
    d776:	6044      	str	r4, [r0, #4]
    d778:	604b      	str	r3, [r1, #4]
    d77a:	4638      	mov	r0, r7
    d77c:	6853      	ldr	r3, [r2, #4]
    d77e:	3108      	adds	r1, #8
    d780:	f043 0301 	orr.w	r3, r3, #1
    d784:	6053      	str	r3, [r2, #4]
    d786:	f7fe f9ff 	bl	bb88 <_free_r>
    d78a:	e7ce      	b.n	d72a <_realloc_r+0x15a>
    d78c:	4649      	mov	r1, r9
    d78e:	4638      	mov	r0, r7
    d790:	f7fe fd8a 	bl	c2a8 <_malloc_r>
    d794:	4605      	mov	r5, r0
    d796:	2800      	cmp	r0, #0
    d798:	d041      	beq.n	d81e <_realloc_r+0x24e>
    d79a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    d79e:	f1a0 0208 	sub.w	r2, r0, #8
    d7a2:	f023 0101 	bic.w	r1, r3, #1
    d7a6:	4441      	add	r1, r8
    d7a8:	428a      	cmp	r2, r1
    d7aa:	f000 80d7 	beq.w	d95c <_realloc_r+0x38c>
    d7ae:	f1aa 0204 	sub.w	r2, sl, #4
    d7b2:	4631      	mov	r1, r6
    d7b4:	2a24      	cmp	r2, #36	; 0x24
    d7b6:	d878      	bhi.n	d8aa <_realloc_r+0x2da>
    d7b8:	2a13      	cmp	r2, #19
    d7ba:	4603      	mov	r3, r0
    d7bc:	d921      	bls.n	d802 <_realloc_r+0x232>
    d7be:	4634      	mov	r4, r6
    d7c0:	f854 3b04 	ldr.w	r3, [r4], #4
    d7c4:	1d21      	adds	r1, r4, #4
    d7c6:	f840 3b04 	str.w	r3, [r0], #4
    d7ca:	1d03      	adds	r3, r0, #4
    d7cc:	f8d6 c004 	ldr.w	ip, [r6, #4]
    d7d0:	2a1b      	cmp	r2, #27
    d7d2:	f8c5 c004 	str.w	ip, [r5, #4]
    d7d6:	d914      	bls.n	d802 <_realloc_r+0x232>
    d7d8:	f8d4 e004 	ldr.w	lr, [r4, #4]
    d7dc:	1d1c      	adds	r4, r3, #4
    d7de:	f101 0c04 	add.w	ip, r1, #4
    d7e2:	f8c0 e004 	str.w	lr, [r0, #4]
    d7e6:	6848      	ldr	r0, [r1, #4]
    d7e8:	f10c 0104 	add.w	r1, ip, #4
    d7ec:	6058      	str	r0, [r3, #4]
    d7ee:	1d23      	adds	r3, r4, #4
    d7f0:	2a24      	cmp	r2, #36	; 0x24
    d7f2:	d106      	bne.n	d802 <_realloc_r+0x232>
    d7f4:	f8dc 2004 	ldr.w	r2, [ip, #4]
    d7f8:	6062      	str	r2, [r4, #4]
    d7fa:	684a      	ldr	r2, [r1, #4]
    d7fc:	3108      	adds	r1, #8
    d7fe:	605a      	str	r2, [r3, #4]
    d800:	3308      	adds	r3, #8
    d802:	4608      	mov	r0, r1
    d804:	461a      	mov	r2, r3
    d806:	f850 4b04 	ldr.w	r4, [r0], #4
    d80a:	f842 4b04 	str.w	r4, [r2], #4
    d80e:	6849      	ldr	r1, [r1, #4]
    d810:	6059      	str	r1, [r3, #4]
    d812:	6843      	ldr	r3, [r0, #4]
    d814:	6053      	str	r3, [r2, #4]
    d816:	4631      	mov	r1, r6
    d818:	4638      	mov	r0, r7
    d81a:	f7fe f9b5 	bl	bb88 <_free_r>
    d81e:	4638      	mov	r0, r7
    d820:	f7ff fa28 	bl	cc74 <__malloc_unlock>
    d824:	e785      	b.n	d732 <_realloc_r+0x162>
    d826:	4455      	add	r5, sl
    d828:	4295      	cmp	r5, r2
    d82a:	dbaf      	blt.n	d78c <_realloc_r+0x1bc>
    d82c:	465b      	mov	r3, fp
    d82e:	f8db 000c 	ldr.w	r0, [fp, #12]
    d832:	f1aa 0204 	sub.w	r2, sl, #4
    d836:	f853 1f08 	ldr.w	r1, [r3, #8]!
    d83a:	2a24      	cmp	r2, #36	; 0x24
    d83c:	6081      	str	r1, [r0, #8]
    d83e:	60c8      	str	r0, [r1, #12]
    d840:	f67f af30 	bls.w	d6a4 <_realloc_r+0xd4>
    d844:	4618      	mov	r0, r3
    d846:	4631      	mov	r1, r6
    d848:	4698      	mov	r8, r3
    d84a:	f7ff f94b 	bl	cae4 <memmove>
    d84e:	4658      	mov	r0, fp
    d850:	f8db 3004 	ldr.w	r3, [fp, #4]
    d854:	e75a      	b.n	d70c <_realloc_r+0x13c>
    d856:	4611      	mov	r1, r2
    d858:	b003      	add	sp, #12
    d85a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d85e:	f7fe bd23 	b.w	c2a8 <_malloc_r>
    d862:	230c      	movs	r3, #12
    d864:	2500      	movs	r5, #0
    d866:	603b      	str	r3, [r7, #0]
    d868:	e763      	b.n	d732 <_realloc_r+0x162>
    d86a:	f8de 5004 	ldr.w	r5, [lr, #4]
    d86e:	f104 0b10 	add.w	fp, r4, #16
    d872:	f025 0c03 	bic.w	ip, r5, #3
    d876:	eb0c 000a 	add.w	r0, ip, sl
    d87a:	4558      	cmp	r0, fp
    d87c:	bfb8      	it	lt
    d87e:	4670      	movlt	r0, lr
    d880:	f6ff aee5 	blt.w	d64e <_realloc_r+0x7e>
    d884:	eb08 0204 	add.w	r2, r8, r4
    d888:	1b01      	subs	r1, r0, r4
    d88a:	f041 0101 	orr.w	r1, r1, #1
    d88e:	609a      	str	r2, [r3, #8]
    d890:	6051      	str	r1, [r2, #4]
    d892:	4638      	mov	r0, r7
    d894:	f8d8 1004 	ldr.w	r1, [r8, #4]
    d898:	4635      	mov	r5, r6
    d89a:	f001 0301 	and.w	r3, r1, #1
    d89e:	431c      	orrs	r4, r3
    d8a0:	f8c8 4004 	str.w	r4, [r8, #4]
    d8a4:	f7ff f9e6 	bl	cc74 <__malloc_unlock>
    d8a8:	e743      	b.n	d732 <_realloc_r+0x162>
    d8aa:	f7ff f91b 	bl	cae4 <memmove>
    d8ae:	e7b2      	b.n	d816 <_realloc_r+0x246>
    d8b0:	4455      	add	r5, sl
    d8b2:	f104 0110 	add.w	r1, r4, #16
    d8b6:	44ac      	add	ip, r5
    d8b8:	458c      	cmp	ip, r1
    d8ba:	dbb5      	blt.n	d828 <_realloc_r+0x258>
    d8bc:	465d      	mov	r5, fp
    d8be:	f8db 000c 	ldr.w	r0, [fp, #12]
    d8c2:	f1aa 0204 	sub.w	r2, sl, #4
    d8c6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    d8ca:	2a24      	cmp	r2, #36	; 0x24
    d8cc:	6081      	str	r1, [r0, #8]
    d8ce:	60c8      	str	r0, [r1, #12]
    d8d0:	d84c      	bhi.n	d96c <_realloc_r+0x39c>
    d8d2:	2a13      	cmp	r2, #19
    d8d4:	4628      	mov	r0, r5
    d8d6:	d924      	bls.n	d922 <_realloc_r+0x352>
    d8d8:	4631      	mov	r1, r6
    d8da:	f10b 0010 	add.w	r0, fp, #16
    d8de:	f851 eb04 	ldr.w	lr, [r1], #4
    d8e2:	f8cb e008 	str.w	lr, [fp, #8]
    d8e6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    d8ea:	1d0e      	adds	r6, r1, #4
    d8ec:	2a1b      	cmp	r2, #27
    d8ee:	f8cb e00c 	str.w	lr, [fp, #12]
    d8f2:	d916      	bls.n	d922 <_realloc_r+0x352>
    d8f4:	f8d1 e004 	ldr.w	lr, [r1, #4]
    d8f8:	1d31      	adds	r1, r6, #4
    d8fa:	f10b 0018 	add.w	r0, fp, #24
    d8fe:	f8cb e010 	str.w	lr, [fp, #16]
    d902:	f8d6 e004 	ldr.w	lr, [r6, #4]
    d906:	1d0e      	adds	r6, r1, #4
    d908:	2a24      	cmp	r2, #36	; 0x24
    d90a:	f8cb e014 	str.w	lr, [fp, #20]
    d90e:	d108      	bne.n	d922 <_realloc_r+0x352>
    d910:	684a      	ldr	r2, [r1, #4]
    d912:	f10b 0020 	add.w	r0, fp, #32
    d916:	f8cb 2018 	str.w	r2, [fp, #24]
    d91a:	6872      	ldr	r2, [r6, #4]
    d91c:	3608      	adds	r6, #8
    d91e:	f8cb 201c 	str.w	r2, [fp, #28]
    d922:	4631      	mov	r1, r6
    d924:	4602      	mov	r2, r0
    d926:	f851 eb04 	ldr.w	lr, [r1], #4
    d92a:	f842 eb04 	str.w	lr, [r2], #4
    d92e:	6876      	ldr	r6, [r6, #4]
    d930:	6046      	str	r6, [r0, #4]
    d932:	6849      	ldr	r1, [r1, #4]
    d934:	6051      	str	r1, [r2, #4]
    d936:	eb0b 0204 	add.w	r2, fp, r4
    d93a:	ebc4 010c 	rsb	r1, r4, ip
    d93e:	f041 0101 	orr.w	r1, r1, #1
    d942:	609a      	str	r2, [r3, #8]
    d944:	6051      	str	r1, [r2, #4]
    d946:	4638      	mov	r0, r7
    d948:	f8db 1004 	ldr.w	r1, [fp, #4]
    d94c:	f001 0301 	and.w	r3, r1, #1
    d950:	431c      	orrs	r4, r3
    d952:	f8cb 4004 	str.w	r4, [fp, #4]
    d956:	f7ff f98d 	bl	cc74 <__malloc_unlock>
    d95a:	e6ea      	b.n	d732 <_realloc_r+0x162>
    d95c:	6855      	ldr	r5, [r2, #4]
    d95e:	4640      	mov	r0, r8
    d960:	f108 0808 	add.w	r8, r8, #8
    d964:	f025 0503 	bic.w	r5, r5, #3
    d968:	4455      	add	r5, sl
    d96a:	e6cf      	b.n	d70c <_realloc_r+0x13c>
    d96c:	4631      	mov	r1, r6
    d96e:	4628      	mov	r0, r5
    d970:	9300      	str	r3, [sp, #0]
    d972:	f8cd c004 	str.w	ip, [sp, #4]
    d976:	f7ff f8b5 	bl	cae4 <memmove>
    d97a:	f8dd c004 	ldr.w	ip, [sp, #4]
    d97e:	9b00      	ldr	r3, [sp, #0]
    d980:	e7d9      	b.n	d936 <_realloc_r+0x366>
    d982:	bf00      	nop

0000d984 <__isinfd>:
    d984:	4602      	mov	r2, r0
    d986:	4240      	negs	r0, r0
    d988:	ea40 0302 	orr.w	r3, r0, r2
    d98c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    d990:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    d994:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    d998:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    d99c:	4258      	negs	r0, r3
    d99e:	ea40 0303 	orr.w	r3, r0, r3
    d9a2:	17d8      	asrs	r0, r3, #31
    d9a4:	3001      	adds	r0, #1
    d9a6:	4770      	bx	lr

0000d9a8 <__isnand>:
    d9a8:	4602      	mov	r2, r0
    d9aa:	4240      	negs	r0, r0
    d9ac:	4310      	orrs	r0, r2
    d9ae:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    d9b2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    d9b6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    d9ba:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    d9be:	0fc0      	lsrs	r0, r0, #31
    d9c0:	4770      	bx	lr
    d9c2:	bf00      	nop

0000d9c4 <_sbrk_r>:
    d9c4:	b538      	push	{r3, r4, r5, lr}
    d9c6:	f240 7474 	movw	r4, #1908	; 0x774
    d9ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d9ce:	4605      	mov	r5, r0
    d9d0:	4608      	mov	r0, r1
    d9d2:	2300      	movs	r3, #0
    d9d4:	6023      	str	r3, [r4, #0]
    d9d6:	f7f9 facb 	bl	6f70 <_sbrk>
    d9da:	f1b0 3fff 	cmp.w	r0, #4294967295
    d9de:	d000      	beq.n	d9e2 <_sbrk_r+0x1e>
    d9e0:	bd38      	pop	{r3, r4, r5, pc}
    d9e2:	6823      	ldr	r3, [r4, #0]
    d9e4:	2b00      	cmp	r3, #0
    d9e6:	d0fb      	beq.n	d9e0 <_sbrk_r+0x1c>
    d9e8:	602b      	str	r3, [r5, #0]
    d9ea:	bd38      	pop	{r3, r4, r5, pc}

0000d9ec <__sccl>:
    d9ec:	4602      	mov	r2, r0
    d9ee:	4608      	mov	r0, r1
    d9f0:	b470      	push	{r4, r5, r6}
    d9f2:	f810 4b01 	ldrb.w	r4, [r0], #1
    d9f6:	2c5e      	cmp	r4, #94	; 0x5e
    d9f8:	d02e      	beq.n	da58 <__sccl+0x6c>
    d9fa:	2100      	movs	r1, #0
    d9fc:	2300      	movs	r3, #0
    d9fe:	54d1      	strb	r1, [r2, r3]
    da00:	3301      	adds	r3, #1
    da02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    da06:	d1fa      	bne.n	d9fe <__sccl+0x12>
    da08:	b18c      	cbz	r4, da2e <__sccl+0x42>
    da0a:	f081 0c01 	eor.w	ip, r1, #1
    da0e:	4601      	mov	r1, r0
    da10:	f802 c004 	strb.w	ip, [r2, r4]
    da14:	4608      	mov	r0, r1
    da16:	f810 3b01 	ldrb.w	r3, [r0], #1
    da1a:	2b2d      	cmp	r3, #45	; 0x2d
    da1c:	d009      	beq.n	da32 <__sccl+0x46>
    da1e:	2b5d      	cmp	r3, #93	; 0x5d
    da20:	d001      	beq.n	da26 <__sccl+0x3a>
    da22:	b913      	cbnz	r3, da2a <__sccl+0x3e>
    da24:	4608      	mov	r0, r1
    da26:	bc70      	pop	{r4, r5, r6}
    da28:	4770      	bx	lr
    da2a:	461c      	mov	r4, r3
    da2c:	e7ef      	b.n	da0e <__sccl+0x22>
    da2e:	3801      	subs	r0, #1
    da30:	e7f9      	b.n	da26 <__sccl+0x3a>
    da32:	784d      	ldrb	r5, [r1, #1]
    da34:	2d5d      	cmp	r5, #93	; 0x5d
    da36:	bf14      	ite	ne
    da38:	2600      	movne	r6, #0
    da3a:	2601      	moveq	r6, #1
    da3c:	42a5      	cmp	r5, r4
    da3e:	bfb8      	it	lt
    da40:	f046 0601 	orrlt.w	r6, r6, #1
    da44:	2e00      	cmp	r6, #0
    da46:	d1f0      	bne.n	da2a <__sccl+0x3e>
    da48:	1913      	adds	r3, r2, r4
    da4a:	3401      	adds	r4, #1
    da4c:	f803 cf01 	strb.w	ip, [r3, #1]!
    da50:	42a5      	cmp	r5, r4
    da52:	dcfa      	bgt.n	da4a <__sccl+0x5e>
    da54:	3102      	adds	r1, #2
    da56:	e7dd      	b.n	da14 <__sccl+0x28>
    da58:	784c      	ldrb	r4, [r1, #1]
    da5a:	3001      	adds	r0, #1
    da5c:	2101      	movs	r1, #1
    da5e:	e7cd      	b.n	d9fc <__sccl+0x10>

0000da60 <nanf>:
    da60:	f240 0000 	movw	r0, #0
    da64:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    da68:	4770      	bx	lr
    da6a:	bf00      	nop

0000da6c <sprintf>:
    da6c:	b40e      	push	{r1, r2, r3}
    da6e:	f240 036c 	movw	r3, #108	; 0x6c
    da72:	b530      	push	{r4, r5, lr}
    da74:	b09c      	sub	sp, #112	; 0x70
    da76:	ac1f      	add	r4, sp, #124	; 0x7c
    da78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da7c:	4605      	mov	r5, r0
    da7e:	a901      	add	r1, sp, #4
    da80:	f854 2b04 	ldr.w	r2, [r4], #4
    da84:	f04f 3cff 	mov.w	ip, #4294967295
    da88:	6818      	ldr	r0, [r3, #0]
    da8a:	f44f 7302 	mov.w	r3, #520	; 0x208
    da8e:	f8ad 3010 	strh.w	r3, [sp, #16]
    da92:	4623      	mov	r3, r4
    da94:	9505      	str	r5, [sp, #20]
    da96:	9501      	str	r5, [sp, #4]
    da98:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    da9c:	f8ad c012 	strh.w	ip, [sp, #18]
    daa0:	9506      	str	r5, [sp, #24]
    daa2:	9503      	str	r5, [sp, #12]
    daa4:	941b      	str	r4, [sp, #108]	; 0x6c
    daa6:	f001 fd3d 	bl	f524 <_svfprintf_r>
    daaa:	9b01      	ldr	r3, [sp, #4]
    daac:	2200      	movs	r2, #0
    daae:	701a      	strb	r2, [r3, #0]
    dab0:	b01c      	add	sp, #112	; 0x70
    dab2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    dab6:	b003      	add	sp, #12
    dab8:	4770      	bx	lr
    daba:	bf00      	nop

0000dabc <_sprintf_r>:
    dabc:	b40c      	push	{r2, r3}
    dabe:	460b      	mov	r3, r1
    dac0:	b510      	push	{r4, lr}
    dac2:	b09c      	sub	sp, #112	; 0x70
    dac4:	ac1e      	add	r4, sp, #120	; 0x78
    dac6:	a901      	add	r1, sp, #4
    dac8:	9305      	str	r3, [sp, #20]
    daca:	f44f 7c02 	mov.w	ip, #520	; 0x208
    dace:	f854 2b04 	ldr.w	r2, [r4], #4
    dad2:	9301      	str	r3, [sp, #4]
    dad4:	f04f 33ff 	mov.w	r3, #4294967295
    dad8:	f8ad 3012 	strh.w	r3, [sp, #18]
    dadc:	4623      	mov	r3, r4
    dade:	941b      	str	r4, [sp, #108]	; 0x6c
    dae0:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    dae4:	f8ad c010 	strh.w	ip, [sp, #16]
    dae8:	9406      	str	r4, [sp, #24]
    daea:	9403      	str	r4, [sp, #12]
    daec:	f001 fd1a 	bl	f524 <_svfprintf_r>
    daf0:	9b01      	ldr	r3, [sp, #4]
    daf2:	2200      	movs	r2, #0
    daf4:	701a      	strb	r2, [r3, #0]
    daf6:	b01c      	add	sp, #112	; 0x70
    daf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    dafc:	b002      	add	sp, #8
    dafe:	4770      	bx	lr

0000db00 <__sclose>:
    db00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    db04:	f002 bf82 	b.w	10a0c <_close_r>

0000db08 <__sseek>:
    db08:	b510      	push	{r4, lr}
    db0a:	460c      	mov	r4, r1
    db0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    db10:	f003 fbd2 	bl	112b8 <_lseek_r>
    db14:	89a3      	ldrh	r3, [r4, #12]
    db16:	f1b0 3fff 	cmp.w	r0, #4294967295
    db1a:	bf15      	itete	ne
    db1c:	6560      	strne	r0, [r4, #84]	; 0x54
    db1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    db22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    db26:	81a3      	strheq	r3, [r4, #12]
    db28:	bf18      	it	ne
    db2a:	81a3      	strhne	r3, [r4, #12]
    db2c:	bd10      	pop	{r4, pc}
    db2e:	bf00      	nop

0000db30 <__swrite>:
    db30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    db34:	461d      	mov	r5, r3
    db36:	898b      	ldrh	r3, [r1, #12]
    db38:	460c      	mov	r4, r1
    db3a:	4616      	mov	r6, r2
    db3c:	4607      	mov	r7, r0
    db3e:	f413 7f80 	tst.w	r3, #256	; 0x100
    db42:	d006      	beq.n	db52 <__swrite+0x22>
    db44:	2302      	movs	r3, #2
    db46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    db4a:	2200      	movs	r2, #0
    db4c:	f003 fbb4 	bl	112b8 <_lseek_r>
    db50:	89a3      	ldrh	r3, [r4, #12]
    db52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    db56:	4638      	mov	r0, r7
    db58:	81a3      	strh	r3, [r4, #12]
    db5a:	4632      	mov	r2, r6
    db5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    db60:	462b      	mov	r3, r5
    db62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    db66:	f7f9 b9d5 	b.w	6f14 <_write_r>
    db6a:	bf00      	nop

0000db6c <__sread>:
    db6c:	b510      	push	{r4, lr}
    db6e:	460c      	mov	r4, r1
    db70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    db74:	f003 fbb6 	bl	112e4 <_read_r>
    db78:	2800      	cmp	r0, #0
    db7a:	db03      	blt.n	db84 <__sread+0x18>
    db7c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    db7e:	181b      	adds	r3, r3, r0
    db80:	6563      	str	r3, [r4, #84]	; 0x54
    db82:	bd10      	pop	{r4, pc}
    db84:	89a3      	ldrh	r3, [r4, #12]
    db86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    db8a:	81a3      	strh	r3, [r4, #12]
    db8c:	bd10      	pop	{r4, pc}
    db8e:	bf00      	nop

0000db90 <strcmp>:
    db90:	ea80 0201 	eor.w	r2, r0, r1
    db94:	f012 0f03 	tst.w	r2, #3
    db98:	d13a      	bne.n	dc10 <strcmp_unaligned>
    db9a:	f010 0203 	ands.w	r2, r0, #3
    db9e:	f020 0003 	bic.w	r0, r0, #3
    dba2:	f021 0103 	bic.w	r1, r1, #3
    dba6:	f850 cb04 	ldr.w	ip, [r0], #4
    dbaa:	bf08      	it	eq
    dbac:	f851 3b04 	ldreq.w	r3, [r1], #4
    dbb0:	d00d      	beq.n	dbce <strcmp+0x3e>
    dbb2:	f082 0203 	eor.w	r2, r2, #3
    dbb6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    dbba:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    dbbe:	fa23 f202 	lsr.w	r2, r3, r2
    dbc2:	f851 3b04 	ldr.w	r3, [r1], #4
    dbc6:	ea4c 0c02 	orr.w	ip, ip, r2
    dbca:	ea43 0302 	orr.w	r3, r3, r2
    dbce:	bf00      	nop
    dbd0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    dbd4:	459c      	cmp	ip, r3
    dbd6:	bf01      	itttt	eq
    dbd8:	ea22 020c 	biceq.w	r2, r2, ip
    dbdc:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    dbe0:	f850 cb04 	ldreq.w	ip, [r0], #4
    dbe4:	f851 3b04 	ldreq.w	r3, [r1], #4
    dbe8:	d0f2      	beq.n	dbd0 <strcmp+0x40>
    dbea:	ea4f 600c 	mov.w	r0, ip, lsl #24
    dbee:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    dbf2:	2801      	cmp	r0, #1
    dbf4:	bf28      	it	cs
    dbf6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    dbfa:	bf08      	it	eq
    dbfc:	0a1b      	lsreq	r3, r3, #8
    dbfe:	d0f4      	beq.n	dbea <strcmp+0x5a>
    dc00:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    dc04:	ea4f 6010 	mov.w	r0, r0, lsr #24
    dc08:	eba0 0003 	sub.w	r0, r0, r3
    dc0c:	4770      	bx	lr
    dc0e:	bf00      	nop

0000dc10 <strcmp_unaligned>:
    dc10:	f010 0f03 	tst.w	r0, #3
    dc14:	d00a      	beq.n	dc2c <strcmp_unaligned+0x1c>
    dc16:	f810 2b01 	ldrb.w	r2, [r0], #1
    dc1a:	f811 3b01 	ldrb.w	r3, [r1], #1
    dc1e:	2a01      	cmp	r2, #1
    dc20:	bf28      	it	cs
    dc22:	429a      	cmpcs	r2, r3
    dc24:	d0f4      	beq.n	dc10 <strcmp_unaligned>
    dc26:	eba2 0003 	sub.w	r0, r2, r3
    dc2a:	4770      	bx	lr
    dc2c:	f84d 5d04 	str.w	r5, [sp, #-4]!
    dc30:	f84d 4d04 	str.w	r4, [sp, #-4]!
    dc34:	f04f 0201 	mov.w	r2, #1
    dc38:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    dc3c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    dc40:	f001 0c03 	and.w	ip, r1, #3
    dc44:	f021 0103 	bic.w	r1, r1, #3
    dc48:	f850 4b04 	ldr.w	r4, [r0], #4
    dc4c:	f851 5b04 	ldr.w	r5, [r1], #4
    dc50:	f1bc 0f02 	cmp.w	ip, #2
    dc54:	d026      	beq.n	dca4 <strcmp_unaligned+0x94>
    dc56:	d84b      	bhi.n	dcf0 <strcmp_unaligned+0xe0>
    dc58:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    dc5c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    dc60:	eba4 0302 	sub.w	r3, r4, r2
    dc64:	ea23 0304 	bic.w	r3, r3, r4
    dc68:	d10d      	bne.n	dc86 <strcmp_unaligned+0x76>
    dc6a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    dc6e:	bf08      	it	eq
    dc70:	f851 5b04 	ldreq.w	r5, [r1], #4
    dc74:	d10a      	bne.n	dc8c <strcmp_unaligned+0x7c>
    dc76:	ea8c 0c04 	eor.w	ip, ip, r4
    dc7a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    dc7e:	d10c      	bne.n	dc9a <strcmp_unaligned+0x8a>
    dc80:	f850 4b04 	ldr.w	r4, [r0], #4
    dc84:	e7e8      	b.n	dc58 <strcmp_unaligned+0x48>
    dc86:	ea4f 2515 	mov.w	r5, r5, lsr #8
    dc8a:	e05c      	b.n	dd46 <strcmp_unaligned+0x136>
    dc8c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    dc90:	d152      	bne.n	dd38 <strcmp_unaligned+0x128>
    dc92:	780d      	ldrb	r5, [r1, #0]
    dc94:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    dc98:	e055      	b.n	dd46 <strcmp_unaligned+0x136>
    dc9a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    dc9e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    dca2:	e050      	b.n	dd46 <strcmp_unaligned+0x136>
    dca4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    dca8:	eba4 0302 	sub.w	r3, r4, r2
    dcac:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    dcb0:	ea23 0304 	bic.w	r3, r3, r4
    dcb4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    dcb8:	d117      	bne.n	dcea <strcmp_unaligned+0xda>
    dcba:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    dcbe:	bf08      	it	eq
    dcc0:	f851 5b04 	ldreq.w	r5, [r1], #4
    dcc4:	d107      	bne.n	dcd6 <strcmp_unaligned+0xc6>
    dcc6:	ea8c 0c04 	eor.w	ip, ip, r4
    dcca:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    dcce:	d108      	bne.n	dce2 <strcmp_unaligned+0xd2>
    dcd0:	f850 4b04 	ldr.w	r4, [r0], #4
    dcd4:	e7e6      	b.n	dca4 <strcmp_unaligned+0x94>
    dcd6:	041b      	lsls	r3, r3, #16
    dcd8:	d12e      	bne.n	dd38 <strcmp_unaligned+0x128>
    dcda:	880d      	ldrh	r5, [r1, #0]
    dcdc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    dce0:	e031      	b.n	dd46 <strcmp_unaligned+0x136>
    dce2:	ea4f 4505 	mov.w	r5, r5, lsl #16
    dce6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    dcea:	ea4f 4515 	mov.w	r5, r5, lsr #16
    dcee:	e02a      	b.n	dd46 <strcmp_unaligned+0x136>
    dcf0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    dcf4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    dcf8:	eba4 0302 	sub.w	r3, r4, r2
    dcfc:	ea23 0304 	bic.w	r3, r3, r4
    dd00:	d10d      	bne.n	dd1e <strcmp_unaligned+0x10e>
    dd02:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    dd06:	bf08      	it	eq
    dd08:	f851 5b04 	ldreq.w	r5, [r1], #4
    dd0c:	d10a      	bne.n	dd24 <strcmp_unaligned+0x114>
    dd0e:	ea8c 0c04 	eor.w	ip, ip, r4
    dd12:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    dd16:	d10a      	bne.n	dd2e <strcmp_unaligned+0x11e>
    dd18:	f850 4b04 	ldr.w	r4, [r0], #4
    dd1c:	e7e8      	b.n	dcf0 <strcmp_unaligned+0xe0>
    dd1e:	ea4f 6515 	mov.w	r5, r5, lsr #24
    dd22:	e010      	b.n	dd46 <strcmp_unaligned+0x136>
    dd24:	f014 0fff 	tst.w	r4, #255	; 0xff
    dd28:	d006      	beq.n	dd38 <strcmp_unaligned+0x128>
    dd2a:	f851 5b04 	ldr.w	r5, [r1], #4
    dd2e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    dd32:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    dd36:	e006      	b.n	dd46 <strcmp_unaligned+0x136>
    dd38:	f04f 0000 	mov.w	r0, #0
    dd3c:	f85d 4b04 	ldr.w	r4, [sp], #4
    dd40:	f85d 5b04 	ldr.w	r5, [sp], #4
    dd44:	4770      	bx	lr
    dd46:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    dd4a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    dd4e:	2801      	cmp	r0, #1
    dd50:	bf28      	it	cs
    dd52:	4290      	cmpcs	r0, r2
    dd54:	bf04      	itt	eq
    dd56:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    dd5a:	0a2d      	lsreq	r5, r5, #8
    dd5c:	d0f3      	beq.n	dd46 <strcmp_unaligned+0x136>
    dd5e:	eba2 0000 	sub.w	r0, r2, r0
    dd62:	f85d 4b04 	ldr.w	r4, [sp], #4
    dd66:	f85d 5b04 	ldr.w	r5, [sp], #4
    dd6a:	4770      	bx	lr
    dd6c:	0000      	lsls	r0, r0, #0
	...

0000dd70 <_strtod_r>:
    dd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dd74:	b0a3      	sub	sp, #140	; 0x8c
    dd76:	4604      	mov	r4, r0
    dd78:	2600      	movs	r6, #0
    dd7a:	920a      	str	r2, [sp, #40]	; 0x28
    dd7c:	460a      	mov	r2, r1
    dd7e:	2700      	movs	r7, #0
    dd80:	911f      	str	r1, [sp, #124]	; 0x7c
    dd82:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    dd86:	7810      	ldrb	r0, [r2, #0]
    dd88:	282d      	cmp	r0, #45	; 0x2d
    dd8a:	f200 8123 	bhi.w	dfd4 <_strtod_r+0x264>
    dd8e:	e8df f010 	tbh	[pc, r0, lsl #1]
    dd92:	00b2      	.short	0x00b2
    dd94:	01210121 	.word	0x01210121
    dd98:	01210121 	.word	0x01210121
    dd9c:	01210121 	.word	0x01210121
    dda0:	01210121 	.word	0x01210121
    dda4:	011e011e 	.word	0x011e011e
    dda8:	011e011e 	.word	0x011e011e
    ddac:	0121011e 	.word	0x0121011e
    ddb0:	01210121 	.word	0x01210121
    ddb4:	01210121 	.word	0x01210121
    ddb8:	01210121 	.word	0x01210121
    ddbc:	01210121 	.word	0x01210121
    ddc0:	01210121 	.word	0x01210121
    ddc4:	01210121 	.word	0x01210121
    ddc8:	01210121 	.word	0x01210121
    ddcc:	01210121 	.word	0x01210121
    ddd0:	011e0121 	.word	0x011e0121
    ddd4:	01210121 	.word	0x01210121
    ddd8:	01210121 	.word	0x01210121
    dddc:	01210121 	.word	0x01210121
    dde0:	01210121 	.word	0x01210121
    dde4:	01210121 	.word	0x01210121
    dde8:	0121011b 	.word	0x0121011b
    ddec:	00c3      	.short	0x00c3
    ddee:	2700      	movs	r7, #0
    ddf0:	463e      	mov	r6, r7
    ddf2:	463d      	mov	r5, r7
    ddf4:	f04f 0c00 	mov.w	ip, #0
    ddf8:	9206      	str	r2, [sp, #24]
    ddfa:	46e3      	mov	fp, ip
    ddfc:	9510      	str	r5, [sp, #64]	; 0x40
    ddfe:	f8cd c010 	str.w	ip, [sp, #16]
    de02:	2865      	cmp	r0, #101	; 0x65
    de04:	bf14      	ite	ne
    de06:	2200      	movne	r2, #0
    de08:	2201      	moveq	r2, #1
    de0a:	2845      	cmp	r0, #69	; 0x45
    de0c:	bf08      	it	eq
    de0e:	f042 0201 	orreq.w	r2, r2, #1
    de12:	2a00      	cmp	r2, #0
    de14:	f000 80f9 	beq.w	e00a <_strtod_r+0x29a>
    de18:	ea45 020c 	orr.w	r2, r5, ip
    de1c:	ea52 0208 	orrs.w	r2, r2, r8
    de20:	d069      	beq.n	def6 <_strtod_r+0x186>
    de22:	991f      	ldr	r1, [sp, #124]	; 0x7c
    de24:	f101 0a01 	add.w	sl, r1, #1
    de28:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    de2c:	7848      	ldrb	r0, [r1, #1]
    de2e:	282b      	cmp	r0, #43	; 0x2b
    de30:	f000 8521 	beq.w	e876 <_strtod_r+0xb06>
    de34:	282d      	cmp	r0, #45	; 0x2d
    de36:	f000 83b8 	beq.w	e5aa <_strtod_r+0x83a>
    de3a:	2200      	movs	r2, #0
    de3c:	9208      	str	r2, [sp, #32]
    de3e:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    de42:	2a09      	cmp	r2, #9
    de44:	bf84      	itt	hi
    de46:	911f      	strhi	r1, [sp, #124]	; 0x7c
    de48:	f04f 0a00 	movhi.w	sl, #0
    de4c:	d848      	bhi.n	dee0 <_strtod_r+0x170>
    de4e:	2830      	cmp	r0, #48	; 0x30
    de50:	d107      	bne.n	de62 <_strtod_r+0xf2>
    de52:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    de54:	9b10      	ldr	r3, [sp, #64]	; 0x40
    de56:	3201      	adds	r2, #1
    de58:	921f      	str	r2, [sp, #124]	; 0x7c
    de5a:	7810      	ldrb	r0, [r2, #0]
    de5c:	2830      	cmp	r0, #48	; 0x30
    de5e:	d0fa      	beq.n	de56 <_strtod_r+0xe6>
    de60:	9310      	str	r3, [sp, #64]	; 0x40
    de62:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    de66:	2a08      	cmp	r2, #8
    de68:	f200 80cf 	bhi.w	e00a <_strtod_r+0x29a>
    de6c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    de6e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    de72:	1c53      	adds	r3, r2, #1
    de74:	930b      	str	r3, [sp, #44]	; 0x2c
    de76:	9209      	str	r2, [sp, #36]	; 0x24
    de78:	931f      	str	r3, [sp, #124]	; 0x7c
    de7a:	7850      	ldrb	r0, [r2, #1]
    de7c:	282f      	cmp	r0, #47	; 0x2f
    de7e:	dd1a      	ble.n	deb6 <_strtod_r+0x146>
    de80:	2839      	cmp	r0, #57	; 0x39
    de82:	dc18      	bgt.n	deb6 <_strtod_r+0x146>
    de84:	1c93      	adds	r3, r2, #2
    de86:	9a10      	ldr	r2, [sp, #64]	; 0x40
    de88:	46a9      	mov	r9, r5
    de8a:	920b      	str	r2, [sp, #44]	; 0x2c
    de8c:	461a      	mov	r2, r3
    de8e:	e002      	b.n	de96 <_strtod_r+0x126>
    de90:	2839      	cmp	r0, #57	; 0x39
    de92:	f300 8625 	bgt.w	eae0 <_strtod_r+0xd70>
    de96:	921f      	str	r2, [sp, #124]	; 0x7c
    de98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    de9c:	7810      	ldrb	r0, [r2, #0]
    de9e:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    dea2:	4615      	mov	r5, r2
    dea4:	3201      	adds	r2, #1
    dea6:	282f      	cmp	r0, #47	; 0x2f
    dea8:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    deac:	dcf0      	bgt.n	de90 <_strtod_r+0x120>
    deae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    deb0:	950b      	str	r5, [sp, #44]	; 0x2c
    deb2:	464d      	mov	r5, r9
    deb4:	9210      	str	r2, [sp, #64]	; 0x40
    deb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    deb8:	f644 691f 	movw	r9, #19999	; 0x4e1f
    debc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    debe:	1a9b      	subs	r3, r3, r2
    dec0:	45ca      	cmp	sl, r9
    dec2:	bfd4      	ite	le
    dec4:	2200      	movle	r2, #0
    dec6:	2201      	movgt	r2, #1
    dec8:	2b08      	cmp	r3, #8
    deca:	bfc8      	it	gt
    decc:	f042 0201 	orrgt.w	r2, r2, #1
    ded0:	9309      	str	r3, [sp, #36]	; 0x24
    ded2:	9b08      	ldr	r3, [sp, #32]
    ded4:	2a00      	cmp	r2, #0
    ded6:	bf18      	it	ne
    ded8:	46ca      	movne	sl, r9
    deda:	b10b      	cbz	r3, dee0 <_strtod_r+0x170>
    dedc:	f1ca 0a00 	rsb	sl, sl, #0
    dee0:	2d00      	cmp	r5, #0
    dee2:	f040 8097 	bne.w	e014 <_strtod_r+0x2a4>
    dee6:	ea5c 0c08 	orrs.w	ip, ip, r8
    deea:	f040 8119 	bne.w	e120 <_strtod_r+0x3b0>
    deee:	9f04      	ldr	r7, [sp, #16]
    def0:	2f00      	cmp	r7, #0
    def2:	f000 829f 	beq.w	e434 <_strtod_r+0x6c4>
    def6:	2300      	movs	r3, #0
    def8:	911f      	str	r1, [sp, #124]	; 0x7c
    defa:	461a      	mov	r2, r3
    defc:	930f      	str	r3, [sp, #60]	; 0x3c
    defe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    df00:	b10f      	cbz	r7, df06 <_strtod_r+0x196>
    df02:	991f      	ldr	r1, [sp, #124]	; 0x7c
    df04:	6039      	str	r1, [r7, #0]
    df06:	980f      	ldr	r0, [sp, #60]	; 0x3c
    df08:	b108      	cbz	r0, df0e <_strtod_r+0x19e>
    df0a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    df0e:	4618      	mov	r0, r3
    df10:	4611      	mov	r1, r2
    df12:	b023      	add	sp, #140	; 0x8c
    df14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    df18:	2001      	movs	r0, #1
    df1a:	900f      	str	r0, [sp, #60]	; 0x3c
    df1c:	3201      	adds	r2, #1
    df1e:	921f      	str	r2, [sp, #124]	; 0x7c
    df20:	7810      	ldrb	r0, [r2, #0]
    df22:	2800      	cmp	r0, #0
    df24:	d0e7      	beq.n	def6 <_strtod_r+0x186>
    df26:	2830      	cmp	r0, #48	; 0x30
    df28:	bf18      	it	ne
    df2a:	f04f 0800 	movne.w	r8, #0
    df2e:	d058      	beq.n	dfe2 <_strtod_r+0x272>
    df30:	282f      	cmp	r0, #47	; 0x2f
    df32:	f340 855f 	ble.w	e9f4 <_strtod_r+0xc84>
    df36:	2839      	cmp	r0, #57	; 0x39
    df38:	f73f af59 	bgt.w	ddee <_strtod_r+0x7e>
    df3c:	2700      	movs	r7, #0
    df3e:	463e      	mov	r6, r7
    df40:	463d      	mov	r5, r7
    df42:	e002      	b.n	df4a <_strtod_r+0x1da>
    df44:	2839      	cmp	r0, #57	; 0x39
    df46:	f73f af55 	bgt.w	ddf4 <_strtod_r+0x84>
    df4a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    df4e:	2d08      	cmp	r5, #8
    df50:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    df54:	bfd8      	it	le
    df56:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    df5a:	dd07      	ble.n	df6c <_strtod_r+0x1fc>
    df5c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    df60:	2d0f      	cmp	r5, #15
    df62:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    df66:	bfd8      	it	le
    df68:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    df6c:	3501      	adds	r5, #1
    df6e:	18ab      	adds	r3, r5, r2
    df70:	931f      	str	r3, [sp, #124]	; 0x7c
    df72:	5d50      	ldrb	r0, [r2, r5]
    df74:	282f      	cmp	r0, #47	; 0x2f
    df76:	dce5      	bgt.n	df44 <_strtod_r+0x1d4>
    df78:	469c      	mov	ip, r3
    df7a:	9510      	str	r5, [sp, #64]	; 0x40
    df7c:	282e      	cmp	r0, #46	; 0x2e
    df7e:	f040 80d2 	bne.w	e126 <_strtod_r+0x3b6>
    df82:	9b10      	ldr	r3, [sp, #64]	; 0x40
    df84:	f10c 0001 	add.w	r0, ip, #1
    df88:	901f      	str	r0, [sp, #124]	; 0x7c
    df8a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    df8e:	2b00      	cmp	r3, #0
    df90:	f000 822b 	beq.w	e3ea <_strtod_r+0x67a>
    df94:	f04f 0c00 	mov.w	ip, #0
    df98:	461d      	mov	r5, r3
    df9a:	46e3      	mov	fp, ip
    df9c:	9206      	str	r2, [sp, #24]
    df9e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    dfa2:	f1ba 0f09 	cmp.w	sl, #9
    dfa6:	f200 8242 	bhi.w	e42e <_strtod_r+0x6be>
    dfaa:	981f      	ldr	r0, [sp, #124]	; 0x7c
    dfac:	f10c 0c01 	add.w	ip, ip, #1
    dfb0:	9504      	str	r5, [sp, #16]
    dfb2:	9008      	str	r0, [sp, #32]
    dfb4:	f1ba 0f00 	cmp.w	sl, #0
    dfb8:	f040 8522 	bne.w	ea00 <_strtod_r+0xc90>
    dfbc:	9d04      	ldr	r5, [sp, #16]
    dfbe:	9808      	ldr	r0, [sp, #32]
    dfc0:	1c42      	adds	r2, r0, #1
    dfc2:	921f      	str	r2, [sp, #124]	; 0x7c
    dfc4:	7840      	ldrb	r0, [r0, #1]
    dfc6:	e7ea      	b.n	df9e <_strtod_r+0x22e>
    dfc8:	2700      	movs	r7, #0
    dfca:	970f      	str	r7, [sp, #60]	; 0x3c
    dfcc:	e7a6      	b.n	df1c <_strtod_r+0x1ac>
    dfce:	3201      	adds	r2, #1
    dfd0:	921f      	str	r2, [sp, #124]	; 0x7c
    dfd2:	e6d8      	b.n	dd86 <_strtod_r+0x16>
    dfd4:	2300      	movs	r3, #0
    dfd6:	2830      	cmp	r0, #48	; 0x30
    dfd8:	930f      	str	r3, [sp, #60]	; 0x3c
    dfda:	bf18      	it	ne
    dfdc:	f04f 0800 	movne.w	r8, #0
    dfe0:	d1a6      	bne.n	df30 <_strtod_r+0x1c0>
    dfe2:	7853      	ldrb	r3, [r2, #1]
    dfe4:	1c55      	adds	r5, r2, #1
    dfe6:	2b58      	cmp	r3, #88	; 0x58
    dfe8:	f000 83c3 	beq.w	e772 <_strtod_r+0xa02>
    dfec:	2b78      	cmp	r3, #120	; 0x78
    dfee:	f000 83c0 	beq.w	e772 <_strtod_r+0xa02>
    dff2:	462a      	mov	r2, r5
    dff4:	951f      	str	r5, [sp, #124]	; 0x7c
    dff6:	3501      	adds	r5, #1
    dff8:	7810      	ldrb	r0, [r2, #0]
    dffa:	2830      	cmp	r0, #48	; 0x30
    dffc:	d0f9      	beq.n	dff2 <_strtod_r+0x282>
    dffe:	2800      	cmp	r0, #0
    e000:	f000 808e 	beq.w	e120 <_strtod_r+0x3b0>
    e004:	f04f 0801 	mov.w	r8, #1
    e008:	e792      	b.n	df30 <_strtod_r+0x1c0>
    e00a:	f04f 0a00 	mov.w	sl, #0
    e00e:	2d00      	cmp	r5, #0
    e010:	f43f af69 	beq.w	dee6 <_strtod_r+0x176>
    e014:	4630      	mov	r0, r6
    e016:	ebcb 0a0a 	rsb	sl, fp, sl
    e01a:	f8cd a020 	str.w	sl, [sp, #32]
    e01e:	f7f9 f975 	bl	730c <__aeabi_ui2d>
    e022:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    e026:	2d10      	cmp	r5, #16
    e028:	bfb4      	ite	lt
    e02a:	46a8      	movlt	r8, r5
    e02c:	f04f 0810 	movge.w	r8, #16
    e030:	f1b9 0f00 	cmp.w	r9, #0
    e034:	bf08      	it	eq
    e036:	46a9      	moveq	r9, r5
    e038:	f1b8 0f09 	cmp.w	r8, #9
    e03c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e040:	dd16      	ble.n	e070 <_strtod_r+0x300>
    e042:	f242 7378 	movw	r3, #10104	; 0x2778
    e046:	f2c0 0301 	movt	r3, #1
    e04a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    e04e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    e052:	f7f9 f9d1 	bl	73f8 <__aeabi_dmul>
    e056:	4682      	mov	sl, r0
    e058:	4638      	mov	r0, r7
    e05a:	468b      	mov	fp, r1
    e05c:	f7f9 f956 	bl	730c <__aeabi_ui2d>
    e060:	4602      	mov	r2, r0
    e062:	460b      	mov	r3, r1
    e064:	4650      	mov	r0, sl
    e066:	4659      	mov	r1, fp
    e068:	f7f9 f814 	bl	7094 <__adddf3>
    e06c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e070:	2d0f      	cmp	r5, #15
    e072:	dc60      	bgt.n	e136 <_strtod_r+0x3c6>
    e074:	9f08      	ldr	r7, [sp, #32]
    e076:	2f00      	cmp	r7, #0
    e078:	d04f      	beq.n	e11a <_strtod_r+0x3aa>
    e07a:	f340 8537 	ble.w	eaec <_strtod_r+0xd7c>
    e07e:	9808      	ldr	r0, [sp, #32]
    e080:	2816      	cmp	r0, #22
    e082:	f300 84fa 	bgt.w	ea7a <_strtod_r+0xd0a>
    e086:	9a08      	ldr	r2, [sp, #32]
    e088:	f242 7378 	movw	r3, #10104	; 0x2778
    e08c:	f2c0 0301 	movt	r3, #1
    e090:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e094:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    e098:	e9d3 2300 	ldrd	r2, r3, [r3]
    e09c:	f7f9 f9ac 	bl	73f8 <__aeabi_dmul>
    e0a0:	4603      	mov	r3, r0
    e0a2:	460a      	mov	r2, r1
    e0a4:	e72b      	b.n	defe <_strtod_r+0x18e>
    e0a6:	4649      	mov	r1, r9
    e0a8:	9806      	ldr	r0, [sp, #24]
    e0aa:	f7f9 fbb7 	bl	781c <__aeabi_d2iz>
    e0ae:	f7f9 f93d 	bl	732c <__aeabi_i2d>
    e0b2:	4602      	mov	r2, r0
    e0b4:	460b      	mov	r3, r1
    e0b6:	9806      	ldr	r0, [sp, #24]
    e0b8:	4649      	mov	r1, r9
    e0ba:	f7f8 ffe9 	bl	7090 <__aeabi_dsub>
    e0be:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e0c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    e0c4:	2a00      	cmp	r2, #0
    e0c6:	f040 833c 	bne.w	e742 <_strtod_r+0x9d2>
    e0ca:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e0cc:	2b00      	cmp	r3, #0
    e0ce:	f040 8338 	bne.w	e742 <_strtod_r+0x9d2>
    e0d2:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    e0d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    e0da:	2b00      	cmp	r3, #0
    e0dc:	f040 8331 	bne.w	e742 <_strtod_r+0x9d2>
    e0e0:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    e0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    e0e8:	f003 fb38 	bl	1175c <__aeabi_dcmplt>
    e0ec:	2800      	cmp	r0, #0
    e0ee:	f000 8167 	beq.w	e3c0 <_strtod_r+0x650>
    e0f2:	4620      	mov	r0, r4
    e0f4:	991e      	ldr	r1, [sp, #120]	; 0x78
    e0f6:	f7fe ff4b 	bl	cf90 <_Bfree>
    e0fa:	4620      	mov	r0, r4
    e0fc:	4639      	mov	r1, r7
    e0fe:	f7fe ff47 	bl	cf90 <_Bfree>
    e102:	4620      	mov	r0, r4
    e104:	4631      	mov	r1, r6
    e106:	f7fe ff43 	bl	cf90 <_Bfree>
    e10a:	4620      	mov	r0, r4
    e10c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    e10e:	f7fe ff3f 	bl	cf90 <_Bfree>
    e112:	4620      	mov	r0, r4
    e114:	4641      	mov	r1, r8
    e116:	f7fe ff3b 	bl	cf90 <_Bfree>
    e11a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e11c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e11e:	e6ee      	b.n	defe <_strtod_r+0x18e>
    e120:	2300      	movs	r3, #0
    e122:	461a      	mov	r2, r3
    e124:	e6eb      	b.n	defe <_strtod_r+0x18e>
    e126:	f04f 0c00 	mov.w	ip, #0
    e12a:	9206      	str	r2, [sp, #24]
    e12c:	9d10      	ldr	r5, [sp, #64]	; 0x40
    e12e:	46e3      	mov	fp, ip
    e130:	f8cd c010 	str.w	ip, [sp, #16]
    e134:	e665      	b.n	de02 <_strtod_r+0x92>
    e136:	9f08      	ldr	r7, [sp, #32]
    e138:	ebc8 0a05 	rsb	sl, r8, r5
    e13c:	44ba      	add	sl, r7
    e13e:	f1ba 0f00 	cmp.w	sl, #0
    e142:	f340 844f 	ble.w	e9e4 <_strtod_r+0xc74>
    e146:	f01a 020f 	ands.w	r2, sl, #15
    e14a:	d00d      	beq.n	e168 <_strtod_r+0x3f8>
    e14c:	f242 7378 	movw	r3, #10104	; 0x2778
    e150:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e154:	f2c0 0301 	movt	r3, #1
    e158:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    e15c:	e9d3 2300 	ldrd	r2, r3, [r3]
    e160:	f7f9 f94a 	bl	73f8 <__aeabi_dmul>
    e164:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e168:	f03a 0a0f 	bics.w	sl, sl, #15
    e16c:	f040 81b6 	bne.w	e4dc <_strtod_r+0x76c>
    e170:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    e174:	e9cd 2304 	strd	r2, r3, [sp, #16]
    e178:	462b      	mov	r3, r5
    e17a:	9906      	ldr	r1, [sp, #24]
    e17c:	464a      	mov	r2, r9
    e17e:	4620      	mov	r0, r4
    e180:	9600      	str	r6, [sp, #0]
    e182:	f7ff f9d7 	bl	d534 <__s2b>
    e186:	9f08      	ldr	r7, [sp, #32]
    e188:	427f      	negs	r7, r7
    e18a:	9711      	str	r7, [sp, #68]	; 0x44
    e18c:	f100 030c 	add.w	r3, r0, #12
    e190:	900b      	str	r0, [sp, #44]	; 0x2c
    e192:	9310      	str	r3, [sp, #64]	; 0x40
    e194:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e196:	6841      	ldr	r1, [r0, #4]
    e198:	4620      	mov	r0, r4
    e19a:	f7fe ff15 	bl	cfc8 <_Balloc>
    e19e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    e1a0:	690a      	ldr	r2, [r1, #16]
    e1a2:	9910      	ldr	r1, [sp, #64]	; 0x40
    e1a4:	3202      	adds	r2, #2
    e1a6:	0092      	lsls	r2, r2, #2
    e1a8:	4607      	mov	r7, r0
    e1aa:	300c      	adds	r0, #12
    e1ac:	f7fe fbd2 	bl	c954 <memcpy>
    e1b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    e1b4:	4620      	mov	r0, r4
    e1b6:	a921      	add	r1, sp, #132	; 0x84
    e1b8:	9100      	str	r1, [sp, #0]
    e1ba:	a920      	add	r1, sp, #128	; 0x80
    e1bc:	9101      	str	r1, [sp, #4]
    e1be:	f7fe ff39 	bl	d034 <__d2b>
    e1c2:	2101      	movs	r1, #1
    e1c4:	901e      	str	r0, [sp, #120]	; 0x78
    e1c6:	4620      	mov	r0, r4
    e1c8:	f7ff f910 	bl	d3ec <__i2b>
    e1cc:	9a08      	ldr	r2, [sp, #32]
    e1ce:	2a00      	cmp	r2, #0
    e1d0:	4606      	mov	r6, r0
    e1d2:	f2c0 822c 	blt.w	e62e <_strtod_r+0x8be>
    e1d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
    e1da:	2200      	movs	r2, #0
    e1dc:	4693      	mov	fp, r2
    e1de:	464b      	mov	r3, r9
    e1e0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    e1e2:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
    e1e6:	9920      	ldr	r1, [sp, #128]	; 0x80
    e1e8:	2d00      	cmp	r5, #0
    e1ea:	bfac      	ite	ge
    e1ec:	eb02 0b05 	addge.w	fp, r2, r5
    e1f0:	1b5b      	sublt	r3, r3, r5
    e1f2:	ebca 0505 	rsb	r5, sl, r5
    e1f6:	eb05 0c01 	add.w	ip, r5, r1
    e1fa:	4584      	cmp	ip, r0
    e1fc:	bfb6      	itet	lt
    e1fe:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
    e202:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
    e206:	3103      	addlt	r1, #3
    e208:	eb03 050a 	add.w	r5, r3, sl
    e20c:	eb01 080b 	add.w	r8, r1, fp
    e210:	186d      	adds	r5, r5, r1
    e212:	45a8      	cmp	r8, r5
    e214:	bfb4      	ite	lt
    e216:	4643      	movlt	r3, r8
    e218:	462b      	movge	r3, r5
    e21a:	455b      	cmp	r3, fp
    e21c:	bfa8      	it	ge
    e21e:	465b      	movge	r3, fp
    e220:	2b00      	cmp	r3, #0
    e222:	bfc2      	ittt	gt
    e224:	ebc3 0b0b 	rsbgt	fp, r3, fp
    e228:	ebc3 0808 	rsbgt	r8, r3, r8
    e22c:	1aed      	subgt	r5, r5, r3
    e22e:	b18a      	cbz	r2, e254 <_strtod_r+0x4e4>
    e230:	4631      	mov	r1, r6
    e232:	4620      	mov	r0, r4
    e234:	f7ff f928 	bl	d488 <__pow5mult>
    e238:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    e23a:	4606      	mov	r6, r0
    e23c:	4620      	mov	r0, r4
    e23e:	4631      	mov	r1, r6
    e240:	f7ff f83a 	bl	d2b8 <__multiply>
    e244:	991e      	ldr	r1, [sp, #120]	; 0x78
    e246:	4603      	mov	r3, r0
    e248:	4620      	mov	r0, r4
    e24a:	9303      	str	r3, [sp, #12]
    e24c:	f7fe fea0 	bl	cf90 <_Bfree>
    e250:	9b03      	ldr	r3, [sp, #12]
    e252:	931e      	str	r3, [sp, #120]	; 0x78
    e254:	f1b8 0f00 	cmp.w	r8, #0
    e258:	dd05      	ble.n	e266 <_strtod_r+0x4f6>
    e25a:	4642      	mov	r2, r8
    e25c:	4620      	mov	r0, r4
    e25e:	991e      	ldr	r1, [sp, #120]	; 0x78
    e260:	f7fe ffcc 	bl	d1fc <__lshift>
    e264:	901e      	str	r0, [sp, #120]	; 0x78
    e266:	f1b9 0f00 	cmp.w	r9, #0
    e26a:	d005      	beq.n	e278 <_strtod_r+0x508>
    e26c:	4639      	mov	r1, r7
    e26e:	464a      	mov	r2, r9
    e270:	4620      	mov	r0, r4
    e272:	f7ff f909 	bl	d488 <__pow5mult>
    e276:	4607      	mov	r7, r0
    e278:	2d00      	cmp	r5, #0
    e27a:	dd05      	ble.n	e288 <_strtod_r+0x518>
    e27c:	4639      	mov	r1, r7
    e27e:	462a      	mov	r2, r5
    e280:	4620      	mov	r0, r4
    e282:	f7fe ffbb 	bl	d1fc <__lshift>
    e286:	4607      	mov	r7, r0
    e288:	f1bb 0f00 	cmp.w	fp, #0
    e28c:	dd05      	ble.n	e29a <_strtod_r+0x52a>
    e28e:	4631      	mov	r1, r6
    e290:	465a      	mov	r2, fp
    e292:	4620      	mov	r0, r4
    e294:	f7fe ffb2 	bl	d1fc <__lshift>
    e298:	4606      	mov	r6, r0
    e29a:	991e      	ldr	r1, [sp, #120]	; 0x78
    e29c:	463a      	mov	r2, r7
    e29e:	4620      	mov	r0, r4
    e2a0:	f7fe ff30 	bl	d104 <__mdiff>
    e2a4:	2200      	movs	r2, #0
    e2a6:	4631      	mov	r1, r6
    e2a8:	68c3      	ldr	r3, [r0, #12]
    e2aa:	4680      	mov	r8, r0
    e2ac:	60c2      	str	r2, [r0, #12]
    e2ae:	9309      	str	r3, [sp, #36]	; 0x24
    e2b0:	f7fe fd34 	bl	cd1c <__mcmp>
    e2b4:	2800      	cmp	r0, #0
    e2b6:	f2c0 82e1 	blt.w	e87c <_strtod_r+0xb0c>
    e2ba:	f000 832e 	beq.w	e91a <_strtod_r+0xbaa>
    e2be:	4640      	mov	r0, r8
    e2c0:	4631      	mov	r1, r6
    e2c2:	f7fe fdc5 	bl	ce50 <__ratio>
    e2c6:	2200      	movs	r2, #0
    e2c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    e2cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
    e2d0:	f003 fa4e 	bl	11770 <__aeabi_dcmple>
    e2d4:	2800      	cmp	r0, #0
    e2d6:	f000 8194 	beq.w	e602 <_strtod_r+0x892>
    e2da:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e2dc:	2a00      	cmp	r2, #0
    e2de:	f000 81ac 	beq.w	e63a <_strtod_r+0x8ca>
    e2e2:	f240 0900 	movw	r9, #0
    e2e6:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    e2ea:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    e2ee:	f240 0300 	movw	r3, #0
    e2f2:	2200      	movs	r2, #0
    e2f4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    e2f8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    e2fc:	2200      	movs	r2, #0
    e2fe:	9206      	str	r2, [sp, #24]
    e300:	f240 0500 	movw	r5, #0
    e304:	f240 0300 	movw	r3, #0
    e308:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    e30c:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
    e310:	ea0c 0505 	and.w	r5, ip, r5
    e314:	f240 0b00 	movw	fp, #0
    e318:	429d      	cmp	r5, r3
    e31a:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
    e31e:	f000 81c5 	beq.w	e6ac <_strtod_r+0x93c>
    e322:	f1ba 0300 	subs.w	r3, sl, #0
    e326:	bf18      	it	ne
    e328:	2301      	movne	r3, #1
    e32a:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
    e32e:	bf8c      	ite	hi
    e330:	2300      	movhi	r3, #0
    e332:	f003 0301 	andls.w	r3, r3, #1
    e336:	b30b      	cbz	r3, e37c <_strtod_r+0x60c>
    e338:	9806      	ldr	r0, [sp, #24]
    e33a:	4649      	mov	r1, r9
    e33c:	f20f 5308 	addw	r3, pc, #1288	; 0x508
    e340:	e9d3 2300 	ldrd	r2, r3, [r3]
    e344:	f003 fa14 	bl	11770 <__aeabi_dcmple>
    e348:	b198      	cbz	r0, e372 <_strtod_r+0x602>
    e34a:	4649      	mov	r1, r9
    e34c:	9806      	ldr	r0, [sp, #24]
    e34e:	f003 fa2d 	bl	117ac <__aeabi_d2uiz>
    e352:	2800      	cmp	r0, #0
    e354:	bf08      	it	eq
    e356:	2001      	moveq	r0, #1
    e358:	f7f8 ffd8 	bl	730c <__aeabi_ui2d>
    e35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e35e:	9006      	str	r0, [sp, #24]
    e360:	4689      	mov	r9, r1
    e362:	2b00      	cmp	r3, #0
    e364:	f000 8202 	beq.w	e76c <_strtod_r+0x9fc>
    e368:	460b      	mov	r3, r1
    e36a:	9806      	ldr	r0, [sp, #24]
    e36c:	4619      	mov	r1, r3
    e36e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    e372:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    e374:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
    e378:	1b5b      	subs	r3, r3, r5
    e37a:	931b      	str	r3, [sp, #108]	; 0x6c
    e37c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    e380:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    e384:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    e388:	f7fe fce8 	bl	cd5c <__ulp>
    e38c:	4602      	mov	r2, r0
    e38e:	460b      	mov	r3, r1
    e390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    e394:	f7f9 f830 	bl	73f8 <__aeabi_dmul>
    e398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    e39c:	f7f8 fe7a 	bl	7094 <__adddf3>
    e3a0:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e3a4:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
    e3a8:	f1ba 0f00 	cmp.w	sl, #0
    e3ac:	d108      	bne.n	e3c0 <_strtod_r+0x650>
    e3ae:	f240 0300 	movw	r3, #0
    e3b2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    e3b6:	ea0b 0303 	and.w	r3, fp, r3
    e3ba:	429d      	cmp	r5, r3
    e3bc:	f43f ae73 	beq.w	e0a6 <_strtod_r+0x336>
    e3c0:	4620      	mov	r0, r4
    e3c2:	991e      	ldr	r1, [sp, #120]	; 0x78
    e3c4:	f7fe fde4 	bl	cf90 <_Bfree>
    e3c8:	4620      	mov	r0, r4
    e3ca:	4639      	mov	r1, r7
    e3cc:	f7fe fde0 	bl	cf90 <_Bfree>
    e3d0:	4620      	mov	r0, r4
    e3d2:	4631      	mov	r1, r6
    e3d4:	f7fe fddc 	bl	cf90 <_Bfree>
    e3d8:	4620      	mov	r0, r4
    e3da:	4641      	mov	r1, r8
    e3dc:	f7fe fdd8 	bl	cf90 <_Bfree>
    e3e0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e3e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    e3e8:	e6d4      	b.n	e194 <_strtod_r+0x424>
    e3ea:	2830      	cmp	r0, #48	; 0x30
    e3ec:	bf18      	it	ne
    e3ee:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
    e3f2:	d10c      	bne.n	e40e <_strtod_r+0x69e>
    e3f4:	f10c 0502 	add.w	r5, ip, #2
    e3f8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    e3fc:	4663      	mov	r3, ip
    e3fe:	951f      	str	r5, [sp, #124]	; 0x7c
    e400:	f10c 0c01 	add.w	ip, ip, #1
    e404:	f815 0b01 	ldrb.w	r0, [r5], #1
    e408:	2830      	cmp	r0, #48	; 0x30
    e40a:	d0f8      	beq.n	e3fe <_strtod_r+0x68e>
    e40c:	9310      	str	r3, [sp, #64]	; 0x40
    e40e:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
    e412:	2d08      	cmp	r5, #8
    e414:	f200 80c3 	bhi.w	e59e <_strtod_r+0x82e>
    e418:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    e41a:	46e3      	mov	fp, ip
    e41c:	2300      	movs	r3, #0
    e41e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    e422:	9304      	str	r3, [sp, #16]
    e424:	f04f 0c01 	mov.w	ip, #1
    e428:	9206      	str	r2, [sp, #24]
    e42a:	9208      	str	r2, [sp, #32]
    e42c:	e5c2      	b.n	dfb4 <_strtod_r+0x244>
    e42e:	2301      	movs	r3, #1
    e430:	9304      	str	r3, [sp, #16]
    e432:	e4e6      	b.n	de02 <_strtod_r+0x92>
    e434:	3849      	subs	r0, #73	; 0x49
    e436:	2825      	cmp	r0, #37	; 0x25
    e438:	f63f ad5d 	bhi.w	def6 <_strtod_r+0x186>
    e43c:	a201      	add	r2, pc, #4	; (adr r2, e444 <_strtod_r+0x6d4>)
    e43e:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    e442:	bf00      	nop
    e444:	0000e5df 	.word	0x0000e5df
    e448:	0000def7 	.word	0x0000def7
    e44c:	0000def7 	.word	0x0000def7
    e450:	0000def7 	.word	0x0000def7
    e454:	0000def7 	.word	0x0000def7
    e458:	0000e5bb 	.word	0x0000e5bb
    e45c:	0000def7 	.word	0x0000def7
    e460:	0000def7 	.word	0x0000def7
    e464:	0000def7 	.word	0x0000def7
    e468:	0000def7 	.word	0x0000def7
    e46c:	0000def7 	.word	0x0000def7
    e470:	0000def7 	.word	0x0000def7
    e474:	0000def7 	.word	0x0000def7
    e478:	0000def7 	.word	0x0000def7
    e47c:	0000def7 	.word	0x0000def7
    e480:	0000def7 	.word	0x0000def7
    e484:	0000def7 	.word	0x0000def7
    e488:	0000def7 	.word	0x0000def7
    e48c:	0000def7 	.word	0x0000def7
    e490:	0000def7 	.word	0x0000def7
    e494:	0000def7 	.word	0x0000def7
    e498:	0000def7 	.word	0x0000def7
    e49c:	0000def7 	.word	0x0000def7
    e4a0:	0000def7 	.word	0x0000def7
    e4a4:	0000def7 	.word	0x0000def7
    e4a8:	0000def7 	.word	0x0000def7
    e4ac:	0000def7 	.word	0x0000def7
    e4b0:	0000def7 	.word	0x0000def7
    e4b4:	0000def7 	.word	0x0000def7
    e4b8:	0000def7 	.word	0x0000def7
    e4bc:	0000def7 	.word	0x0000def7
    e4c0:	0000def7 	.word	0x0000def7
    e4c4:	0000e5df 	.word	0x0000e5df
    e4c8:	0000def7 	.word	0x0000def7
    e4cc:	0000def7 	.word	0x0000def7
    e4d0:	0000def7 	.word	0x0000def7
    e4d4:	0000def7 	.word	0x0000def7
    e4d8:	0000e5bb 	.word	0x0000e5bb
    e4dc:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
    e4e0:	f300 8277 	bgt.w	e9d2 <_strtod_r+0xc62>
    e4e4:	ea4f 172a 	mov.w	r7, sl, asr #4
    e4e8:	f642 0b50 	movw	fp, #10320	; 0x2850
    e4ec:	2f01      	cmp	r7, #1
    e4ee:	bfdc      	itt	le
    e4f0:	f04f 0a00 	movle.w	sl, #0
    e4f4:	f2c0 0b01 	movtle	fp, #1
    e4f8:	dd1f      	ble.n	e53a <_strtod_r+0x7ca>
    e4fa:	4621      	mov	r1, r4
    e4fc:	f2c0 0b01 	movt	fp, #1
    e500:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    e504:	46a8      	mov	r8, r5
    e506:	f04f 0a00 	mov.w	sl, #0
    e50a:	465c      	mov	r4, fp
    e50c:	460d      	mov	r5, r1
    e50e:	f017 0f01 	tst.w	r7, #1
    e512:	4610      	mov	r0, r2
    e514:	4619      	mov	r1, r3
    e516:	f10a 0a01 	add.w	sl, sl, #1
    e51a:	ea4f 0767 	mov.w	r7, r7, asr #1
    e51e:	d005      	beq.n	e52c <_strtod_r+0x7bc>
    e520:	e9d4 2300 	ldrd	r2, r3, [r4]
    e524:	f7f8 ff68 	bl	73f8 <__aeabi_dmul>
    e528:	4602      	mov	r2, r0
    e52a:	460b      	mov	r3, r1
    e52c:	3408      	adds	r4, #8
    e52e:	2f01      	cmp	r7, #1
    e530:	dced      	bgt.n	e50e <_strtod_r+0x79e>
    e532:	462c      	mov	r4, r5
    e534:	4645      	mov	r5, r8
    e536:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    e53a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e53c:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
    e540:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
    e544:	9219      	str	r2, [sp, #100]	; 0x64
    e546:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e54a:	e9d3 2300 	ldrd	r2, r3, [r3]
    e54e:	f7f8 ff53 	bl	73f8 <__aeabi_dmul>
    e552:	f240 0300 	movw	r3, #0
    e556:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    e55a:	f240 0200 	movw	r2, #0
    e55e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
    e562:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e566:	9919      	ldr	r1, [sp, #100]	; 0x64
    e568:	ea01 0303 	and.w	r3, r1, r3
    e56c:	4293      	cmp	r3, r2
    e56e:	f200 8230 	bhi.w	e9d2 <_strtod_r+0xc62>
    e572:	f240 0200 	movw	r2, #0
    e576:	f6c7 4290 	movt	r2, #31888	; 0x7c90
    e57a:	4293      	cmp	r3, r2
    e57c:	f240 82fd 	bls.w	eb7a <_strtod_r+0xe0a>
    e580:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e584:	f04f 32ff 	mov.w	r2, #4294967295
    e588:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    e58c:	9218      	str	r2, [sp, #96]	; 0x60
    e58e:	9319      	str	r3, [sp, #100]	; 0x64
    e590:	f04f 0a00 	mov.w	sl, #0
    e594:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e598:	e9cd 0104 	strd	r0, r1, [sp, #16]
    e59c:	e5ec      	b.n	e178 <_strtod_r+0x408>
    e59e:	2500      	movs	r5, #0
    e5a0:	9206      	str	r2, [sp, #24]
    e5a2:	46ab      	mov	fp, r5
    e5a4:	2201      	movs	r2, #1
    e5a6:	9204      	str	r2, [sp, #16]
    e5a8:	e42b      	b.n	de02 <_strtod_r+0x92>
    e5aa:	2301      	movs	r3, #1
    e5ac:	9308      	str	r3, [sp, #32]
    e5ae:	f10a 0201 	add.w	r2, sl, #1
    e5b2:	921f      	str	r2, [sp, #124]	; 0x7c
    e5b4:	f89a 0001 	ldrb.w	r0, [sl, #1]
    e5b8:	e441      	b.n	de3e <_strtod_r+0xce>
    e5ba:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    e5bc:	489e      	ldr	r0, [pc, #632]	; (e838 <_strtod_r+0xac8>)
    e5be:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    e5c2:	3001      	adds	r0, #1
    e5c4:	2c00      	cmp	r4, #0
    e5c6:	f000 82e3 	beq.w	eb90 <_strtod_r+0xe20>
    e5ca:	7853      	ldrb	r3, [r2, #1]
    e5cc:	3201      	adds	r2, #1
    e5ce:	2b40      	cmp	r3, #64	; 0x40
    e5d0:	dd02      	ble.n	e5d8 <_strtod_r+0x868>
    e5d2:	2b5a      	cmp	r3, #90	; 0x5a
    e5d4:	bfd8      	it	le
    e5d6:	3320      	addle	r3, #32
    e5d8:	42a3      	cmp	r3, r4
    e5da:	d0f0      	beq.n	e5be <_strtod_r+0x84e>
    e5dc:	e48b      	b.n	def6 <_strtod_r+0x186>
    e5de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    e5e0:	4896      	ldr	r0, [pc, #600]	; (e83c <_strtod_r+0xacc>)
    e5e2:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    e5e6:	3001      	adds	r0, #1
    e5e8:	2c00      	cmp	r4, #0
    e5ea:	f000 82e9 	beq.w	ebc0 <_strtod_r+0xe50>
    e5ee:	7853      	ldrb	r3, [r2, #1]
    e5f0:	3201      	adds	r2, #1
    e5f2:	2b40      	cmp	r3, #64	; 0x40
    e5f4:	dd02      	ble.n	e5fc <_strtod_r+0x88c>
    e5f6:	2b5a      	cmp	r3, #90	; 0x5a
    e5f8:	bfd8      	it	le
    e5fa:	3320      	addle	r3, #32
    e5fc:	42a3      	cmp	r3, r4
    e5fe:	d0f0      	beq.n	e5e2 <_strtod_r+0x872>
    e600:	e479      	b.n	def6 <_strtod_r+0x186>
    e602:	f240 0300 	movw	r3, #0
    e606:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    e60a:	2200      	movs	r2, #0
    e60c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    e610:	f7f8 fef2 	bl	73f8 <__aeabi_dmul>
    e614:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e616:	9006      	str	r0, [sp, #24]
    e618:	4689      	mov	r9, r1
    e61a:	b90a      	cbnz	r2, e620 <_strtod_r+0x8b0>
    e61c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    e620:	9a06      	ldr	r2, [sp, #24]
    e622:	460b      	mov	r3, r1
    e624:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    e628:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    e62c:	e668      	b.n	e300 <_strtod_r+0x590>
    e62e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    e630:	f04f 0900 	mov.w	r9, #0
    e634:	464b      	mov	r3, r9
    e636:	4693      	mov	fp, r2
    e638:	e5d2      	b.n	e1e0 <_strtod_r+0x470>
    e63a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e63c:	2b00      	cmp	r3, #0
    e63e:	d174      	bne.n	e72a <_strtod_r+0x9ba>
    e640:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    e644:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    e648:	4662      	mov	r2, ip
    e64a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    e64e:	b9f3      	cbnz	r3, e68e <_strtod_r+0x91e>
    e650:	f240 0300 	movw	r3, #0
    e654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    e658:	2200      	movs	r2, #0
    e65a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    e65e:	f8cd c00c 	str.w	ip, [sp, #12]
    e662:	f003 f87b 	bl	1175c <__aeabi_dcmplt>
    e666:	f8dd c00c 	ldr.w	ip, [sp, #12]
    e66a:	2800      	cmp	r0, #0
    e66c:	f000 80f0 	beq.w	e850 <_strtod_r+0xae0>
    e670:	f240 0300 	movw	r3, #0
    e674:	f240 0900 	movw	r9, #0
    e678:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
    e67c:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
    e680:	2200      	movs	r2, #0
    e682:	9206      	str	r2, [sp, #24]
    e684:	4610      	mov	r0, r2
    e686:	4619      	mov	r1, r3
    e688:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    e68c:	e638      	b.n	e300 <_strtod_r+0x590>
    e68e:	f240 0900 	movw	r9, #0
    e692:	f240 0100 	movw	r1, #0
    e696:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
    e69a:	2000      	movs	r0, #0
    e69c:	4694      	mov	ip, r2
    e69e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    e6a2:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    e6a6:	2100      	movs	r1, #0
    e6a8:	9106      	str	r1, [sp, #24]
    e6aa:	e629      	b.n	e300 <_strtod_r+0x590>
    e6ac:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
    e6b0:	9319      	str	r3, [sp, #100]	; 0x64
    e6b2:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    e6b6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e6ba:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    e6be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    e6c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    e6c6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    e6ca:	f7fe fb47 	bl	cd5c <__ulp>
    e6ce:	4602      	mov	r2, r0
    e6d0:	460b      	mov	r3, r1
    e6d2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    e6d6:	f7f8 fe8f 	bl	73f8 <__aeabi_dmul>
    e6da:	4602      	mov	r2, r0
    e6dc:	460b      	mov	r3, r1
    e6de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    e6e2:	f7f8 fcd7 	bl	7094 <__adddf3>
    e6e6:	f64f 7cff 	movw	ip, #65535	; 0xffff
    e6ea:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
    e6ee:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e6f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e6f4:	ea02 030b 	and.w	r3, r2, fp
    e6f8:	4563      	cmp	r3, ip
    e6fa:	bf9c      	itt	ls
    e6fc:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
    e700:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
    e704:	f67f ae50 	bls.w	e3a8 <_strtod_r+0x638>
    e708:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e70c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    e70e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    e712:	429a      	cmp	r2, r3
    e714:	f000 8150 	beq.w	e9b8 <_strtod_r+0xc48>
    e718:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e71c:	f04f 32ff 	mov.w	r2, #4294967295
    e720:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    e724:	9218      	str	r2, [sp, #96]	; 0x60
    e726:	9319      	str	r3, [sp, #100]	; 0x64
    e728:	e64a      	b.n	e3c0 <_strtod_r+0x650>
    e72a:	2b01      	cmp	r3, #1
    e72c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e72e:	d1ae      	bne.n	e68e <_strtod_r+0x91e>
    e730:	2a00      	cmp	r2, #0
    e732:	d1ac      	bne.n	e68e <_strtod_r+0x91e>
    e734:	2300      	movs	r3, #0
    e736:	2200      	movs	r2, #0
    e738:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    e73c:	2322      	movs	r3, #34	; 0x22
    e73e:	6023      	str	r3, [r4, #0]
    e740:	e4d7      	b.n	e0f2 <_strtod_r+0x382>
    e742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    e746:	a338      	add	r3, pc, #224	; (adr r3, e828 <_strtod_r+0xab8>)
    e748:	e9d3 2300 	ldrd	r2, r3, [r3]
    e74c:	f003 f806 	bl	1175c <__aeabi_dcmplt>
    e750:	2800      	cmp	r0, #0
    e752:	f47f acce 	bne.w	e0f2 <_strtod_r+0x382>
    e756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    e75a:	a335      	add	r3, pc, #212	; (adr r3, e830 <_strtod_r+0xac0>)
    e75c:	e9d3 2300 	ldrd	r2, r3, [r3]
    e760:	f003 f81a 	bl	11798 <__aeabi_dcmpgt>
    e764:	2800      	cmp	r0, #0
    e766:	f43f ae2b 	beq.w	e3c0 <_strtod_r+0x650>
    e76a:	e4c2      	b.n	e0f2 <_strtod_r+0x382>
    e76c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    e770:	e5fb      	b.n	e36a <_strtod_r+0x5fa>
    e772:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    e774:	f240 5688 	movw	r6, #1416	; 0x588
    e778:	f2c2 0600 	movt	r6, #8192	; 0x2000
    e77c:	4620      	mov	r0, r4
    e77e:	a91f      	add	r1, sp, #124	; 0x7c
    e780:	4632      	mov	r2, r6
    e782:	ab1d      	add	r3, sp, #116	; 0x74
    e784:	9701      	str	r7, [sp, #4]
    e786:	af1e      	add	r7, sp, #120	; 0x78
    e788:	9700      	str	r7, [sp, #0]
    e78a:	f002 fa45 	bl	10c18 <__gethex>
    e78e:	f010 0807 	ands.w	r8, r0, #7
    e792:	4607      	mov	r7, r0
    e794:	f43f acc4 	beq.w	e120 <_strtod_r+0x3b0>
    e798:	f1b8 0f06 	cmp.w	r8, #6
    e79c:	f000 8168 	beq.w	ea70 <_strtod_r+0xd00>
    e7a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    e7a2:	b13a      	cbz	r2, e7b4 <_strtod_r+0xa44>
    e7a4:	6831      	ldr	r1, [r6, #0]
    e7a6:	a814      	add	r0, sp, #80	; 0x50
    e7a8:	f7fe fb9e 	bl	cee8 <__copybits>
    e7ac:	4620      	mov	r0, r4
    e7ae:	991e      	ldr	r1, [sp, #120]	; 0x78
    e7b0:	f7fe fbee 	bl	cf90 <_Bfree>
    e7b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    e7b6:	f1b8 0f06 	cmp.w	r8, #6
    e7ba:	d80b      	bhi.n	e7d4 <_strtod_r+0xa64>
    e7bc:	e8df f008 	tbb	[pc, r8]
    e7c0:	141c212d 	.word	0x141c212d
    e7c4:	2104      	.short	0x2104
    e7c6:	2d          	.byte	0x2d
    e7c7:	00          	.byte	0x00
    e7c8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    e7cc:	9319      	str	r3, [sp, #100]	; 0x64
    e7ce:	f04f 33ff 	mov.w	r3, #4294967295
    e7d2:	9318      	str	r3, [sp, #96]	; 0x60
    e7d4:	f017 0f08 	tst.w	r7, #8
    e7d8:	f43f ac9f 	beq.w	e11a <_strtod_r+0x3aa>
    e7dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e7de:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e7e0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    e7e4:	f7ff bb8b 	b.w	defe <_strtod_r+0x18e>
    e7e8:	f240 0300 	movw	r3, #0
    e7ec:	2200      	movs	r2, #0
    e7ee:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    e7f2:	9218      	str	r2, [sp, #96]	; 0x60
    e7f4:	9319      	str	r3, [sp, #100]	; 0x64
    e7f6:	e7ed      	b.n	e7d4 <_strtod_r+0xa64>
    e7f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
    e7fa:	9318      	str	r3, [sp, #96]	; 0x60
    e7fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
    e7fe:	9319      	str	r3, [sp, #100]	; 0x64
    e800:	e7e8      	b.n	e7d4 <_strtod_r+0xa64>
    e802:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    e806:	9a15      	ldr	r2, [sp, #84]	; 0x54
    e808:	9914      	ldr	r1, [sp, #80]	; 0x50
    e80a:	3303      	adds	r3, #3
    e80c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    e810:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
    e814:	9319      	str	r3, [sp, #100]	; 0x64
    e816:	9118      	str	r1, [sp, #96]	; 0x60
    e818:	e7dc      	b.n	e7d4 <_strtod_r+0xa64>
    e81a:	2300      	movs	r3, #0
    e81c:	9318      	str	r3, [sp, #96]	; 0x60
    e81e:	9319      	str	r3, [sp, #100]	; 0x64
    e820:	e7d8      	b.n	e7d4 <_strtod_r+0xa64>
    e822:	bf00      	nop
    e824:	f3af 8000 	nop.w
    e828:	94a03595 	.word	0x94a03595
    e82c:	3fdfffff 	.word	0x3fdfffff
    e830:	35afe535 	.word	0x35afe535
    e834:	3fe00000 	.word	0x3fe00000
    e838:	000128d5 	.word	0x000128d5
    e83c:	000128c9 	.word	0x000128c9
    e840:	94a03595 	.word	0x94a03595
    e844:	3fcfffff 	.word	0x3fcfffff
    e848:	ffc00000 	.word	0xffc00000
    e84c:	41dfffff 	.word	0x41dfffff
    e850:	f240 0300 	movw	r3, #0
    e854:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    e858:	2200      	movs	r2, #0
    e85a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    e85e:	f8cd c00c 	str.w	ip, [sp, #12]
    e862:	f7f8 fdc9 	bl	73f8 <__aeabi_dmul>
    e866:	f8dd c00c 	ldr.w	ip, [sp, #12]
    e86a:	9006      	str	r0, [sp, #24]
    e86c:	4689      	mov	r9, r1
    e86e:	4602      	mov	r2, r0
    e870:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    e874:	e706      	b.n	e684 <_strtod_r+0x914>
    e876:	2300      	movs	r3, #0
    e878:	9308      	str	r3, [sp, #32]
    e87a:	e698      	b.n	e5ae <_strtod_r+0x83e>
    e87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e87e:	2b00      	cmp	r3, #0
    e880:	d17c      	bne.n	e97c <_strtod_r+0xc0c>
    e882:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e884:	2b00      	cmp	r3, #0
    e886:	d179      	bne.n	e97c <_strtod_r+0xc0c>
    e888:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e88a:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    e88e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    e892:	2b00      	cmp	r3, #0
    e894:	d172      	bne.n	e97c <_strtod_r+0xc0c>
    e896:	f240 0500 	movw	r5, #0
    e89a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    e89e:	ea02 0505 	and.w	r5, r2, r5
    e8a2:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    e8a6:	d969      	bls.n	e97c <_strtod_r+0xc0c>
    e8a8:	f8d8 3014 	ldr.w	r3, [r8, #20]
    e8ac:	b91b      	cbnz	r3, e8b6 <_strtod_r+0xb46>
    e8ae:	f8d8 3010 	ldr.w	r3, [r8, #16]
    e8b2:	2b01      	cmp	r3, #1
    e8b4:	dd62      	ble.n	e97c <_strtod_r+0xc0c>
    e8b6:	4641      	mov	r1, r8
    e8b8:	2201      	movs	r2, #1
    e8ba:	4620      	mov	r0, r4
    e8bc:	f7fe fc9e 	bl	d1fc <__lshift>
    e8c0:	4631      	mov	r1, r6
    e8c2:	4680      	mov	r8, r0
    e8c4:	f7fe fa2a 	bl	cd1c <__mcmp>
    e8c8:	2800      	cmp	r0, #0
    e8ca:	dd57      	ble.n	e97c <_strtod_r+0xc0c>
    e8cc:	f1ba 0f00 	cmp.w	sl, #0
    e8d0:	f000 816b 	beq.w	ebaa <_strtod_r+0xe3a>
    e8d4:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    e8d8:	f200 8167 	bhi.w	ebaa <_strtod_r+0xe3a>
    e8dc:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
    e8e0:	f67f af28 	bls.w	e734 <_strtod_r+0x9c4>
    e8e4:	f240 0300 	movw	r3, #0
    e8e8:	2200      	movs	r2, #0
    e8ea:	f6c3 1350 	movt	r3, #14672	; 0x3950
    e8ee:	9216      	str	r2, [sp, #88]	; 0x58
    e8f0:	9317      	str	r3, [sp, #92]	; 0x5c
    e8f2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    e8f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    e8fa:	f7f8 fd7d 	bl	73f8 <__aeabi_dmul>
    e8fe:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e902:	9b19      	ldr	r3, [sp, #100]	; 0x64
    e904:	2b00      	cmp	r3, #0
    e906:	f47f abf4 	bne.w	e0f2 <_strtod_r+0x382>
    e90a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e90c:	2b00      	cmp	r3, #0
    e90e:	f47f abf0 	bne.w	e0f2 <_strtod_r+0x382>
    e912:	2322      	movs	r3, #34	; 0x22
    e914:	6023      	str	r3, [r4, #0]
    e916:	f7ff bbec 	b.w	e0f2 <_strtod_r+0x382>
    e91a:	9809      	ldr	r0, [sp, #36]	; 0x24
    e91c:	2800      	cmp	r0, #0
    e91e:	f000 80cc 	beq.w	eaba <_strtod_r+0xd4a>
    e922:	9a19      	ldr	r2, [sp, #100]	; 0x64
    e924:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e928:	f2c0 030f 	movt	r3, #15
    e92c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    e930:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
    e934:	4299      	cmp	r1, r3
    e936:	d12a      	bne.n	e98e <_strtod_r+0xc1e>
    e938:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e93a:	f1ba 0f00 	cmp.w	sl, #0
    e93e:	f000 81ab 	beq.w	ec98 <_strtod_r+0xf28>
    e942:	f240 0100 	movw	r1, #0
    e946:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
    e94a:	ea02 0101 	and.w	r1, r2, r1
    e94e:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
    e952:	f200 81a1 	bhi.w	ec98 <_strtod_r+0xf28>
    e956:	0d09      	lsrs	r1, r1, #20
    e958:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
    e95c:	f04f 31ff 	mov.w	r1, #4294967295
    e960:	4081      	lsls	r1, r0
    e962:	428b      	cmp	r3, r1
    e964:	d114      	bne.n	e990 <_strtod_r+0xc20>
    e966:	f240 0300 	movw	r3, #0
    e96a:	2100      	movs	r1, #0
    e96c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    e970:	9118      	str	r1, [sp, #96]	; 0x60
    e972:	ea02 0303 	and.w	r3, r2, r3
    e976:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    e97a:	9319      	str	r3, [sp, #100]	; 0x64
    e97c:	f1ba 0f00 	cmp.w	sl, #0
    e980:	f43f abb7 	beq.w	e0f2 <_strtod_r+0x382>
    e984:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    e988:	e9cd 2304 	strd	r2, r3, [sp, #16]
    e98c:	e7aa      	b.n	e8e4 <_strtod_r+0xb74>
    e98e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    e990:	f013 0f01 	tst.w	r3, #1
    e994:	d0f2      	beq.n	e97c <_strtod_r+0xc0c>
    e996:	9909      	ldr	r1, [sp, #36]	; 0x24
    e998:	2900      	cmp	r1, #0
    e99a:	f000 80da 	beq.w	eb52 <_strtod_r+0xde2>
    e99e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    e9a2:	f7fe f9db 	bl	cd5c <__ulp>
    e9a6:	4602      	mov	r2, r0
    e9a8:	460b      	mov	r3, r1
    e9aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    e9ae:	f7f8 fb71 	bl	7094 <__adddf3>
    e9b2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    e9b6:	e7e1      	b.n	e97c <_strtod_r+0xc0c>
    e9b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    e9ba:	f1b3 3fff 	cmp.w	r3, #4294967295
    e9be:	f47f aeab 	bne.w	e718 <_strtod_r+0x9a8>
    e9c2:	2322      	movs	r3, #34	; 0x22
    e9c4:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
    e9c8:	6023      	str	r3, [r4, #0]
    e9ca:	3b22      	subs	r3, #34	; 0x22
    e9cc:	9318      	str	r3, [sp, #96]	; 0x60
    e9ce:	f7ff bb90 	b.w	e0f2 <_strtod_r+0x382>
    e9d2:	f240 0200 	movw	r2, #0
    e9d6:	2322      	movs	r3, #34	; 0x22
    e9d8:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    e9dc:	6023      	str	r3, [r4, #0]
    e9de:	2300      	movs	r3, #0
    e9e0:	f7ff ba8d 	b.w	defe <_strtod_r+0x18e>
    e9e4:	f040 8099 	bne.w	eb1a <_strtod_r+0xdaa>
    e9e8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    e9ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
    e9f0:	f7ff bbc2 	b.w	e178 <_strtod_r+0x408>
    e9f4:	2700      	movs	r7, #0
    e9f6:	4694      	mov	ip, r2
    e9f8:	463e      	mov	r6, r7
    e9fa:	9710      	str	r7, [sp, #64]	; 0x40
    e9fc:	f7ff babe 	b.w	df7c <_strtod_r+0x20c>
    ea00:	f1bc 0f01 	cmp.w	ip, #1
    ea04:	44e3      	add	fp, ip
    ea06:	d01d      	beq.n	ea44 <_strtod_r+0xcd4>
    ea08:	9804      	ldr	r0, [sp, #16]
    ea0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ea0c:	eb00 090c 	add.w	r9, r0, ip
    ea10:	4602      	mov	r2, r0
    ea12:	f109 39ff 	add.w	r9, r9, #4294967295
    ea16:	e002      	b.n	ea1e <_strtod_r+0xcae>
    ea18:	0046      	lsls	r6, r0, #1
    ea1a:	454a      	cmp	r2, r9
    ea1c:	d00b      	beq.n	ea36 <_strtod_r+0xcc6>
    ea1e:	3201      	adds	r2, #1
    ea20:	eb06 0086 	add.w	r0, r6, r6, lsl #2
    ea24:	1e53      	subs	r3, r2, #1
    ea26:	2b08      	cmp	r3, #8
    ea28:	ddf6      	ble.n	ea18 <_strtod_r+0xca8>
    ea2a:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    ea2e:	2a10      	cmp	r2, #16
    ea30:	bfd8      	it	le
    ea32:	005f      	lslle	r7, r3, #1
    ea34:	e7f1      	b.n	ea1a <_strtod_r+0xcaa>
    ea36:	9a04      	ldr	r2, [sp, #16]
    ea38:	9510      	str	r5, [sp, #64]	; 0x40
    ea3a:	4494      	add	ip, r2
    ea3c:	f10c 3cff 	add.w	ip, ip, #4294967295
    ea40:	f8cd c010 	str.w	ip, [sp, #16]
    ea44:	9b04      	ldr	r3, [sp, #16]
    ea46:	1c5d      	adds	r5, r3, #1
    ea48:	2b08      	cmp	r3, #8
    ea4a:	bfde      	ittt	le
    ea4c:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
    ea50:	f04f 0c00 	movle.w	ip, #0
    ea54:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
    ea58:	f77f aab1 	ble.w	dfbe <_strtod_r+0x24e>
    ea5c:	2d10      	cmp	r5, #16
    ea5e:	f04f 0c00 	mov.w	ip, #0
    ea62:	f73f aaac 	bgt.w	dfbe <_strtod_r+0x24e>
    ea66:	220a      	movs	r2, #10
    ea68:	fb02 a707 	mla	r7, r2, r7, sl
    ea6c:	f7ff baa7 	b.w	dfbe <_strtod_r+0x24e>
    ea70:	2300      	movs	r3, #0
    ea72:	951f      	str	r5, [sp, #124]	; 0x7c
    ea74:	461a      	mov	r2, r3
    ea76:	f7ff ba42 	b.w	defe <_strtod_r+0x18e>
    ea7a:	f1c5 070f 	rsb	r7, r5, #15
    ea7e:	9808      	ldr	r0, [sp, #32]
    ea80:	f107 0316 	add.w	r3, r7, #22
    ea84:	4298      	cmp	r0, r3
    ea86:	f73f ab56 	bgt.w	e136 <_strtod_r+0x3c6>
    ea8a:	f242 7478 	movw	r4, #10104	; 0x2778
    ea8e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ea92:	f2c0 0401 	movt	r4, #1
    ea96:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
    ea9a:	e9d3 2300 	ldrd	r2, r3, [r3]
    ea9e:	f7f8 fcab 	bl	73f8 <__aeabi_dmul>
    eaa2:	9a08      	ldr	r2, [sp, #32]
    eaa4:	1bd7      	subs	r7, r2, r7
    eaa6:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
    eaaa:	e9d4 2300 	ldrd	r2, r3, [r4]
    eaae:	f7f8 fca3 	bl	73f8 <__aeabi_dmul>
    eab2:	4603      	mov	r3, r0
    eab4:	460a      	mov	r2, r1
    eab6:	f7ff ba22 	b.w	defe <_strtod_r+0x18e>
    eaba:	9a19      	ldr	r2, [sp, #100]	; 0x64
    eabc:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    eac0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    eac4:	2b00      	cmp	r3, #0
    eac6:	f47f af62 	bne.w	e98e <_strtod_r+0xc1e>
    eaca:	9b18      	ldr	r3, [sp, #96]	; 0x60
    eacc:	2b00      	cmp	r3, #0
    eace:	f47f af5f 	bne.w	e990 <_strtod_r+0xc20>
    ead2:	f240 0500 	movw	r5, #0
    ead6:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    eada:	ea02 0505 	and.w	r5, r2, r5
    eade:	e6f5      	b.n	e8cc <_strtod_r+0xb5c>
    eae0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    eae2:	950b      	str	r5, [sp, #44]	; 0x2c
    eae4:	464d      	mov	r5, r9
    eae6:	9310      	str	r3, [sp, #64]	; 0x40
    eae8:	f7ff b9e5 	b.w	deb6 <_strtod_r+0x146>
    eaec:	9b08      	ldr	r3, [sp, #32]
    eaee:	f113 0f16 	cmn.w	r3, #22
    eaf2:	f6ff ab20 	blt.w	e136 <_strtod_r+0x3c6>
    eaf6:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
    eafa:	f242 7378 	movw	r3, #10104	; 0x2778
    eafe:	f2c0 0301 	movt	r3, #1
    eb02:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    eb06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    eb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
    eb0e:	f7f8 fd9d 	bl	764c <__aeabi_ddiv>
    eb12:	4603      	mov	r3, r0
    eb14:	460a      	mov	r2, r1
    eb16:	f7ff b9f2 	b.w	defe <_strtod_r+0x18e>
    eb1a:	f1ca 0700 	rsb	r7, sl, #0
    eb1e:	f017 020f 	ands.w	r2, r7, #15
    eb22:	d00d      	beq.n	eb40 <_strtod_r+0xdd0>
    eb24:	f242 7378 	movw	r3, #10104	; 0x2778
    eb28:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    eb2c:	f2c0 0301 	movt	r3, #1
    eb30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    eb34:	e9d3 2300 	ldrd	r2, r3, [r3]
    eb38:	f7f8 fd88 	bl	764c <__aeabi_ddiv>
    eb3c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    eb40:	113f      	asrs	r7, r7, #4
    eb42:	d157      	bne.n	ebf4 <_strtod_r+0xe84>
    eb44:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    eb48:	46ba      	mov	sl, r7
    eb4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    eb4e:	f7ff bb13 	b.w	e178 <_strtod_r+0x408>
    eb52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    eb56:	f7fe f901 	bl	cd5c <__ulp>
    eb5a:	4602      	mov	r2, r0
    eb5c:	460b      	mov	r3, r1
    eb5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    eb62:	f7f8 fa95 	bl	7090 <__aeabi_dsub>
    eb66:	2200      	movs	r2, #0
    eb68:	2300      	movs	r3, #0
    eb6a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    eb6e:	f002 fdeb 	bl	11748 <__aeabi_dcmpeq>
    eb72:	2800      	cmp	r0, #0
    eb74:	f43f af02 	beq.w	e97c <_strtod_r+0xc0c>
    eb78:	e5dc      	b.n	e734 <_strtod_r+0x9c4>
    eb7a:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
    eb7e:	9119      	str	r1, [sp, #100]	; 0x64
    eb80:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    eb84:	f04f 0a00 	mov.w	sl, #0
    eb88:	e9cd 2304 	strd	r2, r3, [sp, #16]
    eb8c:	f7ff baf4 	b.w	e178 <_strtod_r+0x408>
    eb90:	1c53      	adds	r3, r2, #1
    eb92:	931f      	str	r3, [sp, #124]	; 0x7c
    eb94:	7853      	ldrb	r3, [r2, #1]
    eb96:	2b28      	cmp	r3, #40	; 0x28
    eb98:	f000 8084 	beq.w	eca4 <_strtod_r+0xf34>
    eb9c:	f240 0200 	movw	r2, #0
    eba0:	2300      	movs	r3, #0
    eba2:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
    eba6:	f7ff b9aa 	b.w	defe <_strtod_r+0x18e>
    ebaa:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
    ebae:	f04f 32ff 	mov.w	r2, #4294967295
    ebb2:	9218      	str	r2, [sp, #96]	; 0x60
    ebb4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
    ebb8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
    ebbc:	9319      	str	r3, [sp, #100]	; 0x64
    ebbe:	e6dd      	b.n	e97c <_strtod_r+0xc0c>
    ebc0:	4845      	ldr	r0, [pc, #276]	; (ecd8 <_strtod_r+0xf68>)
    ebc2:	4611      	mov	r1, r2
    ebc4:	921f      	str	r2, [sp, #124]	; 0x7c
    ebc6:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    ebca:	3001      	adds	r0, #1
    ebcc:	2c00      	cmp	r4, #0
    ebce:	d066      	beq.n	ec9e <_strtod_r+0xf2e>
    ebd0:	784b      	ldrb	r3, [r1, #1]
    ebd2:	3101      	adds	r1, #1
    ebd4:	2b40      	cmp	r3, #64	; 0x40
    ebd6:	dd02      	ble.n	ebde <_strtod_r+0xe6e>
    ebd8:	2b5a      	cmp	r3, #90	; 0x5a
    ebda:	bfd8      	it	le
    ebdc:	3320      	addle	r3, #32
    ebde:	42a3      	cmp	r3, r4
    ebe0:	d0f1      	beq.n	ebc6 <_strtod_r+0xe56>
    ebe2:	3201      	adds	r2, #1
    ebe4:	921f      	str	r2, [sp, #124]	; 0x7c
    ebe6:	f240 0200 	movw	r2, #0
    ebea:	2300      	movs	r3, #0
    ebec:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    ebf0:	f7ff b985 	b.w	defe <_strtod_r+0x18e>
    ebf4:	2f1f      	cmp	r7, #31
    ebf6:	dc49      	bgt.n	ec8c <_strtod_r+0xf1c>
    ebf8:	f017 0a10 	ands.w	sl, r7, #16
    ebfc:	bf18      	it	ne
    ebfe:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
    ec02:	2f00      	cmp	r7, #0
    ec04:	dd16      	ble.n	ec34 <_strtod_r+0xec4>
    ec06:	f642 08a0 	movw	r8, #10400	; 0x28a0
    ec0a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    ec0e:	f2c0 0801 	movt	r8, #1
    ec12:	f017 0f01 	tst.w	r7, #1
    ec16:	4610      	mov	r0, r2
    ec18:	4619      	mov	r1, r3
    ec1a:	d005      	beq.n	ec28 <_strtod_r+0xeb8>
    ec1c:	e9d8 2300 	ldrd	r2, r3, [r8]
    ec20:	f7f8 fbea 	bl	73f8 <__aeabi_dmul>
    ec24:	4602      	mov	r2, r0
    ec26:	460b      	mov	r3, r1
    ec28:	107f      	asrs	r7, r7, #1
    ec2a:	f108 0808 	add.w	r8, r8, #8
    ec2e:	d1f0      	bne.n	ec12 <_strtod_r+0xea2>
    ec30:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    ec34:	f1ba 0f00 	cmp.w	sl, #0
    ec38:	d01d      	beq.n	ec76 <_strtod_r+0xf06>
    ec3a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ec3c:	f240 0300 	movw	r3, #0
    ec40:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    ec44:	ea02 0303 	and.w	r3, r2, r3
    ec48:	0d1b      	lsrs	r3, r3, #20
    ec4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
    ec4e:	2b00      	cmp	r3, #0
    ec50:	dd11      	ble.n	ec76 <_strtod_r+0xf06>
    ec52:	2b1f      	cmp	r3, #31
    ec54:	dd36      	ble.n	ecc4 <_strtod_r+0xf54>
    ec56:	2100      	movs	r1, #0
    ec58:	2b34      	cmp	r3, #52	; 0x34
    ec5a:	bfc8      	it	gt
    ec5c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
    ec60:	9118      	str	r1, [sp, #96]	; 0x60
    ec62:	bfc8      	it	gt
    ec64:	9319      	strgt	r3, [sp, #100]	; 0x64
    ec66:	dc06      	bgt.n	ec76 <_strtod_r+0xf06>
    ec68:	f04f 31ff 	mov.w	r1, #4294967295
    ec6c:	3b20      	subs	r3, #32
    ec6e:	fa11 f303 	lsls.w	r3, r1, r3
    ec72:	401a      	ands	r2, r3
    ec74:	9219      	str	r2, [sp, #100]	; 0x64
    ec76:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ec7a:	2200      	movs	r2, #0
    ec7c:	2300      	movs	r3, #0
    ec7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ec82:	f002 fd61 	bl	11748 <__aeabi_dcmpeq>
    ec86:	2800      	cmp	r0, #0
    ec88:	f43f aa76 	beq.w	e178 <_strtod_r+0x408>
    ec8c:	2300      	movs	r3, #0
    ec8e:	2222      	movs	r2, #34	; 0x22
    ec90:	6022      	str	r2, [r4, #0]
    ec92:	461a      	mov	r2, r3
    ec94:	f7ff b933 	b.w	defe <_strtod_r+0x18e>
    ec98:	f04f 31ff 	mov.w	r1, #4294967295
    ec9c:	e661      	b.n	e962 <_strtod_r+0xbf2>
    ec9e:	3101      	adds	r1, #1
    eca0:	911f      	str	r1, [sp, #124]	; 0x7c
    eca2:	e7a0      	b.n	ebe6 <_strtod_r+0xe76>
    eca4:	a81f      	add	r0, sp, #124	; 0x7c
    eca6:	490d      	ldr	r1, [pc, #52]	; (ecdc <_strtod_r+0xf6c>)
    eca8:	aa14      	add	r2, sp, #80	; 0x50
    ecaa:	f002 fa13 	bl	110d4 <__hexnan>
    ecae:	2805      	cmp	r0, #5
    ecb0:	f47f af74 	bne.w	eb9c <_strtod_r+0xe2c>
    ecb4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    ecb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    ecb8:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
    ecbc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    ecc0:	f7ff b91d 	b.w	defe <_strtod_r+0x18e>
    ecc4:	f04f 32ff 	mov.w	r2, #4294967295
    ecc8:	fa12 f303 	lsls.w	r3, r2, r3
    eccc:	9a18      	ldr	r2, [sp, #96]	; 0x60
    ecce:	ea02 0303 	and.w	r3, r2, r3
    ecd2:	9318      	str	r3, [sp, #96]	; 0x60
    ecd4:	e7cf      	b.n	ec76 <_strtod_r+0xf06>
    ecd6:	bf00      	nop
    ecd8:	000128cd 	.word	0x000128cd
    ecdc:	2000059c 	.word	0x2000059c

0000ece0 <strtof>:
    ece0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ece2:	f240 046c 	movw	r4, #108	; 0x6c
    ece6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ecea:	460a      	mov	r2, r1
    ecec:	4601      	mov	r1, r0
    ecee:	6820      	ldr	r0, [r4, #0]
    ecf0:	f7ff f83e 	bl	dd70 <_strtod_r>
    ecf4:	460f      	mov	r7, r1
    ecf6:	4606      	mov	r6, r0
    ecf8:	f002 fd78 	bl	117ec <__aeabi_d2f>
    ecfc:	2100      	movs	r1, #0
    ecfe:	4605      	mov	r5, r0
    ed00:	f002 fe08 	bl	11914 <__aeabi_fcmpeq>
    ed04:	b158      	cbz	r0, ed1e <strtof+0x3e>
    ed06:	4630      	mov	r0, r6
    ed08:	4639      	mov	r1, r7
    ed0a:	2200      	movs	r2, #0
    ed0c:	2300      	movs	r3, #0
    ed0e:	f002 fd1b 	bl	11748 <__aeabi_dcmpeq>
    ed12:	b920      	cbnz	r0, ed1e <strtof+0x3e>
    ed14:	6823      	ldr	r3, [r4, #0]
    ed16:	2222      	movs	r2, #34	; 0x22
    ed18:	601a      	str	r2, [r3, #0]
    ed1a:	4628      	mov	r0, r5
    ed1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ed1e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    ed22:	4628      	mov	r0, r5
    ed24:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
    ed28:	f002 fe1c 	bl	11964 <__aeabi_fcmpgt>
    ed2c:	b158      	cbz	r0, ed46 <strtof+0x66>
    ed2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ed32:	4630      	mov	r0, r6
    ed34:	4639      	mov	r1, r7
    ed36:	f04f 32ff 	mov.w	r2, #4294967295
    ed3a:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    ed3e:	f002 fd2b 	bl	11798 <__aeabi_dcmpgt>
    ed42:	2800      	cmp	r0, #0
    ed44:	d0e6      	beq.n	ed14 <strtof+0x34>
    ed46:	4628      	mov	r0, r5
    ed48:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
    ed4c:	f002 fdec 	bl	11928 <__aeabi_fcmplt>
    ed50:	2800      	cmp	r0, #0
    ed52:	d0e2      	beq.n	ed1a <strtof+0x3a>
    ed54:	4630      	mov	r0, r6
    ed56:	4639      	mov	r1, r7
    ed58:	f04f 32ff 	mov.w	r2, #4294967295
    ed5c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
    ed60:	f002 fcfc 	bl	1175c <__aeabi_dcmplt>
    ed64:	2800      	cmp	r0, #0
    ed66:	d0d5      	beq.n	ed14 <strtof+0x34>
    ed68:	4628      	mov	r0, r5
    ed6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ed6c <strtod>:
    ed6c:	f240 036c 	movw	r3, #108	; 0x6c
    ed70:	460a      	mov	r2, r1
    ed72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed76:	4601      	mov	r1, r0
    ed78:	6818      	ldr	r0, [r3, #0]
    ed7a:	f7fe bff9 	b.w	dd70 <_strtod_r>
    ed7e:	bf00      	nop

0000ed80 <_strtol_r>:
    ed80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ed84:	f240 1564 	movw	r5, #356	; 0x164
    ed88:	f2c2 0500 	movt	r5, #8192	; 0x2000
    ed8c:	b083      	sub	sp, #12
    ed8e:	460c      	mov	r4, r1
    ed90:	461f      	mov	r7, r3
    ed92:	f8d5 8000 	ldr.w	r8, [r5]
    ed96:	460e      	mov	r6, r1
    ed98:	9001      	str	r0, [sp, #4]
    ed9a:	9200      	str	r2, [sp, #0]
    ed9c:	f816 5b01 	ldrb.w	r5, [r6], #1
    eda0:	eb08 0305 	add.w	r3, r8, r5
    eda4:	f893 b001 	ldrb.w	fp, [r3, #1]
    eda8:	f01b 0b08 	ands.w	fp, fp, #8
    edac:	d1f6      	bne.n	ed9c <_strtol_r+0x1c>
    edae:	2d2d      	cmp	r5, #45	; 0x2d
    edb0:	d065      	beq.n	ee7e <_strtol_r+0xfe>
    edb2:	2d2b      	cmp	r5, #43	; 0x2b
    edb4:	bf08      	it	eq
    edb6:	f816 5b01 	ldrbeq.w	r5, [r6], #1
    edba:	f1d7 0301 	rsbs	r3, r7, #1
    edbe:	bf38      	it	cc
    edc0:	2300      	movcc	r3, #0
    edc2:	2f10      	cmp	r7, #16
    edc4:	bf14      	ite	ne
    edc6:	461a      	movne	r2, r3
    edc8:	f043 0201 	orreq.w	r2, r3, #1
    edcc:	b132      	cbz	r2, eddc <_strtol_r+0x5c>
    edce:	2d30      	cmp	r5, #48	; 0x30
    edd0:	d066      	beq.n	eea0 <_strtol_r+0x120>
    edd2:	b11b      	cbz	r3, eddc <_strtol_r+0x5c>
    edd4:	2d30      	cmp	r5, #48	; 0x30
    edd6:	bf0c      	ite	eq
    edd8:	2708      	moveq	r7, #8
    edda:	270a      	movne	r7, #10
    eddc:	f1bb 0f00 	cmp.w	fp, #0
    ede0:	4639      	mov	r1, r7
    ede2:	bf14      	ite	ne
    ede4:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
    ede8:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
    edec:	4648      	mov	r0, r9
    edee:	f002 fc45 	bl	1167c <__aeabi_uidivmod>
    edf2:	4648      	mov	r0, r9
    edf4:	468a      	mov	sl, r1
    edf6:	4639      	mov	r1, r7
    edf8:	f002 fb12 	bl	11420 <__aeabi_uidiv>
    edfc:	2100      	movs	r1, #0
    edfe:	468c      	mov	ip, r1
    ee00:	eb08 0205 	add.w	r2, r8, r5
    ee04:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
    ee08:	7852      	ldrb	r2, [r2, #1]
    ee0a:	f012 0f04 	tst.w	r2, #4
    ee0e:	d108      	bne.n	ee22 <_strtol_r+0xa2>
    ee10:	f012 0f03 	tst.w	r2, #3
    ee14:	d020      	beq.n	ee58 <_strtol_r+0xd8>
    ee16:	f012 0f01 	tst.w	r2, #1
    ee1a:	bf14      	ite	ne
    ee1c:	2337      	movne	r3, #55	; 0x37
    ee1e:	2357      	moveq	r3, #87	; 0x57
    ee20:	1aeb      	subs	r3, r5, r3
    ee22:	429f      	cmp	r7, r3
    ee24:	dd18      	ble.n	ee58 <_strtol_r+0xd8>
    ee26:	4584      	cmp	ip, r0
    ee28:	bf94      	ite	ls
    ee2a:	2200      	movls	r2, #0
    ee2c:	2201      	movhi	r2, #1
    ee2e:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    ee32:	f04f 31ff 	mov.w	r1, #4294967295
    ee36:	d10c      	bne.n	ee52 <_strtol_r+0xd2>
    ee38:	4584      	cmp	ip, r0
    ee3a:	bf14      	ite	ne
    ee3c:	2200      	movne	r2, #0
    ee3e:	2201      	moveq	r2, #1
    ee40:	4553      	cmp	r3, sl
    ee42:	bfd4      	ite	le
    ee44:	2200      	movle	r2, #0
    ee46:	f002 0201 	andgt.w	r2, r2, #1
    ee4a:	b912      	cbnz	r2, ee52 <_strtol_r+0xd2>
    ee4c:	fb07 3c0c 	mla	ip, r7, ip, r3
    ee50:	2101      	movs	r1, #1
    ee52:	f816 5b01 	ldrb.w	r5, [r6], #1
    ee56:	e7d3      	b.n	ee00 <_strtol_r+0x80>
    ee58:	f1b1 3fff 	cmp.w	r1, #4294967295
    ee5c:	d014      	beq.n	ee88 <_strtol_r+0x108>
    ee5e:	f1bb 0f00 	cmp.w	fp, #0
    ee62:	d109      	bne.n	ee78 <_strtol_r+0xf8>
    ee64:	4660      	mov	r0, ip
    ee66:	9b00      	ldr	r3, [sp, #0]
    ee68:	b11b      	cbz	r3, ee72 <_strtol_r+0xf2>
    ee6a:	b101      	cbz	r1, ee6e <_strtol_r+0xee>
    ee6c:	1e74      	subs	r4, r6, #1
    ee6e:	9a00      	ldr	r2, [sp, #0]
    ee70:	6014      	str	r4, [r2, #0]
    ee72:	b003      	add	sp, #12
    ee74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ee78:	f1cc 0000 	rsb	r0, ip, #0
    ee7c:	e7f3      	b.n	ee66 <_strtol_r+0xe6>
    ee7e:	f816 5b01 	ldrb.w	r5, [r6], #1
    ee82:	f04f 0b01 	mov.w	fp, #1
    ee86:	e798      	b.n	edba <_strtol_r+0x3a>
    ee88:	9a01      	ldr	r2, [sp, #4]
    ee8a:	f1bb 0f00 	cmp.w	fp, #0
    ee8e:	f04f 0322 	mov.w	r3, #34	; 0x22
    ee92:	bf14      	ite	ne
    ee94:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
    ee98:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    ee9c:	6013      	str	r3, [r2, #0]
    ee9e:	e7e2      	b.n	ee66 <_strtol_r+0xe6>
    eea0:	7832      	ldrb	r2, [r6, #0]
    eea2:	2a78      	cmp	r2, #120	; 0x78
    eea4:	bf14      	ite	ne
    eea6:	2100      	movne	r1, #0
    eea8:	2101      	moveq	r1, #1
    eeaa:	2a58      	cmp	r2, #88	; 0x58
    eeac:	bf14      	ite	ne
    eeae:	460a      	movne	r2, r1
    eeb0:	f041 0201 	orreq.w	r2, r1, #1
    eeb4:	2a00      	cmp	r2, #0
    eeb6:	d08c      	beq.n	edd2 <_strtol_r+0x52>
    eeb8:	7875      	ldrb	r5, [r6, #1]
    eeba:	2710      	movs	r7, #16
    eebc:	3602      	adds	r6, #2
    eebe:	e78d      	b.n	eddc <_strtol_r+0x5c>

0000eec0 <strtol>:
    eec0:	b410      	push	{r4}
    eec2:	f240 046c 	movw	r4, #108	; 0x6c
    eec6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    eeca:	468c      	mov	ip, r1
    eecc:	4613      	mov	r3, r2
    eece:	4601      	mov	r1, r0
    eed0:	4662      	mov	r2, ip
    eed2:	6820      	ldr	r0, [r4, #0]
    eed4:	bc10      	pop	{r4}
    eed6:	e753      	b.n	ed80 <_strtol_r>

0000eed8 <_strtoll_r>:
    eed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eedc:	f240 1464 	movw	r4, #356	; 0x164
    eee0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    eee4:	b08b      	sub	sp, #44	; 0x2c
    eee6:	469a      	mov	sl, r3
    eee8:	460d      	mov	r5, r1
    eeea:	6826      	ldr	r6, [r4, #0]
    eeec:	9106      	str	r1, [sp, #24]
    eeee:	9009      	str	r0, [sp, #36]	; 0x24
    eef0:	9208      	str	r2, [sp, #32]
    eef2:	f815 4b01 	ldrb.w	r4, [r5], #1
    eef6:	1933      	adds	r3, r6, r4
    eef8:	785b      	ldrb	r3, [r3, #1]
    eefa:	f013 0308 	ands.w	r3, r3, #8
    eefe:	d1f8      	bne.n	eef2 <_strtoll_r+0x1a>
    ef00:	2c2d      	cmp	r4, #45	; 0x2d
    ef02:	f000 80aa 	beq.w	f05a <_strtoll_r+0x182>
    ef06:	2c2b      	cmp	r4, #43	; 0x2b
    ef08:	bf08      	it	eq
    ef0a:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    ef0e:	9307      	str	r3, [sp, #28]
    ef10:	f1da 0301 	rsbs	r3, sl, #1
    ef14:	bf38      	it	cc
    ef16:	2300      	movcc	r3, #0
    ef18:	f1ba 0f10 	cmp.w	sl, #16
    ef1c:	bf14      	ite	ne
    ef1e:	461a      	movne	r2, r3
    ef20:	f043 0201 	orreq.w	r2, r3, #1
    ef24:	b1aa      	cbz	r2, ef52 <_strtoll_r+0x7a>
    ef26:	2c30      	cmp	r4, #48	; 0x30
    ef28:	f000 80a5 	beq.w	f076 <_strtoll_r+0x19e>
    ef2c:	2b00      	cmp	r3, #0
    ef2e:	f000 80c5 	beq.w	f0bc <_strtoll_r+0x1e4>
    ef32:	2c30      	cmp	r4, #48	; 0x30
    ef34:	f000 80b9 	beq.w	f0aa <_strtoll_r+0x1d2>
    ef38:	9807      	ldr	r0, [sp, #28]
    ef3a:	220a      	movs	r2, #10
    ef3c:	2300      	movs	r3, #0
    ef3e:	f04f 0a0a 	mov.w	sl, #10
    ef42:	e9cd 2304 	strd	r2, r3, [sp, #16]
    ef46:	b160      	cbz	r0, ef62 <_strtoll_r+0x8a>
    ef48:	f04f 0800 	mov.w	r8, #0
    ef4c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
    ef50:	e00b      	b.n	ef6a <_strtoll_r+0x92>
    ef52:	4652      	mov	r2, sl
    ef54:	ea4f 73e2 	mov.w	r3, r2, asr #31
    ef58:	e9cd 2304 	strd	r2, r3, [sp, #16]
    ef5c:	9807      	ldr	r0, [sp, #28]
    ef5e:	2800      	cmp	r0, #0
    ef60:	d1f2      	bne.n	ef48 <_strtoll_r+0x70>
    ef62:	f04f 38ff 	mov.w	r8, #4294967295
    ef66:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
    ef6a:	4640      	mov	r0, r8
    ef6c:	4649      	mov	r1, r9
    ef6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ef72:	2700      	movs	r7, #0
    ef74:	f002 fd00 	bl	11978 <__aeabi_uldivmod>
    ef78:	4640      	mov	r0, r8
    ef7a:	4649      	mov	r1, r9
    ef7c:	4693      	mov	fp, r2
    ef7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ef82:	f002 fcf9 	bl	11978 <__aeabi_uldivmod>
    ef86:	2200      	movs	r2, #0
    ef88:	2300      	movs	r3, #0
    ef8a:	f8cd b004 	str.w	fp, [sp, #4]
    ef8e:	f8cd a000 	str.w	sl, [sp]
    ef92:	4680      	mov	r8, r0
    ef94:	4689      	mov	r9, r1
    ef96:	1930      	adds	r0, r6, r4
    ef98:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    ef9c:	7840      	ldrb	r0, [r0, #1]
    ef9e:	f010 0f04 	tst.w	r0, #4
    efa2:	d108      	bne.n	efb6 <_strtoll_r+0xde>
    efa4:	f010 0f03 	tst.w	r0, #3
    efa8:	d040      	beq.n	f02c <_strtoll_r+0x154>
    efaa:	f010 0f01 	tst.w	r0, #1
    efae:	bf14      	ite	ne
    efb0:	2137      	movne	r1, #55	; 0x37
    efb2:	2157      	moveq	r1, #87	; 0x57
    efb4:	1a61      	subs	r1, r4, r1
    efb6:	ea83 0b09 	eor.w	fp, r3, r9
    efba:	ea82 0a08 	eor.w	sl, r2, r8
    efbe:	e9cd ab02 	strd	sl, fp, [sp, #8]
    efc2:	f8dd b000 	ldr.w	fp, [sp]
    efc6:	458b      	cmp	fp, r1
    efc8:	dd30      	ble.n	f02c <_strtoll_r+0x154>
    efca:	4590      	cmp	r8, r2
    efcc:	eb79 0003 	sbcs.w	r0, r9, r3
    efd0:	bf2c      	ite	cs
    efd2:	2000      	movcs	r0, #0
    efd4:	2001      	movcc	r0, #1
    efd6:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    efda:	f04f 37ff 	mov.w	r7, #4294967295
    efde:	d122      	bne.n	f026 <_strtoll_r+0x14e>
    efe0:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    efe4:	9805      	ldr	r0, [sp, #20]
    efe6:	9c04      	ldr	r4, [sp, #16]
    efe8:	ea5a 0b0b 	orrs.w	fp, sl, fp
    efec:	f8dd a004 	ldr.w	sl, [sp, #4]
    eff0:	fb02 fc00 	mul.w	ip, r2, r0
    eff4:	bf14      	ite	ne
    eff6:	2000      	movne	r0, #0
    eff8:	2001      	moveq	r0, #1
    effa:	4551      	cmp	r1, sl
    effc:	bfd4      	ite	le
    effe:	2000      	movle	r0, #0
    f000:	f000 0001 	andgt.w	r0, r0, #1
    f004:	fba2 ab04 	umull	sl, fp, r2, r4
    f008:	fb04 cc03 	mla	ip, r4, r3, ip
    f00c:	e9cd ab02 	strd	sl, fp, [sp, #8]
    f010:	b948      	cbnz	r0, f026 <_strtoll_r+0x14e>
    f012:	44e3      	add	fp, ip
    f014:	f8cd b00c 	str.w	fp, [sp, #12]
    f018:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    f01c:	2701      	movs	r7, #1
    f01e:	eb1a 0201 	adds.w	r2, sl, r1
    f022:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    f026:	f815 4b01 	ldrb.w	r4, [r5], #1
    f02a:	e7b4      	b.n	ef96 <_strtoll_r+0xbe>
    f02c:	f1b7 3fff 	cmp.w	r7, #4294967295
    f030:	9807      	ldr	r0, [sp, #28]
    f032:	d017      	beq.n	f064 <_strtoll_r+0x18c>
    f034:	b968      	cbnz	r0, f052 <_strtoll_r+0x17a>
    f036:	9908      	ldr	r1, [sp, #32]
    f038:	b119      	cbz	r1, f042 <_strtoll_r+0x16a>
    f03a:	b93f      	cbnz	r7, f04c <_strtoll_r+0x174>
    f03c:	9806      	ldr	r0, [sp, #24]
    f03e:	9c08      	ldr	r4, [sp, #32]
    f040:	6020      	str	r0, [r4, #0]
    f042:	4619      	mov	r1, r3
    f044:	4610      	mov	r0, r2
    f046:	b00b      	add	sp, #44	; 0x2c
    f048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f04c:	3d01      	subs	r5, #1
    f04e:	9506      	str	r5, [sp, #24]
    f050:	e7f4      	b.n	f03c <_strtoll_r+0x164>
    f052:	4252      	negs	r2, r2
    f054:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    f058:	e7ed      	b.n	f036 <_strtoll_r+0x15e>
    f05a:	f815 4b01 	ldrb.w	r4, [r5], #1
    f05e:	2001      	movs	r0, #1
    f060:	9007      	str	r0, [sp, #28]
    f062:	e755      	b.n	ef10 <_strtoll_r+0x38>
    f064:	b9e8      	cbnz	r0, f0a2 <_strtoll_r+0x1ca>
    f066:	f04f 32ff 	mov.w	r2, #4294967295
    f06a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    f06e:	9c09      	ldr	r4, [sp, #36]	; 0x24
    f070:	2122      	movs	r1, #34	; 0x22
    f072:	6021      	str	r1, [r4, #0]
    f074:	e7df      	b.n	f036 <_strtoll_r+0x15e>
    f076:	782a      	ldrb	r2, [r5, #0]
    f078:	2a78      	cmp	r2, #120	; 0x78
    f07a:	bf14      	ite	ne
    f07c:	2100      	movne	r1, #0
    f07e:	2101      	moveq	r1, #1
    f080:	2a58      	cmp	r2, #88	; 0x58
    f082:	bf14      	ite	ne
    f084:	460a      	movne	r2, r1
    f086:	f041 0201 	orreq.w	r2, r1, #1
    f08a:	2a00      	cmp	r2, #0
    f08c:	f43f af4e 	beq.w	ef2c <_strtoll_r+0x54>
    f090:	786c      	ldrb	r4, [r5, #1]
    f092:	2210      	movs	r2, #16
    f094:	2300      	movs	r3, #0
    f096:	3502      	adds	r5, #2
    f098:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f09c:	f04f 0a10 	mov.w	sl, #16
    f0a0:	e75c      	b.n	ef5c <_strtoll_r+0x84>
    f0a2:	2200      	movs	r2, #0
    f0a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    f0a8:	e7e1      	b.n	f06e <_strtoll_r+0x196>
    f0aa:	f04f 0a08 	mov.w	sl, #8
    f0ae:	f04f 0b00 	mov.w	fp, #0
    f0b2:	e9cd ab04 	strd	sl, fp, [sp, #16]
    f0b6:	f04f 0a08 	mov.w	sl, #8
    f0ba:	e74f      	b.n	ef5c <_strtoll_r+0x84>
    f0bc:	4650      	mov	r0, sl
    f0be:	ea4f 71e0 	mov.w	r1, r0, asr #31
    f0c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f0c6:	e749      	b.n	ef5c <_strtoll_r+0x84>

0000f0c8 <_strtoul_r>:
    f0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f0cc:	f240 1664 	movw	r6, #356	; 0x164
    f0d0:	f2c2 0600 	movt	r6, #8192	; 0x2000
    f0d4:	b083      	sub	sp, #12
    f0d6:	460c      	mov	r4, r1
    f0d8:	4615      	mov	r5, r2
    f0da:	f8d6 a000 	ldr.w	sl, [r6]
    f0de:	4698      	mov	r8, r3
    f0e0:	460f      	mov	r7, r1
    f0e2:	9001      	str	r0, [sp, #4]
    f0e4:	f817 6b01 	ldrb.w	r6, [r7], #1
    f0e8:	eb0a 0306 	add.w	r3, sl, r6
    f0ec:	f893 b001 	ldrb.w	fp, [r3, #1]
    f0f0:	f01b 0b08 	ands.w	fp, fp, #8
    f0f4:	d1f6      	bne.n	f0e4 <_strtoul_r+0x1c>
    f0f6:	2e2d      	cmp	r6, #45	; 0x2d
    f0f8:	d06c      	beq.n	f1d4 <_strtoul_r+0x10c>
    f0fa:	2e2b      	cmp	r6, #43	; 0x2b
    f0fc:	bf08      	it	eq
    f0fe:	f817 6b01 	ldrbeq.w	r6, [r7], #1
    f102:	f1d8 0301 	rsbs	r3, r8, #1
    f106:	bf38      	it	cc
    f108:	2300      	movcc	r3, #0
    f10a:	f1b8 0f10 	cmp.w	r8, #16
    f10e:	bf14      	ite	ne
    f110:	461a      	movne	r2, r3
    f112:	f043 0201 	orreq.w	r2, r3, #1
    f116:	b172      	cbz	r2, f136 <_strtoul_r+0x6e>
    f118:	2e30      	cmp	r6, #48	; 0x30
    f11a:	d060      	beq.n	f1de <_strtoul_r+0x116>
    f11c:	b15b      	cbz	r3, f136 <_strtoul_r+0x6e>
    f11e:	2e30      	cmp	r6, #48	; 0x30
    f120:	bf0c      	ite	eq
    f122:	f04f 0808 	moveq.w	r8, #8
    f126:	f04f 080a 	movne.w	r8, #10
    f12a:	bf0c      	ite	eq
    f12c:	f04f 0907 	moveq.w	r9, #7
    f130:	f04f 0905 	movne.w	r9, #5
    f134:	e005      	b.n	f142 <_strtoul_r+0x7a>
    f136:	f04f 30ff 	mov.w	r0, #4294967295
    f13a:	4641      	mov	r1, r8
    f13c:	f002 fa9e 	bl	1167c <__aeabi_uidivmod>
    f140:	4689      	mov	r9, r1
    f142:	4641      	mov	r1, r8
    f144:	f04f 30ff 	mov.w	r0, #4294967295
    f148:	f002 f96a 	bl	11420 <__aeabi_uidiv>
    f14c:	2100      	movs	r1, #0
    f14e:	4684      	mov	ip, r0
    f150:	4608      	mov	r0, r1
    f152:	eb0a 0206 	add.w	r2, sl, r6
    f156:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    f15a:	7852      	ldrb	r2, [r2, #1]
    f15c:	f012 0f04 	tst.w	r2, #4
    f160:	d108      	bne.n	f174 <_strtoul_r+0xac>
    f162:	f012 0f03 	tst.w	r2, #3
    f166:	d020      	beq.n	f1aa <_strtoul_r+0xe2>
    f168:	f012 0f01 	tst.w	r2, #1
    f16c:	bf14      	ite	ne
    f16e:	2337      	movne	r3, #55	; 0x37
    f170:	2357      	moveq	r3, #87	; 0x57
    f172:	1af3      	subs	r3, r6, r3
    f174:	4598      	cmp	r8, r3
    f176:	dd18      	ble.n	f1aa <_strtoul_r+0xe2>
    f178:	4560      	cmp	r0, ip
    f17a:	bf94      	ite	ls
    f17c:	2200      	movls	r2, #0
    f17e:	2201      	movhi	r2, #1
    f180:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    f184:	f04f 31ff 	mov.w	r1, #4294967295
    f188:	d10c      	bne.n	f1a4 <_strtoul_r+0xdc>
    f18a:	4560      	cmp	r0, ip
    f18c:	bf14      	ite	ne
    f18e:	2200      	movne	r2, #0
    f190:	2201      	moveq	r2, #1
    f192:	454b      	cmp	r3, r9
    f194:	bfd4      	ite	le
    f196:	2200      	movle	r2, #0
    f198:	f002 0201 	andgt.w	r2, r2, #1
    f19c:	b912      	cbnz	r2, f1a4 <_strtoul_r+0xdc>
    f19e:	fb08 3000 	mla	r0, r8, r0, r3
    f1a2:	2101      	movs	r1, #1
    f1a4:	f817 6b01 	ldrb.w	r6, [r7], #1
    f1a8:	e7d3      	b.n	f152 <_strtoul_r+0x8a>
    f1aa:	f1b1 3fff 	cmp.w	r1, #4294967295
    f1ae:	d00c      	beq.n	f1ca <_strtoul_r+0x102>
    f1b0:	f1bb 0f00 	cmp.w	fp, #0
    f1b4:	d107      	bne.n	f1c6 <_strtoul_r+0xfe>
    f1b6:	b10d      	cbz	r5, f1bc <_strtoul_r+0xf4>
    f1b8:	b919      	cbnz	r1, f1c2 <_strtoul_r+0xfa>
    f1ba:	602c      	str	r4, [r5, #0]
    f1bc:	b003      	add	sp, #12
    f1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f1c2:	1e7c      	subs	r4, r7, #1
    f1c4:	e7f9      	b.n	f1ba <_strtoul_r+0xf2>
    f1c6:	4240      	negs	r0, r0
    f1c8:	e7f5      	b.n	f1b6 <_strtoul_r+0xee>
    f1ca:	9a01      	ldr	r2, [sp, #4]
    f1cc:	2322      	movs	r3, #34	; 0x22
    f1ce:	4608      	mov	r0, r1
    f1d0:	6013      	str	r3, [r2, #0]
    f1d2:	e7f0      	b.n	f1b6 <_strtoul_r+0xee>
    f1d4:	f817 6b01 	ldrb.w	r6, [r7], #1
    f1d8:	f04f 0b01 	mov.w	fp, #1
    f1dc:	e791      	b.n	f102 <_strtoul_r+0x3a>
    f1de:	783a      	ldrb	r2, [r7, #0]
    f1e0:	2a78      	cmp	r2, #120	; 0x78
    f1e2:	bf14      	ite	ne
    f1e4:	2100      	movne	r1, #0
    f1e6:	2101      	moveq	r1, #1
    f1e8:	2a58      	cmp	r2, #88	; 0x58
    f1ea:	bf14      	ite	ne
    f1ec:	460a      	movne	r2, r1
    f1ee:	f041 0201 	orreq.w	r2, r1, #1
    f1f2:	2a00      	cmp	r2, #0
    f1f4:	d092      	beq.n	f11c <_strtoul_r+0x54>
    f1f6:	787e      	ldrb	r6, [r7, #1]
    f1f8:	f04f 090f 	mov.w	r9, #15
    f1fc:	3702      	adds	r7, #2
    f1fe:	f04f 0810 	mov.w	r8, #16
    f202:	e79e      	b.n	f142 <_strtoul_r+0x7a>

0000f204 <strtoul>:
    f204:	b410      	push	{r4}
    f206:	f240 046c 	movw	r4, #108	; 0x6c
    f20a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f20e:	468c      	mov	ip, r1
    f210:	4613      	mov	r3, r2
    f212:	4601      	mov	r1, r0
    f214:	4662      	mov	r2, ip
    f216:	6820      	ldr	r0, [r4, #0]
    f218:	bc10      	pop	{r4}
    f21a:	e755      	b.n	f0c8 <_strtoul_r>

0000f21c <_strtoull_r>:
    f21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f220:	f240 1464 	movw	r4, #356	; 0x164
    f224:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f228:	b08b      	sub	sp, #44	; 0x2c
    f22a:	469a      	mov	sl, r3
    f22c:	460d      	mov	r5, r1
    f22e:	6826      	ldr	r6, [r4, #0]
    f230:	9106      	str	r1, [sp, #24]
    f232:	9009      	str	r0, [sp, #36]	; 0x24
    f234:	9207      	str	r2, [sp, #28]
    f236:	f815 4b01 	ldrb.w	r4, [r5], #1
    f23a:	1933      	adds	r3, r6, r4
    f23c:	785b      	ldrb	r3, [r3, #1]
    f23e:	f013 0308 	ands.w	r3, r3, #8
    f242:	d1f8      	bne.n	f236 <_strtoull_r+0x1a>
    f244:	2c2d      	cmp	r4, #45	; 0x2d
    f246:	f000 80a9 	beq.w	f39c <_strtoull_r+0x180>
    f24a:	2c2b      	cmp	r4, #43	; 0x2b
    f24c:	bf08      	it	eq
    f24e:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    f252:	9308      	str	r3, [sp, #32]
    f254:	f1da 0301 	rsbs	r3, sl, #1
    f258:	bf38      	it	cc
    f25a:	2300      	movcc	r3, #0
    f25c:	f1ba 0f10 	cmp.w	sl, #16
    f260:	bf14      	ite	ne
    f262:	461a      	movne	r2, r3
    f264:	f043 0201 	orreq.w	r2, r3, #1
    f268:	b18a      	cbz	r2, f28e <_strtoull_r+0x72>
    f26a:	2c30      	cmp	r4, #48	; 0x30
    f26c:	f000 809b 	beq.w	f3a6 <_strtoull_r+0x18a>
    f270:	2b00      	cmp	r3, #0
    f272:	f000 80b9 	beq.w	f3e8 <_strtoull_r+0x1cc>
    f276:	2c30      	cmp	r4, #48	; 0x30
    f278:	f000 80ad 	beq.w	f3d6 <_strtoull_r+0x1ba>
    f27c:	220a      	movs	r2, #10
    f27e:	2300      	movs	r3, #0
    f280:	f04f 0b05 	mov.w	fp, #5
    f284:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f288:	f04f 0a0a 	mov.w	sl, #10
    f28c:	e00b      	b.n	f2a6 <_strtoull_r+0x8a>
    f28e:	4652      	mov	r2, sl
    f290:	ea4f 73e2 	mov.w	r3, r2, asr #31
    f294:	f04f 30ff 	mov.w	r0, #4294967295
    f298:	f04f 31ff 	mov.w	r1, #4294967295
    f29c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f2a0:	f002 fb6a 	bl	11978 <__aeabi_uldivmod>
    f2a4:	4693      	mov	fp, r2
    f2a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    f2aa:	f04f 30ff 	mov.w	r0, #4294967295
    f2ae:	f04f 31ff 	mov.w	r1, #4294967295
    f2b2:	2700      	movs	r7, #0
    f2b4:	f002 fb60 	bl	11978 <__aeabi_uldivmod>
    f2b8:	2200      	movs	r2, #0
    f2ba:	2300      	movs	r3, #0
    f2bc:	f8cd b004 	str.w	fp, [sp, #4]
    f2c0:	f8cd a000 	str.w	sl, [sp]
    f2c4:	4680      	mov	r8, r0
    f2c6:	4689      	mov	r9, r1
    f2c8:	1930      	adds	r0, r6, r4
    f2ca:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    f2ce:	7840      	ldrb	r0, [r0, #1]
    f2d0:	f010 0f04 	tst.w	r0, #4
    f2d4:	d108      	bne.n	f2e8 <_strtoull_r+0xcc>
    f2d6:	f010 0f03 	tst.w	r0, #3
    f2da:	d040      	beq.n	f35e <_strtoull_r+0x142>
    f2dc:	f010 0f01 	tst.w	r0, #1
    f2e0:	bf14      	ite	ne
    f2e2:	2137      	movne	r1, #55	; 0x37
    f2e4:	2157      	moveq	r1, #87	; 0x57
    f2e6:	1a61      	subs	r1, r4, r1
    f2e8:	ea83 0b09 	eor.w	fp, r3, r9
    f2ec:	ea82 0a08 	eor.w	sl, r2, r8
    f2f0:	e9cd ab02 	strd	sl, fp, [sp, #8]
    f2f4:	f8dd b000 	ldr.w	fp, [sp]
    f2f8:	458b      	cmp	fp, r1
    f2fa:	dd30      	ble.n	f35e <_strtoull_r+0x142>
    f2fc:	4590      	cmp	r8, r2
    f2fe:	eb79 0003 	sbcs.w	r0, r9, r3
    f302:	bf2c      	ite	cs
    f304:	2000      	movcs	r0, #0
    f306:	2001      	movcc	r0, #1
    f308:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    f30c:	f04f 37ff 	mov.w	r7, #4294967295
    f310:	d122      	bne.n	f358 <_strtoull_r+0x13c>
    f312:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    f316:	9805      	ldr	r0, [sp, #20]
    f318:	9c04      	ldr	r4, [sp, #16]
    f31a:	ea5a 0b0b 	orrs.w	fp, sl, fp
    f31e:	f8dd a004 	ldr.w	sl, [sp, #4]
    f322:	fb02 fc00 	mul.w	ip, r2, r0
    f326:	bf14      	ite	ne
    f328:	2000      	movne	r0, #0
    f32a:	2001      	moveq	r0, #1
    f32c:	4551      	cmp	r1, sl
    f32e:	bfd4      	ite	le
    f330:	2000      	movle	r0, #0
    f332:	f000 0001 	andgt.w	r0, r0, #1
    f336:	fba2 ab04 	umull	sl, fp, r2, r4
    f33a:	fb04 cc03 	mla	ip, r4, r3, ip
    f33e:	e9cd ab02 	strd	sl, fp, [sp, #8]
    f342:	b948      	cbnz	r0, f358 <_strtoull_r+0x13c>
    f344:	44e3      	add	fp, ip
    f346:	f8cd b00c 	str.w	fp, [sp, #12]
    f34a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    f34e:	2701      	movs	r7, #1
    f350:	eb1a 0201 	adds.w	r2, sl, r1
    f354:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    f358:	f815 4b01 	ldrb.w	r4, [r5], #1
    f35c:	e7b4      	b.n	f2c8 <_strtoull_r+0xac>
    f35e:	f1b7 3fff 	cmp.w	r7, #4294967295
    f362:	d013      	beq.n	f38c <_strtoull_r+0x170>
    f364:	9908      	ldr	r1, [sp, #32]
    f366:	b969      	cbnz	r1, f384 <_strtoull_r+0x168>
    f368:	9c07      	ldr	r4, [sp, #28]
    f36a:	b11c      	cbz	r4, f374 <_strtoull_r+0x158>
    f36c:	b93f      	cbnz	r7, f37e <_strtoull_r+0x162>
    f36e:	9906      	ldr	r1, [sp, #24]
    f370:	9807      	ldr	r0, [sp, #28]
    f372:	6001      	str	r1, [r0, #0]
    f374:	4619      	mov	r1, r3
    f376:	4610      	mov	r0, r2
    f378:	b00b      	add	sp, #44	; 0x2c
    f37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f37e:	3d01      	subs	r5, #1
    f380:	9506      	str	r5, [sp, #24]
    f382:	e7f4      	b.n	f36e <_strtoull_r+0x152>
    f384:	4252      	negs	r2, r2
    f386:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    f38a:	e7ed      	b.n	f368 <_strtoull_r+0x14c>
    f38c:	9809      	ldr	r0, [sp, #36]	; 0x24
    f38e:	2322      	movs	r3, #34	; 0x22
    f390:	f04f 32ff 	mov.w	r2, #4294967295
    f394:	6003      	str	r3, [r0, #0]
    f396:	f04f 33ff 	mov.w	r3, #4294967295
    f39a:	e7e5      	b.n	f368 <_strtoull_r+0x14c>
    f39c:	f815 4b01 	ldrb.w	r4, [r5], #1
    f3a0:	2001      	movs	r0, #1
    f3a2:	9008      	str	r0, [sp, #32]
    f3a4:	e756      	b.n	f254 <_strtoull_r+0x38>
    f3a6:	782a      	ldrb	r2, [r5, #0]
    f3a8:	2a78      	cmp	r2, #120	; 0x78
    f3aa:	bf14      	ite	ne
    f3ac:	2100      	movne	r1, #0
    f3ae:	2101      	moveq	r1, #1
    f3b0:	2a58      	cmp	r2, #88	; 0x58
    f3b2:	bf14      	ite	ne
    f3b4:	460a      	movne	r2, r1
    f3b6:	f041 0201 	orreq.w	r2, r1, #1
    f3ba:	2a00      	cmp	r2, #0
    f3bc:	f43f af58 	beq.w	f270 <_strtoull_r+0x54>
    f3c0:	786c      	ldrb	r4, [r5, #1]
    f3c2:	2210      	movs	r2, #16
    f3c4:	2300      	movs	r3, #0
    f3c6:	3502      	adds	r5, #2
    f3c8:	f04f 0b0f 	mov.w	fp, #15
    f3cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f3d0:	f04f 0a10 	mov.w	sl, #16
    f3d4:	e767      	b.n	f2a6 <_strtoull_r+0x8a>
    f3d6:	2008      	movs	r0, #8
    f3d8:	2100      	movs	r1, #0
    f3da:	f04f 0b07 	mov.w	fp, #7
    f3de:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f3e2:	f04f 0a08 	mov.w	sl, #8
    f3e6:	e75e      	b.n	f2a6 <_strtoull_r+0x8a>
    f3e8:	4650      	mov	r0, sl
    f3ea:	ea4f 71e0 	mov.w	r1, r0, asr #31
    f3ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f3f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    f3f6:	f04f 30ff 	mov.w	r0, #4294967295
    f3fa:	f04f 31ff 	mov.w	r1, #4294967295
    f3fe:	f002 fabb 	bl	11978 <__aeabi_uldivmod>
    f402:	4693      	mov	fp, r2
    f404:	e74f      	b.n	f2a6 <_strtoull_r+0x8a>
    f406:	bf00      	nop

0000f408 <__sprint_r>:
    f408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f40c:	b085      	sub	sp, #20
    f40e:	4692      	mov	sl, r2
    f410:	460c      	mov	r4, r1
    f412:	9003      	str	r0, [sp, #12]
    f414:	6890      	ldr	r0, [r2, #8]
    f416:	6817      	ldr	r7, [r2, #0]
    f418:	2800      	cmp	r0, #0
    f41a:	f000 8081 	beq.w	f520 <__sprint_r+0x118>
    f41e:	f04f 0900 	mov.w	r9, #0
    f422:	680b      	ldr	r3, [r1, #0]
    f424:	464d      	mov	r5, r9
    f426:	2d00      	cmp	r5, #0
    f428:	d054      	beq.n	f4d4 <__sprint_r+0xcc>
    f42a:	68a6      	ldr	r6, [r4, #8]
    f42c:	42b5      	cmp	r5, r6
    f42e:	46b0      	mov	r8, r6
    f430:	bf3e      	ittt	cc
    f432:	4618      	movcc	r0, r3
    f434:	462e      	movcc	r6, r5
    f436:	46a8      	movcc	r8, r5
    f438:	d33c      	bcc.n	f4b4 <__sprint_r+0xac>
    f43a:	89a0      	ldrh	r0, [r4, #12]
    f43c:	f410 6f90 	tst.w	r0, #1152	; 0x480
    f440:	bf08      	it	eq
    f442:	4618      	moveq	r0, r3
    f444:	d036      	beq.n	f4b4 <__sprint_r+0xac>
    f446:	6962      	ldr	r2, [r4, #20]
    f448:	6921      	ldr	r1, [r4, #16]
    f44a:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    f44e:	1a5b      	subs	r3, r3, r1
    f450:	f103 0c01 	add.w	ip, r3, #1
    f454:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    f458:	44ac      	add	ip, r5
    f45a:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    f45e:	45e3      	cmp	fp, ip
    f460:	465a      	mov	r2, fp
    f462:	bf3c      	itt	cc
    f464:	46e3      	movcc	fp, ip
    f466:	465a      	movcc	r2, fp
    f468:	f410 6f80 	tst.w	r0, #1024	; 0x400
    f46c:	d037      	beq.n	f4de <__sprint_r+0xd6>
    f46e:	4611      	mov	r1, r2
    f470:	9803      	ldr	r0, [sp, #12]
    f472:	9301      	str	r3, [sp, #4]
    f474:	f7fc ff18 	bl	c2a8 <_malloc_r>
    f478:	9b01      	ldr	r3, [sp, #4]
    f47a:	2800      	cmp	r0, #0
    f47c:	d03b      	beq.n	f4f6 <__sprint_r+0xee>
    f47e:	461a      	mov	r2, r3
    f480:	6921      	ldr	r1, [r4, #16]
    f482:	9301      	str	r3, [sp, #4]
    f484:	9002      	str	r0, [sp, #8]
    f486:	f7fd fa65 	bl	c954 <memcpy>
    f48a:	89a2      	ldrh	r2, [r4, #12]
    f48c:	9b01      	ldr	r3, [sp, #4]
    f48e:	f8dd c008 	ldr.w	ip, [sp, #8]
    f492:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    f496:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    f49a:	81a2      	strh	r2, [r4, #12]
    f49c:	462e      	mov	r6, r5
    f49e:	46a8      	mov	r8, r5
    f4a0:	ebc3 020b 	rsb	r2, r3, fp
    f4a4:	eb0c 0003 	add.w	r0, ip, r3
    f4a8:	60a2      	str	r2, [r4, #8]
    f4aa:	f8c4 c010 	str.w	ip, [r4, #16]
    f4ae:	6020      	str	r0, [r4, #0]
    f4b0:	f8c4 b014 	str.w	fp, [r4, #20]
    f4b4:	4642      	mov	r2, r8
    f4b6:	4649      	mov	r1, r9
    f4b8:	f7fd fb14 	bl	cae4 <memmove>
    f4bc:	68a2      	ldr	r2, [r4, #8]
    f4be:	6823      	ldr	r3, [r4, #0]
    f4c0:	1b96      	subs	r6, r2, r6
    f4c2:	60a6      	str	r6, [r4, #8]
    f4c4:	f8da 2008 	ldr.w	r2, [sl, #8]
    f4c8:	4443      	add	r3, r8
    f4ca:	6023      	str	r3, [r4, #0]
    f4cc:	1b55      	subs	r5, r2, r5
    f4ce:	f8ca 5008 	str.w	r5, [sl, #8]
    f4d2:	b1fd      	cbz	r5, f514 <__sprint_r+0x10c>
    f4d4:	f8d7 9000 	ldr.w	r9, [r7]
    f4d8:	687d      	ldr	r5, [r7, #4]
    f4da:	3708      	adds	r7, #8
    f4dc:	e7a3      	b.n	f426 <__sprint_r+0x1e>
    f4de:	9803      	ldr	r0, [sp, #12]
    f4e0:	9301      	str	r3, [sp, #4]
    f4e2:	f7fe f875 	bl	d5d0 <_realloc_r>
    f4e6:	9b01      	ldr	r3, [sp, #4]
    f4e8:	4684      	mov	ip, r0
    f4ea:	2800      	cmp	r0, #0
    f4ec:	d1d6      	bne.n	f49c <__sprint_r+0x94>
    f4ee:	9803      	ldr	r0, [sp, #12]
    f4f0:	6921      	ldr	r1, [r4, #16]
    f4f2:	f7fc fb49 	bl	bb88 <_free_r>
    f4f6:	9a03      	ldr	r2, [sp, #12]
    f4f8:	230c      	movs	r3, #12
    f4fa:	f04f 30ff 	mov.w	r0, #4294967295
    f4fe:	6013      	str	r3, [r2, #0]
    f500:	2300      	movs	r3, #0
    f502:	89a2      	ldrh	r2, [r4, #12]
    f504:	f8ca 3004 	str.w	r3, [sl, #4]
    f508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    f50c:	f8ca 3008 	str.w	r3, [sl, #8]
    f510:	81a2      	strh	r2, [r4, #12]
    f512:	e002      	b.n	f51a <__sprint_r+0x112>
    f514:	4628      	mov	r0, r5
    f516:	f8ca 5004 	str.w	r5, [sl, #4]
    f51a:	b005      	add	sp, #20
    f51c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f520:	6050      	str	r0, [r2, #4]
    f522:	e7fa      	b.n	f51a <__sprint_r+0x112>

0000f524 <_svfprintf_r>:
    f524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f528:	b0c5      	sub	sp, #276	; 0x114
    f52a:	460e      	mov	r6, r1
    f52c:	469a      	mov	sl, r3
    f52e:	4615      	mov	r5, r2
    f530:	9009      	str	r0, [sp, #36]	; 0x24
    f532:	f7fc fe07 	bl	c144 <_localeconv_r>
    f536:	89b3      	ldrh	r3, [r6, #12]
    f538:	f013 0f80 	tst.w	r3, #128	; 0x80
    f53c:	6800      	ldr	r0, [r0, #0]
    f53e:	901b      	str	r0, [sp, #108]	; 0x6c
    f540:	d003      	beq.n	f54a <_svfprintf_r+0x26>
    f542:	6933      	ldr	r3, [r6, #16]
    f544:	2b00      	cmp	r3, #0
    f546:	f001 808c 	beq.w	10662 <RAM_SIZE+0x662>
    f54a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    f54e:	46b3      	mov	fp, r6
    f550:	464c      	mov	r4, r9
    f552:	2200      	movs	r2, #0
    f554:	9210      	str	r2, [sp, #64]	; 0x40
    f556:	2300      	movs	r3, #0
    f558:	9218      	str	r2, [sp, #96]	; 0x60
    f55a:	9217      	str	r2, [sp, #92]	; 0x5c
    f55c:	921a      	str	r2, [sp, #104]	; 0x68
    f55e:	920d      	str	r2, [sp, #52]	; 0x34
    f560:	aa2d      	add	r2, sp, #180	; 0xb4
    f562:	9319      	str	r3, [sp, #100]	; 0x64
    f564:	3228      	adds	r2, #40	; 0x28
    f566:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    f56a:	9216      	str	r2, [sp, #88]	; 0x58
    f56c:	9307      	str	r3, [sp, #28]
    f56e:	2300      	movs	r3, #0
    f570:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    f574:	9338      	str	r3, [sp, #224]	; 0xe0
    f576:	9339      	str	r3, [sp, #228]	; 0xe4
    f578:	782b      	ldrb	r3, [r5, #0]
    f57a:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    f57e:	bf18      	it	ne
    f580:	2201      	movne	r2, #1
    f582:	2b00      	cmp	r3, #0
    f584:	bf0c      	ite	eq
    f586:	2200      	moveq	r2, #0
    f588:	f002 0201 	andne.w	r2, r2, #1
    f58c:	b302      	cbz	r2, f5d0 <_svfprintf_r+0xac>
    f58e:	462e      	mov	r6, r5
    f590:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    f594:	1e1a      	subs	r2, r3, #0
    f596:	bf18      	it	ne
    f598:	2201      	movne	r2, #1
    f59a:	2b25      	cmp	r3, #37	; 0x25
    f59c:	bf0c      	ite	eq
    f59e:	2200      	moveq	r2, #0
    f5a0:	f002 0201 	andne.w	r2, r2, #1
    f5a4:	2a00      	cmp	r2, #0
    f5a6:	d1f3      	bne.n	f590 <_svfprintf_r+0x6c>
    f5a8:	1b77      	subs	r7, r6, r5
    f5aa:	bf08      	it	eq
    f5ac:	4635      	moveq	r5, r6
    f5ae:	d00f      	beq.n	f5d0 <_svfprintf_r+0xac>
    f5b0:	6067      	str	r7, [r4, #4]
    f5b2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f5b4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f5b6:	3301      	adds	r3, #1
    f5b8:	6025      	str	r5, [r4, #0]
    f5ba:	19d2      	adds	r2, r2, r7
    f5bc:	2b07      	cmp	r3, #7
    f5be:	9239      	str	r2, [sp, #228]	; 0xe4
    f5c0:	9338      	str	r3, [sp, #224]	; 0xe0
    f5c2:	dc79      	bgt.n	f6b8 <_svfprintf_r+0x194>
    f5c4:	3408      	adds	r4, #8
    f5c6:	980d      	ldr	r0, [sp, #52]	; 0x34
    f5c8:	4635      	mov	r5, r6
    f5ca:	19c0      	adds	r0, r0, r7
    f5cc:	900d      	str	r0, [sp, #52]	; 0x34
    f5ce:	7833      	ldrb	r3, [r6, #0]
    f5d0:	2b00      	cmp	r3, #0
    f5d2:	f000 8737 	beq.w	10444 <RAM_SIZE+0x444>
    f5d6:	2100      	movs	r1, #0
    f5d8:	f04f 0200 	mov.w	r2, #0
    f5dc:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    f5e0:	1c6b      	adds	r3, r5, #1
    f5e2:	910c      	str	r1, [sp, #48]	; 0x30
    f5e4:	f04f 38ff 	mov.w	r8, #4294967295
    f5e8:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    f5ec:	468a      	mov	sl, r1
    f5ee:	786a      	ldrb	r2, [r5, #1]
    f5f0:	202b      	movs	r0, #43	; 0x2b
    f5f2:	f04f 0c20 	mov.w	ip, #32
    f5f6:	1c5d      	adds	r5, r3, #1
    f5f8:	f1a2 0320 	sub.w	r3, r2, #32
    f5fc:	2b58      	cmp	r3, #88	; 0x58
    f5fe:	f200 8219 	bhi.w	fa34 <_svfprintf_r+0x510>
    f602:	e8df f013 	tbh	[pc, r3, lsl #1]
    f606:	0229      	.short	0x0229
    f608:	02170217 	.word	0x02170217
    f60c:	02170235 	.word	0x02170235
    f610:	02170217 	.word	0x02170217
    f614:	02170217 	.word	0x02170217
    f618:	023c0217 	.word	0x023c0217
    f61c:	02170248 	.word	0x02170248
    f620:	02cf02c8 	.word	0x02cf02c8
    f624:	02ef0217 	.word	0x02ef0217
    f628:	02f602f6 	.word	0x02f602f6
    f62c:	02f602f6 	.word	0x02f602f6
    f630:	02f602f6 	.word	0x02f602f6
    f634:	02f602f6 	.word	0x02f602f6
    f638:	021702f6 	.word	0x021702f6
    f63c:	02170217 	.word	0x02170217
    f640:	02170217 	.word	0x02170217
    f644:	02170217 	.word	0x02170217
    f648:	02170217 	.word	0x02170217
    f64c:	024f0217 	.word	0x024f0217
    f650:	02170288 	.word	0x02170288
    f654:	02170288 	.word	0x02170288
    f658:	02170217 	.word	0x02170217
    f65c:	02c10217 	.word	0x02c10217
    f660:	02170217 	.word	0x02170217
    f664:	021703ee 	.word	0x021703ee
    f668:	02170217 	.word	0x02170217
    f66c:	02170217 	.word	0x02170217
    f670:	02170393 	.word	0x02170393
    f674:	03ad0217 	.word	0x03ad0217
    f678:	02170217 	.word	0x02170217
    f67c:	02170217 	.word	0x02170217
    f680:	02170217 	.word	0x02170217
    f684:	02170217 	.word	0x02170217
    f688:	02170217 	.word	0x02170217
    f68c:	03d803c7 	.word	0x03d803c7
    f690:	02880288 	.word	0x02880288
    f694:	030b0288 	.word	0x030b0288
    f698:	021703d8 	.word	0x021703d8
    f69c:	030f0217 	.word	0x030f0217
    f6a0:	03190217 	.word	0x03190217
    f6a4:	033e0329 	.word	0x033e0329
    f6a8:	0217038c 	.word	0x0217038c
    f6ac:	02170359 	.word	0x02170359
    f6b0:	02170384 	.word	0x02170384
    f6b4:	00ea0217 	.word	0x00ea0217
    f6b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    f6ba:	4659      	mov	r1, fp
    f6bc:	aa37      	add	r2, sp, #220	; 0xdc
    f6be:	f7ff fea3 	bl	f408 <__sprint_r>
    f6c2:	2800      	cmp	r0, #0
    f6c4:	d17c      	bne.n	f7c0 <_svfprintf_r+0x29c>
    f6c6:	464c      	mov	r4, r9
    f6c8:	e77d      	b.n	f5c6 <_svfprintf_r+0xa2>
    f6ca:	9918      	ldr	r1, [sp, #96]	; 0x60
    f6cc:	2901      	cmp	r1, #1
    f6ce:	f340 8452 	ble.w	ff76 <_svfprintf_r+0xa52>
    f6d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    f6d4:	2301      	movs	r3, #1
    f6d6:	6063      	str	r3, [r4, #4]
    f6d8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f6da:	6022      	str	r2, [r4, #0]
    f6dc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f6de:	3301      	adds	r3, #1
    f6e0:	9338      	str	r3, [sp, #224]	; 0xe0
    f6e2:	3201      	adds	r2, #1
    f6e4:	2b07      	cmp	r3, #7
    f6e6:	9239      	str	r2, [sp, #228]	; 0xe4
    f6e8:	f300 8596 	bgt.w	10218 <RAM_SIZE+0x218>
    f6ec:	3408      	adds	r4, #8
    f6ee:	2301      	movs	r3, #1
    f6f0:	6063      	str	r3, [r4, #4]
    f6f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f6f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f6f6:	3301      	adds	r3, #1
    f6f8:	981b      	ldr	r0, [sp, #108]	; 0x6c
    f6fa:	3201      	adds	r2, #1
    f6fc:	2b07      	cmp	r3, #7
    f6fe:	9239      	str	r2, [sp, #228]	; 0xe4
    f700:	6020      	str	r0, [r4, #0]
    f702:	9338      	str	r3, [sp, #224]	; 0xe0
    f704:	f300 857d 	bgt.w	10202 <RAM_SIZE+0x202>
    f708:	3408      	adds	r4, #8
    f70a:	9810      	ldr	r0, [sp, #64]	; 0x40
    f70c:	2200      	movs	r2, #0
    f70e:	2300      	movs	r3, #0
    f710:	9919      	ldr	r1, [sp, #100]	; 0x64
    f712:	f002 f819 	bl	11748 <__aeabi_dcmpeq>
    f716:	2800      	cmp	r0, #0
    f718:	f040 8503 	bne.w	10122 <RAM_SIZE+0x122>
    f71c:	9918      	ldr	r1, [sp, #96]	; 0x60
    f71e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    f720:	1e4a      	subs	r2, r1, #1
    f722:	6062      	str	r2, [r4, #4]
    f724:	1c59      	adds	r1, r3, #1
    f726:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f728:	6021      	str	r1, [r4, #0]
    f72a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    f72c:	3301      	adds	r3, #1
    f72e:	9338      	str	r3, [sp, #224]	; 0xe0
    f730:	188a      	adds	r2, r1, r2
    f732:	2b07      	cmp	r3, #7
    f734:	9239      	str	r2, [sp, #228]	; 0xe4
    f736:	f300 842f 	bgt.w	ff98 <_svfprintf_r+0xa74>
    f73a:	3408      	adds	r4, #8
    f73c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    f73e:	981a      	ldr	r0, [sp, #104]	; 0x68
    f740:	6062      	str	r2, [r4, #4]
    f742:	aa3e      	add	r2, sp, #248	; 0xf8
    f744:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f746:	6022      	str	r2, [r4, #0]
    f748:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f74a:	3301      	adds	r3, #1
    f74c:	9338      	str	r3, [sp, #224]	; 0xe0
    f74e:	1812      	adds	r2, r2, r0
    f750:	2b07      	cmp	r3, #7
    f752:	9239      	str	r2, [sp, #228]	; 0xe4
    f754:	f300 814f 	bgt.w	f9f6 <_svfprintf_r+0x4d2>
    f758:	f104 0308 	add.w	r3, r4, #8
    f75c:	f01a 0f04 	tst.w	sl, #4
    f760:	f000 8156 	beq.w	fa10 <_svfprintf_r+0x4ec>
    f764:	990c      	ldr	r1, [sp, #48]	; 0x30
    f766:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    f768:	1a8e      	subs	r6, r1, r2
    f76a:	2e00      	cmp	r6, #0
    f76c:	f340 8150 	ble.w	fa10 <_svfprintf_r+0x4ec>
    f770:	2e10      	cmp	r6, #16
    f772:	f642 07d8 	movw	r7, #10456	; 0x28d8
    f776:	bfd8      	it	le
    f778:	f2c0 0701 	movtle	r7, #1
    f77c:	f340 83de 	ble.w	ff3c <_svfprintf_r+0xa18>
    f780:	2410      	movs	r4, #16
    f782:	f2c0 0701 	movt	r7, #1
    f786:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    f78a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    f78e:	e003      	b.n	f798 <_svfprintf_r+0x274>
    f790:	3e10      	subs	r6, #16
    f792:	2e10      	cmp	r6, #16
    f794:	f340 83d2 	ble.w	ff3c <_svfprintf_r+0xa18>
    f798:	605c      	str	r4, [r3, #4]
    f79a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    f79c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    f79e:	3201      	adds	r2, #1
    f7a0:	601f      	str	r7, [r3, #0]
    f7a2:	3110      	adds	r1, #16
    f7a4:	2a07      	cmp	r2, #7
    f7a6:	9139      	str	r1, [sp, #228]	; 0xe4
    f7a8:	f103 0308 	add.w	r3, r3, #8
    f7ac:	9238      	str	r2, [sp, #224]	; 0xe0
    f7ae:	ddef      	ble.n	f790 <_svfprintf_r+0x26c>
    f7b0:	4650      	mov	r0, sl
    f7b2:	4659      	mov	r1, fp
    f7b4:	4642      	mov	r2, r8
    f7b6:	f7ff fe27 	bl	f408 <__sprint_r>
    f7ba:	464b      	mov	r3, r9
    f7bc:	2800      	cmp	r0, #0
    f7be:	d0e7      	beq.n	f790 <_svfprintf_r+0x26c>
    f7c0:	465e      	mov	r6, fp
    f7c2:	89b3      	ldrh	r3, [r6, #12]
    f7c4:	980d      	ldr	r0, [sp, #52]	; 0x34
    f7c6:	f013 0f40 	tst.w	r3, #64	; 0x40
    f7ca:	bf18      	it	ne
    f7cc:	f04f 30ff 	movne.w	r0, #4294967295
    f7d0:	900d      	str	r0, [sp, #52]	; 0x34
    f7d2:	980d      	ldr	r0, [sp, #52]	; 0x34
    f7d4:	b045      	add	sp, #276	; 0x114
    f7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f7da:	f01a 0f20 	tst.w	sl, #32
    f7de:	f242 509c 	movw	r0, #9628	; 0x259c
    f7e2:	f2c0 0001 	movt	r0, #1
    f7e6:	9214      	str	r2, [sp, #80]	; 0x50
    f7e8:	9017      	str	r0, [sp, #92]	; 0x5c
    f7ea:	f000 82c3 	beq.w	fd74 <_svfprintf_r+0x850>
    f7ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    f7f0:	1dcb      	adds	r3, r1, #7
    f7f2:	f023 0307 	bic.w	r3, r3, #7
    f7f6:	f103 0208 	add.w	r2, r3, #8
    f7fa:	920a      	str	r2, [sp, #40]	; 0x28
    f7fc:	e9d3 6700 	ldrd	r6, r7, [r3]
    f800:	ea56 0107 	orrs.w	r1, r6, r7
    f804:	bf0c      	ite	eq
    f806:	2200      	moveq	r2, #0
    f808:	2201      	movne	r2, #1
    f80a:	ea1a 0f02 	tst.w	sl, r2
    f80e:	f040 84bc 	bne.w	1018a <RAM_SIZE+0x18a>
    f812:	2302      	movs	r3, #2
    f814:	f04f 0100 	mov.w	r1, #0
    f818:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    f81c:	f1b8 0f00 	cmp.w	r8, #0
    f820:	bfa8      	it	ge
    f822:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    f826:	f1b8 0f00 	cmp.w	r8, #0
    f82a:	bf18      	it	ne
    f82c:	f042 0201 	orrne.w	r2, r2, #1
    f830:	2a00      	cmp	r2, #0
    f832:	f000 8160 	beq.w	faf6 <_svfprintf_r+0x5d2>
    f836:	2b01      	cmp	r3, #1
    f838:	f000 8434 	beq.w	100a4 <RAM_SIZE+0xa4>
    f83c:	2b02      	cmp	r3, #2
    f83e:	f000 8417 	beq.w	10070 <RAM_SIZE+0x70>
    f842:	9916      	ldr	r1, [sp, #88]	; 0x58
    f844:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    f848:	9111      	str	r1, [sp, #68]	; 0x44
    f84a:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    f84e:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    f852:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    f856:	f006 0007 	and.w	r0, r6, #7
    f85a:	4667      	mov	r7, ip
    f85c:	4646      	mov	r6, r8
    f85e:	3030      	adds	r0, #48	; 0x30
    f860:	ea56 0207 	orrs.w	r2, r6, r7
    f864:	f801 0d01 	strb.w	r0, [r1, #-1]!
    f868:	d1ef      	bne.n	f84a <_svfprintf_r+0x326>
    f86a:	f01a 0f01 	tst.w	sl, #1
    f86e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    f872:	9111      	str	r1, [sp, #68]	; 0x44
    f874:	f040 84db 	bne.w	1022e <RAM_SIZE+0x22e>
    f878:	9b16      	ldr	r3, [sp, #88]	; 0x58
    f87a:	1a5b      	subs	r3, r3, r1
    f87c:	930e      	str	r3, [sp, #56]	; 0x38
    f87e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    f880:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    f884:	4543      	cmp	r3, r8
    f886:	bfb8      	it	lt
    f888:	4643      	movlt	r3, r8
    f88a:	930b      	str	r3, [sp, #44]	; 0x2c
    f88c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    f890:	b113      	cbz	r3, f898 <_svfprintf_r+0x374>
    f892:	990b      	ldr	r1, [sp, #44]	; 0x2c
    f894:	3101      	adds	r1, #1
    f896:	910b      	str	r1, [sp, #44]	; 0x2c
    f898:	f01a 0202 	ands.w	r2, sl, #2
    f89c:	9213      	str	r2, [sp, #76]	; 0x4c
    f89e:	d002      	beq.n	f8a6 <_svfprintf_r+0x382>
    f8a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    f8a2:	3302      	adds	r3, #2
    f8a4:	930b      	str	r3, [sp, #44]	; 0x2c
    f8a6:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    f8aa:	9012      	str	r0, [sp, #72]	; 0x48
    f8ac:	d138      	bne.n	f920 <_svfprintf_r+0x3fc>
    f8ae:	990c      	ldr	r1, [sp, #48]	; 0x30
    f8b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    f8b2:	1a8e      	subs	r6, r1, r2
    f8b4:	2e00      	cmp	r6, #0
    f8b6:	dd33      	ble.n	f920 <_svfprintf_r+0x3fc>
    f8b8:	2e10      	cmp	r6, #16
    f8ba:	f642 07d8 	movw	r7, #10456	; 0x28d8
    f8be:	bfd8      	it	le
    f8c0:	f2c0 0701 	movtle	r7, #1
    f8c4:	dd20      	ble.n	f908 <_svfprintf_r+0x3e4>
    f8c6:	f04f 0810 	mov.w	r8, #16
    f8ca:	f2c0 0701 	movt	r7, #1
    f8ce:	e002      	b.n	f8d6 <_svfprintf_r+0x3b2>
    f8d0:	3e10      	subs	r6, #16
    f8d2:	2e10      	cmp	r6, #16
    f8d4:	dd18      	ble.n	f908 <_svfprintf_r+0x3e4>
    f8d6:	f8c4 8004 	str.w	r8, [r4, #4]
    f8da:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f8dc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f8de:	3301      	adds	r3, #1
    f8e0:	6027      	str	r7, [r4, #0]
    f8e2:	3210      	adds	r2, #16
    f8e4:	2b07      	cmp	r3, #7
    f8e6:	9239      	str	r2, [sp, #228]	; 0xe4
    f8e8:	f104 0408 	add.w	r4, r4, #8
    f8ec:	9338      	str	r3, [sp, #224]	; 0xe0
    f8ee:	ddef      	ble.n	f8d0 <_svfprintf_r+0x3ac>
    f8f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    f8f2:	4659      	mov	r1, fp
    f8f4:	aa37      	add	r2, sp, #220	; 0xdc
    f8f6:	464c      	mov	r4, r9
    f8f8:	f7ff fd86 	bl	f408 <__sprint_r>
    f8fc:	2800      	cmp	r0, #0
    f8fe:	f47f af5f 	bne.w	f7c0 <_svfprintf_r+0x29c>
    f902:	3e10      	subs	r6, #16
    f904:	2e10      	cmp	r6, #16
    f906:	dce6      	bgt.n	f8d6 <_svfprintf_r+0x3b2>
    f908:	6066      	str	r6, [r4, #4]
    f90a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f90c:	6027      	str	r7, [r4, #0]
    f90e:	1c5a      	adds	r2, r3, #1
    f910:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    f912:	9238      	str	r2, [sp, #224]	; 0xe0
    f914:	199b      	adds	r3, r3, r6
    f916:	2a07      	cmp	r2, #7
    f918:	9339      	str	r3, [sp, #228]	; 0xe4
    f91a:	f300 83f7 	bgt.w	1010c <RAM_SIZE+0x10c>
    f91e:	3408      	adds	r4, #8
    f920:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    f924:	b173      	cbz	r3, f944 <_svfprintf_r+0x420>
    f926:	2301      	movs	r3, #1
    f928:	6063      	str	r3, [r4, #4]
    f92a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f92c:	aa43      	add	r2, sp, #268	; 0x10c
    f92e:	3203      	adds	r2, #3
    f930:	6022      	str	r2, [r4, #0]
    f932:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f934:	3301      	adds	r3, #1
    f936:	9338      	str	r3, [sp, #224]	; 0xe0
    f938:	3201      	adds	r2, #1
    f93a:	2b07      	cmp	r3, #7
    f93c:	9239      	str	r2, [sp, #228]	; 0xe4
    f93e:	f300 8340 	bgt.w	ffc2 <_svfprintf_r+0xa9e>
    f942:	3408      	adds	r4, #8
    f944:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    f946:	b16b      	cbz	r3, f964 <_svfprintf_r+0x440>
    f948:	2302      	movs	r3, #2
    f94a:	6063      	str	r3, [r4, #4]
    f94c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f94e:	aa43      	add	r2, sp, #268	; 0x10c
    f950:	6022      	str	r2, [r4, #0]
    f952:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f954:	3301      	adds	r3, #1
    f956:	9338      	str	r3, [sp, #224]	; 0xe0
    f958:	3202      	adds	r2, #2
    f95a:	2b07      	cmp	r3, #7
    f95c:	9239      	str	r2, [sp, #228]	; 0xe4
    f95e:	f300 833a 	bgt.w	ffd6 <_svfprintf_r+0xab2>
    f962:	3408      	adds	r4, #8
    f964:	9812      	ldr	r0, [sp, #72]	; 0x48
    f966:	2880      	cmp	r0, #128	; 0x80
    f968:	f000 82b2 	beq.w	fed0 <_svfprintf_r+0x9ac>
    f96c:	9815      	ldr	r0, [sp, #84]	; 0x54
    f96e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    f970:	1ac6      	subs	r6, r0, r3
    f972:	2e00      	cmp	r6, #0
    f974:	dd2e      	ble.n	f9d4 <_svfprintf_r+0x4b0>
    f976:	2e10      	cmp	r6, #16
    f978:	4fa7      	ldr	r7, [pc, #668]	; (fc18 <_svfprintf_r+0x6f4>)
    f97a:	bfc8      	it	gt
    f97c:	f04f 0810 	movgt.w	r8, #16
    f980:	dc03      	bgt.n	f98a <_svfprintf_r+0x466>
    f982:	e01b      	b.n	f9bc <_svfprintf_r+0x498>
    f984:	3e10      	subs	r6, #16
    f986:	2e10      	cmp	r6, #16
    f988:	dd18      	ble.n	f9bc <_svfprintf_r+0x498>
    f98a:	f8c4 8004 	str.w	r8, [r4, #4]
    f98e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f990:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f992:	3301      	adds	r3, #1
    f994:	6027      	str	r7, [r4, #0]
    f996:	3210      	adds	r2, #16
    f998:	2b07      	cmp	r3, #7
    f99a:	9239      	str	r2, [sp, #228]	; 0xe4
    f99c:	f104 0408 	add.w	r4, r4, #8
    f9a0:	9338      	str	r3, [sp, #224]	; 0xe0
    f9a2:	ddef      	ble.n	f984 <_svfprintf_r+0x460>
    f9a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    f9a6:	4659      	mov	r1, fp
    f9a8:	aa37      	add	r2, sp, #220	; 0xdc
    f9aa:	464c      	mov	r4, r9
    f9ac:	f7ff fd2c 	bl	f408 <__sprint_r>
    f9b0:	2800      	cmp	r0, #0
    f9b2:	f47f af05 	bne.w	f7c0 <_svfprintf_r+0x29c>
    f9b6:	3e10      	subs	r6, #16
    f9b8:	2e10      	cmp	r6, #16
    f9ba:	dce6      	bgt.n	f98a <_svfprintf_r+0x466>
    f9bc:	6066      	str	r6, [r4, #4]
    f9be:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f9c0:	6027      	str	r7, [r4, #0]
    f9c2:	1c5a      	adds	r2, r3, #1
    f9c4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    f9c6:	9238      	str	r2, [sp, #224]	; 0xe0
    f9c8:	199b      	adds	r3, r3, r6
    f9ca:	2a07      	cmp	r2, #7
    f9cc:	9339      	str	r3, [sp, #228]	; 0xe4
    f9ce:	f300 82ee 	bgt.w	ffae <_svfprintf_r+0xa8a>
    f9d2:	3408      	adds	r4, #8
    f9d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
    f9d8:	f040 8219 	bne.w	fe0e <_svfprintf_r+0x8ea>
    f9dc:	990e      	ldr	r1, [sp, #56]	; 0x38
    f9de:	9a11      	ldr	r2, [sp, #68]	; 0x44
    f9e0:	6061      	str	r1, [r4, #4]
    f9e2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    f9e4:	6022      	str	r2, [r4, #0]
    f9e6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    f9e8:	3301      	adds	r3, #1
    f9ea:	9338      	str	r3, [sp, #224]	; 0xe0
    f9ec:	1852      	adds	r2, r2, r1
    f9ee:	2b07      	cmp	r3, #7
    f9f0:	9239      	str	r2, [sp, #228]	; 0xe4
    f9f2:	f77f aeb1 	ble.w	f758 <_svfprintf_r+0x234>
    f9f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    f9f8:	4659      	mov	r1, fp
    f9fa:	aa37      	add	r2, sp, #220	; 0xdc
    f9fc:	f7ff fd04 	bl	f408 <__sprint_r>
    fa00:	2800      	cmp	r0, #0
    fa02:	f47f aedd 	bne.w	f7c0 <_svfprintf_r+0x29c>
    fa06:	f01a 0f04 	tst.w	sl, #4
    fa0a:	464b      	mov	r3, r9
    fa0c:	f47f aeaa 	bne.w	f764 <_svfprintf_r+0x240>
    fa10:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    fa12:	980d      	ldr	r0, [sp, #52]	; 0x34
    fa14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fa16:	990c      	ldr	r1, [sp, #48]	; 0x30
    fa18:	428a      	cmp	r2, r1
    fa1a:	bfac      	ite	ge
    fa1c:	1880      	addge	r0, r0, r2
    fa1e:	1840      	addlt	r0, r0, r1
    fa20:	900d      	str	r0, [sp, #52]	; 0x34
    fa22:	2b00      	cmp	r3, #0
    fa24:	f040 829e 	bne.w	ff64 <_svfprintf_r+0xa40>
    fa28:	2300      	movs	r3, #0
    fa2a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    fa2e:	9338      	str	r3, [sp, #224]	; 0xe0
    fa30:	464c      	mov	r4, r9
    fa32:	e5a1      	b.n	f578 <_svfprintf_r+0x54>
    fa34:	9214      	str	r2, [sp, #80]	; 0x50
    fa36:	2a00      	cmp	r2, #0
    fa38:	f000 8504 	beq.w	10444 <RAM_SIZE+0x444>
    fa3c:	2001      	movs	r0, #1
    fa3e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    fa42:	f04f 0100 	mov.w	r1, #0
    fa46:	aa2d      	add	r2, sp, #180	; 0xb4
    fa48:	900b      	str	r0, [sp, #44]	; 0x2c
    fa4a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    fa4e:	9211      	str	r2, [sp, #68]	; 0x44
    fa50:	900e      	str	r0, [sp, #56]	; 0x38
    fa52:	2100      	movs	r1, #0
    fa54:	9115      	str	r1, [sp, #84]	; 0x54
    fa56:	e71f      	b.n	f898 <_svfprintf_r+0x374>
    fa58:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    fa5c:	2b00      	cmp	r3, #0
    fa5e:	f040 840c 	bne.w	1027a <RAM_SIZE+0x27a>
    fa62:	990a      	ldr	r1, [sp, #40]	; 0x28
    fa64:	462b      	mov	r3, r5
    fa66:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    fa6a:	782a      	ldrb	r2, [r5, #0]
    fa6c:	910a      	str	r1, [sp, #40]	; 0x28
    fa6e:	e5c2      	b.n	f5f6 <_svfprintf_r+0xd2>
    fa70:	990a      	ldr	r1, [sp, #40]	; 0x28
    fa72:	f04a 0a01 	orr.w	sl, sl, #1
    fa76:	782a      	ldrb	r2, [r5, #0]
    fa78:	462b      	mov	r3, r5
    fa7a:	910a      	str	r1, [sp, #40]	; 0x28
    fa7c:	e5bb      	b.n	f5f6 <_svfprintf_r+0xd2>
    fa7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    fa80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fa82:	681b      	ldr	r3, [r3, #0]
    fa84:	1d11      	adds	r1, r2, #4
    fa86:	2b00      	cmp	r3, #0
    fa88:	930c      	str	r3, [sp, #48]	; 0x30
    fa8a:	f2c0 85b2 	blt.w	105f2 <RAM_SIZE+0x5f2>
    fa8e:	782a      	ldrb	r2, [r5, #0]
    fa90:	462b      	mov	r3, r5
    fa92:	910a      	str	r1, [sp, #40]	; 0x28
    fa94:	e5af      	b.n	f5f6 <_svfprintf_r+0xd2>
    fa96:	990a      	ldr	r1, [sp, #40]	; 0x28
    fa98:	462b      	mov	r3, r5
    fa9a:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    fa9e:	782a      	ldrb	r2, [r5, #0]
    faa0:	910a      	str	r1, [sp, #40]	; 0x28
    faa2:	e5a8      	b.n	f5f6 <_svfprintf_r+0xd2>
    faa4:	f04a 0a10 	orr.w	sl, sl, #16
    faa8:	9214      	str	r2, [sp, #80]	; 0x50
    faaa:	f01a 0f20 	tst.w	sl, #32
    faae:	f000 8187 	beq.w	fdc0 <_svfprintf_r+0x89c>
    fab2:	980a      	ldr	r0, [sp, #40]	; 0x28
    fab4:	1dc3      	adds	r3, r0, #7
    fab6:	f023 0307 	bic.w	r3, r3, #7
    faba:	f103 0108 	add.w	r1, r3, #8
    fabe:	910a      	str	r1, [sp, #40]	; 0x28
    fac0:	e9d3 6700 	ldrd	r6, r7, [r3]
    fac4:	2e00      	cmp	r6, #0
    fac6:	f177 0000 	sbcs.w	r0, r7, #0
    faca:	f2c0 8376 	blt.w	101ba <RAM_SIZE+0x1ba>
    face:	ea56 0107 	orrs.w	r1, r6, r7
    fad2:	f04f 0301 	mov.w	r3, #1
    fad6:	bf0c      	ite	eq
    fad8:	2200      	moveq	r2, #0
    fada:	2201      	movne	r2, #1
    fadc:	f1b8 0f00 	cmp.w	r8, #0
    fae0:	bfa8      	it	ge
    fae2:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    fae6:	f1b8 0f00 	cmp.w	r8, #0
    faea:	bf18      	it	ne
    faec:	f042 0201 	orrne.w	r2, r2, #1
    faf0:	2a00      	cmp	r2, #0
    faf2:	f47f aea0 	bne.w	f836 <_svfprintf_r+0x312>
    faf6:	2b00      	cmp	r3, #0
    faf8:	f040 81e5 	bne.w	fec6 <_svfprintf_r+0x9a2>
    fafc:	f01a 0f01 	tst.w	sl, #1
    fb00:	f000 81e1 	beq.w	fec6 <_svfprintf_r+0x9a2>
    fb04:	2330      	movs	r3, #48	; 0x30
    fb06:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    fb0a:	ab2d      	add	r3, sp, #180	; 0xb4
    fb0c:	2001      	movs	r0, #1
    fb0e:	3327      	adds	r3, #39	; 0x27
    fb10:	900e      	str	r0, [sp, #56]	; 0x38
    fb12:	9311      	str	r3, [sp, #68]	; 0x44
    fb14:	e6b3      	b.n	f87e <_svfprintf_r+0x35a>
    fb16:	f01a 0f08 	tst.w	sl, #8
    fb1a:	9214      	str	r2, [sp, #80]	; 0x50
    fb1c:	f000 83bf 	beq.w	1029e <RAM_SIZE+0x29e>
    fb20:	980a      	ldr	r0, [sp, #40]	; 0x28
    fb22:	1dc3      	adds	r3, r0, #7
    fb24:	f023 0307 	bic.w	r3, r3, #7
    fb28:	f103 0108 	add.w	r1, r3, #8
    fb2c:	910a      	str	r1, [sp, #40]	; 0x28
    fb2e:	685e      	ldr	r6, [r3, #4]
    fb30:	681f      	ldr	r7, [r3, #0]
    fb32:	9619      	str	r6, [sp, #100]	; 0x64
    fb34:	9710      	str	r7, [sp, #64]	; 0x40
    fb36:	4638      	mov	r0, r7
    fb38:	4631      	mov	r1, r6
    fb3a:	f7fd ff23 	bl	d984 <__isinfd>
    fb3e:	4603      	mov	r3, r0
    fb40:	2800      	cmp	r0, #0
    fb42:	f000 8493 	beq.w	1046c <RAM_SIZE+0x46c>
    fb46:	4638      	mov	r0, r7
    fb48:	2200      	movs	r2, #0
    fb4a:	2300      	movs	r3, #0
    fb4c:	4631      	mov	r1, r6
    fb4e:	f001 fe05 	bl	1175c <__aeabi_dcmplt>
    fb52:	2800      	cmp	r0, #0
    fb54:	f040 8415 	bne.w	10382 <RAM_SIZE+0x382>
    fb58:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    fb5c:	2003      	movs	r0, #3
    fb5e:	f242 5290 	movw	r2, #9616	; 0x2590
    fb62:	f242 518c 	movw	r1, #9612	; 0x258c
    fb66:	900b      	str	r0, [sp, #44]	; 0x2c
    fb68:	9814      	ldr	r0, [sp, #80]	; 0x50
    fb6a:	f2c0 0101 	movt	r1, #1
    fb6e:	f2c0 0201 	movt	r2, #1
    fb72:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    fb76:	2847      	cmp	r0, #71	; 0x47
    fb78:	bfd8      	it	le
    fb7a:	460a      	movle	r2, r1
    fb7c:	2103      	movs	r1, #3
    fb7e:	9211      	str	r2, [sp, #68]	; 0x44
    fb80:	2200      	movs	r2, #0
    fb82:	910e      	str	r1, [sp, #56]	; 0x38
    fb84:	9215      	str	r2, [sp, #84]	; 0x54
    fb86:	e683      	b.n	f890 <_svfprintf_r+0x36c>
    fb88:	990a      	ldr	r1, [sp, #40]	; 0x28
    fb8a:	f04a 0a08 	orr.w	sl, sl, #8
    fb8e:	782a      	ldrb	r2, [r5, #0]
    fb90:	462b      	mov	r3, r5
    fb92:	910a      	str	r1, [sp, #40]	; 0x28
    fb94:	e52f      	b.n	f5f6 <_svfprintf_r+0xd2>
    fb96:	990a      	ldr	r1, [sp, #40]	; 0x28
    fb98:	782a      	ldrb	r2, [r5, #0]
    fb9a:	f04a 0a04 	orr.w	sl, sl, #4
    fb9e:	462b      	mov	r3, r5
    fba0:	910a      	str	r1, [sp, #40]	; 0x28
    fba2:	e528      	b.n	f5f6 <_svfprintf_r+0xd2>
    fba4:	462b      	mov	r3, r5
    fba6:	f813 2b01 	ldrb.w	r2, [r3], #1
    fbaa:	2a2a      	cmp	r2, #42	; 0x2a
    fbac:	f000 86cf 	beq.w	1094e <RAM_SIZE+0x94e>
    fbb0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    fbb4:	2909      	cmp	r1, #9
    fbb6:	bf88      	it	hi
    fbb8:	f04f 0800 	movhi.w	r8, #0
    fbbc:	d810      	bhi.n	fbe0 <_svfprintf_r+0x6bc>
    fbbe:	3502      	adds	r5, #2
    fbc0:	f04f 0800 	mov.w	r8, #0
    fbc4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    fbc8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    fbcc:	462b      	mov	r3, r5
    fbce:	3501      	adds	r5, #1
    fbd0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    fbd4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    fbd8:	2909      	cmp	r1, #9
    fbda:	d9f3      	bls.n	fbc4 <_svfprintf_r+0x6a0>
    fbdc:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    fbe0:	461d      	mov	r5, r3
    fbe2:	e509      	b.n	f5f8 <_svfprintf_r+0xd4>
    fbe4:	990a      	ldr	r1, [sp, #40]	; 0x28
    fbe6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    fbea:	782a      	ldrb	r2, [r5, #0]
    fbec:	462b      	mov	r3, r5
    fbee:	910a      	str	r1, [sp, #40]	; 0x28
    fbf0:	e501      	b.n	f5f6 <_svfprintf_r+0xd2>
    fbf2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    fbf6:	2600      	movs	r6, #0
    fbf8:	462b      	mov	r3, r5
    fbfa:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    fbfe:	f813 2b01 	ldrb.w	r2, [r3], #1
    fc02:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    fc06:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    fc0a:	461d      	mov	r5, r3
    fc0c:	2909      	cmp	r1, #9
    fc0e:	d9f3      	bls.n	fbf8 <_svfprintf_r+0x6d4>
    fc10:	960c      	str	r6, [sp, #48]	; 0x30
    fc12:	461d      	mov	r5, r3
    fc14:	e4f0      	b.n	f5f8 <_svfprintf_r+0xd4>
    fc16:	bf00      	nop
    fc18:	000128e8 	.word	0x000128e8
    fc1c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    fc20:	990a      	ldr	r1, [sp, #40]	; 0x28
    fc22:	e734      	b.n	fa8e <_svfprintf_r+0x56a>
    fc24:	782a      	ldrb	r2, [r5, #0]
    fc26:	2a6c      	cmp	r2, #108	; 0x6c
    fc28:	f000 8418 	beq.w	1045c <RAM_SIZE+0x45c>
    fc2c:	990a      	ldr	r1, [sp, #40]	; 0x28
    fc2e:	f04a 0a10 	orr.w	sl, sl, #16
    fc32:	462b      	mov	r3, r5
    fc34:	910a      	str	r1, [sp, #40]	; 0x28
    fc36:	e4de      	b.n	f5f6 <_svfprintf_r+0xd2>
    fc38:	f01a 0f20 	tst.w	sl, #32
    fc3c:	f000 8323 	beq.w	10286 <RAM_SIZE+0x286>
    fc40:	990a      	ldr	r1, [sp, #40]	; 0x28
    fc42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    fc44:	680b      	ldr	r3, [r1, #0]
    fc46:	4610      	mov	r0, r2
    fc48:	ea4f 71e0 	mov.w	r1, r0, asr #31
    fc4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fc4e:	e9c3 0100 	strd	r0, r1, [r3]
    fc52:	f102 0a04 	add.w	sl, r2, #4
    fc56:	e48f      	b.n	f578 <_svfprintf_r+0x54>
    fc58:	f01a 0320 	ands.w	r3, sl, #32
    fc5c:	9214      	str	r2, [sp, #80]	; 0x50
    fc5e:	f000 80c7 	beq.w	fdf0 <_svfprintf_r+0x8cc>
    fc62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    fc64:	1dda      	adds	r2, r3, #7
    fc66:	2300      	movs	r3, #0
    fc68:	f022 0207 	bic.w	r2, r2, #7
    fc6c:	f102 0008 	add.w	r0, r2, #8
    fc70:	900a      	str	r0, [sp, #40]	; 0x28
    fc72:	e9d2 6700 	ldrd	r6, r7, [r2]
    fc76:	ea56 0107 	orrs.w	r1, r6, r7
    fc7a:	bf0c      	ite	eq
    fc7c:	2200      	moveq	r2, #0
    fc7e:	2201      	movne	r2, #1
    fc80:	e5c8      	b.n	f814 <_svfprintf_r+0x2f0>
    fc82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fc84:	f242 509c 	movw	r0, #9628	; 0x259c
    fc88:	990a      	ldr	r1, [sp, #40]	; 0x28
    fc8a:	2378      	movs	r3, #120	; 0x78
    fc8c:	f2c0 0001 	movt	r0, #1
    fc90:	9314      	str	r3, [sp, #80]	; 0x50
    fc92:	6816      	ldr	r6, [r2, #0]
    fc94:	3104      	adds	r1, #4
    fc96:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    fc9a:	f04a 0a02 	orr.w	sl, sl, #2
    fc9e:	2330      	movs	r3, #48	; 0x30
    fca0:	1e32      	subs	r2, r6, #0
    fca2:	bf18      	it	ne
    fca4:	2201      	movne	r2, #1
    fca6:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    fcaa:	4636      	mov	r6, r6
    fcac:	f04f 0700 	mov.w	r7, #0
    fcb0:	9017      	str	r0, [sp, #92]	; 0x5c
    fcb2:	2302      	movs	r3, #2
    fcb4:	910a      	str	r1, [sp, #40]	; 0x28
    fcb6:	e5ad      	b.n	f814 <_svfprintf_r+0x2f0>
    fcb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    fcba:	9214      	str	r2, [sp, #80]	; 0x50
    fcbc:	f04f 0200 	mov.w	r2, #0
    fcc0:	1d18      	adds	r0, r3, #4
    fcc2:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    fcc6:	681b      	ldr	r3, [r3, #0]
    fcc8:	900a      	str	r0, [sp, #40]	; 0x28
    fcca:	9311      	str	r3, [sp, #68]	; 0x44
    fccc:	2b00      	cmp	r3, #0
    fcce:	f000 854d 	beq.w	1076c <RAM_SIZE+0x76c>
    fcd2:	f1b8 0f00 	cmp.w	r8, #0
    fcd6:	9811      	ldr	r0, [sp, #68]	; 0x44
    fcd8:	f2c0 852a 	blt.w	10730 <RAM_SIZE+0x730>
    fcdc:	2100      	movs	r1, #0
    fcde:	4642      	mov	r2, r8
    fce0:	f7fc fdfe 	bl	c8e0 <memchr>
    fce4:	4603      	mov	r3, r0
    fce6:	2800      	cmp	r0, #0
    fce8:	f000 856e 	beq.w	107c8 <RAM_SIZE+0x7c8>
    fcec:	9811      	ldr	r0, [sp, #68]	; 0x44
    fcee:	1a1b      	subs	r3, r3, r0
    fcf0:	930e      	str	r3, [sp, #56]	; 0x38
    fcf2:	4543      	cmp	r3, r8
    fcf4:	f340 8482 	ble.w	105fc <RAM_SIZE+0x5fc>
    fcf8:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    fcfc:	2100      	movs	r1, #0
    fcfe:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    fd02:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    fd06:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    fd0a:	9115      	str	r1, [sp, #84]	; 0x54
    fd0c:	e5c0      	b.n	f890 <_svfprintf_r+0x36c>
    fd0e:	f01a 0f20 	tst.w	sl, #32
    fd12:	9214      	str	r2, [sp, #80]	; 0x50
    fd14:	d010      	beq.n	fd38 <_svfprintf_r+0x814>
    fd16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    fd18:	1dda      	adds	r2, r3, #7
    fd1a:	2301      	movs	r3, #1
    fd1c:	e7a4      	b.n	fc68 <_svfprintf_r+0x744>
    fd1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    fd20:	f04a 0a20 	orr.w	sl, sl, #32
    fd24:	782a      	ldrb	r2, [r5, #0]
    fd26:	462b      	mov	r3, r5
    fd28:	910a      	str	r1, [sp, #40]	; 0x28
    fd2a:	e464      	b.n	f5f6 <_svfprintf_r+0xd2>
    fd2c:	f04a 0a10 	orr.w	sl, sl, #16
    fd30:	9214      	str	r2, [sp, #80]	; 0x50
    fd32:	f01a 0f20 	tst.w	sl, #32
    fd36:	d1ee      	bne.n	fd16 <_svfprintf_r+0x7f2>
    fd38:	f01a 0f10 	tst.w	sl, #16
    fd3c:	f040 8254 	bne.w	101e8 <RAM_SIZE+0x1e8>
    fd40:	f01a 0f40 	tst.w	sl, #64	; 0x40
    fd44:	f000 8250 	beq.w	101e8 <RAM_SIZE+0x1e8>
    fd48:	980a      	ldr	r0, [sp, #40]	; 0x28
    fd4a:	2301      	movs	r3, #1
    fd4c:	1d01      	adds	r1, r0, #4
    fd4e:	910a      	str	r1, [sp, #40]	; 0x28
    fd50:	8806      	ldrh	r6, [r0, #0]
    fd52:	1e32      	subs	r2, r6, #0
    fd54:	bf18      	it	ne
    fd56:	2201      	movne	r2, #1
    fd58:	4636      	mov	r6, r6
    fd5a:	f04f 0700 	mov.w	r7, #0
    fd5e:	e559      	b.n	f814 <_svfprintf_r+0x2f0>
    fd60:	f01a 0f20 	tst.w	sl, #32
    fd64:	9214      	str	r2, [sp, #80]	; 0x50
    fd66:	f242 5278 	movw	r2, #9592	; 0x2578
    fd6a:	f2c0 0201 	movt	r2, #1
    fd6e:	9217      	str	r2, [sp, #92]	; 0x5c
    fd70:	f47f ad3d 	bne.w	f7ee <_svfprintf_r+0x2ca>
    fd74:	f01a 0f10 	tst.w	sl, #16
    fd78:	f040 822d 	bne.w	101d6 <RAM_SIZE+0x1d6>
    fd7c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    fd80:	f000 8229 	beq.w	101d6 <RAM_SIZE+0x1d6>
    fd84:	990a      	ldr	r1, [sp, #40]	; 0x28
    fd86:	1d0a      	adds	r2, r1, #4
    fd88:	920a      	str	r2, [sp, #40]	; 0x28
    fd8a:	880e      	ldrh	r6, [r1, #0]
    fd8c:	4636      	mov	r6, r6
    fd8e:	f04f 0700 	mov.w	r7, #0
    fd92:	e535      	b.n	f800 <_svfprintf_r+0x2dc>
    fd94:	9214      	str	r2, [sp, #80]	; 0x50
    fd96:	2001      	movs	r0, #1
    fd98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fd9a:	f04f 0100 	mov.w	r1, #0
    fd9e:	900b      	str	r0, [sp, #44]	; 0x2c
    fda0:	900e      	str	r0, [sp, #56]	; 0x38
    fda2:	6813      	ldr	r3, [r2, #0]
    fda4:	3204      	adds	r2, #4
    fda6:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    fdaa:	920a      	str	r2, [sp, #40]	; 0x28
    fdac:	aa2d      	add	r2, sp, #180	; 0xb4
    fdae:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    fdb2:	9211      	str	r2, [sp, #68]	; 0x44
    fdb4:	e64d      	b.n	fa52 <_svfprintf_r+0x52e>
    fdb6:	f01a 0f20 	tst.w	sl, #32
    fdba:	9214      	str	r2, [sp, #80]	; 0x50
    fdbc:	f47f ae79 	bne.w	fab2 <_svfprintf_r+0x58e>
    fdc0:	f01a 0f10 	tst.w	sl, #16
    fdc4:	f040 81ed 	bne.w	101a2 <RAM_SIZE+0x1a2>
    fdc8:	f01a 0f40 	tst.w	sl, #64	; 0x40
    fdcc:	f000 81e9 	beq.w	101a2 <RAM_SIZE+0x1a2>
    fdd0:	980a      	ldr	r0, [sp, #40]	; 0x28
    fdd2:	1d01      	adds	r1, r0, #4
    fdd4:	910a      	str	r1, [sp, #40]	; 0x28
    fdd6:	f9b0 6000 	ldrsh.w	r6, [r0]
    fdda:	4636      	mov	r6, r6
    fddc:	ea4f 77e6 	mov.w	r7, r6, asr #31
    fde0:	e670      	b.n	fac4 <_svfprintf_r+0x5a0>
    fde2:	f04a 0a10 	orr.w	sl, sl, #16
    fde6:	9214      	str	r2, [sp, #80]	; 0x50
    fde8:	f01a 0320 	ands.w	r3, sl, #32
    fdec:	f47f af39 	bne.w	fc62 <_svfprintf_r+0x73e>
    fdf0:	f01a 0210 	ands.w	r2, sl, #16
    fdf4:	f000 825f 	beq.w	102b6 <RAM_SIZE+0x2b6>
    fdf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fdfa:	1d10      	adds	r0, r2, #4
    fdfc:	900a      	str	r0, [sp, #40]	; 0x28
    fdfe:	6816      	ldr	r6, [r2, #0]
    fe00:	1e32      	subs	r2, r6, #0
    fe02:	bf18      	it	ne
    fe04:	2201      	movne	r2, #1
    fe06:	4636      	mov	r6, r6
    fe08:	f04f 0700 	mov.w	r7, #0
    fe0c:	e502      	b.n	f814 <_svfprintf_r+0x2f0>
    fe0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    fe10:	2b65      	cmp	r3, #101	; 0x65
    fe12:	f77f ac5a 	ble.w	f6ca <_svfprintf_r+0x1a6>
    fe16:	9810      	ldr	r0, [sp, #64]	; 0x40
    fe18:	2200      	movs	r2, #0
    fe1a:	2300      	movs	r3, #0
    fe1c:	9919      	ldr	r1, [sp, #100]	; 0x64
    fe1e:	f001 fc93 	bl	11748 <__aeabi_dcmpeq>
    fe22:	2800      	cmp	r0, #0
    fe24:	f000 80e1 	beq.w	ffea <_svfprintf_r+0xac6>
    fe28:	2301      	movs	r3, #1
    fe2a:	6063      	str	r3, [r4, #4]
    fe2c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    fe2e:	f242 53b8 	movw	r3, #9656	; 0x25b8
    fe32:	f2c0 0301 	movt	r3, #1
    fe36:	6023      	str	r3, [r4, #0]
    fe38:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    fe3a:	3201      	adds	r2, #1
    fe3c:	9238      	str	r2, [sp, #224]	; 0xe0
    fe3e:	3301      	adds	r3, #1
    fe40:	2a07      	cmp	r2, #7
    fe42:	9339      	str	r3, [sp, #228]	; 0xe4
    fe44:	bfd8      	it	le
    fe46:	f104 0308 	addle.w	r3, r4, #8
    fe4a:	f300 829f 	bgt.w	1038c <RAM_SIZE+0x38c>
    fe4e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    fe50:	9818      	ldr	r0, [sp, #96]	; 0x60
    fe52:	4282      	cmp	r2, r0
    fe54:	db03      	blt.n	fe5e <_svfprintf_r+0x93a>
    fe56:	f01a 0f01 	tst.w	sl, #1
    fe5a:	f43f ac7f 	beq.w	f75c <_svfprintf_r+0x238>
    fe5e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    fe60:	2201      	movs	r2, #1
    fe62:	605a      	str	r2, [r3, #4]
    fe64:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    fe66:	6019      	str	r1, [r3, #0]
    fe68:	9939      	ldr	r1, [sp, #228]	; 0xe4
    fe6a:	3201      	adds	r2, #1
    fe6c:	9238      	str	r2, [sp, #224]	; 0xe0
    fe6e:	3101      	adds	r1, #1
    fe70:	2a07      	cmp	r2, #7
    fe72:	9139      	str	r1, [sp, #228]	; 0xe4
    fe74:	f300 83eb 	bgt.w	1064e <RAM_SIZE+0x64e>
    fe78:	3308      	adds	r3, #8
    fe7a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    fe7c:	1e56      	subs	r6, r2, #1
    fe7e:	2e00      	cmp	r6, #0
    fe80:	f77f ac6c 	ble.w	f75c <_svfprintf_r+0x238>
    fe84:	2e10      	cmp	r6, #16
    fe86:	4fa0      	ldr	r7, [pc, #640]	; (10108 <RAM_SIZE+0x108>)
    fe88:	f340 81e9 	ble.w	1025e <RAM_SIZE+0x25e>
    fe8c:	2410      	movs	r4, #16
    fe8e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    fe92:	e003      	b.n	fe9c <_svfprintf_r+0x978>
    fe94:	3e10      	subs	r6, #16
    fe96:	2e10      	cmp	r6, #16
    fe98:	f340 81e1 	ble.w	1025e <RAM_SIZE+0x25e>
    fe9c:	605c      	str	r4, [r3, #4]
    fe9e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    fea0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    fea2:	3201      	adds	r2, #1
    fea4:	601f      	str	r7, [r3, #0]
    fea6:	3110      	adds	r1, #16
    fea8:	2a07      	cmp	r2, #7
    feaa:	9139      	str	r1, [sp, #228]	; 0xe4
    feac:	f103 0308 	add.w	r3, r3, #8
    feb0:	9238      	str	r2, [sp, #224]	; 0xe0
    feb2:	ddef      	ble.n	fe94 <_svfprintf_r+0x970>
    feb4:	9809      	ldr	r0, [sp, #36]	; 0x24
    feb6:	4659      	mov	r1, fp
    feb8:	4642      	mov	r2, r8
    feba:	f7ff faa5 	bl	f408 <__sprint_r>
    febe:	464b      	mov	r3, r9
    fec0:	2800      	cmp	r0, #0
    fec2:	d0e7      	beq.n	fe94 <_svfprintf_r+0x970>
    fec4:	e47c      	b.n	f7c0 <_svfprintf_r+0x29c>
    fec6:	9916      	ldr	r1, [sp, #88]	; 0x58
    fec8:	2200      	movs	r2, #0
    feca:	920e      	str	r2, [sp, #56]	; 0x38
    fecc:	9111      	str	r1, [sp, #68]	; 0x44
    fece:	e4d6      	b.n	f87e <_svfprintf_r+0x35a>
    fed0:	990c      	ldr	r1, [sp, #48]	; 0x30
    fed2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fed4:	1a8e      	subs	r6, r1, r2
    fed6:	2e00      	cmp	r6, #0
    fed8:	f77f ad48 	ble.w	f96c <_svfprintf_r+0x448>
    fedc:	2e10      	cmp	r6, #16
    fede:	4f8a      	ldr	r7, [pc, #552]	; (10108 <RAM_SIZE+0x108>)
    fee0:	bfc8      	it	gt
    fee2:	f04f 0810 	movgt.w	r8, #16
    fee6:	dc03      	bgt.n	fef0 <_svfprintf_r+0x9cc>
    fee8:	e01b      	b.n	ff22 <_svfprintf_r+0x9fe>
    feea:	3e10      	subs	r6, #16
    feec:	2e10      	cmp	r6, #16
    feee:	dd18      	ble.n	ff22 <_svfprintf_r+0x9fe>
    fef0:	f8c4 8004 	str.w	r8, [r4, #4]
    fef4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    fef6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    fef8:	3301      	adds	r3, #1
    fefa:	6027      	str	r7, [r4, #0]
    fefc:	3210      	adds	r2, #16
    fefe:	2b07      	cmp	r3, #7
    ff00:	9239      	str	r2, [sp, #228]	; 0xe4
    ff02:	f104 0408 	add.w	r4, r4, #8
    ff06:	9338      	str	r3, [sp, #224]	; 0xe0
    ff08:	ddef      	ble.n	feea <_svfprintf_r+0x9c6>
    ff0a:	9809      	ldr	r0, [sp, #36]	; 0x24
    ff0c:	4659      	mov	r1, fp
    ff0e:	aa37      	add	r2, sp, #220	; 0xdc
    ff10:	464c      	mov	r4, r9
    ff12:	f7ff fa79 	bl	f408 <__sprint_r>
    ff16:	2800      	cmp	r0, #0
    ff18:	f47f ac52 	bne.w	f7c0 <_svfprintf_r+0x29c>
    ff1c:	3e10      	subs	r6, #16
    ff1e:	2e10      	cmp	r6, #16
    ff20:	dce6      	bgt.n	fef0 <_svfprintf_r+0x9cc>
    ff22:	6066      	str	r6, [r4, #4]
    ff24:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ff26:	6027      	str	r7, [r4, #0]
    ff28:	1c5a      	adds	r2, r3, #1
    ff2a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    ff2c:	9238      	str	r2, [sp, #224]	; 0xe0
    ff2e:	199b      	adds	r3, r3, r6
    ff30:	2a07      	cmp	r2, #7
    ff32:	9339      	str	r3, [sp, #228]	; 0xe4
    ff34:	f300 8188 	bgt.w	10248 <RAM_SIZE+0x248>
    ff38:	3408      	adds	r4, #8
    ff3a:	e517      	b.n	f96c <_svfprintf_r+0x448>
    ff3c:	605e      	str	r6, [r3, #4]
    ff3e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    ff40:	601f      	str	r7, [r3, #0]
    ff42:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    ff44:	3201      	adds	r2, #1
    ff46:	9238      	str	r2, [sp, #224]	; 0xe0
    ff48:	18f3      	adds	r3, r6, r3
    ff4a:	2a07      	cmp	r2, #7
    ff4c:	9339      	str	r3, [sp, #228]	; 0xe4
    ff4e:	f77f ad60 	ble.w	fa12 <_svfprintf_r+0x4ee>
    ff52:	9809      	ldr	r0, [sp, #36]	; 0x24
    ff54:	4659      	mov	r1, fp
    ff56:	aa37      	add	r2, sp, #220	; 0xdc
    ff58:	f7ff fa56 	bl	f408 <__sprint_r>
    ff5c:	2800      	cmp	r0, #0
    ff5e:	f43f ad57 	beq.w	fa10 <_svfprintf_r+0x4ec>
    ff62:	e42d      	b.n	f7c0 <_svfprintf_r+0x29c>
    ff64:	9809      	ldr	r0, [sp, #36]	; 0x24
    ff66:	4659      	mov	r1, fp
    ff68:	aa37      	add	r2, sp, #220	; 0xdc
    ff6a:	f7ff fa4d 	bl	f408 <__sprint_r>
    ff6e:	2800      	cmp	r0, #0
    ff70:	f43f ad5a 	beq.w	fa28 <_svfprintf_r+0x504>
    ff74:	e424      	b.n	f7c0 <_svfprintf_r+0x29c>
    ff76:	f01a 0f01 	tst.w	sl, #1
    ff7a:	f47f abaa 	bne.w	f6d2 <_svfprintf_r+0x1ae>
    ff7e:	2301      	movs	r3, #1
    ff80:	6063      	str	r3, [r4, #4]
    ff82:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ff84:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ff86:	3301      	adds	r3, #1
    ff88:	9911      	ldr	r1, [sp, #68]	; 0x44
    ff8a:	3201      	adds	r2, #1
    ff8c:	2b07      	cmp	r3, #7
    ff8e:	9239      	str	r2, [sp, #228]	; 0xe4
    ff90:	6021      	str	r1, [r4, #0]
    ff92:	9338      	str	r3, [sp, #224]	; 0xe0
    ff94:	f77f abd1 	ble.w	f73a <_svfprintf_r+0x216>
    ff98:	9809      	ldr	r0, [sp, #36]	; 0x24
    ff9a:	4659      	mov	r1, fp
    ff9c:	aa37      	add	r2, sp, #220	; 0xdc
    ff9e:	f7ff fa33 	bl	f408 <__sprint_r>
    ffa2:	2800      	cmp	r0, #0
    ffa4:	f47f ac0c 	bne.w	f7c0 <_svfprintf_r+0x29c>
    ffa8:	464c      	mov	r4, r9
    ffaa:	f7ff bbc7 	b.w	f73c <_svfprintf_r+0x218>
    ffae:	9809      	ldr	r0, [sp, #36]	; 0x24
    ffb0:	4659      	mov	r1, fp
    ffb2:	aa37      	add	r2, sp, #220	; 0xdc
    ffb4:	f7ff fa28 	bl	f408 <__sprint_r>
    ffb8:	2800      	cmp	r0, #0
    ffba:	f47f ac01 	bne.w	f7c0 <_svfprintf_r+0x29c>
    ffbe:	464c      	mov	r4, r9
    ffc0:	e508      	b.n	f9d4 <_svfprintf_r+0x4b0>
    ffc2:	9809      	ldr	r0, [sp, #36]	; 0x24
    ffc4:	4659      	mov	r1, fp
    ffc6:	aa37      	add	r2, sp, #220	; 0xdc
    ffc8:	f7ff fa1e 	bl	f408 <__sprint_r>
    ffcc:	2800      	cmp	r0, #0
    ffce:	f47f abf7 	bne.w	f7c0 <_svfprintf_r+0x29c>
    ffd2:	464c      	mov	r4, r9
    ffd4:	e4b6      	b.n	f944 <_svfprintf_r+0x420>
    ffd6:	9809      	ldr	r0, [sp, #36]	; 0x24
    ffd8:	4659      	mov	r1, fp
    ffda:	aa37      	add	r2, sp, #220	; 0xdc
    ffdc:	f7ff fa14 	bl	f408 <__sprint_r>
    ffe0:	2800      	cmp	r0, #0
    ffe2:	f47f abed 	bne.w	f7c0 <_svfprintf_r+0x29c>
    ffe6:	464c      	mov	r4, r9
    ffe8:	e4bc      	b.n	f964 <_svfprintf_r+0x440>
    ffea:	9b42      	ldr	r3, [sp, #264]	; 0x108
    ffec:	2b00      	cmp	r3, #0
    ffee:	f340 81d9 	ble.w	103a4 <RAM_SIZE+0x3a4>
    fff2:	9918      	ldr	r1, [sp, #96]	; 0x60
    fff4:	428b      	cmp	r3, r1
    fff6:	f2c0 816f 	blt.w	102d8 <RAM_SIZE+0x2d8>
    fffa:	9a11      	ldr	r2, [sp, #68]	; 0x44
    fffc:	6061      	str	r1, [r4, #4]
    fffe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   10000:	6022      	str	r2, [r4, #0]
   10002:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   10004:	3301      	adds	r3, #1
   10006:	9338      	str	r3, [sp, #224]	; 0xe0
   10008:	1852      	adds	r2, r2, r1
   1000a:	2b07      	cmp	r3, #7
   1000c:	9239      	str	r2, [sp, #228]	; 0xe4
   1000e:	bfd8      	it	le
   10010:	f104 0308 	addle.w	r3, r4, #8
   10014:	f300 83ba 	bgt.w	1078c <RAM_SIZE+0x78c>
   10018:	9c42      	ldr	r4, [sp, #264]	; 0x108
   1001a:	9818      	ldr	r0, [sp, #96]	; 0x60
   1001c:	1a24      	subs	r4, r4, r0
   1001e:	2c00      	cmp	r4, #0
   10020:	f340 819b 	ble.w	1035a <RAM_SIZE+0x35a>
   10024:	2c10      	cmp	r4, #16
   10026:	4f38      	ldr	r7, [pc, #224]	; (10108 <RAM_SIZE+0x108>)
   10028:	f340 818b 	ble.w	10342 <RAM_SIZE+0x342>
   1002c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   10030:	2610      	movs	r6, #16
   10032:	46aa      	mov	sl, r5
   10034:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   10038:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1003a:	e003      	b.n	10044 <RAM_SIZE+0x44>
   1003c:	3c10      	subs	r4, #16
   1003e:	2c10      	cmp	r4, #16
   10040:	f340 817c 	ble.w	1033c <RAM_SIZE+0x33c>
   10044:	605e      	str	r6, [r3, #4]
   10046:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   10048:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1004a:	3201      	adds	r2, #1
   1004c:	601f      	str	r7, [r3, #0]
   1004e:	3110      	adds	r1, #16
   10050:	2a07      	cmp	r2, #7
   10052:	9139      	str	r1, [sp, #228]	; 0xe4
   10054:	f103 0308 	add.w	r3, r3, #8
   10058:	9238      	str	r2, [sp, #224]	; 0xe0
   1005a:	ddef      	ble.n	1003c <RAM_SIZE+0x3c>
   1005c:	4628      	mov	r0, r5
   1005e:	4659      	mov	r1, fp
   10060:	4642      	mov	r2, r8
   10062:	f7ff f9d1 	bl	f408 <__sprint_r>
   10066:	464b      	mov	r3, r9
   10068:	2800      	cmp	r0, #0
   1006a:	d0e7      	beq.n	1003c <RAM_SIZE+0x3c>
   1006c:	f7ff bba8 	b.w	f7c0 <_svfprintf_r+0x29c>
   10070:	9816      	ldr	r0, [sp, #88]	; 0x58
   10072:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   10076:	4603      	mov	r3, r0
   10078:	9011      	str	r0, [sp, #68]	; 0x44
   1007a:	0931      	lsrs	r1, r6, #4
   1007c:	f006 020f 	and.w	r2, r6, #15
   10080:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   10084:	0938      	lsrs	r0, r7, #4
   10086:	f81c 2002 	ldrb.w	r2, [ip, r2]
   1008a:	460e      	mov	r6, r1
   1008c:	4607      	mov	r7, r0
   1008e:	ea56 0107 	orrs.w	r1, r6, r7
   10092:	f803 2d01 	strb.w	r2, [r3, #-1]!
   10096:	d1f0      	bne.n	1007a <RAM_SIZE+0x7a>
   10098:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1009a:	9311      	str	r3, [sp, #68]	; 0x44
   1009c:	1ad2      	subs	r2, r2, r3
   1009e:	920e      	str	r2, [sp, #56]	; 0x38
   100a0:	f7ff bbed 	b.w	f87e <_svfprintf_r+0x35a>
   100a4:	2300      	movs	r3, #0
   100a6:	2209      	movs	r2, #9
   100a8:	42b2      	cmp	r2, r6
   100aa:	eb73 0007 	sbcs.w	r0, r3, r7
   100ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
   100b0:	bf3e      	ittt	cc
   100b2:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   100b6:	46a0      	movcc	r8, r4
   100b8:	461c      	movcc	r4, r3
   100ba:	d21a      	bcs.n	100f2 <RAM_SIZE+0xf2>
   100bc:	4630      	mov	r0, r6
   100be:	4639      	mov	r1, r7
   100c0:	220a      	movs	r2, #10
   100c2:	2300      	movs	r3, #0
   100c4:	f001 fc58 	bl	11978 <__aeabi_uldivmod>
   100c8:	4630      	mov	r0, r6
   100ca:	4639      	mov	r1, r7
   100cc:	2300      	movs	r3, #0
   100ce:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   100d2:	220a      	movs	r2, #10
   100d4:	f804 cd01 	strb.w	ip, [r4, #-1]!
   100d8:	f001 fc4e 	bl	11978 <__aeabi_uldivmod>
   100dc:	4606      	mov	r6, r0
   100de:	460f      	mov	r7, r1
   100e0:	2009      	movs	r0, #9
   100e2:	2100      	movs	r1, #0
   100e4:	42b0      	cmp	r0, r6
   100e6:	41b9      	sbcs	r1, r7
   100e8:	d3e8      	bcc.n	100bc <RAM_SIZE+0xbc>
   100ea:	4623      	mov	r3, r4
   100ec:	4644      	mov	r4, r8
   100ee:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   100f2:	1e5a      	subs	r2, r3, #1
   100f4:	3630      	adds	r6, #48	; 0x30
   100f6:	9211      	str	r2, [sp, #68]	; 0x44
   100f8:	f803 6c01 	strb.w	r6, [r3, #-1]
   100fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
   100fe:	1a9b      	subs	r3, r3, r2
   10100:	930e      	str	r3, [sp, #56]	; 0x38
   10102:	f7ff bbbc 	b.w	f87e <_svfprintf_r+0x35a>
   10106:	bf00      	nop
   10108:	000128e8 	.word	0x000128e8
   1010c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1010e:	4659      	mov	r1, fp
   10110:	aa37      	add	r2, sp, #220	; 0xdc
   10112:	f7ff f979 	bl	f408 <__sprint_r>
   10116:	2800      	cmp	r0, #0
   10118:	f47f ab52 	bne.w	f7c0 <_svfprintf_r+0x29c>
   1011c:	464c      	mov	r4, r9
   1011e:	f7ff bbff 	b.w	f920 <_svfprintf_r+0x3fc>
   10122:	9818      	ldr	r0, [sp, #96]	; 0x60
   10124:	1e46      	subs	r6, r0, #1
   10126:	2e00      	cmp	r6, #0
   10128:	f77f ab08 	ble.w	f73c <_svfprintf_r+0x218>
   1012c:	2e10      	cmp	r6, #16
   1012e:	4f9c      	ldr	r7, [pc, #624]	; (103a0 <RAM_SIZE+0x3a0>)
   10130:	bfc8      	it	gt
   10132:	f04f 0810 	movgt.w	r8, #16
   10136:	dc03      	bgt.n	10140 <RAM_SIZE+0x140>
   10138:	e01b      	b.n	10172 <RAM_SIZE+0x172>
   1013a:	3e10      	subs	r6, #16
   1013c:	2e10      	cmp	r6, #16
   1013e:	dd18      	ble.n	10172 <RAM_SIZE+0x172>
   10140:	f8c4 8004 	str.w	r8, [r4, #4]
   10144:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   10146:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   10148:	3301      	adds	r3, #1
   1014a:	6027      	str	r7, [r4, #0]
   1014c:	3210      	adds	r2, #16
   1014e:	2b07      	cmp	r3, #7
   10150:	9239      	str	r2, [sp, #228]	; 0xe4
   10152:	f104 0408 	add.w	r4, r4, #8
   10156:	9338      	str	r3, [sp, #224]	; 0xe0
   10158:	ddef      	ble.n	1013a <RAM_SIZE+0x13a>
   1015a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1015c:	4659      	mov	r1, fp
   1015e:	aa37      	add	r2, sp, #220	; 0xdc
   10160:	464c      	mov	r4, r9
   10162:	f7ff f951 	bl	f408 <__sprint_r>
   10166:	2800      	cmp	r0, #0
   10168:	f47f ab2a 	bne.w	f7c0 <_svfprintf_r+0x29c>
   1016c:	3e10      	subs	r6, #16
   1016e:	2e10      	cmp	r6, #16
   10170:	dce6      	bgt.n	10140 <RAM_SIZE+0x140>
   10172:	6066      	str	r6, [r4, #4]
   10174:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   10176:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   10178:	3301      	adds	r3, #1
   1017a:	6027      	str	r7, [r4, #0]
   1017c:	1992      	adds	r2, r2, r6
   1017e:	2b07      	cmp	r3, #7
   10180:	9239      	str	r2, [sp, #228]	; 0xe4
   10182:	9338      	str	r3, [sp, #224]	; 0xe0
   10184:	f77f aad9 	ble.w	f73a <_svfprintf_r+0x216>
   10188:	e706      	b.n	ff98 <_svfprintf_r+0xa74>
   1018a:	9814      	ldr	r0, [sp, #80]	; 0x50
   1018c:	2130      	movs	r1, #48	; 0x30
   1018e:	f04a 0a02 	orr.w	sl, sl, #2
   10192:	2201      	movs	r2, #1
   10194:	2302      	movs	r3, #2
   10196:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   1019a:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   1019e:	f7ff bb39 	b.w	f814 <_svfprintf_r+0x2f0>
   101a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   101a4:	1d13      	adds	r3, r2, #4
   101a6:	6816      	ldr	r6, [r2, #0]
   101a8:	930a      	str	r3, [sp, #40]	; 0x28
   101aa:	4636      	mov	r6, r6
   101ac:	ea4f 77e6 	mov.w	r7, r6, asr #31
   101b0:	2e00      	cmp	r6, #0
   101b2:	f177 0000 	sbcs.w	r0, r7, #0
   101b6:	f6bf ac8a 	bge.w	face <_svfprintf_r+0x5aa>
   101ba:	4276      	negs	r6, r6
   101bc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   101c0:	232d      	movs	r3, #45	; 0x2d
   101c2:	ea56 0207 	orrs.w	r2, r6, r7
   101c6:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   101ca:	bf0c      	ite	eq
   101cc:	2200      	moveq	r2, #0
   101ce:	2201      	movne	r2, #1
   101d0:	2301      	movs	r3, #1
   101d2:	f7ff bb23 	b.w	f81c <_svfprintf_r+0x2f8>
   101d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   101d8:	1d18      	adds	r0, r3, #4
   101da:	681e      	ldr	r6, [r3, #0]
   101dc:	900a      	str	r0, [sp, #40]	; 0x28
   101de:	4636      	mov	r6, r6
   101e0:	f04f 0700 	mov.w	r7, #0
   101e4:	f7ff bb0c 	b.w	f800 <_svfprintf_r+0x2dc>
   101e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   101ea:	1d13      	adds	r3, r2, #4
   101ec:	6816      	ldr	r6, [r2, #0]
   101ee:	930a      	str	r3, [sp, #40]	; 0x28
   101f0:	2301      	movs	r3, #1
   101f2:	1e32      	subs	r2, r6, #0
   101f4:	bf18      	it	ne
   101f6:	2201      	movne	r2, #1
   101f8:	4636      	mov	r6, r6
   101fa:	f04f 0700 	mov.w	r7, #0
   101fe:	f7ff bb09 	b.w	f814 <_svfprintf_r+0x2f0>
   10202:	9809      	ldr	r0, [sp, #36]	; 0x24
   10204:	4659      	mov	r1, fp
   10206:	aa37      	add	r2, sp, #220	; 0xdc
   10208:	f7ff f8fe 	bl	f408 <__sprint_r>
   1020c:	2800      	cmp	r0, #0
   1020e:	f47f aad7 	bne.w	f7c0 <_svfprintf_r+0x29c>
   10212:	464c      	mov	r4, r9
   10214:	f7ff ba79 	b.w	f70a <_svfprintf_r+0x1e6>
   10218:	9809      	ldr	r0, [sp, #36]	; 0x24
   1021a:	4659      	mov	r1, fp
   1021c:	aa37      	add	r2, sp, #220	; 0xdc
   1021e:	f7ff f8f3 	bl	f408 <__sprint_r>
   10222:	2800      	cmp	r0, #0
   10224:	f47f aacc 	bne.w	f7c0 <_svfprintf_r+0x29c>
   10228:	464c      	mov	r4, r9
   1022a:	f7ff ba60 	b.w	f6ee <_svfprintf_r+0x1ca>
   1022e:	2830      	cmp	r0, #48	; 0x30
   10230:	f000 8296 	beq.w	10760 <RAM_SIZE+0x760>
   10234:	9a11      	ldr	r2, [sp, #68]	; 0x44
   10236:	2330      	movs	r3, #48	; 0x30
   10238:	f802 3d01 	strb.w	r3, [r2, #-1]!
   1023c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1023e:	9211      	str	r2, [sp, #68]	; 0x44
   10240:	1a9b      	subs	r3, r3, r2
   10242:	930e      	str	r3, [sp, #56]	; 0x38
   10244:	f7ff bb1b 	b.w	f87e <_svfprintf_r+0x35a>
   10248:	9809      	ldr	r0, [sp, #36]	; 0x24
   1024a:	4659      	mov	r1, fp
   1024c:	aa37      	add	r2, sp, #220	; 0xdc
   1024e:	f7ff f8db 	bl	f408 <__sprint_r>
   10252:	2800      	cmp	r0, #0
   10254:	f47f aab4 	bne.w	f7c0 <_svfprintf_r+0x29c>
   10258:	464c      	mov	r4, r9
   1025a:	f7ff bb87 	b.w	f96c <_svfprintf_r+0x448>
   1025e:	605e      	str	r6, [r3, #4]
   10260:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   10262:	9939      	ldr	r1, [sp, #228]	; 0xe4
   10264:	3201      	adds	r2, #1
   10266:	601f      	str	r7, [r3, #0]
   10268:	1989      	adds	r1, r1, r6
   1026a:	2a07      	cmp	r2, #7
   1026c:	9139      	str	r1, [sp, #228]	; 0xe4
   1026e:	9238      	str	r2, [sp, #224]	; 0xe0
   10270:	f73f abc1 	bgt.w	f9f6 <_svfprintf_r+0x4d2>
   10274:	3308      	adds	r3, #8
   10276:	f7ff ba71 	b.w	f75c <_svfprintf_r+0x238>
   1027a:	990a      	ldr	r1, [sp, #40]	; 0x28
   1027c:	462b      	mov	r3, r5
   1027e:	782a      	ldrb	r2, [r5, #0]
   10280:	910a      	str	r1, [sp, #40]	; 0x28
   10282:	f7ff b9b8 	b.w	f5f6 <_svfprintf_r+0xd2>
   10286:	f01a 0f10 	tst.w	sl, #16
   1028a:	f000 81cd 	beq.w	10628 <RAM_SIZE+0x628>
   1028e:	980a      	ldr	r0, [sp, #40]	; 0x28
   10290:	990d      	ldr	r1, [sp, #52]	; 0x34
   10292:	f100 0a04 	add.w	sl, r0, #4
   10296:	6803      	ldr	r3, [r0, #0]
   10298:	6019      	str	r1, [r3, #0]
   1029a:	f7ff b96d 	b.w	f578 <_svfprintf_r+0x54>
   1029e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   102a0:	1dd3      	adds	r3, r2, #7
   102a2:	f023 0307 	bic.w	r3, r3, #7
   102a6:	f103 0008 	add.w	r0, r3, #8
   102aa:	900a      	str	r0, [sp, #40]	; 0x28
   102ac:	685e      	ldr	r6, [r3, #4]
   102ae:	681f      	ldr	r7, [r3, #0]
   102b0:	9619      	str	r6, [sp, #100]	; 0x64
   102b2:	9710      	str	r7, [sp, #64]	; 0x40
   102b4:	e43f      	b.n	fb36 <_svfprintf_r+0x612>
   102b6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   102ba:	f000 81a9 	beq.w	10610 <RAM_SIZE+0x610>
   102be:	990a      	ldr	r1, [sp, #40]	; 0x28
   102c0:	4613      	mov	r3, r2
   102c2:	1d0a      	adds	r2, r1, #4
   102c4:	920a      	str	r2, [sp, #40]	; 0x28
   102c6:	880e      	ldrh	r6, [r1, #0]
   102c8:	1e32      	subs	r2, r6, #0
   102ca:	bf18      	it	ne
   102cc:	2201      	movne	r2, #1
   102ce:	4636      	mov	r6, r6
   102d0:	f04f 0700 	mov.w	r7, #0
   102d4:	f7ff ba9e 	b.w	f814 <_svfprintf_r+0x2f0>
   102d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   102da:	6063      	str	r3, [r4, #4]
   102dc:	9938      	ldr	r1, [sp, #224]	; 0xe0
   102de:	6022      	str	r2, [r4, #0]
   102e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   102e2:	3101      	adds	r1, #1
   102e4:	9138      	str	r1, [sp, #224]	; 0xe0
   102e6:	18d3      	adds	r3, r2, r3
   102e8:	2907      	cmp	r1, #7
   102ea:	9339      	str	r3, [sp, #228]	; 0xe4
   102ec:	f300 8262 	bgt.w	107b4 <RAM_SIZE+0x7b4>
   102f0:	3408      	adds	r4, #8
   102f2:	2301      	movs	r3, #1
   102f4:	9e42      	ldr	r6, [sp, #264]	; 0x108
   102f6:	6063      	str	r3, [r4, #4]
   102f8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   102fa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   102fc:	3301      	adds	r3, #1
   102fe:	981b      	ldr	r0, [sp, #108]	; 0x6c
   10300:	3201      	adds	r2, #1
   10302:	2b07      	cmp	r3, #7
   10304:	9338      	str	r3, [sp, #224]	; 0xe0
   10306:	bfd8      	it	le
   10308:	f104 0308 	addle.w	r3, r4, #8
   1030c:	6020      	str	r0, [r4, #0]
   1030e:	9239      	str	r2, [sp, #228]	; 0xe4
   10310:	f300 8246 	bgt.w	107a0 <RAM_SIZE+0x7a0>
   10314:	9a42      	ldr	r2, [sp, #264]	; 0x108
   10316:	9911      	ldr	r1, [sp, #68]	; 0x44
   10318:	9818      	ldr	r0, [sp, #96]	; 0x60
   1031a:	198e      	adds	r6, r1, r6
   1031c:	601e      	str	r6, [r3, #0]
   1031e:	1a81      	subs	r1, r0, r2
   10320:	6059      	str	r1, [r3, #4]
   10322:	9939      	ldr	r1, [sp, #228]	; 0xe4
   10324:	1a8a      	subs	r2, r1, r2
   10326:	9938      	ldr	r1, [sp, #224]	; 0xe0
   10328:	1812      	adds	r2, r2, r0
   1032a:	9239      	str	r2, [sp, #228]	; 0xe4
   1032c:	3101      	adds	r1, #1
   1032e:	9138      	str	r1, [sp, #224]	; 0xe0
   10330:	2907      	cmp	r1, #7
   10332:	f73f ab60 	bgt.w	f9f6 <_svfprintf_r+0x4d2>
   10336:	3308      	adds	r3, #8
   10338:	f7ff ba10 	b.w	f75c <_svfprintf_r+0x238>
   1033c:	4655      	mov	r5, sl
   1033e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   10342:	605c      	str	r4, [r3, #4]
   10344:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   10346:	9939      	ldr	r1, [sp, #228]	; 0xe4
   10348:	3201      	adds	r2, #1
   1034a:	601f      	str	r7, [r3, #0]
   1034c:	1909      	adds	r1, r1, r4
   1034e:	2a07      	cmp	r2, #7
   10350:	9139      	str	r1, [sp, #228]	; 0xe4
   10352:	9238      	str	r2, [sp, #224]	; 0xe0
   10354:	f300 827f 	bgt.w	10856 <RAM_SIZE+0x856>
   10358:	3308      	adds	r3, #8
   1035a:	f01a 0f01 	tst.w	sl, #1
   1035e:	f43f a9fd 	beq.w	f75c <_svfprintf_r+0x238>
   10362:	991b      	ldr	r1, [sp, #108]	; 0x6c
   10364:	2201      	movs	r2, #1
   10366:	605a      	str	r2, [r3, #4]
   10368:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1036a:	6019      	str	r1, [r3, #0]
   1036c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1036e:	3201      	adds	r2, #1
   10370:	9238      	str	r2, [sp, #224]	; 0xe0
   10372:	3101      	adds	r1, #1
   10374:	2a07      	cmp	r2, #7
   10376:	9139      	str	r1, [sp, #228]	; 0xe4
   10378:	f73f ab3d 	bgt.w	f9f6 <_svfprintf_r+0x4d2>
   1037c:	3308      	adds	r3, #8
   1037e:	f7ff b9ed 	b.w	f75c <_svfprintf_r+0x238>
   10382:	232d      	movs	r3, #45	; 0x2d
   10384:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   10388:	f7ff bbe8 	b.w	fb5c <_svfprintf_r+0x638>
   1038c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1038e:	4659      	mov	r1, fp
   10390:	aa37      	add	r2, sp, #220	; 0xdc
   10392:	f7ff f839 	bl	f408 <__sprint_r>
   10396:	2800      	cmp	r0, #0
   10398:	f47f aa12 	bne.w	f7c0 <_svfprintf_r+0x29c>
   1039c:	464b      	mov	r3, r9
   1039e:	e556      	b.n	fe4e <_svfprintf_r+0x92a>
   103a0:	000128e8 	.word	0x000128e8
   103a4:	2301      	movs	r3, #1
   103a6:	6063      	str	r3, [r4, #4]
   103a8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   103aa:	f242 53b8 	movw	r3, #9656	; 0x25b8
   103ae:	f2c0 0301 	movt	r3, #1
   103b2:	6023      	str	r3, [r4, #0]
   103b4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   103b6:	3201      	adds	r2, #1
   103b8:	9238      	str	r2, [sp, #224]	; 0xe0
   103ba:	3301      	adds	r3, #1
   103bc:	2a07      	cmp	r2, #7
   103be:	9339      	str	r3, [sp, #228]	; 0xe4
   103c0:	bfd8      	it	le
   103c2:	f104 0308 	addle.w	r3, r4, #8
   103c6:	f300 8173 	bgt.w	106b0 <RAM_SIZE+0x6b0>
   103ca:	9a42      	ldr	r2, [sp, #264]	; 0x108
   103cc:	b92a      	cbnz	r2, 103da <RAM_SIZE+0x3da>
   103ce:	9818      	ldr	r0, [sp, #96]	; 0x60
   103d0:	b918      	cbnz	r0, 103da <RAM_SIZE+0x3da>
   103d2:	f01a 0f01 	tst.w	sl, #1
   103d6:	f43f a9c1 	beq.w	f75c <_svfprintf_r+0x238>
   103da:	991b      	ldr	r1, [sp, #108]	; 0x6c
   103dc:	2201      	movs	r2, #1
   103de:	605a      	str	r2, [r3, #4]
   103e0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   103e2:	6019      	str	r1, [r3, #0]
   103e4:	9939      	ldr	r1, [sp, #228]	; 0xe4
   103e6:	3201      	adds	r2, #1
   103e8:	9238      	str	r2, [sp, #224]	; 0xe0
   103ea:	3101      	adds	r1, #1
   103ec:	2a07      	cmp	r2, #7
   103ee:	9139      	str	r1, [sp, #228]	; 0xe4
   103f0:	f300 8168 	bgt.w	106c4 <RAM_SIZE+0x6c4>
   103f4:	3308      	adds	r3, #8
   103f6:	9c42      	ldr	r4, [sp, #264]	; 0x108
   103f8:	4264      	negs	r4, r4
   103fa:	2c00      	cmp	r4, #0
   103fc:	f340 8187 	ble.w	1070e <RAM_SIZE+0x70e>
   10400:	2c10      	cmp	r4, #16
   10402:	4f9e      	ldr	r7, [pc, #632]	; (1067c <RAM_SIZE+0x67c>)
   10404:	f340 81a0 	ble.w	10748 <RAM_SIZE+0x748>
   10408:	2610      	movs	r6, #16
   1040a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   1040e:	e003      	b.n	10418 <RAM_SIZE+0x418>
   10410:	3c10      	subs	r4, #16
   10412:	2c10      	cmp	r4, #16
   10414:	f340 8198 	ble.w	10748 <RAM_SIZE+0x748>
   10418:	605e      	str	r6, [r3, #4]
   1041a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1041c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1041e:	3201      	adds	r2, #1
   10420:	601f      	str	r7, [r3, #0]
   10422:	3110      	adds	r1, #16
   10424:	2a07      	cmp	r2, #7
   10426:	9139      	str	r1, [sp, #228]	; 0xe4
   10428:	f103 0308 	add.w	r3, r3, #8
   1042c:	9238      	str	r2, [sp, #224]	; 0xe0
   1042e:	ddef      	ble.n	10410 <RAM_SIZE+0x410>
   10430:	9809      	ldr	r0, [sp, #36]	; 0x24
   10432:	4659      	mov	r1, fp
   10434:	4642      	mov	r2, r8
   10436:	f7fe ffe7 	bl	f408 <__sprint_r>
   1043a:	464b      	mov	r3, r9
   1043c:	2800      	cmp	r0, #0
   1043e:	d0e7      	beq.n	10410 <RAM_SIZE+0x410>
   10440:	f7ff b9be 	b.w	f7c0 <_svfprintf_r+0x29c>
   10444:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   10446:	465e      	mov	r6, fp
   10448:	2b00      	cmp	r3, #0
   1044a:	f43f a9ba 	beq.w	f7c2 <_svfprintf_r+0x29e>
   1044e:	9809      	ldr	r0, [sp, #36]	; 0x24
   10450:	4659      	mov	r1, fp
   10452:	aa37      	add	r2, sp, #220	; 0xdc
   10454:	f7fe ffd8 	bl	f408 <__sprint_r>
   10458:	f7ff b9b3 	b.w	f7c2 <_svfprintf_r+0x29e>
   1045c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1045e:	f04a 0a20 	orr.w	sl, sl, #32
   10462:	786a      	ldrb	r2, [r5, #1]
   10464:	1c6b      	adds	r3, r5, #1
   10466:	910a      	str	r1, [sp, #40]	; 0x28
   10468:	f7ff b8c5 	b.w	f5f6 <_svfprintf_r+0xd2>
   1046c:	4638      	mov	r0, r7
   1046e:	4631      	mov	r1, r6
   10470:	9308      	str	r3, [sp, #32]
   10472:	f7fd fa99 	bl	d9a8 <__isnand>
   10476:	9b08      	ldr	r3, [sp, #32]
   10478:	2800      	cmp	r0, #0
   1047a:	f040 8101 	bne.w	10680 <RAM_SIZE+0x680>
   1047e:	f1b8 3fff 	cmp.w	r8, #4294967295
   10482:	bf08      	it	eq
   10484:	f108 0807 	addeq.w	r8, r8, #7
   10488:	d00e      	beq.n	104a8 <RAM_SIZE+0x4a8>
   1048a:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1048c:	2a67      	cmp	r2, #103	; 0x67
   1048e:	bf14      	ite	ne
   10490:	2300      	movne	r3, #0
   10492:	2301      	moveq	r3, #1
   10494:	2a47      	cmp	r2, #71	; 0x47
   10496:	bf08      	it	eq
   10498:	f043 0301 	orreq.w	r3, r3, #1
   1049c:	b123      	cbz	r3, 104a8 <RAM_SIZE+0x4a8>
   1049e:	f1b8 0f00 	cmp.w	r8, #0
   104a2:	bf08      	it	eq
   104a4:	f04f 0801 	moveq.w	r8, #1
   104a8:	4633      	mov	r3, r6
   104aa:	463a      	mov	r2, r7
   104ac:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   104b0:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   104b4:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   104b6:	2b00      	cmp	r3, #0
   104b8:	f2c0 820a 	blt.w	108d0 <RAM_SIZE+0x8d0>
   104bc:	2300      	movs	r3, #0
   104be:	9315      	str	r3, [sp, #84]	; 0x54
   104c0:	9914      	ldr	r1, [sp, #80]	; 0x50
   104c2:	2966      	cmp	r1, #102	; 0x66
   104c4:	bf14      	ite	ne
   104c6:	2300      	movne	r3, #0
   104c8:	2301      	moveq	r3, #1
   104ca:	2946      	cmp	r1, #70	; 0x46
   104cc:	bf08      	it	eq
   104ce:	f043 0301 	orreq.w	r3, r3, #1
   104d2:	9312      	str	r3, [sp, #72]	; 0x48
   104d4:	2b00      	cmp	r3, #0
   104d6:	f000 818a 	beq.w	107ee <RAM_SIZE+0x7ee>
   104da:	2303      	movs	r3, #3
   104dc:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   104e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   104e2:	970e      	str	r7, [sp, #56]	; 0x38
   104e4:	960f      	str	r6, [sp, #60]	; 0x3c
   104e6:	9300      	str	r3, [sp, #0]
   104e8:	9809      	ldr	r0, [sp, #36]	; 0x24
   104ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   104ee:	9101      	str	r1, [sp, #4]
   104f0:	a942      	add	r1, sp, #264	; 0x108
   104f2:	9102      	str	r1, [sp, #8]
   104f4:	a941      	add	r1, sp, #260	; 0x104
   104f6:	9103      	str	r1, [sp, #12]
   104f8:	a940      	add	r1, sp, #256	; 0x100
   104fa:	9104      	str	r1, [sp, #16]
   104fc:	f7fa fa04 	bl	a908 <_dtoa_r>
   10500:	9a14      	ldr	r2, [sp, #80]	; 0x50
   10502:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   10506:	bf18      	it	ne
   10508:	2301      	movne	r3, #1
   1050a:	2a47      	cmp	r2, #71	; 0x47
   1050c:	bf0c      	ite	eq
   1050e:	2300      	moveq	r3, #0
   10510:	f003 0301 	andne.w	r3, r3, #1
   10514:	9011      	str	r0, [sp, #68]	; 0x44
   10516:	b92b      	cbnz	r3, 10524 <RAM_SIZE+0x524>
   10518:	f01a 0f01 	tst.w	sl, #1
   1051c:	bf08      	it	eq
   1051e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   10522:	d01a      	beq.n	1055a <RAM_SIZE+0x55a>
   10524:	9b11      	ldr	r3, [sp, #68]	; 0x44
   10526:	980b      	ldr	r0, [sp, #44]	; 0x2c
   10528:	9912      	ldr	r1, [sp, #72]	; 0x48
   1052a:	eb03 0c00 	add.w	ip, r3, r0
   1052e:	b129      	cbz	r1, 1053c <RAM_SIZE+0x53c>
   10530:	781b      	ldrb	r3, [r3, #0]
   10532:	2b30      	cmp	r3, #48	; 0x30
   10534:	f000 80d0 	beq.w	106d8 <RAM_SIZE+0x6d8>
   10538:	9b42      	ldr	r3, [sp, #264]	; 0x108
   1053a:	449c      	add	ip, r3
   1053c:	4638      	mov	r0, r7
   1053e:	2200      	movs	r2, #0
   10540:	2300      	movs	r3, #0
   10542:	4631      	mov	r1, r6
   10544:	f8cd c020 	str.w	ip, [sp, #32]
   10548:	f001 f8fe 	bl	11748 <__aeabi_dcmpeq>
   1054c:	f8dd c020 	ldr.w	ip, [sp, #32]
   10550:	2800      	cmp	r0, #0
   10552:	f000 8173 	beq.w	1083c <RAM_SIZE+0x83c>
   10556:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   1055a:	9814      	ldr	r0, [sp, #80]	; 0x50
   1055c:	9911      	ldr	r1, [sp, #68]	; 0x44
   1055e:	2867      	cmp	r0, #103	; 0x67
   10560:	bf14      	ite	ne
   10562:	2300      	movne	r3, #0
   10564:	2301      	moveq	r3, #1
   10566:	2847      	cmp	r0, #71	; 0x47
   10568:	bf08      	it	eq
   1056a:	f043 0301 	orreq.w	r3, r3, #1
   1056e:	ebc1 010c 	rsb	r1, r1, ip
   10572:	9118      	str	r1, [sp, #96]	; 0x60
   10574:	2b00      	cmp	r3, #0
   10576:	f000 814a 	beq.w	1080e <RAM_SIZE+0x80e>
   1057a:	9a42      	ldr	r2, [sp, #264]	; 0x108
   1057c:	f112 0f03 	cmn.w	r2, #3
   10580:	920e      	str	r2, [sp, #56]	; 0x38
   10582:	db02      	blt.n	1058a <RAM_SIZE+0x58a>
   10584:	4590      	cmp	r8, r2
   10586:	f280 814b 	bge.w	10820 <RAM_SIZE+0x820>
   1058a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1058c:	3b02      	subs	r3, #2
   1058e:	9314      	str	r3, [sp, #80]	; 0x50
   10590:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10592:	9814      	ldr	r0, [sp, #80]	; 0x50
   10594:	1e53      	subs	r3, r2, #1
   10596:	9342      	str	r3, [sp, #264]	; 0x108
   10598:	2b00      	cmp	r3, #0
   1059a:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   1059e:	f2c0 81d1 	blt.w	10944 <RAM_SIZE+0x944>
   105a2:	222b      	movs	r2, #43	; 0x2b
   105a4:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   105a8:	2b09      	cmp	r3, #9
   105aa:	f300 8162 	bgt.w	10872 <RAM_SIZE+0x872>
   105ae:	a93f      	add	r1, sp, #252	; 0xfc
   105b0:	3330      	adds	r3, #48	; 0x30
   105b2:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   105b6:	2330      	movs	r3, #48	; 0x30
   105b8:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   105bc:	ab3e      	add	r3, sp, #248	; 0xf8
   105be:	9a18      	ldr	r2, [sp, #96]	; 0x60
   105c0:	1acb      	subs	r3, r1, r3
   105c2:	9918      	ldr	r1, [sp, #96]	; 0x60
   105c4:	931a      	str	r3, [sp, #104]	; 0x68
   105c6:	1859      	adds	r1, r3, r1
   105c8:	2a01      	cmp	r2, #1
   105ca:	910e      	str	r1, [sp, #56]	; 0x38
   105cc:	f340 81cc 	ble.w	10968 <RAM_SIZE+0x968>
   105d0:	980e      	ldr	r0, [sp, #56]	; 0x38
   105d2:	3001      	adds	r0, #1
   105d4:	900e      	str	r0, [sp, #56]	; 0x38
   105d6:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   105da:	910b      	str	r1, [sp, #44]	; 0x2c
   105dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   105de:	2b00      	cmp	r3, #0
   105e0:	f000 80fd 	beq.w	107de <RAM_SIZE+0x7de>
   105e4:	232d      	movs	r3, #45	; 0x2d
   105e6:	2000      	movs	r0, #0
   105e8:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   105ec:	9015      	str	r0, [sp, #84]	; 0x54
   105ee:	f7ff b950 	b.w	f892 <_svfprintf_r+0x36e>
   105f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   105f4:	425b      	negs	r3, r3
   105f6:	930c      	str	r3, [sp, #48]	; 0x30
   105f8:	f7ff bace 	b.w	fb98 <_svfprintf_r+0x674>
   105fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   105fe:	2000      	movs	r0, #0
   10600:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   10604:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   10608:	9015      	str	r0, [sp, #84]	; 0x54
   1060a:	920b      	str	r2, [sp, #44]	; 0x2c
   1060c:	f7ff b940 	b.w	f890 <_svfprintf_r+0x36c>
   10610:	980a      	ldr	r0, [sp, #40]	; 0x28
   10612:	1d01      	adds	r1, r0, #4
   10614:	910a      	str	r1, [sp, #40]	; 0x28
   10616:	6806      	ldr	r6, [r0, #0]
   10618:	1e32      	subs	r2, r6, #0
   1061a:	bf18      	it	ne
   1061c:	2201      	movne	r2, #1
   1061e:	4636      	mov	r6, r6
   10620:	f04f 0700 	mov.w	r7, #0
   10624:	f7ff b8f6 	b.w	f814 <_svfprintf_r+0x2f0>
   10628:	f01a 0f40 	tst.w	sl, #64	; 0x40
   1062c:	bf17      	itett	ne
   1062e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   10630:	990a      	ldreq	r1, [sp, #40]	; 0x28
   10632:	980d      	ldrne	r0, [sp, #52]	; 0x34
   10634:	f102 0a04 	addne.w	sl, r2, #4
   10638:	bf11      	iteee	ne
   1063a:	6813      	ldrne	r3, [r2, #0]
   1063c:	f101 0a04 	addeq.w	sl, r1, #4
   10640:	680b      	ldreq	r3, [r1, #0]
   10642:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   10644:	bf14      	ite	ne
   10646:	8018      	strhne	r0, [r3, #0]
   10648:	601a      	streq	r2, [r3, #0]
   1064a:	f7fe bf95 	b.w	f578 <_svfprintf_r+0x54>
   1064e:	9809      	ldr	r0, [sp, #36]	; 0x24
   10650:	4659      	mov	r1, fp
   10652:	aa37      	add	r2, sp, #220	; 0xdc
   10654:	f7fe fed8 	bl	f408 <__sprint_r>
   10658:	2800      	cmp	r0, #0
   1065a:	f47f a8b1 	bne.w	f7c0 <_svfprintf_r+0x29c>
   1065e:	464b      	mov	r3, r9
   10660:	e40b      	b.n	fe7a <_svfprintf_r+0x956>
   10662:	9809      	ldr	r0, [sp, #36]	; 0x24
   10664:	2140      	movs	r1, #64	; 0x40
   10666:	f7fb fe1f 	bl	c2a8 <_malloc_r>
   1066a:	6030      	str	r0, [r6, #0]
   1066c:	6130      	str	r0, [r6, #16]
   1066e:	2800      	cmp	r0, #0
   10670:	f000 818d 	beq.w	1098e <RAM_SIZE+0x98e>
   10674:	2340      	movs	r3, #64	; 0x40
   10676:	6173      	str	r3, [r6, #20]
   10678:	f7fe bf67 	b.w	f54a <_svfprintf_r+0x26>
   1067c:	000128e8 	.word	0x000128e8
   10680:	2003      	movs	r0, #3
   10682:	f242 5298 	movw	r2, #9624	; 0x2598
   10686:	f242 5194 	movw	r1, #9620	; 0x2594
   1068a:	900b      	str	r0, [sp, #44]	; 0x2c
   1068c:	9814      	ldr	r0, [sp, #80]	; 0x50
   1068e:	f2c0 0101 	movt	r1, #1
   10692:	f2c0 0201 	movt	r2, #1
   10696:	9315      	str	r3, [sp, #84]	; 0x54
   10698:	2847      	cmp	r0, #71	; 0x47
   1069a:	bfd8      	it	le
   1069c:	460a      	movle	r2, r1
   1069e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   106a2:	2103      	movs	r1, #3
   106a4:	9211      	str	r2, [sp, #68]	; 0x44
   106a6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   106aa:	910e      	str	r1, [sp, #56]	; 0x38
   106ac:	f7ff b8f0 	b.w	f890 <_svfprintf_r+0x36c>
   106b0:	9809      	ldr	r0, [sp, #36]	; 0x24
   106b2:	4659      	mov	r1, fp
   106b4:	aa37      	add	r2, sp, #220	; 0xdc
   106b6:	f7fe fea7 	bl	f408 <__sprint_r>
   106ba:	2800      	cmp	r0, #0
   106bc:	f47f a880 	bne.w	f7c0 <_svfprintf_r+0x29c>
   106c0:	464b      	mov	r3, r9
   106c2:	e682      	b.n	103ca <RAM_SIZE+0x3ca>
   106c4:	9809      	ldr	r0, [sp, #36]	; 0x24
   106c6:	4659      	mov	r1, fp
   106c8:	aa37      	add	r2, sp, #220	; 0xdc
   106ca:	f7fe fe9d 	bl	f408 <__sprint_r>
   106ce:	2800      	cmp	r0, #0
   106d0:	f47f a876 	bne.w	f7c0 <_svfprintf_r+0x29c>
   106d4:	464b      	mov	r3, r9
   106d6:	e68e      	b.n	103f6 <RAM_SIZE+0x3f6>
   106d8:	4638      	mov	r0, r7
   106da:	2200      	movs	r2, #0
   106dc:	2300      	movs	r3, #0
   106de:	4631      	mov	r1, r6
   106e0:	f8cd c020 	str.w	ip, [sp, #32]
   106e4:	f001 f830 	bl	11748 <__aeabi_dcmpeq>
   106e8:	f8dd c020 	ldr.w	ip, [sp, #32]
   106ec:	2800      	cmp	r0, #0
   106ee:	f47f af23 	bne.w	10538 <RAM_SIZE+0x538>
   106f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   106f4:	f1c2 0301 	rsb	r3, r2, #1
   106f8:	9342      	str	r3, [sp, #264]	; 0x108
   106fa:	e71e      	b.n	1053a <RAM_SIZE+0x53a>
   106fc:	9809      	ldr	r0, [sp, #36]	; 0x24
   106fe:	4659      	mov	r1, fp
   10700:	aa37      	add	r2, sp, #220	; 0xdc
   10702:	f7fe fe81 	bl	f408 <__sprint_r>
   10706:	2800      	cmp	r0, #0
   10708:	f47f a85a 	bne.w	f7c0 <_svfprintf_r+0x29c>
   1070c:	464b      	mov	r3, r9
   1070e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   10710:	9811      	ldr	r0, [sp, #68]	; 0x44
   10712:	605a      	str	r2, [r3, #4]
   10714:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   10716:	9939      	ldr	r1, [sp, #228]	; 0xe4
   10718:	6018      	str	r0, [r3, #0]
   1071a:	3201      	adds	r2, #1
   1071c:	9818      	ldr	r0, [sp, #96]	; 0x60
   1071e:	9238      	str	r2, [sp, #224]	; 0xe0
   10720:	1809      	adds	r1, r1, r0
   10722:	2a07      	cmp	r2, #7
   10724:	9139      	str	r1, [sp, #228]	; 0xe4
   10726:	f73f a966 	bgt.w	f9f6 <_svfprintf_r+0x4d2>
   1072a:	3308      	adds	r3, #8
   1072c:	f7ff b816 	b.w	f75c <_svfprintf_r+0x238>
   10730:	2100      	movs	r1, #0
   10732:	9115      	str	r1, [sp, #84]	; 0x54
   10734:	f7f7 f956 	bl	79e4 <strlen>
   10738:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1073c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   10740:	900e      	str	r0, [sp, #56]	; 0x38
   10742:	920b      	str	r2, [sp, #44]	; 0x2c
   10744:	f7ff b8a4 	b.w	f890 <_svfprintf_r+0x36c>
   10748:	605c      	str	r4, [r3, #4]
   1074a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1074c:	601f      	str	r7, [r3, #0]
   1074e:	1c51      	adds	r1, r2, #1
   10750:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   10752:	9138      	str	r1, [sp, #224]	; 0xe0
   10754:	1912      	adds	r2, r2, r4
   10756:	2907      	cmp	r1, #7
   10758:	9239      	str	r2, [sp, #228]	; 0xe4
   1075a:	dccf      	bgt.n	106fc <RAM_SIZE+0x6fc>
   1075c:	3308      	adds	r3, #8
   1075e:	e7d6      	b.n	1070e <RAM_SIZE+0x70e>
   10760:	9916      	ldr	r1, [sp, #88]	; 0x58
   10762:	9811      	ldr	r0, [sp, #68]	; 0x44
   10764:	1a08      	subs	r0, r1, r0
   10766:	900e      	str	r0, [sp, #56]	; 0x38
   10768:	f7ff b889 	b.w	f87e <_svfprintf_r+0x35a>
   1076c:	f1b8 0f06 	cmp.w	r8, #6
   10770:	bf34      	ite	cc
   10772:	4641      	movcc	r1, r8
   10774:	2106      	movcs	r1, #6
   10776:	f242 52b0 	movw	r2, #9648	; 0x25b0
   1077a:	f2c0 0201 	movt	r2, #1
   1077e:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   10782:	910e      	str	r1, [sp, #56]	; 0x38
   10784:	9211      	str	r2, [sp, #68]	; 0x44
   10786:	930b      	str	r3, [sp, #44]	; 0x2c
   10788:	f7ff b963 	b.w	fa52 <_svfprintf_r+0x52e>
   1078c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1078e:	4659      	mov	r1, fp
   10790:	aa37      	add	r2, sp, #220	; 0xdc
   10792:	f7fe fe39 	bl	f408 <__sprint_r>
   10796:	2800      	cmp	r0, #0
   10798:	f47f a812 	bne.w	f7c0 <_svfprintf_r+0x29c>
   1079c:	464b      	mov	r3, r9
   1079e:	e43b      	b.n	10018 <RAM_SIZE+0x18>
   107a0:	9809      	ldr	r0, [sp, #36]	; 0x24
   107a2:	4659      	mov	r1, fp
   107a4:	aa37      	add	r2, sp, #220	; 0xdc
   107a6:	f7fe fe2f 	bl	f408 <__sprint_r>
   107aa:	2800      	cmp	r0, #0
   107ac:	f47f a808 	bne.w	f7c0 <_svfprintf_r+0x29c>
   107b0:	464b      	mov	r3, r9
   107b2:	e5af      	b.n	10314 <RAM_SIZE+0x314>
   107b4:	9809      	ldr	r0, [sp, #36]	; 0x24
   107b6:	4659      	mov	r1, fp
   107b8:	aa37      	add	r2, sp, #220	; 0xdc
   107ba:	f7fe fe25 	bl	f408 <__sprint_r>
   107be:	2800      	cmp	r0, #0
   107c0:	f47e affe 	bne.w	f7c0 <_svfprintf_r+0x29c>
   107c4:	464c      	mov	r4, r9
   107c6:	e594      	b.n	102f2 <RAM_SIZE+0x2f2>
   107c8:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   107cc:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   107d0:	9015      	str	r0, [sp, #84]	; 0x54
   107d2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   107d6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   107da:	f7ff b859 	b.w	f890 <_svfprintf_r+0x36c>
   107de:	980e      	ldr	r0, [sp, #56]	; 0x38
   107e0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   107e4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   107e8:	900b      	str	r0, [sp, #44]	; 0x2c
   107ea:	f7ff b851 	b.w	f890 <_svfprintf_r+0x36c>
   107ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
   107f0:	2a65      	cmp	r2, #101	; 0x65
   107f2:	bf14      	ite	ne
   107f4:	2300      	movne	r3, #0
   107f6:	2301      	moveq	r3, #1
   107f8:	2a45      	cmp	r2, #69	; 0x45
   107fa:	bf08      	it	eq
   107fc:	f043 0301 	orreq.w	r3, r3, #1
   10800:	2b00      	cmp	r3, #0
   10802:	d032      	beq.n	1086a <RAM_SIZE+0x86a>
   10804:	f108 0301 	add.w	r3, r8, #1
   10808:	930b      	str	r3, [sp, #44]	; 0x2c
   1080a:	2302      	movs	r3, #2
   1080c:	e668      	b.n	104e0 <RAM_SIZE+0x4e0>
   1080e:	9814      	ldr	r0, [sp, #80]	; 0x50
   10810:	2865      	cmp	r0, #101	; 0x65
   10812:	dd62      	ble.n	108da <RAM_SIZE+0x8da>
   10814:	9a14      	ldr	r2, [sp, #80]	; 0x50
   10816:	2a66      	cmp	r2, #102	; 0x66
   10818:	bf1c      	itt	ne
   1081a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   1081c:	930e      	strne	r3, [sp, #56]	; 0x38
   1081e:	d06f      	beq.n	10900 <RAM_SIZE+0x900>
   10820:	9a18      	ldr	r2, [sp, #96]	; 0x60
   10822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10824:	429a      	cmp	r2, r3
   10826:	dc5b      	bgt.n	108e0 <RAM_SIZE+0x8e0>
   10828:	f01a 0f01 	tst.w	sl, #1
   1082c:	f040 8081 	bne.w	10932 <RAM_SIZE+0x932>
   10830:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   10834:	2167      	movs	r1, #103	; 0x67
   10836:	900b      	str	r0, [sp, #44]	; 0x2c
   10838:	9114      	str	r1, [sp, #80]	; 0x50
   1083a:	e6cf      	b.n	105dc <RAM_SIZE+0x5dc>
   1083c:	9b40      	ldr	r3, [sp, #256]	; 0x100
   1083e:	459c      	cmp	ip, r3
   10840:	bf98      	it	ls
   10842:	469c      	movls	ip, r3
   10844:	f67f ae89 	bls.w	1055a <RAM_SIZE+0x55a>
   10848:	2230      	movs	r2, #48	; 0x30
   1084a:	f803 2b01 	strb.w	r2, [r3], #1
   1084e:	459c      	cmp	ip, r3
   10850:	9340      	str	r3, [sp, #256]	; 0x100
   10852:	d8fa      	bhi.n	1084a <RAM_SIZE+0x84a>
   10854:	e681      	b.n	1055a <RAM_SIZE+0x55a>
   10856:	9809      	ldr	r0, [sp, #36]	; 0x24
   10858:	4659      	mov	r1, fp
   1085a:	aa37      	add	r2, sp, #220	; 0xdc
   1085c:	f7fe fdd4 	bl	f408 <__sprint_r>
   10860:	2800      	cmp	r0, #0
   10862:	f47e afad 	bne.w	f7c0 <_svfprintf_r+0x29c>
   10866:	464b      	mov	r3, r9
   10868:	e577      	b.n	1035a <RAM_SIZE+0x35a>
   1086a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   1086e:	3302      	adds	r3, #2
   10870:	e636      	b.n	104e0 <RAM_SIZE+0x4e0>
   10872:	f246 6c67 	movw	ip, #26215	; 0x6667
   10876:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   1087a:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   1087e:	fb8c 2103 	smull	r2, r1, ip, r3
   10882:	17da      	asrs	r2, r3, #31
   10884:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   10888:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   1088c:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   10890:	4613      	mov	r3, r2
   10892:	3130      	adds	r1, #48	; 0x30
   10894:	2a09      	cmp	r2, #9
   10896:	f800 1d01 	strb.w	r1, [r0, #-1]!
   1089a:	dcf0      	bgt.n	1087e <RAM_SIZE+0x87e>
   1089c:	3330      	adds	r3, #48	; 0x30
   1089e:	1e42      	subs	r2, r0, #1
   108a0:	b2d9      	uxtb	r1, r3
   108a2:	f800 1c01 	strb.w	r1, [r0, #-1]
   108a6:	9b07      	ldr	r3, [sp, #28]
   108a8:	4293      	cmp	r3, r2
   108aa:	bf98      	it	ls
   108ac:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   108b0:	f67f ae84 	bls.w	105bc <RAM_SIZE+0x5bc>
   108b4:	4602      	mov	r2, r0
   108b6:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   108ba:	e001      	b.n	108c0 <RAM_SIZE+0x8c0>
   108bc:	f812 1b01 	ldrb.w	r1, [r2], #1
   108c0:	f803 1c01 	strb.w	r1, [r3, #-1]
   108c4:	4619      	mov	r1, r3
   108c6:	9807      	ldr	r0, [sp, #28]
   108c8:	3301      	adds	r3, #1
   108ca:	4290      	cmp	r0, r2
   108cc:	d8f6      	bhi.n	108bc <RAM_SIZE+0x8bc>
   108ce:	e675      	b.n	105bc <RAM_SIZE+0x5bc>
   108d0:	202d      	movs	r0, #45	; 0x2d
   108d2:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   108d6:	9015      	str	r0, [sp, #84]	; 0x54
   108d8:	e5f2      	b.n	104c0 <RAM_SIZE+0x4c0>
   108da:	9942      	ldr	r1, [sp, #264]	; 0x108
   108dc:	910e      	str	r1, [sp, #56]	; 0x38
   108de:	e657      	b.n	10590 <RAM_SIZE+0x590>
   108e0:	990e      	ldr	r1, [sp, #56]	; 0x38
   108e2:	9818      	ldr	r0, [sp, #96]	; 0x60
   108e4:	2900      	cmp	r1, #0
   108e6:	bfda      	itte	le
   108e8:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   108ea:	f1c2 0302 	rsble	r3, r2, #2
   108ee:	2301      	movgt	r3, #1
   108f0:	181b      	adds	r3, r3, r0
   108f2:	2167      	movs	r1, #103	; 0x67
   108f4:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   108f8:	930e      	str	r3, [sp, #56]	; 0x38
   108fa:	9114      	str	r1, [sp, #80]	; 0x50
   108fc:	920b      	str	r2, [sp, #44]	; 0x2c
   108fe:	e66d      	b.n	105dc <RAM_SIZE+0x5dc>
   10900:	9842      	ldr	r0, [sp, #264]	; 0x108
   10902:	2800      	cmp	r0, #0
   10904:	900e      	str	r0, [sp, #56]	; 0x38
   10906:	dd38      	ble.n	1097a <RAM_SIZE+0x97a>
   10908:	f1b8 0f00 	cmp.w	r8, #0
   1090c:	d107      	bne.n	1091e <RAM_SIZE+0x91e>
   1090e:	f01a 0f01 	tst.w	sl, #1
   10912:	bf04      	itt	eq
   10914:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   10918:	910b      	streq	r1, [sp, #44]	; 0x2c
   1091a:	f43f ae5f 	beq.w	105dc <RAM_SIZE+0x5dc>
   1091e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10920:	2066      	movs	r0, #102	; 0x66
   10922:	9014      	str	r0, [sp, #80]	; 0x50
   10924:	1c53      	adds	r3, r2, #1
   10926:	4443      	add	r3, r8
   10928:	930e      	str	r3, [sp, #56]	; 0x38
   1092a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   1092e:	910b      	str	r1, [sp, #44]	; 0x2c
   10930:	e654      	b.n	105dc <RAM_SIZE+0x5dc>
   10932:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10934:	2367      	movs	r3, #103	; 0x67
   10936:	9314      	str	r3, [sp, #80]	; 0x50
   10938:	3201      	adds	r2, #1
   1093a:	920e      	str	r2, [sp, #56]	; 0x38
   1093c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   10940:	900b      	str	r0, [sp, #44]	; 0x2c
   10942:	e64b      	b.n	105dc <RAM_SIZE+0x5dc>
   10944:	222d      	movs	r2, #45	; 0x2d
   10946:	425b      	negs	r3, r3
   10948:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   1094c:	e62c      	b.n	105a8 <RAM_SIZE+0x5a8>
   1094e:	990a      	ldr	r1, [sp, #40]	; 0x28
   10950:	781a      	ldrb	r2, [r3, #0]
   10952:	f8d1 8000 	ldr.w	r8, [r1]
   10956:	3104      	adds	r1, #4
   10958:	910a      	str	r1, [sp, #40]	; 0x28
   1095a:	f1b8 0f00 	cmp.w	r8, #0
   1095e:	bfb8      	it	lt
   10960:	f04f 38ff 	movlt.w	r8, #4294967295
   10964:	f7fe be47 	b.w	f5f6 <_svfprintf_r+0xd2>
   10968:	f01a 0f01 	tst.w	sl, #1
   1096c:	bf04      	itt	eq
   1096e:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   10972:	930b      	streq	r3, [sp, #44]	; 0x2c
   10974:	f43f ae32 	beq.w	105dc <RAM_SIZE+0x5dc>
   10978:	e62a      	b.n	105d0 <RAM_SIZE+0x5d0>
   1097a:	f1b8 0f00 	cmp.w	r8, #0
   1097e:	d10e      	bne.n	1099e <RAM_SIZE+0x99e>
   10980:	f01a 0f01 	tst.w	sl, #1
   10984:	d10b      	bne.n	1099e <RAM_SIZE+0x99e>
   10986:	2201      	movs	r2, #1
   10988:	920b      	str	r2, [sp, #44]	; 0x2c
   1098a:	920e      	str	r2, [sp, #56]	; 0x38
   1098c:	e626      	b.n	105dc <RAM_SIZE+0x5dc>
   1098e:	9809      	ldr	r0, [sp, #36]	; 0x24
   10990:	230c      	movs	r3, #12
   10992:	f04f 31ff 	mov.w	r1, #4294967295
   10996:	910d      	str	r1, [sp, #52]	; 0x34
   10998:	6003      	str	r3, [r0, #0]
   1099a:	f7fe bf1a 	b.w	f7d2 <_svfprintf_r+0x2ae>
   1099e:	f108 0302 	add.w	r3, r8, #2
   109a2:	2066      	movs	r0, #102	; 0x66
   109a4:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   109a8:	930e      	str	r3, [sp, #56]	; 0x38
   109aa:	9014      	str	r0, [sp, #80]	; 0x50
   109ac:	910b      	str	r1, [sp, #44]	; 0x2c
   109ae:	e615      	b.n	105dc <RAM_SIZE+0x5dc>

000109b0 <_calloc_r>:
   109b0:	b538      	push	{r3, r4, r5, lr}
   109b2:	fb01 f102 	mul.w	r1, r1, r2
   109b6:	f7fb fc77 	bl	c2a8 <_malloc_r>
   109ba:	4604      	mov	r4, r0
   109bc:	b1f8      	cbz	r0, 109fe <_calloc_r+0x4e>
   109be:	f850 2c04 	ldr.w	r2, [r0, #-4]
   109c2:	f022 0203 	bic.w	r2, r2, #3
   109c6:	3a04      	subs	r2, #4
   109c8:	2a24      	cmp	r2, #36	; 0x24
   109ca:	d81a      	bhi.n	10a02 <_calloc_r+0x52>
   109cc:	2a13      	cmp	r2, #19
   109ce:	4603      	mov	r3, r0
   109d0:	d90f      	bls.n	109f2 <_calloc_r+0x42>
   109d2:	2100      	movs	r1, #0
   109d4:	f840 1b04 	str.w	r1, [r0], #4
   109d8:	1d03      	adds	r3, r0, #4
   109da:	2a1b      	cmp	r2, #27
   109dc:	6061      	str	r1, [r4, #4]
   109de:	d908      	bls.n	109f2 <_calloc_r+0x42>
   109e0:	1d1d      	adds	r5, r3, #4
   109e2:	6041      	str	r1, [r0, #4]
   109e4:	6059      	str	r1, [r3, #4]
   109e6:	1d2b      	adds	r3, r5, #4
   109e8:	2a24      	cmp	r2, #36	; 0x24
   109ea:	bf02      	ittt	eq
   109ec:	6069      	streq	r1, [r5, #4]
   109ee:	6059      	streq	r1, [r3, #4]
   109f0:	3308      	addeq	r3, #8
   109f2:	461a      	mov	r2, r3
   109f4:	2100      	movs	r1, #0
   109f6:	f842 1b04 	str.w	r1, [r2], #4
   109fa:	6059      	str	r1, [r3, #4]
   109fc:	6051      	str	r1, [r2, #4]
   109fe:	4620      	mov	r0, r4
   10a00:	bd38      	pop	{r3, r4, r5, pc}
   10a02:	2100      	movs	r1, #0
   10a04:	f7fc f8ca 	bl	cb9c <memset>
   10a08:	4620      	mov	r0, r4
   10a0a:	bd38      	pop	{r3, r4, r5, pc}

00010a0c <_close_r>:
   10a0c:	b538      	push	{r3, r4, r5, lr}
   10a0e:	f240 7474 	movw	r4, #1908	; 0x774
   10a12:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10a16:	4605      	mov	r5, r0
   10a18:	4608      	mov	r0, r1
   10a1a:	2300      	movs	r3, #0
   10a1c:	6023      	str	r3, [r4, #0]
   10a1e:	f7f6 f9d3 	bl	6dc8 <_close>
   10a22:	f1b0 3fff 	cmp.w	r0, #4294967295
   10a26:	d000      	beq.n	10a2a <_close_r+0x1e>
   10a28:	bd38      	pop	{r3, r4, r5, pc}
   10a2a:	6823      	ldr	r3, [r4, #0]
   10a2c:	2b00      	cmp	r3, #0
   10a2e:	d0fb      	beq.n	10a28 <_close_r+0x1c>
   10a30:	602b      	str	r3, [r5, #0]
   10a32:	bd38      	pop	{r3, r4, r5, pc}

00010a34 <_fclose_r>:
   10a34:	b570      	push	{r4, r5, r6, lr}
   10a36:	4605      	mov	r5, r0
   10a38:	460c      	mov	r4, r1
   10a3a:	2900      	cmp	r1, #0
   10a3c:	d04b      	beq.n	10ad6 <_fclose_r+0xa2>
   10a3e:	f7fa ff6b 	bl	b918 <__sfp_lock_acquire>
   10a42:	b115      	cbz	r5, 10a4a <_fclose_r+0x16>
   10a44:	69ab      	ldr	r3, [r5, #24]
   10a46:	2b00      	cmp	r3, #0
   10a48:	d048      	beq.n	10adc <_fclose_r+0xa8>
   10a4a:	f242 63d0 	movw	r3, #9936	; 0x26d0
   10a4e:	f2c0 0301 	movt	r3, #1
   10a52:	429c      	cmp	r4, r3
   10a54:	bf08      	it	eq
   10a56:	686c      	ldreq	r4, [r5, #4]
   10a58:	d00e      	beq.n	10a78 <_fclose_r+0x44>
   10a5a:	f242 63f0 	movw	r3, #9968	; 0x26f0
   10a5e:	f2c0 0301 	movt	r3, #1
   10a62:	429c      	cmp	r4, r3
   10a64:	bf08      	it	eq
   10a66:	68ac      	ldreq	r4, [r5, #8]
   10a68:	d006      	beq.n	10a78 <_fclose_r+0x44>
   10a6a:	f242 7310 	movw	r3, #10000	; 0x2710
   10a6e:	f2c0 0301 	movt	r3, #1
   10a72:	429c      	cmp	r4, r3
   10a74:	bf08      	it	eq
   10a76:	68ec      	ldreq	r4, [r5, #12]
   10a78:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   10a7c:	b33e      	cbz	r6, 10ace <_fclose_r+0x9a>
   10a7e:	4628      	mov	r0, r5
   10a80:	4621      	mov	r1, r4
   10a82:	f7fa fe8d 	bl	b7a0 <_fflush_r>
   10a86:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10a88:	4606      	mov	r6, r0
   10a8a:	b13b      	cbz	r3, 10a9c <_fclose_r+0x68>
   10a8c:	4628      	mov	r0, r5
   10a8e:	6a21      	ldr	r1, [r4, #32]
   10a90:	4798      	blx	r3
   10a92:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   10a96:	bf28      	it	cs
   10a98:	f04f 36ff 	movcs.w	r6, #4294967295
   10a9c:	89a3      	ldrh	r3, [r4, #12]
   10a9e:	f013 0f80 	tst.w	r3, #128	; 0x80
   10aa2:	d11f      	bne.n	10ae4 <_fclose_r+0xb0>
   10aa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
   10aa6:	b141      	cbz	r1, 10aba <_fclose_r+0x86>
   10aa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
   10aac:	4299      	cmp	r1, r3
   10aae:	d002      	beq.n	10ab6 <_fclose_r+0x82>
   10ab0:	4628      	mov	r0, r5
   10ab2:	f7fb f869 	bl	bb88 <_free_r>
   10ab6:	2300      	movs	r3, #0
   10ab8:	6363      	str	r3, [r4, #52]	; 0x34
   10aba:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   10abc:	b121      	cbz	r1, 10ac8 <_fclose_r+0x94>
   10abe:	4628      	mov	r0, r5
   10ac0:	f7fb f862 	bl	bb88 <_free_r>
   10ac4:	2300      	movs	r3, #0
   10ac6:	64a3      	str	r3, [r4, #72]	; 0x48
   10ac8:	f04f 0300 	mov.w	r3, #0
   10acc:	81a3      	strh	r3, [r4, #12]
   10ace:	f7fa ff25 	bl	b91c <__sfp_lock_release>
   10ad2:	4630      	mov	r0, r6
   10ad4:	bd70      	pop	{r4, r5, r6, pc}
   10ad6:	460e      	mov	r6, r1
   10ad8:	4630      	mov	r0, r6
   10ada:	bd70      	pop	{r4, r5, r6, pc}
   10adc:	4628      	mov	r0, r5
   10ade:	f7fa ffcf 	bl	ba80 <__sinit>
   10ae2:	e7b2      	b.n	10a4a <_fclose_r+0x16>
   10ae4:	4628      	mov	r0, r5
   10ae6:	6921      	ldr	r1, [r4, #16]
   10ae8:	f7fb f84e 	bl	bb88 <_free_r>
   10aec:	e7da      	b.n	10aa4 <_fclose_r+0x70>
   10aee:	bf00      	nop

00010af0 <fclose>:
   10af0:	f240 036c 	movw	r3, #108	; 0x6c
   10af4:	4601      	mov	r1, r0
   10af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10afa:	6818      	ldr	r0, [r3, #0]
   10afc:	e79a      	b.n	10a34 <_fclose_r>
   10afe:	bf00      	nop

00010b00 <_fstat_r>:
   10b00:	b538      	push	{r3, r4, r5, lr}
   10b02:	f240 7474 	movw	r4, #1908	; 0x774
   10b06:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10b0a:	4605      	mov	r5, r0
   10b0c:	4608      	mov	r0, r1
   10b0e:	4611      	mov	r1, r2
   10b10:	2300      	movs	r3, #0
   10b12:	6023      	str	r3, [r4, #0]
   10b14:	f7f6 f98a 	bl	6e2c <_fstat>
   10b18:	f1b0 3fff 	cmp.w	r0, #4294967295
   10b1c:	d000      	beq.n	10b20 <_fstat_r+0x20>
   10b1e:	bd38      	pop	{r3, r4, r5, pc}
   10b20:	6823      	ldr	r3, [r4, #0]
   10b22:	2b00      	cmp	r3, #0
   10b24:	d0fb      	beq.n	10b1e <_fstat_r+0x1e>
   10b26:	602b      	str	r3, [r5, #0]
   10b28:	bd38      	pop	{r3, r4, r5, pc}
   10b2a:	bf00      	nop

00010b2c <__hexdig_init>:
   10b2c:	f642 1008 	movw	r0, #10504	; 0x2908
   10b30:	f240 6374 	movw	r3, #1652	; 0x674
   10b34:	f2c0 0001 	movt	r0, #1
   10b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b3c:	2110      	movs	r1, #16
   10b3e:	2230      	movs	r2, #48	; 0x30
   10b40:	54d1      	strb	r1, [r2, r3]
   10b42:	3101      	adds	r1, #1
   10b44:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10b48:	b2c9      	uxtb	r1, r1
   10b4a:	2a00      	cmp	r2, #0
   10b4c:	d1f8      	bne.n	10b40 <__hexdig_init+0x14>
   10b4e:	f642 1000 	movw	r0, #10496	; 0x2900
   10b52:	211a      	movs	r1, #26
   10b54:	f2c0 0001 	movt	r0, #1
   10b58:	2261      	movs	r2, #97	; 0x61
   10b5a:	54d1      	strb	r1, [r2, r3]
   10b5c:	3101      	adds	r1, #1
   10b5e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10b62:	b2c9      	uxtb	r1, r1
   10b64:	2a00      	cmp	r2, #0
   10b66:	d1f8      	bne.n	10b5a <__hexdig_init+0x2e>
   10b68:	f642 00f8 	movw	r0, #10488	; 0x28f8
   10b6c:	211a      	movs	r1, #26
   10b6e:	f2c0 0001 	movt	r0, #1
   10b72:	2241      	movs	r2, #65	; 0x41
   10b74:	54d1      	strb	r1, [r2, r3]
   10b76:	3101      	adds	r1, #1
   10b78:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10b7c:	b2c9      	uxtb	r1, r1
   10b7e:	2a00      	cmp	r2, #0
   10b80:	d1f8      	bne.n	10b74 <__hexdig_init+0x48>
   10b82:	4770      	bx	lr

00010b84 <rshift>:
   10b84:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   10b88:	6904      	ldr	r4, [r0, #16]
   10b8a:	114b      	asrs	r3, r1, #5
   10b8c:	f100 0214 	add.w	r2, r0, #20
   10b90:	42a3      	cmp	r3, r4
   10b92:	4617      	mov	r7, r2
   10b94:	da27      	bge.n	10be6 <rshift+0x62>
   10b96:	3304      	adds	r3, #4
   10b98:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   10b9c:	3414      	adds	r4, #20
   10b9e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   10ba2:	1d1d      	adds	r5, r3, #4
   10ba4:	f011 011f 	ands.w	r1, r1, #31
   10ba8:	d025      	beq.n	10bf6 <rshift+0x72>
   10baa:	685e      	ldr	r6, [r3, #4]
   10bac:	1d2b      	adds	r3, r5, #4
   10bae:	f1c1 0820 	rsb	r8, r1, #32
   10bb2:	40ce      	lsrs	r6, r1
   10bb4:	429c      	cmp	r4, r3
   10bb6:	d914      	bls.n	10be2 <rshift+0x5e>
   10bb8:	f04f 0c00 	mov.w	ip, #0
   10bbc:	681f      	ldr	r7, [r3, #0]
   10bbe:	fa07 f708 	lsl.w	r7, r7, r8
   10bc2:	433e      	orrs	r6, r7
   10bc4:	f842 600c 	str.w	r6, [r2, ip]
   10bc8:	f853 6b04 	ldr.w	r6, [r3], #4
   10bcc:	f10c 0c04 	add.w	ip, ip, #4
   10bd0:	40ce      	lsrs	r6, r1
   10bd2:	429c      	cmp	r4, r3
   10bd4:	d8f2      	bhi.n	10bbc <rshift+0x38>
   10bd6:	1b67      	subs	r7, r4, r5
   10bd8:	3f05      	subs	r7, #5
   10bda:	f027 0703 	bic.w	r7, r7, #3
   10bde:	19c7      	adds	r7, r0, r7
   10be0:	3718      	adds	r7, #24
   10be2:	603e      	str	r6, [r7, #0]
   10be4:	b9b6      	cbnz	r6, 10c14 <rshift+0x90>
   10be6:	1aba      	subs	r2, r7, r2
   10be8:	1092      	asrs	r2, r2, #2
   10bea:	6102      	str	r2, [r0, #16]
   10bec:	b902      	cbnz	r2, 10bf0 <rshift+0x6c>
   10bee:	6142      	str	r2, [r0, #20]
   10bf0:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   10bf4:	4770      	bx	lr
   10bf6:	42ac      	cmp	r4, r5
   10bf8:	d9f5      	bls.n	10be6 <rshift+0x62>
   10bfa:	586b      	ldr	r3, [r5, r1]
   10bfc:	5053      	str	r3, [r2, r1]
   10bfe:	3104      	adds	r1, #4
   10c00:	194b      	adds	r3, r1, r5
   10c02:	429c      	cmp	r4, r3
   10c04:	d8f9      	bhi.n	10bfa <rshift+0x76>
   10c06:	43ef      	mvns	r7, r5
   10c08:	193f      	adds	r7, r7, r4
   10c0a:	f027 0703 	bic.w	r7, r7, #3
   10c0e:	19c7      	adds	r7, r0, r7
   10c10:	3718      	adds	r7, #24
   10c12:	e7e8      	b.n	10be6 <rshift+0x62>
   10c14:	3704      	adds	r7, #4
   10c16:	e7e6      	b.n	10be6 <rshift+0x62>

00010c18 <__gethex>:
   10c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c1c:	f240 6474 	movw	r4, #1652	; 0x674
   10c20:	b085      	sub	sp, #20
   10c22:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10c26:	4693      	mov	fp, r2
   10c28:	9302      	str	r3, [sp, #8]
   10c2a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   10c2e:	9001      	str	r0, [sp, #4]
   10c30:	2b00      	cmp	r3, #0
   10c32:	f000 8105 	beq.w	10e40 <__gethex+0x228>
   10c36:	680b      	ldr	r3, [r1, #0]
   10c38:	1c9e      	adds	r6, r3, #2
   10c3a:	f893 c002 	ldrb.w	ip, [r3, #2]
   10c3e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   10c42:	f040 81cc 	bne.w	10fde <__gethex+0x3c6>
   10c46:	3303      	adds	r3, #3
   10c48:	2000      	movs	r0, #0
   10c4a:	461e      	mov	r6, r3
   10c4c:	f813 cb01 	ldrb.w	ip, [r3], #1
   10c50:	3001      	adds	r0, #1
   10c52:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   10c56:	d0f8      	beq.n	10c4a <__gethex+0x32>
   10c58:	f814 500c 	ldrb.w	r5, [r4, ip]
   10c5c:	f240 6274 	movw	r2, #1652	; 0x674
   10c60:	f2c2 0200 	movt	r2, #8192	; 0x2000
   10c64:	2d00      	cmp	r5, #0
   10c66:	d03a      	beq.n	10cde <__gethex+0xc6>
   10c68:	f04f 0800 	mov.w	r8, #0
   10c6c:	4633      	mov	r3, r6
   10c6e:	4645      	mov	r5, r8
   10c70:	7832      	ldrb	r2, [r6, #0]
   10c72:	e001      	b.n	10c78 <__gethex+0x60>
   10c74:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10c78:	5ca7      	ldrb	r7, [r4, r2]
   10c7a:	2f00      	cmp	r7, #0
   10c7c:	d1fa      	bne.n	10c74 <__gethex+0x5c>
   10c7e:	f1d5 0c01 	rsbs	ip, r5, #1
   10c82:	bf38      	it	cc
   10c84:	f04f 0c00 	movcc.w	ip, #0
   10c88:	2a2e      	cmp	r2, #46	; 0x2e
   10c8a:	bf14      	ite	ne
   10c8c:	2200      	movne	r2, #0
   10c8e:	f00c 0201 	andeq.w	r2, ip, #1
   10c92:	b162      	cbz	r2, 10cae <__gethex+0x96>
   10c94:	785a      	ldrb	r2, [r3, #1]
   10c96:	1c5f      	adds	r7, r3, #1
   10c98:	5ca3      	ldrb	r3, [r4, r2]
   10c9a:	2b00      	cmp	r3, #0
   10c9c:	f000 81e0 	beq.w	11060 <__gethex+0x448>
   10ca0:	463b      	mov	r3, r7
   10ca2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10ca6:	5ca2      	ldrb	r2, [r4, r2]
   10ca8:	2a00      	cmp	r2, #0
   10caa:	d1fa      	bne.n	10ca2 <__gethex+0x8a>
   10cac:	463d      	mov	r5, r7
   10cae:	461f      	mov	r7, r3
   10cb0:	2d00      	cmp	r5, #0
   10cb2:	f000 8159 	beq.w	10f68 <__gethex+0x350>
   10cb6:	1bed      	subs	r5, r5, r7
   10cb8:	783b      	ldrb	r3, [r7, #0]
   10cba:	00ad      	lsls	r5, r5, #2
   10cbc:	2b50      	cmp	r3, #80	; 0x50
   10cbe:	d018      	beq.n	10cf2 <__gethex+0xda>
   10cc0:	2b70      	cmp	r3, #112	; 0x70
   10cc2:	d016      	beq.n	10cf2 <__gethex+0xda>
   10cc4:	463a      	mov	r2, r7
   10cc6:	600a      	str	r2, [r1, #0]
   10cc8:	f1b8 0f00 	cmp.w	r8, #0
   10ccc:	d04d      	beq.n	10d6a <__gethex+0x152>
   10cce:	2800      	cmp	r0, #0
   10cd0:	bf0c      	ite	eq
   10cd2:	2406      	moveq	r4, #6
   10cd4:	2400      	movne	r4, #0
   10cd6:	4620      	mov	r0, r4
   10cd8:	b005      	add	sp, #20
   10cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10cde:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   10ce2:	f000 812c 	beq.w	10f3e <__gethex+0x326>
   10ce6:	7833      	ldrb	r3, [r6, #0]
   10ce8:	4637      	mov	r7, r6
   10cea:	f04f 0801 	mov.w	r8, #1
   10cee:	2b50      	cmp	r3, #80	; 0x50
   10cf0:	d1e6      	bne.n	10cc0 <__gethex+0xa8>
   10cf2:	787b      	ldrb	r3, [r7, #1]
   10cf4:	f107 0901 	add.w	r9, r7, #1
   10cf8:	2b2b      	cmp	r3, #43	; 0x2b
   10cfa:	f000 8149 	beq.w	10f90 <__gethex+0x378>
   10cfe:	2b2d      	cmp	r3, #45	; 0x2d
   10d00:	f000 8141 	beq.w	10f86 <__gethex+0x36e>
   10d04:	2200      	movs	r2, #0
   10d06:	9203      	str	r2, [sp, #12]
   10d08:	f814 c003 	ldrb.w	ip, [r4, r3]
   10d0c:	f240 6374 	movw	r3, #1652	; 0x674
   10d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d14:	f1bc 0f00 	cmp.w	ip, #0
   10d18:	d0d4      	beq.n	10cc4 <__gethex+0xac>
   10d1a:	f1bc 0f19 	cmp.w	ip, #25
   10d1e:	dcd1      	bgt.n	10cc4 <__gethex+0xac>
   10d20:	f899 a001 	ldrb.w	sl, [r9, #1]
   10d24:	f1ac 0c10 	sub.w	ip, ip, #16
   10d28:	f109 0201 	add.w	r2, r9, #1
   10d2c:	f813 300a 	ldrb.w	r3, [r3, sl]
   10d30:	b193      	cbz	r3, 10d58 <__gethex+0x140>
   10d32:	2b19      	cmp	r3, #25
   10d34:	dc10      	bgt.n	10d58 <__gethex+0x140>
   10d36:	46a9      	mov	r9, r5
   10d38:	e001      	b.n	10d3e <__gethex+0x126>
   10d3a:	2b19      	cmp	r3, #25
   10d3c:	dc0b      	bgt.n	10d56 <__gethex+0x13e>
   10d3e:	f812 af01 	ldrb.w	sl, [r2, #1]!
   10d42:	f1a3 0510 	sub.w	r5, r3, #16
   10d46:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   10d4a:	f814 300a 	ldrb.w	r3, [r4, sl]
   10d4e:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   10d52:	2b00      	cmp	r3, #0
   10d54:	d1f1      	bne.n	10d3a <__gethex+0x122>
   10d56:	464d      	mov	r5, r9
   10d58:	9b03      	ldr	r3, [sp, #12]
   10d5a:	b10b      	cbz	r3, 10d60 <__gethex+0x148>
   10d5c:	f1cc 0c00 	rsb	ip, ip, #0
   10d60:	4465      	add	r5, ip
   10d62:	600a      	str	r2, [r1, #0]
   10d64:	f1b8 0f00 	cmp.w	r8, #0
   10d68:	d1b1      	bne.n	10cce <__gethex+0xb6>
   10d6a:	1e7b      	subs	r3, r7, #1
   10d6c:	4641      	mov	r1, r8
   10d6e:	1b9b      	subs	r3, r3, r6
   10d70:	2b07      	cmp	r3, #7
   10d72:	dd03      	ble.n	10d7c <__gethex+0x164>
   10d74:	105b      	asrs	r3, r3, #1
   10d76:	3101      	adds	r1, #1
   10d78:	2b07      	cmp	r3, #7
   10d7a:	dcfb      	bgt.n	10d74 <__gethex+0x15c>
   10d7c:	9801      	ldr	r0, [sp, #4]
   10d7e:	f7fc f923 	bl	cfc8 <_Balloc>
   10d82:	42be      	cmp	r6, r7
   10d84:	4680      	mov	r8, r0
   10d86:	f100 0a14 	add.w	sl, r0, #20
   10d8a:	f080 8164 	bcs.w	11056 <__gethex+0x43e>
   10d8e:	2300      	movs	r3, #0
   10d90:	46ac      	mov	ip, r5
   10d92:	461a      	mov	r2, r3
   10d94:	4655      	mov	r5, sl
   10d96:	e009      	b.n	10dac <__gethex+0x194>
   10d98:	5c61      	ldrb	r1, [r4, r1]
   10d9a:	f001 010f 	and.w	r1, r1, #15
   10d9e:	fa11 f202 	lsls.w	r2, r1, r2
   10da2:	4313      	orrs	r3, r2
   10da4:	3f01      	subs	r7, #1
   10da6:	4602      	mov	r2, r0
   10da8:	42be      	cmp	r6, r7
   10daa:	d210      	bcs.n	10dce <__gethex+0x1b6>
   10dac:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   10db0:	1d10      	adds	r0, r2, #4
   10db2:	292e      	cmp	r1, #46	; 0x2e
   10db4:	bf08      	it	eq
   10db6:	4610      	moveq	r0, r2
   10db8:	d0f4      	beq.n	10da4 <__gethex+0x18c>
   10dba:	2a20      	cmp	r2, #32
   10dbc:	d1ec      	bne.n	10d98 <__gethex+0x180>
   10dbe:	f845 3b04 	str.w	r3, [r5], #4
   10dc2:	2300      	movs	r3, #0
   10dc4:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   10dc8:	461a      	mov	r2, r3
   10dca:	2004      	movs	r0, #4
   10dcc:	e7e4      	b.n	10d98 <__gethex+0x180>
   10dce:	462a      	mov	r2, r5
   10dd0:	4665      	mov	r5, ip
   10dd2:	4694      	mov	ip, r2
   10dd4:	4662      	mov	r2, ip
   10dd6:	4618      	mov	r0, r3
   10dd8:	f842 3b04 	str.w	r3, [r2], #4
   10ddc:	ebca 0402 	rsb	r4, sl, r2
   10de0:	10a4      	asrs	r4, r4, #2
   10de2:	f8c8 4010 	str.w	r4, [r8, #16]
   10de6:	f7fb ff47 	bl	cc78 <__hi0bits>
   10dea:	f8db 6000 	ldr.w	r6, [fp]
   10dee:	0164      	lsls	r4, r4, #5
   10df0:	1a24      	subs	r4, r4, r0
   10df2:	42b4      	cmp	r4, r6
   10df4:	f300 80d1 	bgt.w	10f9a <__gethex+0x382>
   10df8:	f2c0 80ab 	blt.w	10f52 <__gethex+0x33a>
   10dfc:	2700      	movs	r7, #0
   10dfe:	f8db 3008 	ldr.w	r3, [fp, #8]
   10e02:	429d      	cmp	r5, r3
   10e04:	f300 8092 	bgt.w	10f2c <__gethex+0x314>
   10e08:	f8db 3004 	ldr.w	r3, [fp, #4]
   10e0c:	429d      	cmp	r5, r3
   10e0e:	f280 809e 	bge.w	10f4e <__gethex+0x336>
   10e12:	1b5c      	subs	r4, r3, r5
   10e14:	42a6      	cmp	r6, r4
   10e16:	dc18      	bgt.n	10e4a <__gethex+0x232>
   10e18:	f8db 200c 	ldr.w	r2, [fp, #12]
   10e1c:	2a02      	cmp	r2, #2
   10e1e:	f000 80f9 	beq.w	11014 <__gethex+0x3fc>
   10e22:	2a03      	cmp	r2, #3
   10e24:	f000 8135 	beq.w	11092 <__gethex+0x47a>
   10e28:	2a01      	cmp	r2, #1
   10e2a:	f000 8123 	beq.w	11074 <__gethex+0x45c>
   10e2e:	9801      	ldr	r0, [sp, #4]
   10e30:	4641      	mov	r1, r8
   10e32:	f7fc f8ad 	bl	cf90 <_Bfree>
   10e36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10e38:	2300      	movs	r3, #0
   10e3a:	2450      	movs	r4, #80	; 0x50
   10e3c:	6013      	str	r3, [r2, #0]
   10e3e:	e74a      	b.n	10cd6 <__gethex+0xbe>
   10e40:	9100      	str	r1, [sp, #0]
   10e42:	f7ff fe73 	bl	10b2c <__hexdig_init>
   10e46:	9900      	ldr	r1, [sp, #0]
   10e48:	e6f5      	b.n	10c36 <__gethex+0x1e>
   10e4a:	1e65      	subs	r5, r4, #1
   10e4c:	2f00      	cmp	r7, #0
   10e4e:	f040 80d9 	bne.w	11004 <__gethex+0x3ec>
   10e52:	2d00      	cmp	r5, #0
   10e54:	dd04      	ble.n	10e60 <__gethex+0x248>
   10e56:	4640      	mov	r0, r8
   10e58:	4629      	mov	r1, r5
   10e5a:	f7fc f86d 	bl	cf38 <__any_on>
   10e5e:	4607      	mov	r7, r0
   10e60:	116b      	asrs	r3, r5, #5
   10e62:	2201      	movs	r2, #1
   10e64:	f005 051f 	and.w	r5, r5, #31
   10e68:	4621      	mov	r1, r4
   10e6a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   10e6e:	40aa      	lsls	r2, r5
   10e70:	4640      	mov	r0, r8
   10e72:	421a      	tst	r2, r3
   10e74:	bf18      	it	ne
   10e76:	f047 0702 	orrne.w	r7, r7, #2
   10e7a:	f7ff fe83 	bl	10b84 <rshift>
   10e7e:	f8db 5004 	ldr.w	r5, [fp, #4]
   10e82:	1b36      	subs	r6, r6, r4
   10e84:	2402      	movs	r4, #2
   10e86:	2f00      	cmp	r7, #0
   10e88:	d077      	beq.n	10f7a <__gethex+0x362>
   10e8a:	f8db 300c 	ldr.w	r3, [fp, #12]
   10e8e:	2b02      	cmp	r3, #2
   10e90:	d06c      	beq.n	10f6c <__gethex+0x354>
   10e92:	2b03      	cmp	r3, #3
   10e94:	f000 80e9 	beq.w	1106a <__gethex+0x452>
   10e98:	2b01      	cmp	r3, #1
   10e9a:	d16c      	bne.n	10f76 <__gethex+0x35e>
   10e9c:	f017 0f02 	tst.w	r7, #2
   10ea0:	d069      	beq.n	10f76 <__gethex+0x35e>
   10ea2:	f8da 3000 	ldr.w	r3, [sl]
   10ea6:	431f      	orrs	r7, r3
   10ea8:	f017 0f01 	tst.w	r7, #1
   10eac:	d063      	beq.n	10f76 <__gethex+0x35e>
   10eae:	f8d8 7010 	ldr.w	r7, [r8, #16]
   10eb2:	4653      	mov	r3, sl
   10eb4:	2000      	movs	r0, #0
   10eb6:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   10eba:	3114      	adds	r1, #20
   10ebc:	681a      	ldr	r2, [r3, #0]
   10ebe:	f1b2 3fff 	cmp.w	r2, #4294967295
   10ec2:	f040 80ed 	bne.w	110a0 <__gethex+0x488>
   10ec6:	f843 0b04 	str.w	r0, [r3], #4
   10eca:	4299      	cmp	r1, r3
   10ecc:	d8f6      	bhi.n	10ebc <__gethex+0x2a4>
   10ece:	f8d8 2008 	ldr.w	r2, [r8, #8]
   10ed2:	463b      	mov	r3, r7
   10ed4:	4297      	cmp	r7, r2
   10ed6:	bfb8      	it	lt
   10ed8:	46c2      	movlt	sl, r8
   10eda:	f280 80e4 	bge.w	110a6 <__gethex+0x48e>
   10ede:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   10ee2:	46d0      	mov	r8, sl
   10ee4:	3301      	adds	r3, #1
   10ee6:	f8ca 3010 	str.w	r3, [sl, #16]
   10eea:	2301      	movs	r3, #1
   10eec:	6153      	str	r3, [r2, #20]
   10eee:	2c02      	cmp	r4, #2
   10ef0:	f000 80a0 	beq.w	11034 <__gethex+0x41c>
   10ef4:	f8d8 3010 	ldr.w	r3, [r8, #16]
   10ef8:	429f      	cmp	r7, r3
   10efa:	db0d      	blt.n	10f18 <__gethex+0x300>
   10efc:	f016 061f 	ands.w	r6, r6, #31
   10f00:	f000 80a7 	beq.w	11052 <__gethex+0x43a>
   10f04:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   10f08:	f1c6 0620 	rsb	r6, r6, #32
   10f0c:	6938      	ldr	r0, [r7, #16]
   10f0e:	f7fb feb3 	bl	cc78 <__hi0bits>
   10f12:	42b0      	cmp	r0, r6
   10f14:	f280 809d 	bge.w	11052 <__gethex+0x43a>
   10f18:	2101      	movs	r1, #1
   10f1a:	4640      	mov	r0, r8
   10f1c:	f7ff fe32 	bl	10b84 <rshift>
   10f20:	f8db 3008 	ldr.w	r3, [fp, #8]
   10f24:	3501      	adds	r5, #1
   10f26:	429d      	cmp	r5, r3
   10f28:	f340 8093 	ble.w	11052 <__gethex+0x43a>
   10f2c:	9801      	ldr	r0, [sp, #4]
   10f2e:	4641      	mov	r1, r8
   10f30:	f7fc f82e 	bl	cf90 <_Bfree>
   10f34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10f36:	2300      	movs	r3, #0
   10f38:	24a3      	movs	r4, #163	; 0xa3
   10f3a:	6013      	str	r3, [r2, #0]
   10f3c:	e6cb      	b.n	10cd6 <__gethex+0xbe>
   10f3e:	7873      	ldrb	r3, [r6, #1]
   10f40:	1c77      	adds	r7, r6, #1
   10f42:	5cd5      	ldrb	r5, [r2, r3]
   10f44:	2d00      	cmp	r5, #0
   10f46:	d14c      	bne.n	10fe2 <__gethex+0x3ca>
   10f48:	f04f 0801 	mov.w	r8, #1
   10f4c:	e6b6      	b.n	10cbc <__gethex+0xa4>
   10f4e:	2401      	movs	r4, #1
   10f50:	e799      	b.n	10e86 <__gethex+0x26e>
   10f52:	1b34      	subs	r4, r6, r4
   10f54:	4641      	mov	r1, r8
   10f56:	9801      	ldr	r0, [sp, #4]
   10f58:	4622      	mov	r2, r4
   10f5a:	f7fc f94f 	bl	d1fc <__lshift>
   10f5e:	1b2d      	subs	r5, r5, r4
   10f60:	4680      	mov	r8, r0
   10f62:	f100 0a14 	add.w	sl, r0, #20
   10f66:	e749      	b.n	10dfc <__gethex+0x1e4>
   10f68:	783b      	ldrb	r3, [r7, #0]
   10f6a:	e6a7      	b.n	10cbc <__gethex+0xa4>
   10f6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   10f6e:	f1c2 0301 	rsb	r3, r2, #1
   10f72:	2b00      	cmp	r3, #0
   10f74:	d19b      	bne.n	10eae <__gethex+0x296>
   10f76:	f044 0410 	orr.w	r4, r4, #16
   10f7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10f7c:	9a02      	ldr	r2, [sp, #8]
   10f7e:	f8c3 8000 	str.w	r8, [r3]
   10f82:	6015      	str	r5, [r2, #0]
   10f84:	e6a7      	b.n	10cd6 <__gethex+0xbe>
   10f86:	2201      	movs	r2, #1
   10f88:	9203      	str	r2, [sp, #12]
   10f8a:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   10f8e:	e6bb      	b.n	10d08 <__gethex+0xf0>
   10f90:	2300      	movs	r3, #0
   10f92:	9303      	str	r3, [sp, #12]
   10f94:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   10f98:	e6b6      	b.n	10d08 <__gethex+0xf0>
   10f9a:	1ba4      	subs	r4, r4, r6
   10f9c:	4640      	mov	r0, r8
   10f9e:	4621      	mov	r1, r4
   10fa0:	f7fb ffca 	bl	cf38 <__any_on>
   10fa4:	4607      	mov	r7, r0
   10fa6:	b1a0      	cbz	r0, 10fd2 <__gethex+0x3ba>
   10fa8:	1e61      	subs	r1, r4, #1
   10faa:	2701      	movs	r7, #1
   10fac:	f001 021f 	and.w	r2, r1, #31
   10fb0:	114b      	asrs	r3, r1, #5
   10fb2:	fa17 f202 	lsls.w	r2, r7, r2
   10fb6:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   10fba:	695b      	ldr	r3, [r3, #20]
   10fbc:	421a      	tst	r2, r3
   10fbe:	d008      	beq.n	10fd2 <__gethex+0x3ba>
   10fc0:	42b9      	cmp	r1, r7
   10fc2:	dd4b      	ble.n	1105c <__gethex+0x444>
   10fc4:	3901      	subs	r1, #1
   10fc6:	4640      	mov	r0, r8
   10fc8:	f7fb ffb6 	bl	cf38 <__any_on>
   10fcc:	2800      	cmp	r0, #0
   10fce:	d045      	beq.n	1105c <__gethex+0x444>
   10fd0:	3702      	adds	r7, #2
   10fd2:	4640      	mov	r0, r8
   10fd4:	4621      	mov	r1, r4
   10fd6:	f7ff fdd5 	bl	10b84 <rshift>
   10fda:	192d      	adds	r5, r5, r4
   10fdc:	e70f      	b.n	10dfe <__gethex+0x1e6>
   10fde:	2000      	movs	r0, #0
   10fe0:	e63a      	b.n	10c58 <__gethex+0x40>
   10fe2:	2b30      	cmp	r3, #48	; 0x30
   10fe4:	463b      	mov	r3, r7
   10fe6:	bf18      	it	ne
   10fe8:	783a      	ldrbne	r2, [r7, #0]
   10fea:	d10d      	bne.n	11008 <__gethex+0x3f0>
   10fec:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10ff0:	2a30      	cmp	r2, #48	; 0x30
   10ff2:	d0fb      	beq.n	10fec <__gethex+0x3d4>
   10ff4:	5ca0      	ldrb	r0, [r4, r2]
   10ff6:	b938      	cbnz	r0, 11008 <__gethex+0x3f0>
   10ff8:	f04f 0801 	mov.w	r8, #1
   10ffc:	463d      	mov	r5, r7
   10ffe:	461e      	mov	r6, r3
   11000:	4640      	mov	r0, r8
   11002:	e639      	b.n	10c78 <__gethex+0x60>
   11004:	2701      	movs	r7, #1
   11006:	e72b      	b.n	10e60 <__gethex+0x248>
   11008:	463d      	mov	r5, r7
   1100a:	461e      	mov	r6, r3
   1100c:	f04f 0800 	mov.w	r8, #0
   11010:	2001      	movs	r0, #1
   11012:	e631      	b.n	10c78 <__gethex+0x60>
   11014:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11016:	2a00      	cmp	r2, #0
   11018:	f47f af09 	bne.w	10e2e <__gethex+0x216>
   1101c:	9a02      	ldr	r2, [sp, #8]
   1101e:	2462      	movs	r4, #98	; 0x62
   11020:	6013      	str	r3, [r2, #0]
   11022:	2301      	movs	r3, #1
   11024:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11026:	f8ca 3000 	str.w	r3, [sl]
   1102a:	f8c8 3010 	str.w	r3, [r8, #16]
   1102e:	f8c2 8000 	str.w	r8, [r2]
   11032:	e650      	b.n	10cd6 <__gethex+0xbe>
   11034:	f8db 3000 	ldr.w	r3, [fp]
   11038:	3b01      	subs	r3, #1
   1103a:	42b3      	cmp	r3, r6
   1103c:	d12e      	bne.n	1109c <__gethex+0x484>
   1103e:	1173      	asrs	r3, r6, #5
   11040:	2201      	movs	r2, #1
   11042:	f006 061f 	and.w	r6, r6, #31
   11046:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   1104a:	40b2      	lsls	r2, r6
   1104c:	695b      	ldr	r3, [r3, #20]
   1104e:	421a      	tst	r2, r3
   11050:	d024      	beq.n	1109c <__gethex+0x484>
   11052:	2421      	movs	r4, #33	; 0x21
   11054:	e791      	b.n	10f7a <__gethex+0x362>
   11056:	46d4      	mov	ip, sl
   11058:	2300      	movs	r3, #0
   1105a:	e6bb      	b.n	10dd4 <__gethex+0x1bc>
   1105c:	2702      	movs	r7, #2
   1105e:	e7b8      	b.n	10fd2 <__gethex+0x3ba>
   11060:	463d      	mov	r5, r7
   11062:	2d00      	cmp	r5, #0
   11064:	f47f ae27 	bne.w	10cb6 <__gethex+0x9e>
   11068:	e77e      	b.n	10f68 <__gethex+0x350>
   1106a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1106c:	2b00      	cmp	r3, #0
   1106e:	f47f af1e 	bne.w	10eae <__gethex+0x296>
   11072:	e780      	b.n	10f76 <__gethex+0x35e>
   11074:	42b4      	cmp	r4, r6
   11076:	f47f aeda 	bne.w	10e2e <__gethex+0x216>
   1107a:	2e01      	cmp	r6, #1
   1107c:	ddce      	ble.n	1101c <__gethex+0x404>
   1107e:	1e71      	subs	r1, r6, #1
   11080:	4640      	mov	r0, r8
   11082:	f7fb ff59 	bl	cf38 <__any_on>
   11086:	2800      	cmp	r0, #0
   11088:	f43f aed1 	beq.w	10e2e <__gethex+0x216>
   1108c:	f8db 3004 	ldr.w	r3, [fp, #4]
   11090:	e7c4      	b.n	1101c <__gethex+0x404>
   11092:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11094:	2a00      	cmp	r2, #0
   11096:	f43f aeca 	beq.w	10e2e <__gethex+0x216>
   1109a:	e7bf      	b.n	1101c <__gethex+0x404>
   1109c:	2422      	movs	r4, #34	; 0x22
   1109e:	e76c      	b.n	10f7a <__gethex+0x362>
   110a0:	3201      	adds	r2, #1
   110a2:	601a      	str	r2, [r3, #0]
   110a4:	e723      	b.n	10eee <__gethex+0x2d6>
   110a6:	f8d8 1004 	ldr.w	r1, [r8, #4]
   110aa:	9801      	ldr	r0, [sp, #4]
   110ac:	3101      	adds	r1, #1
   110ae:	f7fb ff8b 	bl	cfc8 <_Balloc>
   110b2:	f8d8 2010 	ldr.w	r2, [r8, #16]
   110b6:	f108 010c 	add.w	r1, r8, #12
   110ba:	3202      	adds	r2, #2
   110bc:	0092      	lsls	r2, r2, #2
   110be:	4682      	mov	sl, r0
   110c0:	300c      	adds	r0, #12
   110c2:	f7fb fc47 	bl	c954 <memcpy>
   110c6:	9801      	ldr	r0, [sp, #4]
   110c8:	4641      	mov	r1, r8
   110ca:	f7fb ff61 	bl	cf90 <_Bfree>
   110ce:	f8da 3010 	ldr.w	r3, [sl, #16]
   110d2:	e704      	b.n	10ede <__gethex+0x2c6>

000110d4 <__hexnan>:
   110d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   110d8:	f240 6474 	movw	r4, #1652	; 0x674
   110dc:	f2c2 0400 	movt	r4, #8192	; 0x2000
   110e0:	b085      	sub	sp, #20
   110e2:	460d      	mov	r5, r1
   110e4:	4691      	mov	r9, r2
   110e6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   110ea:	9002      	str	r0, [sp, #8]
   110ec:	2b00      	cmp	r3, #0
   110ee:	f000 80af 	beq.w	11250 <__hexnan+0x17c>
   110f2:	682a      	ldr	r2, [r5, #0]
   110f4:	9902      	ldr	r1, [sp, #8]
   110f6:	1153      	asrs	r3, r2, #5
   110f8:	f012 021f 	ands.w	r2, r2, #31
   110fc:	9203      	str	r2, [sp, #12]
   110fe:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   11102:	680e      	ldr	r6, [r1, #0]
   11104:	bf18      	it	ne
   11106:	3304      	addne	r3, #4
   11108:	2200      	movs	r2, #0
   1110a:	1f18      	subs	r0, r3, #4
   1110c:	4692      	mov	sl, r2
   1110e:	4680      	mov	r8, r0
   11110:	4601      	mov	r1, r0
   11112:	4693      	mov	fp, r2
   11114:	4617      	mov	r7, r2
   11116:	9001      	str	r0, [sp, #4]
   11118:	f843 2c04 	str.w	r2, [r3, #-4]
   1111c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11120:	2b00      	cmp	r3, #0
   11122:	d035      	beq.n	11190 <__hexnan+0xbc>
   11124:	5ce2      	ldrb	r2, [r4, r3]
   11126:	2a00      	cmp	r2, #0
   11128:	d175      	bne.n	11216 <__hexnan+0x142>
   1112a:	2b20      	cmp	r3, #32
   1112c:	f200 808a 	bhi.w	11244 <__hexnan+0x170>
   11130:	455f      	cmp	r7, fp
   11132:	ddf3      	ble.n	1111c <__hexnan+0x48>
   11134:	4541      	cmp	r1, r8
   11136:	bf2c      	ite	cs
   11138:	2300      	movcs	r3, #0
   1113a:	2301      	movcc	r3, #1
   1113c:	f1ba 0f07 	cmp.w	sl, #7
   11140:	bfcc      	ite	gt
   11142:	2300      	movgt	r3, #0
   11144:	f003 0301 	andle.w	r3, r3, #1
   11148:	b19b      	cbz	r3, 11172 <__hexnan+0x9e>
   1114a:	f1ca 0508 	rsb	r5, sl, #8
   1114e:	680a      	ldr	r2, [r1, #0]
   11150:	460b      	mov	r3, r1
   11152:	468c      	mov	ip, r1
   11154:	00ad      	lsls	r5, r5, #2
   11156:	f1c5 0a20 	rsb	sl, r5, #32
   1115a:	6859      	ldr	r1, [r3, #4]
   1115c:	fa01 f00a 	lsl.w	r0, r1, sl
   11160:	4302      	orrs	r2, r0
   11162:	601a      	str	r2, [r3, #0]
   11164:	fa31 f205 	lsrs.w	r2, r1, r5
   11168:	f843 2f04 	str.w	r2, [r3, #4]!
   1116c:	4598      	cmp	r8, r3
   1116e:	d8f4      	bhi.n	1115a <__hexnan+0x86>
   11170:	4661      	mov	r1, ip
   11172:	4549      	cmp	r1, r9
   11174:	bf98      	it	ls
   11176:	f04f 0a08 	movls.w	sl, #8
   1117a:	d9cf      	bls.n	1111c <__hexnan+0x48>
   1117c:	2200      	movs	r2, #0
   1117e:	f841 2d04 	str.w	r2, [r1, #-4]!
   11182:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11186:	46bb      	mov	fp, r7
   11188:	4688      	mov	r8, r1
   1118a:	4692      	mov	sl, r2
   1118c:	2b00      	cmp	r3, #0
   1118e:	d1c9      	bne.n	11124 <__hexnan+0x50>
   11190:	2f00      	cmp	r7, #0
   11192:	d059      	beq.n	11248 <__hexnan+0x174>
   11194:	4541      	cmp	r1, r8
   11196:	bf2c      	ite	cs
   11198:	2300      	movcs	r3, #0
   1119a:	2301      	movcc	r3, #1
   1119c:	f1ba 0f07 	cmp.w	sl, #7
   111a0:	bfcc      	ite	gt
   111a2:	2300      	movgt	r3, #0
   111a4:	f003 0301 	andle.w	r3, r3, #1
   111a8:	b19b      	cbz	r3, 111d2 <__hexnan+0xfe>
   111aa:	f1ca 0a08 	rsb	sl, sl, #8
   111ae:	680a      	ldr	r2, [r1, #0]
   111b0:	460b      	mov	r3, r1
   111b2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   111b6:	f1ca 0420 	rsb	r4, sl, #32
   111ba:	6858      	ldr	r0, [r3, #4]
   111bc:	fa00 fc04 	lsl.w	ip, r0, r4
   111c0:	ea42 020c 	orr.w	r2, r2, ip
   111c4:	601a      	str	r2, [r3, #0]
   111c6:	fa20 f20a 	lsr.w	r2, r0, sl
   111ca:	f843 2f04 	str.w	r2, [r3, #4]!
   111ce:	4598      	cmp	r8, r3
   111d0:	d8f3      	bhi.n	111ba <__hexnan+0xe6>
   111d2:	4589      	cmp	r9, r1
   111d4:	d23f      	bcs.n	11256 <__hexnan+0x182>
   111d6:	9801      	ldr	r0, [sp, #4]
   111d8:	464b      	mov	r3, r9
   111da:	f851 2b04 	ldr.w	r2, [r1], #4
   111de:	4288      	cmp	r0, r1
   111e0:	f843 2b04 	str.w	r2, [r3], #4
   111e4:	d2f9      	bcs.n	111da <__hexnan+0x106>
   111e6:	9901      	ldr	r1, [sp, #4]
   111e8:	2200      	movs	r2, #0
   111ea:	f843 2b04 	str.w	r2, [r3], #4
   111ee:	4299      	cmp	r1, r3
   111f0:	d2fb      	bcs.n	111ea <__hexnan+0x116>
   111f2:	9801      	ldr	r0, [sp, #4]
   111f4:	6803      	ldr	r3, [r0, #0]
   111f6:	b963      	cbnz	r3, 11212 <__hexnan+0x13e>
   111f8:	9901      	ldr	r1, [sp, #4]
   111fa:	4589      	cmp	r9, r1
   111fc:	bf18      	it	ne
   111fe:	9b01      	ldrne	r3, [sp, #4]
   11200:	d102      	bne.n	11208 <__hexnan+0x134>
   11202:	e037      	b.n	11274 <__hexnan+0x1a0>
   11204:	4599      	cmp	r9, r3
   11206:	d035      	beq.n	11274 <__hexnan+0x1a0>
   11208:	f853 2c04 	ldr.w	r2, [r3, #-4]
   1120c:	3b04      	subs	r3, #4
   1120e:	2a00      	cmp	r2, #0
   11210:	d0f8      	beq.n	11204 <__hexnan+0x130>
   11212:	2005      	movs	r0, #5
   11214:	e019      	b.n	1124a <__hexnan+0x176>
   11216:	f10a 0a01 	add.w	sl, sl, #1
   1121a:	3701      	adds	r7, #1
   1121c:	f1ba 0f08 	cmp.w	sl, #8
   11220:	dc07      	bgt.n	11232 <__hexnan+0x15e>
   11222:	680b      	ldr	r3, [r1, #0]
   11224:	011b      	lsls	r3, r3, #4
   11226:	f002 020f 	and.w	r2, r2, #15
   1122a:	ea43 0202 	orr.w	r2, r3, r2
   1122e:	600a      	str	r2, [r1, #0]
   11230:	e774      	b.n	1111c <__hexnan+0x48>
   11232:	4549      	cmp	r1, r9
   11234:	f67f af72 	bls.w	1111c <__hexnan+0x48>
   11238:	2300      	movs	r3, #0
   1123a:	f04f 0a01 	mov.w	sl, #1
   1123e:	f841 3d04 	str.w	r3, [r1, #-4]!
   11242:	e7f0      	b.n	11226 <__hexnan+0x152>
   11244:	2b29      	cmp	r3, #41	; 0x29
   11246:	d01d      	beq.n	11284 <__hexnan+0x1b0>
   11248:	2004      	movs	r0, #4
   1124a:	b005      	add	sp, #20
   1124c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11250:	f7ff fc6c 	bl	10b2c <__hexdig_init>
   11254:	e74d      	b.n	110f2 <__hexnan+0x1e>
   11256:	9903      	ldr	r1, [sp, #12]
   11258:	b189      	cbz	r1, 1127e <__hexnan+0x1aa>
   1125a:	9801      	ldr	r0, [sp, #4]
   1125c:	f04f 31ff 	mov.w	r1, #4294967295
   11260:	9b03      	ldr	r3, [sp, #12]
   11262:	f1c3 0220 	rsb	r2, r3, #32
   11266:	6803      	ldr	r3, [r0, #0]
   11268:	fa31 f202 	lsrs.w	r2, r1, r2
   1126c:	ea02 0303 	and.w	r3, r2, r3
   11270:	6003      	str	r3, [r0, #0]
   11272:	e7c0      	b.n	111f6 <__hexnan+0x122>
   11274:	2301      	movs	r3, #1
   11276:	2005      	movs	r0, #5
   11278:	f8c9 3000 	str.w	r3, [r9]
   1127c:	e7e5      	b.n	1124a <__hexnan+0x176>
   1127e:	9a01      	ldr	r2, [sp, #4]
   11280:	6813      	ldr	r3, [r2, #0]
   11282:	e7b8      	b.n	111f6 <__hexnan+0x122>
   11284:	9b02      	ldr	r3, [sp, #8]
   11286:	3601      	adds	r6, #1
   11288:	601e      	str	r6, [r3, #0]
   1128a:	2f00      	cmp	r7, #0
   1128c:	d182      	bne.n	11194 <__hexnan+0xc0>
   1128e:	e7db      	b.n	11248 <__hexnan+0x174>

00011290 <_isatty_r>:
   11290:	b538      	push	{r3, r4, r5, lr}
   11292:	f240 7474 	movw	r4, #1908	; 0x774
   11296:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1129a:	4605      	mov	r5, r0
   1129c:	4608      	mov	r0, r1
   1129e:	2300      	movs	r3, #0
   112a0:	6023      	str	r3, [r4, #0]
   112a2:	f7f5 fddd 	bl	6e60 <_isatty>
   112a6:	f1b0 3fff 	cmp.w	r0, #4294967295
   112aa:	d000      	beq.n	112ae <_isatty_r+0x1e>
   112ac:	bd38      	pop	{r3, r4, r5, pc}
   112ae:	6823      	ldr	r3, [r4, #0]
   112b0:	2b00      	cmp	r3, #0
   112b2:	d0fb      	beq.n	112ac <_isatty_r+0x1c>
   112b4:	602b      	str	r3, [r5, #0]
   112b6:	bd38      	pop	{r3, r4, r5, pc}

000112b8 <_lseek_r>:
   112b8:	b538      	push	{r3, r4, r5, lr}
   112ba:	f240 7474 	movw	r4, #1908	; 0x774
   112be:	f2c2 0400 	movt	r4, #8192	; 0x2000
   112c2:	4605      	mov	r5, r0
   112c4:	4608      	mov	r0, r1
   112c6:	4611      	mov	r1, r2
   112c8:	461a      	mov	r2, r3
   112ca:	2300      	movs	r3, #0
   112cc:	6023      	str	r3, [r4, #0]
   112ce:	f7f5 fdf7 	bl	6ec0 <_lseek>
   112d2:	f1b0 3fff 	cmp.w	r0, #4294967295
   112d6:	d000      	beq.n	112da <_lseek_r+0x22>
   112d8:	bd38      	pop	{r3, r4, r5, pc}
   112da:	6823      	ldr	r3, [r4, #0]
   112dc:	2b00      	cmp	r3, #0
   112de:	d0fb      	beq.n	112d8 <_lseek_r+0x20>
   112e0:	602b      	str	r3, [r5, #0]
   112e2:	bd38      	pop	{r3, r4, r5, pc}

000112e4 <_read_r>:
   112e4:	b538      	push	{r3, r4, r5, lr}
   112e6:	f240 7474 	movw	r4, #1908	; 0x774
   112ea:	f2c2 0400 	movt	r4, #8192	; 0x2000
   112ee:	4605      	mov	r5, r0
   112f0:	4608      	mov	r0, r1
   112f2:	4611      	mov	r1, r2
   112f4:	461a      	mov	r2, r3
   112f6:	2300      	movs	r3, #0
   112f8:	6023      	str	r3, [r4, #0]
   112fa:	f7f5 fdfd 	bl	6ef8 <_read>
   112fe:	f1b0 3fff 	cmp.w	r0, #4294967295
   11302:	d000      	beq.n	11306 <_read_r+0x22>
   11304:	bd38      	pop	{r3, r4, r5, pc}
   11306:	6823      	ldr	r3, [r4, #0]
   11308:	2b00      	cmp	r3, #0
   1130a:	d0fb      	beq.n	11304 <_read_r+0x20>
   1130c:	602b      	str	r3, [r5, #0]
   1130e:	bd38      	pop	{r3, r4, r5, pc}

00011310 <_wrapup_reent>:
   11310:	b570      	push	{r4, r5, r6, lr}
   11312:	4604      	mov	r4, r0
   11314:	b188      	cbz	r0, 1133a <_wrapup_reent+0x2a>
   11316:	f104 0248 	add.w	r2, r4, #72	; 0x48
   1131a:	6853      	ldr	r3, [r2, #4]
   1131c:	1e5d      	subs	r5, r3, #1
   1131e:	d407      	bmi.n	11330 <_wrapup_reent+0x20>
   11320:	3302      	adds	r3, #2
   11322:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   11326:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   1132a:	4798      	blx	r3
   1132c:	3d01      	subs	r5, #1
   1132e:	d5fa      	bpl.n	11326 <_wrapup_reent+0x16>
   11330:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   11332:	b10b      	cbz	r3, 11338 <_wrapup_reent+0x28>
   11334:	4620      	mov	r0, r4
   11336:	4798      	blx	r3
   11338:	bd70      	pop	{r4, r5, r6, pc}
   1133a:	f240 036c 	movw	r3, #108	; 0x6c
   1133e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11342:	681c      	ldr	r4, [r3, #0]
   11344:	e7e7      	b.n	11316 <_wrapup_reent+0x6>
   11346:	bf00      	nop

00011348 <cleanup_glue>:
   11348:	b570      	push	{r4, r5, r6, lr}
   1134a:	460c      	mov	r4, r1
   1134c:	6809      	ldr	r1, [r1, #0]
   1134e:	4605      	mov	r5, r0
   11350:	b109      	cbz	r1, 11356 <cleanup_glue+0xe>
   11352:	f7ff fff9 	bl	11348 <cleanup_glue>
   11356:	4628      	mov	r0, r5
   11358:	4621      	mov	r1, r4
   1135a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1135e:	f7fa bc13 	b.w	bb88 <_free_r>
   11362:	bf00      	nop

00011364 <_reclaim_reent>:
   11364:	f240 036c 	movw	r3, #108	; 0x6c
   11368:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1136c:	b570      	push	{r4, r5, r6, lr}
   1136e:	681b      	ldr	r3, [r3, #0]
   11370:	4605      	mov	r5, r0
   11372:	4298      	cmp	r0, r3
   11374:	d046      	beq.n	11404 <_reclaim_reent+0xa0>
   11376:	6a43      	ldr	r3, [r0, #36]	; 0x24
   11378:	4619      	mov	r1, r3
   1137a:	b1bb      	cbz	r3, 113ac <_reclaim_reent+0x48>
   1137c:	68da      	ldr	r2, [r3, #12]
   1137e:	b1aa      	cbz	r2, 113ac <_reclaim_reent+0x48>
   11380:	2600      	movs	r6, #0
   11382:	5991      	ldr	r1, [r2, r6]
   11384:	b141      	cbz	r1, 11398 <_reclaim_reent+0x34>
   11386:	680c      	ldr	r4, [r1, #0]
   11388:	4628      	mov	r0, r5
   1138a:	f7fa fbfd 	bl	bb88 <_free_r>
   1138e:	4621      	mov	r1, r4
   11390:	2c00      	cmp	r4, #0
   11392:	d1f8      	bne.n	11386 <_reclaim_reent+0x22>
   11394:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   11396:	68da      	ldr	r2, [r3, #12]
   11398:	3604      	adds	r6, #4
   1139a:	2e3c      	cmp	r6, #60	; 0x3c
   1139c:	d001      	beq.n	113a2 <_reclaim_reent+0x3e>
   1139e:	68da      	ldr	r2, [r3, #12]
   113a0:	e7ef      	b.n	11382 <_reclaim_reent+0x1e>
   113a2:	4611      	mov	r1, r2
   113a4:	4628      	mov	r0, r5
   113a6:	f7fa fbef 	bl	bb88 <_free_r>
   113aa:	6a69      	ldr	r1, [r5, #36]	; 0x24
   113ac:	6809      	ldr	r1, [r1, #0]
   113ae:	b111      	cbz	r1, 113b6 <_reclaim_reent+0x52>
   113b0:	4628      	mov	r0, r5
   113b2:	f7fa fbe9 	bl	bb88 <_free_r>
   113b6:	6969      	ldr	r1, [r5, #20]
   113b8:	b111      	cbz	r1, 113c0 <_reclaim_reent+0x5c>
   113ba:	4628      	mov	r0, r5
   113bc:	f7fa fbe4 	bl	bb88 <_free_r>
   113c0:	6a69      	ldr	r1, [r5, #36]	; 0x24
   113c2:	b111      	cbz	r1, 113ca <_reclaim_reent+0x66>
   113c4:	4628      	mov	r0, r5
   113c6:	f7fa fbdf 	bl	bb88 <_free_r>
   113ca:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   113cc:	b111      	cbz	r1, 113d4 <_reclaim_reent+0x70>
   113ce:	4628      	mov	r0, r5
   113d0:	f7fa fbda 	bl	bb88 <_free_r>
   113d4:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   113d6:	b111      	cbz	r1, 113de <_reclaim_reent+0x7a>
   113d8:	4628      	mov	r0, r5
   113da:	f7fa fbd5 	bl	bb88 <_free_r>
   113de:	6c29      	ldr	r1, [r5, #64]	; 0x40
   113e0:	b111      	cbz	r1, 113e8 <_reclaim_reent+0x84>
   113e2:	4628      	mov	r0, r5
   113e4:	f7fa fbd0 	bl	bb88 <_free_r>
   113e8:	6cab      	ldr	r3, [r5, #72]	; 0x48
   113ea:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   113ee:	b111      	cbz	r1, 113f6 <_reclaim_reent+0x92>
   113f0:	4628      	mov	r0, r5
   113f2:	f7fa fbc9 	bl	bb88 <_free_r>
   113f6:	6b69      	ldr	r1, [r5, #52]	; 0x34
   113f8:	b111      	cbz	r1, 11400 <_reclaim_reent+0x9c>
   113fa:	4628      	mov	r0, r5
   113fc:	f7fa fbc4 	bl	bb88 <_free_r>
   11400:	69ab      	ldr	r3, [r5, #24]
   11402:	b903      	cbnz	r3, 11406 <_reclaim_reent+0xa2>
   11404:	bd70      	pop	{r4, r5, r6, pc}
   11406:	6aab      	ldr	r3, [r5, #40]	; 0x28
   11408:	4628      	mov	r0, r5
   1140a:	4798      	blx	r3
   1140c:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   11410:	2900      	cmp	r1, #0
   11412:	d0f7      	beq.n	11404 <_reclaim_reent+0xa0>
   11414:	4628      	mov	r0, r5
   11416:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1141a:	e795      	b.n	11348 <cleanup_glue>
   1141c:	0000      	lsls	r0, r0, #0
	...

00011420 <__aeabi_uidiv>:
   11420:	1e4a      	subs	r2, r1, #1
   11422:	bf08      	it	eq
   11424:	4770      	bxeq	lr
   11426:	f0c0 8124 	bcc.w	11672 <__aeabi_uidiv+0x252>
   1142a:	4288      	cmp	r0, r1
   1142c:	f240 8116 	bls.w	1165c <__aeabi_uidiv+0x23c>
   11430:	4211      	tst	r1, r2
   11432:	f000 8117 	beq.w	11664 <__aeabi_uidiv+0x244>
   11436:	fab0 f380 	clz	r3, r0
   1143a:	fab1 f281 	clz	r2, r1
   1143e:	eba2 0303 	sub.w	r3, r2, r3
   11442:	f1c3 031f 	rsb	r3, r3, #31
   11446:	a204      	add	r2, pc, #16	; (adr r2, 11458 <__aeabi_uidiv+0x38>)
   11448:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   1144c:	f04f 0200 	mov.w	r2, #0
   11450:	469f      	mov	pc, r3
   11452:	bf00      	nop
   11454:	f3af 8000 	nop.w
   11458:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   1145c:	bf00      	nop
   1145e:	eb42 0202 	adc.w	r2, r2, r2
   11462:	bf28      	it	cs
   11464:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   11468:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   1146c:	bf00      	nop
   1146e:	eb42 0202 	adc.w	r2, r2, r2
   11472:	bf28      	it	cs
   11474:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   11478:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   1147c:	bf00      	nop
   1147e:	eb42 0202 	adc.w	r2, r2, r2
   11482:	bf28      	it	cs
   11484:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   11488:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   1148c:	bf00      	nop
   1148e:	eb42 0202 	adc.w	r2, r2, r2
   11492:	bf28      	it	cs
   11494:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   11498:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   1149c:	bf00      	nop
   1149e:	eb42 0202 	adc.w	r2, r2, r2
   114a2:	bf28      	it	cs
   114a4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   114a8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   114ac:	bf00      	nop
   114ae:	eb42 0202 	adc.w	r2, r2, r2
   114b2:	bf28      	it	cs
   114b4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   114b8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   114bc:	bf00      	nop
   114be:	eb42 0202 	adc.w	r2, r2, r2
   114c2:	bf28      	it	cs
   114c4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   114c8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   114cc:	bf00      	nop
   114ce:	eb42 0202 	adc.w	r2, r2, r2
   114d2:	bf28      	it	cs
   114d4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   114d8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   114dc:	bf00      	nop
   114de:	eb42 0202 	adc.w	r2, r2, r2
   114e2:	bf28      	it	cs
   114e4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   114e8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   114ec:	bf00      	nop
   114ee:	eb42 0202 	adc.w	r2, r2, r2
   114f2:	bf28      	it	cs
   114f4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   114f8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   114fc:	bf00      	nop
   114fe:	eb42 0202 	adc.w	r2, r2, r2
   11502:	bf28      	it	cs
   11504:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   11508:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   1150c:	bf00      	nop
   1150e:	eb42 0202 	adc.w	r2, r2, r2
   11512:	bf28      	it	cs
   11514:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   11518:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   1151c:	bf00      	nop
   1151e:	eb42 0202 	adc.w	r2, r2, r2
   11522:	bf28      	it	cs
   11524:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   11528:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   1152c:	bf00      	nop
   1152e:	eb42 0202 	adc.w	r2, r2, r2
   11532:	bf28      	it	cs
   11534:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   11538:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   1153c:	bf00      	nop
   1153e:	eb42 0202 	adc.w	r2, r2, r2
   11542:	bf28      	it	cs
   11544:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   11548:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   1154c:	bf00      	nop
   1154e:	eb42 0202 	adc.w	r2, r2, r2
   11552:	bf28      	it	cs
   11554:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   11558:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   1155c:	bf00      	nop
   1155e:	eb42 0202 	adc.w	r2, r2, r2
   11562:	bf28      	it	cs
   11564:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   11568:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   1156c:	bf00      	nop
   1156e:	eb42 0202 	adc.w	r2, r2, r2
   11572:	bf28      	it	cs
   11574:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   11578:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   1157c:	bf00      	nop
   1157e:	eb42 0202 	adc.w	r2, r2, r2
   11582:	bf28      	it	cs
   11584:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   11588:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   1158c:	bf00      	nop
   1158e:	eb42 0202 	adc.w	r2, r2, r2
   11592:	bf28      	it	cs
   11594:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   11598:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   1159c:	bf00      	nop
   1159e:	eb42 0202 	adc.w	r2, r2, r2
   115a2:	bf28      	it	cs
   115a4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   115a8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   115ac:	bf00      	nop
   115ae:	eb42 0202 	adc.w	r2, r2, r2
   115b2:	bf28      	it	cs
   115b4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   115b8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   115bc:	bf00      	nop
   115be:	eb42 0202 	adc.w	r2, r2, r2
   115c2:	bf28      	it	cs
   115c4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   115c8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   115cc:	bf00      	nop
   115ce:	eb42 0202 	adc.w	r2, r2, r2
   115d2:	bf28      	it	cs
   115d4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   115d8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   115dc:	bf00      	nop
   115de:	eb42 0202 	adc.w	r2, r2, r2
   115e2:	bf28      	it	cs
   115e4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   115e8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   115ec:	bf00      	nop
   115ee:	eb42 0202 	adc.w	r2, r2, r2
   115f2:	bf28      	it	cs
   115f4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   115f8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   115fc:	bf00      	nop
   115fe:	eb42 0202 	adc.w	r2, r2, r2
   11602:	bf28      	it	cs
   11604:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   11608:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   1160c:	bf00      	nop
   1160e:	eb42 0202 	adc.w	r2, r2, r2
   11612:	bf28      	it	cs
   11614:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   11618:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   1161c:	bf00      	nop
   1161e:	eb42 0202 	adc.w	r2, r2, r2
   11622:	bf28      	it	cs
   11624:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   11628:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   1162c:	bf00      	nop
   1162e:	eb42 0202 	adc.w	r2, r2, r2
   11632:	bf28      	it	cs
   11634:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   11638:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   1163c:	bf00      	nop
   1163e:	eb42 0202 	adc.w	r2, r2, r2
   11642:	bf28      	it	cs
   11644:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   11648:	ebb0 0f01 	cmp.w	r0, r1
   1164c:	bf00      	nop
   1164e:	eb42 0202 	adc.w	r2, r2, r2
   11652:	bf28      	it	cs
   11654:	eba0 0001 	subcs.w	r0, r0, r1
   11658:	4610      	mov	r0, r2
   1165a:	4770      	bx	lr
   1165c:	bf0c      	ite	eq
   1165e:	2001      	moveq	r0, #1
   11660:	2000      	movne	r0, #0
   11662:	4770      	bx	lr
   11664:	fab1 f281 	clz	r2, r1
   11668:	f1c2 021f 	rsb	r2, r2, #31
   1166c:	fa20 f002 	lsr.w	r0, r0, r2
   11670:	4770      	bx	lr
   11672:	b108      	cbz	r0, 11678 <__aeabi_uidiv+0x258>
   11674:	f04f 30ff 	mov.w	r0, #4294967295
   11678:	f000 b80e 	b.w	11698 <__aeabi_idiv0>

0001167c <__aeabi_uidivmod>:
   1167c:	2900      	cmp	r1, #0
   1167e:	d0f8      	beq.n	11672 <__aeabi_uidiv+0x252>
   11680:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   11684:	f7ff fecc 	bl	11420 <__aeabi_uidiv>
   11688:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   1168c:	fb02 f300 	mul.w	r3, r2, r0
   11690:	eba1 0103 	sub.w	r1, r1, r3
   11694:	4770      	bx	lr
   11696:	bf00      	nop

00011698 <__aeabi_idiv0>:
   11698:	4770      	bx	lr
   1169a:	bf00      	nop

0001169c <__gedf2>:
   1169c:	f04f 3cff 	mov.w	ip, #4294967295
   116a0:	e006      	b.n	116b0 <__cmpdf2+0x4>
   116a2:	bf00      	nop

000116a4 <__ledf2>:
   116a4:	f04f 0c01 	mov.w	ip, #1
   116a8:	e002      	b.n	116b0 <__cmpdf2+0x4>
   116aa:	bf00      	nop

000116ac <__cmpdf2>:
   116ac:	f04f 0c01 	mov.w	ip, #1
   116b0:	f84d cd04 	str.w	ip, [sp, #-4]!
   116b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   116b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   116bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   116c0:	bf18      	it	ne
   116c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   116c6:	d01b      	beq.n	11700 <__cmpdf2+0x54>
   116c8:	b001      	add	sp, #4
   116ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   116ce:	bf0c      	ite	eq
   116d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   116d4:	ea91 0f03 	teqne	r1, r3
   116d8:	bf02      	ittt	eq
   116da:	ea90 0f02 	teqeq	r0, r2
   116de:	2000      	moveq	r0, #0
   116e0:	4770      	bxeq	lr
   116e2:	f110 0f00 	cmn.w	r0, #0
   116e6:	ea91 0f03 	teq	r1, r3
   116ea:	bf58      	it	pl
   116ec:	4299      	cmppl	r1, r3
   116ee:	bf08      	it	eq
   116f0:	4290      	cmpeq	r0, r2
   116f2:	bf2c      	ite	cs
   116f4:	17d8      	asrcs	r0, r3, #31
   116f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   116fa:	f040 0001 	orr.w	r0, r0, #1
   116fe:	4770      	bx	lr
   11700:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   11704:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11708:	d102      	bne.n	11710 <__cmpdf2+0x64>
   1170a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1170e:	d107      	bne.n	11720 <__cmpdf2+0x74>
   11710:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   11714:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11718:	d1d6      	bne.n	116c8 <__cmpdf2+0x1c>
   1171a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1171e:	d0d3      	beq.n	116c8 <__cmpdf2+0x1c>
   11720:	f85d 0b04 	ldr.w	r0, [sp], #4
   11724:	4770      	bx	lr
   11726:	bf00      	nop

00011728 <__aeabi_cdrcmple>:
   11728:	4684      	mov	ip, r0
   1172a:	4610      	mov	r0, r2
   1172c:	4662      	mov	r2, ip
   1172e:	468c      	mov	ip, r1
   11730:	4619      	mov	r1, r3
   11732:	4663      	mov	r3, ip
   11734:	e000      	b.n	11738 <__aeabi_cdcmpeq>
   11736:	bf00      	nop

00011738 <__aeabi_cdcmpeq>:
   11738:	b501      	push	{r0, lr}
   1173a:	f7ff ffb7 	bl	116ac <__cmpdf2>
   1173e:	2800      	cmp	r0, #0
   11740:	bf48      	it	mi
   11742:	f110 0f00 	cmnmi.w	r0, #0
   11746:	bd01      	pop	{r0, pc}

00011748 <__aeabi_dcmpeq>:
   11748:	f84d ed08 	str.w	lr, [sp, #-8]!
   1174c:	f7ff fff4 	bl	11738 <__aeabi_cdcmpeq>
   11750:	bf0c      	ite	eq
   11752:	2001      	moveq	r0, #1
   11754:	2000      	movne	r0, #0
   11756:	f85d fb08 	ldr.w	pc, [sp], #8
   1175a:	bf00      	nop

0001175c <__aeabi_dcmplt>:
   1175c:	f84d ed08 	str.w	lr, [sp, #-8]!
   11760:	f7ff ffea 	bl	11738 <__aeabi_cdcmpeq>
   11764:	bf34      	ite	cc
   11766:	2001      	movcc	r0, #1
   11768:	2000      	movcs	r0, #0
   1176a:	f85d fb08 	ldr.w	pc, [sp], #8
   1176e:	bf00      	nop

00011770 <__aeabi_dcmple>:
   11770:	f84d ed08 	str.w	lr, [sp, #-8]!
   11774:	f7ff ffe0 	bl	11738 <__aeabi_cdcmpeq>
   11778:	bf94      	ite	ls
   1177a:	2001      	movls	r0, #1
   1177c:	2000      	movhi	r0, #0
   1177e:	f85d fb08 	ldr.w	pc, [sp], #8
   11782:	bf00      	nop

00011784 <__aeabi_dcmpge>:
   11784:	f84d ed08 	str.w	lr, [sp, #-8]!
   11788:	f7ff ffce 	bl	11728 <__aeabi_cdrcmple>
   1178c:	bf94      	ite	ls
   1178e:	2001      	movls	r0, #1
   11790:	2000      	movhi	r0, #0
   11792:	f85d fb08 	ldr.w	pc, [sp], #8
   11796:	bf00      	nop

00011798 <__aeabi_dcmpgt>:
   11798:	f84d ed08 	str.w	lr, [sp, #-8]!
   1179c:	f7ff ffc4 	bl	11728 <__aeabi_cdrcmple>
   117a0:	bf34      	ite	cc
   117a2:	2001      	movcc	r0, #1
   117a4:	2000      	movcs	r0, #0
   117a6:	f85d fb08 	ldr.w	pc, [sp], #8
   117aa:	bf00      	nop

000117ac <__aeabi_d2uiz>:
   117ac:	004a      	lsls	r2, r1, #1
   117ae:	d211      	bcs.n	117d4 <__aeabi_d2uiz+0x28>
   117b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   117b4:	d211      	bcs.n	117da <__aeabi_d2uiz+0x2e>
   117b6:	d50d      	bpl.n	117d4 <__aeabi_d2uiz+0x28>
   117b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   117bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   117c0:	d40e      	bmi.n	117e0 <__aeabi_d2uiz+0x34>
   117c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   117c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   117ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   117ce:	fa23 f002 	lsr.w	r0, r3, r2
   117d2:	4770      	bx	lr
   117d4:	f04f 0000 	mov.w	r0, #0
   117d8:	4770      	bx	lr
   117da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   117de:	d102      	bne.n	117e6 <__aeabi_d2uiz+0x3a>
   117e0:	f04f 30ff 	mov.w	r0, #4294967295
   117e4:	4770      	bx	lr
   117e6:	f04f 0000 	mov.w	r0, #0
   117ea:	4770      	bx	lr

000117ec <__aeabi_d2f>:
   117ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
   117f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   117f4:	bf24      	itt	cs
   117f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   117fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   117fe:	d90d      	bls.n	1181c <__aeabi_d2f+0x30>
   11800:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   11804:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   11808:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   1180c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   11810:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   11814:	bf08      	it	eq
   11816:	f020 0001 	biceq.w	r0, r0, #1
   1181a:	4770      	bx	lr
   1181c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   11820:	d121      	bne.n	11866 <__aeabi_d2f+0x7a>
   11822:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   11826:	bfbc      	itt	lt
   11828:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   1182c:	4770      	bxlt	lr
   1182e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   11832:	ea4f 5252 	mov.w	r2, r2, lsr #21
   11836:	f1c2 0218 	rsb	r2, r2, #24
   1183a:	f1c2 0c20 	rsb	ip, r2, #32
   1183e:	fa10 f30c 	lsls.w	r3, r0, ip
   11842:	fa20 f002 	lsr.w	r0, r0, r2
   11846:	bf18      	it	ne
   11848:	f040 0001 	orrne.w	r0, r0, #1
   1184c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   11850:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   11854:	fa03 fc0c 	lsl.w	ip, r3, ip
   11858:	ea40 000c 	orr.w	r0, r0, ip
   1185c:	fa23 f302 	lsr.w	r3, r3, r2
   11860:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11864:	e7cc      	b.n	11800 <__aeabi_d2f+0x14>
   11866:	ea7f 5362 	mvns.w	r3, r2, asr #21
   1186a:	d107      	bne.n	1187c <__aeabi_d2f+0x90>
   1186c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   11870:	bf1e      	ittt	ne
   11872:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   11876:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   1187a:	4770      	bxne	lr
   1187c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   11880:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   11884:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   11888:	4770      	bx	lr
   1188a:	bf00      	nop

0001188c <__gesf2>:
   1188c:	f04f 3cff 	mov.w	ip, #4294967295
   11890:	e006      	b.n	118a0 <__cmpsf2+0x4>
   11892:	bf00      	nop

00011894 <__lesf2>:
   11894:	f04f 0c01 	mov.w	ip, #1
   11898:	e002      	b.n	118a0 <__cmpsf2+0x4>
   1189a:	bf00      	nop

0001189c <__cmpsf2>:
   1189c:	f04f 0c01 	mov.w	ip, #1
   118a0:	f84d cd04 	str.w	ip, [sp, #-4]!
   118a4:	ea4f 0240 	mov.w	r2, r0, lsl #1
   118a8:	ea4f 0341 	mov.w	r3, r1, lsl #1
   118ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   118b0:	bf18      	it	ne
   118b2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   118b6:	d011      	beq.n	118dc <__cmpsf2+0x40>
   118b8:	b001      	add	sp, #4
   118ba:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   118be:	bf18      	it	ne
   118c0:	ea90 0f01 	teqne	r0, r1
   118c4:	bf58      	it	pl
   118c6:	ebb2 0003 	subspl.w	r0, r2, r3
   118ca:	bf88      	it	hi
   118cc:	17c8      	asrhi	r0, r1, #31
   118ce:	bf38      	it	cc
   118d0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   118d4:	bf18      	it	ne
   118d6:	f040 0001 	orrne.w	r0, r0, #1
   118da:	4770      	bx	lr
   118dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   118e0:	d102      	bne.n	118e8 <__cmpsf2+0x4c>
   118e2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   118e6:	d105      	bne.n	118f4 <__cmpsf2+0x58>
   118e8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   118ec:	d1e4      	bne.n	118b8 <__cmpsf2+0x1c>
   118ee:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   118f2:	d0e1      	beq.n	118b8 <__cmpsf2+0x1c>
   118f4:	f85d 0b04 	ldr.w	r0, [sp], #4
   118f8:	4770      	bx	lr
   118fa:	bf00      	nop

000118fc <__aeabi_cfrcmple>:
   118fc:	4684      	mov	ip, r0
   118fe:	4608      	mov	r0, r1
   11900:	4661      	mov	r1, ip
   11902:	e7ff      	b.n	11904 <__aeabi_cfcmpeq>

00011904 <__aeabi_cfcmpeq>:
   11904:	b50f      	push	{r0, r1, r2, r3, lr}
   11906:	f7ff ffc9 	bl	1189c <__cmpsf2>
   1190a:	2800      	cmp	r0, #0
   1190c:	bf48      	it	mi
   1190e:	f110 0f00 	cmnmi.w	r0, #0
   11912:	bd0f      	pop	{r0, r1, r2, r3, pc}

00011914 <__aeabi_fcmpeq>:
   11914:	f84d ed08 	str.w	lr, [sp, #-8]!
   11918:	f7ff fff4 	bl	11904 <__aeabi_cfcmpeq>
   1191c:	bf0c      	ite	eq
   1191e:	2001      	moveq	r0, #1
   11920:	2000      	movne	r0, #0
   11922:	f85d fb08 	ldr.w	pc, [sp], #8
   11926:	bf00      	nop

00011928 <__aeabi_fcmplt>:
   11928:	f84d ed08 	str.w	lr, [sp, #-8]!
   1192c:	f7ff ffea 	bl	11904 <__aeabi_cfcmpeq>
   11930:	bf34      	ite	cc
   11932:	2001      	movcc	r0, #1
   11934:	2000      	movcs	r0, #0
   11936:	f85d fb08 	ldr.w	pc, [sp], #8
   1193a:	bf00      	nop

0001193c <__aeabi_fcmple>:
   1193c:	f84d ed08 	str.w	lr, [sp, #-8]!
   11940:	f7ff ffe0 	bl	11904 <__aeabi_cfcmpeq>
   11944:	bf94      	ite	ls
   11946:	2001      	movls	r0, #1
   11948:	2000      	movhi	r0, #0
   1194a:	f85d fb08 	ldr.w	pc, [sp], #8
   1194e:	bf00      	nop

00011950 <__aeabi_fcmpge>:
   11950:	f84d ed08 	str.w	lr, [sp, #-8]!
   11954:	f7ff ffd2 	bl	118fc <__aeabi_cfrcmple>
   11958:	bf94      	ite	ls
   1195a:	2001      	movls	r0, #1
   1195c:	2000      	movhi	r0, #0
   1195e:	f85d fb08 	ldr.w	pc, [sp], #8
   11962:	bf00      	nop

00011964 <__aeabi_fcmpgt>:
   11964:	f84d ed08 	str.w	lr, [sp, #-8]!
   11968:	f7ff ffc8 	bl	118fc <__aeabi_cfrcmple>
   1196c:	bf34      	ite	cc
   1196e:	2001      	movcc	r0, #1
   11970:	2000      	movcs	r0, #0
   11972:	f85d fb08 	ldr.w	pc, [sp], #8
   11976:	bf00      	nop

00011978 <__aeabi_uldivmod>:
   11978:	b94b      	cbnz	r3, 1198e <__aeabi_uldivmod+0x16>
   1197a:	b942      	cbnz	r2, 1198e <__aeabi_uldivmod+0x16>
   1197c:	2900      	cmp	r1, #0
   1197e:	bf08      	it	eq
   11980:	2800      	cmpeq	r0, #0
   11982:	d002      	beq.n	1198a <__aeabi_uldivmod+0x12>
   11984:	f04f 31ff 	mov.w	r1, #4294967295
   11988:	4608      	mov	r0, r1
   1198a:	f7ff be85 	b.w	11698 <__aeabi_idiv0>
   1198e:	b082      	sub	sp, #8
   11990:	46ec      	mov	ip, sp
   11992:	e92d 5000 	stmdb	sp!, {ip, lr}
   11996:	f000 f805 	bl	119a4 <__gnu_uldivmod_helper>
   1199a:	f8dd e004 	ldr.w	lr, [sp, #4]
   1199e:	b002      	add	sp, #8
   119a0:	bc0c      	pop	{r2, r3}
   119a2:	4770      	bx	lr

000119a4 <__gnu_uldivmod_helper>:
   119a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   119a6:	4614      	mov	r4, r2
   119a8:	461d      	mov	r5, r3
   119aa:	4606      	mov	r6, r0
   119ac:	460f      	mov	r7, r1
   119ae:	f000 f9d7 	bl	11d60 <__udivdi3>
   119b2:	fb00 f505 	mul.w	r5, r0, r5
   119b6:	fba0 2304 	umull	r2, r3, r0, r4
   119ba:	fb04 5401 	mla	r4, r4, r1, r5
   119be:	18e3      	adds	r3, r4, r3
   119c0:	1ab6      	subs	r6, r6, r2
   119c2:	eb67 0703 	sbc.w	r7, r7, r3
   119c6:	9b06      	ldr	r3, [sp, #24]
   119c8:	e9c3 6700 	strd	r6, r7, [r3]
   119cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   119ce:	bf00      	nop

000119d0 <__gnu_ldivmod_helper>:
   119d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   119d2:	4614      	mov	r4, r2
   119d4:	461d      	mov	r5, r3
   119d6:	4606      	mov	r6, r0
   119d8:	460f      	mov	r7, r1
   119da:	f000 f80f 	bl	119fc <__divdi3>
   119de:	fb00 f505 	mul.w	r5, r0, r5
   119e2:	fba0 2304 	umull	r2, r3, r0, r4
   119e6:	fb04 5401 	mla	r4, r4, r1, r5
   119ea:	18e3      	adds	r3, r4, r3
   119ec:	1ab6      	subs	r6, r6, r2
   119ee:	eb67 0703 	sbc.w	r7, r7, r3
   119f2:	9b06      	ldr	r3, [sp, #24]
   119f4:	e9c3 6700 	strd	r6, r7, [r3]
   119f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   119fa:	bf00      	nop

000119fc <__divdi3>:
   119fc:	2900      	cmp	r1, #0
   119fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a02:	b085      	sub	sp, #20
   11a04:	f2c0 80c8 	blt.w	11b98 <__divdi3+0x19c>
   11a08:	2600      	movs	r6, #0
   11a0a:	2b00      	cmp	r3, #0
   11a0c:	f2c0 80bf 	blt.w	11b8e <__divdi3+0x192>
   11a10:	4689      	mov	r9, r1
   11a12:	4614      	mov	r4, r2
   11a14:	4605      	mov	r5, r0
   11a16:	469b      	mov	fp, r3
   11a18:	2b00      	cmp	r3, #0
   11a1a:	d14a      	bne.n	11ab2 <__divdi3+0xb6>
   11a1c:	428a      	cmp	r2, r1
   11a1e:	d957      	bls.n	11ad0 <__divdi3+0xd4>
   11a20:	fab2 f382 	clz	r3, r2
   11a24:	b153      	cbz	r3, 11a3c <__divdi3+0x40>
   11a26:	f1c3 0020 	rsb	r0, r3, #32
   11a2a:	fa01 f903 	lsl.w	r9, r1, r3
   11a2e:	fa25 f800 	lsr.w	r8, r5, r0
   11a32:	fa12 f403 	lsls.w	r4, r2, r3
   11a36:	409d      	lsls	r5, r3
   11a38:	ea48 0909 	orr.w	r9, r8, r9
   11a3c:	0c27      	lsrs	r7, r4, #16
   11a3e:	4648      	mov	r0, r9
   11a40:	4639      	mov	r1, r7
   11a42:	fa1f fb84 	uxth.w	fp, r4
   11a46:	f7ff fceb 	bl	11420 <__aeabi_uidiv>
   11a4a:	4639      	mov	r1, r7
   11a4c:	4682      	mov	sl, r0
   11a4e:	4648      	mov	r0, r9
   11a50:	f7ff fe14 	bl	1167c <__aeabi_uidivmod>
   11a54:	0c2a      	lsrs	r2, r5, #16
   11a56:	fb0b f30a 	mul.w	r3, fp, sl
   11a5a:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   11a5e:	454b      	cmp	r3, r9
   11a60:	d909      	bls.n	11a76 <__divdi3+0x7a>
   11a62:	eb19 0904 	adds.w	r9, r9, r4
   11a66:	f10a 3aff 	add.w	sl, sl, #4294967295
   11a6a:	d204      	bcs.n	11a76 <__divdi3+0x7a>
   11a6c:	454b      	cmp	r3, r9
   11a6e:	bf84      	itt	hi
   11a70:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11a74:	44a1      	addhi	r9, r4
   11a76:	ebc3 0909 	rsb	r9, r3, r9
   11a7a:	4639      	mov	r1, r7
   11a7c:	4648      	mov	r0, r9
   11a7e:	b2ad      	uxth	r5, r5
   11a80:	f7ff fcce 	bl	11420 <__aeabi_uidiv>
   11a84:	4639      	mov	r1, r7
   11a86:	4680      	mov	r8, r0
   11a88:	4648      	mov	r0, r9
   11a8a:	f7ff fdf7 	bl	1167c <__aeabi_uidivmod>
   11a8e:	fb0b fb08 	mul.w	fp, fp, r8
   11a92:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11a96:	45ab      	cmp	fp, r5
   11a98:	d907      	bls.n	11aaa <__divdi3+0xae>
   11a9a:	192d      	adds	r5, r5, r4
   11a9c:	f108 38ff 	add.w	r8, r8, #4294967295
   11aa0:	d203      	bcs.n	11aaa <__divdi3+0xae>
   11aa2:	45ab      	cmp	fp, r5
   11aa4:	bf88      	it	hi
   11aa6:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11aaa:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   11aae:	2700      	movs	r7, #0
   11ab0:	e003      	b.n	11aba <__divdi3+0xbe>
   11ab2:	428b      	cmp	r3, r1
   11ab4:	d957      	bls.n	11b66 <__divdi3+0x16a>
   11ab6:	2700      	movs	r7, #0
   11ab8:	46b8      	mov	r8, r7
   11aba:	4642      	mov	r2, r8
   11abc:	463b      	mov	r3, r7
   11abe:	b116      	cbz	r6, 11ac6 <__divdi3+0xca>
   11ac0:	4252      	negs	r2, r2
   11ac2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11ac6:	4619      	mov	r1, r3
   11ac8:	4610      	mov	r0, r2
   11aca:	b005      	add	sp, #20
   11acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ad0:	b922      	cbnz	r2, 11adc <__divdi3+0xe0>
   11ad2:	4611      	mov	r1, r2
   11ad4:	2001      	movs	r0, #1
   11ad6:	f7ff fca3 	bl	11420 <__aeabi_uidiv>
   11ada:	4604      	mov	r4, r0
   11adc:	fab4 f884 	clz	r8, r4
   11ae0:	f1b8 0f00 	cmp.w	r8, #0
   11ae4:	d15e      	bne.n	11ba4 <__divdi3+0x1a8>
   11ae6:	ebc4 0809 	rsb	r8, r4, r9
   11aea:	0c27      	lsrs	r7, r4, #16
   11aec:	fa1f f984 	uxth.w	r9, r4
   11af0:	2101      	movs	r1, #1
   11af2:	9102      	str	r1, [sp, #8]
   11af4:	4639      	mov	r1, r7
   11af6:	4640      	mov	r0, r8
   11af8:	f7ff fc92 	bl	11420 <__aeabi_uidiv>
   11afc:	4639      	mov	r1, r7
   11afe:	4682      	mov	sl, r0
   11b00:	4640      	mov	r0, r8
   11b02:	f7ff fdbb 	bl	1167c <__aeabi_uidivmod>
   11b06:	ea4f 4815 	mov.w	r8, r5, lsr #16
   11b0a:	fb09 f30a 	mul.w	r3, r9, sl
   11b0e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   11b12:	455b      	cmp	r3, fp
   11b14:	d909      	bls.n	11b2a <__divdi3+0x12e>
   11b16:	eb1b 0b04 	adds.w	fp, fp, r4
   11b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
   11b1e:	d204      	bcs.n	11b2a <__divdi3+0x12e>
   11b20:	455b      	cmp	r3, fp
   11b22:	bf84      	itt	hi
   11b24:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11b28:	44a3      	addhi	fp, r4
   11b2a:	ebc3 0b0b 	rsb	fp, r3, fp
   11b2e:	4639      	mov	r1, r7
   11b30:	4658      	mov	r0, fp
   11b32:	b2ad      	uxth	r5, r5
   11b34:	f7ff fc74 	bl	11420 <__aeabi_uidiv>
   11b38:	4639      	mov	r1, r7
   11b3a:	4680      	mov	r8, r0
   11b3c:	4658      	mov	r0, fp
   11b3e:	f7ff fd9d 	bl	1167c <__aeabi_uidivmod>
   11b42:	fb09 f908 	mul.w	r9, r9, r8
   11b46:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11b4a:	45a9      	cmp	r9, r5
   11b4c:	d907      	bls.n	11b5e <__divdi3+0x162>
   11b4e:	192d      	adds	r5, r5, r4
   11b50:	f108 38ff 	add.w	r8, r8, #4294967295
   11b54:	d203      	bcs.n	11b5e <__divdi3+0x162>
   11b56:	45a9      	cmp	r9, r5
   11b58:	bf88      	it	hi
   11b5a:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11b5e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   11b62:	9f02      	ldr	r7, [sp, #8]
   11b64:	e7a9      	b.n	11aba <__divdi3+0xbe>
   11b66:	fab3 f783 	clz	r7, r3
   11b6a:	2f00      	cmp	r7, #0
   11b6c:	d168      	bne.n	11c40 <__divdi3+0x244>
   11b6e:	428b      	cmp	r3, r1
   11b70:	bf2c      	ite	cs
   11b72:	f04f 0900 	movcs.w	r9, #0
   11b76:	f04f 0901 	movcc.w	r9, #1
   11b7a:	4282      	cmp	r2, r0
   11b7c:	bf8c      	ite	hi
   11b7e:	464c      	movhi	r4, r9
   11b80:	f049 0401 	orrls.w	r4, r9, #1
   11b84:	2c00      	cmp	r4, #0
   11b86:	d096      	beq.n	11ab6 <__divdi3+0xba>
   11b88:	f04f 0801 	mov.w	r8, #1
   11b8c:	e795      	b.n	11aba <__divdi3+0xbe>
   11b8e:	4252      	negs	r2, r2
   11b90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11b94:	43f6      	mvns	r6, r6
   11b96:	e73b      	b.n	11a10 <__divdi3+0x14>
   11b98:	4240      	negs	r0, r0
   11b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   11b9e:	f04f 36ff 	mov.w	r6, #4294967295
   11ba2:	e732      	b.n	11a0a <__divdi3+0xe>
   11ba4:	fa04 f408 	lsl.w	r4, r4, r8
   11ba8:	f1c8 0720 	rsb	r7, r8, #32
   11bac:	fa35 f307 	lsrs.w	r3, r5, r7
   11bb0:	fa29 fa07 	lsr.w	sl, r9, r7
   11bb4:	0c27      	lsrs	r7, r4, #16
   11bb6:	fa09 fb08 	lsl.w	fp, r9, r8
   11bba:	4639      	mov	r1, r7
   11bbc:	4650      	mov	r0, sl
   11bbe:	ea43 020b 	orr.w	r2, r3, fp
   11bc2:	9202      	str	r2, [sp, #8]
   11bc4:	f7ff fc2c 	bl	11420 <__aeabi_uidiv>
   11bc8:	4639      	mov	r1, r7
   11bca:	fa1f f984 	uxth.w	r9, r4
   11bce:	4683      	mov	fp, r0
   11bd0:	4650      	mov	r0, sl
   11bd2:	f7ff fd53 	bl	1167c <__aeabi_uidivmod>
   11bd6:	9802      	ldr	r0, [sp, #8]
   11bd8:	fb09 f20b 	mul.w	r2, r9, fp
   11bdc:	0c03      	lsrs	r3, r0, #16
   11bde:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   11be2:	429a      	cmp	r2, r3
   11be4:	d904      	bls.n	11bf0 <__divdi3+0x1f4>
   11be6:	191b      	adds	r3, r3, r4
   11be8:	f10b 3bff 	add.w	fp, fp, #4294967295
   11bec:	f0c0 80b1 	bcc.w	11d52 <__divdi3+0x356>
   11bf0:	1a9b      	subs	r3, r3, r2
   11bf2:	4639      	mov	r1, r7
   11bf4:	4618      	mov	r0, r3
   11bf6:	9301      	str	r3, [sp, #4]
   11bf8:	f7ff fc12 	bl	11420 <__aeabi_uidiv>
   11bfc:	9901      	ldr	r1, [sp, #4]
   11bfe:	4682      	mov	sl, r0
   11c00:	4608      	mov	r0, r1
   11c02:	4639      	mov	r1, r7
   11c04:	f7ff fd3a 	bl	1167c <__aeabi_uidivmod>
   11c08:	f8dd c008 	ldr.w	ip, [sp, #8]
   11c0c:	fb09 f30a 	mul.w	r3, r9, sl
   11c10:	fa1f f08c 	uxth.w	r0, ip
   11c14:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   11c18:	4293      	cmp	r3, r2
   11c1a:	d908      	bls.n	11c2e <__divdi3+0x232>
   11c1c:	1912      	adds	r2, r2, r4
   11c1e:	f10a 3aff 	add.w	sl, sl, #4294967295
   11c22:	d204      	bcs.n	11c2e <__divdi3+0x232>
   11c24:	4293      	cmp	r3, r2
   11c26:	bf84      	itt	hi
   11c28:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11c2c:	1912      	addhi	r2, r2, r4
   11c2e:	fa05 f508 	lsl.w	r5, r5, r8
   11c32:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   11c36:	ebc3 0802 	rsb	r8, r3, r2
   11c3a:	f8cd e008 	str.w	lr, [sp, #8]
   11c3e:	e759      	b.n	11af4 <__divdi3+0xf8>
   11c40:	f1c7 0020 	rsb	r0, r7, #32
   11c44:	fa03 fa07 	lsl.w	sl, r3, r7
   11c48:	40c2      	lsrs	r2, r0
   11c4a:	fa35 f300 	lsrs.w	r3, r5, r0
   11c4e:	ea42 0b0a 	orr.w	fp, r2, sl
   11c52:	fa21 f800 	lsr.w	r8, r1, r0
   11c56:	fa01 f907 	lsl.w	r9, r1, r7
   11c5a:	4640      	mov	r0, r8
   11c5c:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   11c60:	ea43 0109 	orr.w	r1, r3, r9
   11c64:	9102      	str	r1, [sp, #8]
   11c66:	4651      	mov	r1, sl
   11c68:	fa1f f28b 	uxth.w	r2, fp
   11c6c:	9203      	str	r2, [sp, #12]
   11c6e:	f7ff fbd7 	bl	11420 <__aeabi_uidiv>
   11c72:	4651      	mov	r1, sl
   11c74:	4681      	mov	r9, r0
   11c76:	4640      	mov	r0, r8
   11c78:	f7ff fd00 	bl	1167c <__aeabi_uidivmod>
   11c7c:	9b03      	ldr	r3, [sp, #12]
   11c7e:	f8dd c008 	ldr.w	ip, [sp, #8]
   11c82:	fb03 f209 	mul.w	r2, r3, r9
   11c86:	ea4f 401c 	mov.w	r0, ip, lsr #16
   11c8a:	fa14 f307 	lsls.w	r3, r4, r7
   11c8e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   11c92:	42a2      	cmp	r2, r4
   11c94:	d904      	bls.n	11ca0 <__divdi3+0x2a4>
   11c96:	eb14 040b 	adds.w	r4, r4, fp
   11c9a:	f109 39ff 	add.w	r9, r9, #4294967295
   11c9e:	d352      	bcc.n	11d46 <__divdi3+0x34a>
   11ca0:	1aa4      	subs	r4, r4, r2
   11ca2:	4651      	mov	r1, sl
   11ca4:	4620      	mov	r0, r4
   11ca6:	9301      	str	r3, [sp, #4]
   11ca8:	f7ff fbba 	bl	11420 <__aeabi_uidiv>
   11cac:	4651      	mov	r1, sl
   11cae:	4680      	mov	r8, r0
   11cb0:	4620      	mov	r0, r4
   11cb2:	f7ff fce3 	bl	1167c <__aeabi_uidivmod>
   11cb6:	9803      	ldr	r0, [sp, #12]
   11cb8:	f8dd c008 	ldr.w	ip, [sp, #8]
   11cbc:	fb00 f208 	mul.w	r2, r0, r8
   11cc0:	fa1f f38c 	uxth.w	r3, ip
   11cc4:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   11cc8:	9b01      	ldr	r3, [sp, #4]
   11cca:	4282      	cmp	r2, r0
   11ccc:	d904      	bls.n	11cd8 <__divdi3+0x2dc>
   11cce:	eb10 000b 	adds.w	r0, r0, fp
   11cd2:	f108 38ff 	add.w	r8, r8, #4294967295
   11cd6:	d330      	bcc.n	11d3a <__divdi3+0x33e>
   11cd8:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   11cdc:	fa1f fc83 	uxth.w	ip, r3
   11ce0:	0c1b      	lsrs	r3, r3, #16
   11ce2:	1a80      	subs	r0, r0, r2
   11ce4:	fa1f fe88 	uxth.w	lr, r8
   11ce8:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   11cec:	fb0c f90e 	mul.w	r9, ip, lr
   11cf0:	fb0c fc0a 	mul.w	ip, ip, sl
   11cf4:	fb03 c10e 	mla	r1, r3, lr, ip
   11cf8:	fb03 f20a 	mul.w	r2, r3, sl
   11cfc:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   11d00:	458c      	cmp	ip, r1
   11d02:	bf88      	it	hi
   11d04:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   11d08:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   11d0c:	4570      	cmp	r0, lr
   11d0e:	d310      	bcc.n	11d32 <__divdi3+0x336>
   11d10:	fa1f f989 	uxth.w	r9, r9
   11d14:	fa05 f707 	lsl.w	r7, r5, r7
   11d18:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   11d1c:	bf14      	ite	ne
   11d1e:	2200      	movne	r2, #0
   11d20:	2201      	moveq	r2, #1
   11d22:	4287      	cmp	r7, r0
   11d24:	bf2c      	ite	cs
   11d26:	2700      	movcs	r7, #0
   11d28:	f002 0701 	andcc.w	r7, r2, #1
   11d2c:	2f00      	cmp	r7, #0
   11d2e:	f43f aec4 	beq.w	11aba <__divdi3+0xbe>
   11d32:	f108 38ff 	add.w	r8, r8, #4294967295
   11d36:	2700      	movs	r7, #0
   11d38:	e6bf      	b.n	11aba <__divdi3+0xbe>
   11d3a:	4282      	cmp	r2, r0
   11d3c:	bf84      	itt	hi
   11d3e:	4458      	addhi	r0, fp
   11d40:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11d44:	e7c8      	b.n	11cd8 <__divdi3+0x2dc>
   11d46:	42a2      	cmp	r2, r4
   11d48:	bf84      	itt	hi
   11d4a:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11d4e:	445c      	addhi	r4, fp
   11d50:	e7a6      	b.n	11ca0 <__divdi3+0x2a4>
   11d52:	429a      	cmp	r2, r3
   11d54:	bf84      	itt	hi
   11d56:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   11d5a:	191b      	addhi	r3, r3, r4
   11d5c:	e748      	b.n	11bf0 <__divdi3+0x1f4>
   11d5e:	bf00      	nop

00011d60 <__udivdi3>:
   11d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d64:	460c      	mov	r4, r1
   11d66:	b083      	sub	sp, #12
   11d68:	4680      	mov	r8, r0
   11d6a:	4616      	mov	r6, r2
   11d6c:	4689      	mov	r9, r1
   11d6e:	461f      	mov	r7, r3
   11d70:	4615      	mov	r5, r2
   11d72:	468a      	mov	sl, r1
   11d74:	2b00      	cmp	r3, #0
   11d76:	d14b      	bne.n	11e10 <__udivdi3+0xb0>
   11d78:	428a      	cmp	r2, r1
   11d7a:	d95c      	bls.n	11e36 <__udivdi3+0xd6>
   11d7c:	fab2 f382 	clz	r3, r2
   11d80:	b15b      	cbz	r3, 11d9a <__udivdi3+0x3a>
   11d82:	f1c3 0020 	rsb	r0, r3, #32
   11d86:	fa01 fa03 	lsl.w	sl, r1, r3
   11d8a:	fa28 f200 	lsr.w	r2, r8, r0
   11d8e:	fa16 f503 	lsls.w	r5, r6, r3
   11d92:	fa08 f803 	lsl.w	r8, r8, r3
   11d96:	ea42 0a0a 	orr.w	sl, r2, sl
   11d9a:	0c2e      	lsrs	r6, r5, #16
   11d9c:	4650      	mov	r0, sl
   11d9e:	4631      	mov	r1, r6
   11da0:	b2af      	uxth	r7, r5
   11da2:	f7ff fb3d 	bl	11420 <__aeabi_uidiv>
   11da6:	4631      	mov	r1, r6
   11da8:	ea4f 4418 	mov.w	r4, r8, lsr #16
   11dac:	4681      	mov	r9, r0
   11dae:	4650      	mov	r0, sl
   11db0:	f7ff fc64 	bl	1167c <__aeabi_uidivmod>
   11db4:	fb07 f309 	mul.w	r3, r7, r9
   11db8:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   11dbc:	4553      	cmp	r3, sl
   11dbe:	d909      	bls.n	11dd4 <__udivdi3+0x74>
   11dc0:	eb1a 0a05 	adds.w	sl, sl, r5
   11dc4:	f109 39ff 	add.w	r9, r9, #4294967295
   11dc8:	d204      	bcs.n	11dd4 <__udivdi3+0x74>
   11dca:	4553      	cmp	r3, sl
   11dcc:	bf84      	itt	hi
   11dce:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11dd2:	44aa      	addhi	sl, r5
   11dd4:	ebc3 0a0a 	rsb	sl, r3, sl
   11dd8:	4631      	mov	r1, r6
   11dda:	4650      	mov	r0, sl
   11ddc:	fa1f f888 	uxth.w	r8, r8
   11de0:	f7ff fb1e 	bl	11420 <__aeabi_uidiv>
   11de4:	4631      	mov	r1, r6
   11de6:	4604      	mov	r4, r0
   11de8:	4650      	mov	r0, sl
   11dea:	f7ff fc47 	bl	1167c <__aeabi_uidivmod>
   11dee:	fb07 f704 	mul.w	r7, r7, r4
   11df2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   11df6:	4547      	cmp	r7, r8
   11df8:	d906      	bls.n	11e08 <__udivdi3+0xa8>
   11dfa:	3c01      	subs	r4, #1
   11dfc:	eb18 0805 	adds.w	r8, r8, r5
   11e00:	d202      	bcs.n	11e08 <__udivdi3+0xa8>
   11e02:	4547      	cmp	r7, r8
   11e04:	bf88      	it	hi
   11e06:	3c01      	subhi	r4, #1
   11e08:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11e0c:	2600      	movs	r6, #0
   11e0e:	e05c      	b.n	11eca <__udivdi3+0x16a>
   11e10:	428b      	cmp	r3, r1
   11e12:	d858      	bhi.n	11ec6 <__udivdi3+0x166>
   11e14:	fab3 f683 	clz	r6, r3
   11e18:	2e00      	cmp	r6, #0
   11e1a:	d15b      	bne.n	11ed4 <__udivdi3+0x174>
   11e1c:	428b      	cmp	r3, r1
   11e1e:	bf2c      	ite	cs
   11e20:	2200      	movcs	r2, #0
   11e22:	2201      	movcc	r2, #1
   11e24:	4285      	cmp	r5, r0
   11e26:	bf8c      	ite	hi
   11e28:	4615      	movhi	r5, r2
   11e2a:	f042 0501 	orrls.w	r5, r2, #1
   11e2e:	2d00      	cmp	r5, #0
   11e30:	d049      	beq.n	11ec6 <__udivdi3+0x166>
   11e32:	2401      	movs	r4, #1
   11e34:	e049      	b.n	11eca <__udivdi3+0x16a>
   11e36:	b922      	cbnz	r2, 11e42 <__udivdi3+0xe2>
   11e38:	4611      	mov	r1, r2
   11e3a:	2001      	movs	r0, #1
   11e3c:	f7ff faf0 	bl	11420 <__aeabi_uidiv>
   11e40:	4605      	mov	r5, r0
   11e42:	fab5 f685 	clz	r6, r5
   11e46:	2e00      	cmp	r6, #0
   11e48:	f040 80ba 	bne.w	11fc0 <__udivdi3+0x260>
   11e4c:	1b64      	subs	r4, r4, r5
   11e4e:	0c2f      	lsrs	r7, r5, #16
   11e50:	fa1f fa85 	uxth.w	sl, r5
   11e54:	2601      	movs	r6, #1
   11e56:	4639      	mov	r1, r7
   11e58:	4620      	mov	r0, r4
   11e5a:	f7ff fae1 	bl	11420 <__aeabi_uidiv>
   11e5e:	4639      	mov	r1, r7
   11e60:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   11e64:	4681      	mov	r9, r0
   11e66:	4620      	mov	r0, r4
   11e68:	f7ff fc08 	bl	1167c <__aeabi_uidivmod>
   11e6c:	fb0a f309 	mul.w	r3, sl, r9
   11e70:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   11e74:	455b      	cmp	r3, fp
   11e76:	d909      	bls.n	11e8c <__udivdi3+0x12c>
   11e78:	eb1b 0b05 	adds.w	fp, fp, r5
   11e7c:	f109 39ff 	add.w	r9, r9, #4294967295
   11e80:	d204      	bcs.n	11e8c <__udivdi3+0x12c>
   11e82:	455b      	cmp	r3, fp
   11e84:	bf84      	itt	hi
   11e86:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11e8a:	44ab      	addhi	fp, r5
   11e8c:	ebc3 0b0b 	rsb	fp, r3, fp
   11e90:	4639      	mov	r1, r7
   11e92:	4658      	mov	r0, fp
   11e94:	fa1f f888 	uxth.w	r8, r8
   11e98:	f7ff fac2 	bl	11420 <__aeabi_uidiv>
   11e9c:	4639      	mov	r1, r7
   11e9e:	4604      	mov	r4, r0
   11ea0:	4658      	mov	r0, fp
   11ea2:	f7ff fbeb 	bl	1167c <__aeabi_uidivmod>
   11ea6:	fb0a fa04 	mul.w	sl, sl, r4
   11eaa:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   11eae:	45c2      	cmp	sl, r8
   11eb0:	d906      	bls.n	11ec0 <__udivdi3+0x160>
   11eb2:	3c01      	subs	r4, #1
   11eb4:	eb18 0805 	adds.w	r8, r8, r5
   11eb8:	d202      	bcs.n	11ec0 <__udivdi3+0x160>
   11eba:	45c2      	cmp	sl, r8
   11ebc:	bf88      	it	hi
   11ebe:	3c01      	subhi	r4, #1
   11ec0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11ec4:	e001      	b.n	11eca <__udivdi3+0x16a>
   11ec6:	2600      	movs	r6, #0
   11ec8:	4634      	mov	r4, r6
   11eca:	4631      	mov	r1, r6
   11ecc:	4620      	mov	r0, r4
   11ece:	b003      	add	sp, #12
   11ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ed4:	f1c6 0020 	rsb	r0, r6, #32
   11ed8:	40b3      	lsls	r3, r6
   11eda:	fa32 f700 	lsrs.w	r7, r2, r0
   11ede:	fa21 fb00 	lsr.w	fp, r1, r0
   11ee2:	431f      	orrs	r7, r3
   11ee4:	fa14 f206 	lsls.w	r2, r4, r6
   11ee8:	fa28 f100 	lsr.w	r1, r8, r0
   11eec:	4658      	mov	r0, fp
   11eee:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   11ef2:	4311      	orrs	r1, r2
   11ef4:	9100      	str	r1, [sp, #0]
   11ef6:	4651      	mov	r1, sl
   11ef8:	b2bb      	uxth	r3, r7
   11efa:	9301      	str	r3, [sp, #4]
   11efc:	f7ff fa90 	bl	11420 <__aeabi_uidiv>
   11f00:	4651      	mov	r1, sl
   11f02:	40b5      	lsls	r5, r6
   11f04:	4681      	mov	r9, r0
   11f06:	4658      	mov	r0, fp
   11f08:	f7ff fbb8 	bl	1167c <__aeabi_uidivmod>
   11f0c:	9c01      	ldr	r4, [sp, #4]
   11f0e:	9800      	ldr	r0, [sp, #0]
   11f10:	fb04 f309 	mul.w	r3, r4, r9
   11f14:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   11f18:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   11f1c:	455b      	cmp	r3, fp
   11f1e:	d905      	bls.n	11f2c <__udivdi3+0x1cc>
   11f20:	eb1b 0b07 	adds.w	fp, fp, r7
   11f24:	f109 39ff 	add.w	r9, r9, #4294967295
   11f28:	f0c0 808e 	bcc.w	12048 <__udivdi3+0x2e8>
   11f2c:	ebc3 0b0b 	rsb	fp, r3, fp
   11f30:	4651      	mov	r1, sl
   11f32:	4658      	mov	r0, fp
   11f34:	f7ff fa74 	bl	11420 <__aeabi_uidiv>
   11f38:	4651      	mov	r1, sl
   11f3a:	4604      	mov	r4, r0
   11f3c:	4658      	mov	r0, fp
   11f3e:	f7ff fb9d 	bl	1167c <__aeabi_uidivmod>
   11f42:	9801      	ldr	r0, [sp, #4]
   11f44:	9a00      	ldr	r2, [sp, #0]
   11f46:	fb00 f304 	mul.w	r3, r0, r4
   11f4a:	fa1f fc82 	uxth.w	ip, r2
   11f4e:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   11f52:	4293      	cmp	r3, r2
   11f54:	d906      	bls.n	11f64 <__udivdi3+0x204>
   11f56:	3c01      	subs	r4, #1
   11f58:	19d2      	adds	r2, r2, r7
   11f5a:	d203      	bcs.n	11f64 <__udivdi3+0x204>
   11f5c:	4293      	cmp	r3, r2
   11f5e:	d901      	bls.n	11f64 <__udivdi3+0x204>
   11f60:	19d2      	adds	r2, r2, r7
   11f62:	3c01      	subs	r4, #1
   11f64:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11f68:	b2a8      	uxth	r0, r5
   11f6a:	1ad2      	subs	r2, r2, r3
   11f6c:	0c2d      	lsrs	r5, r5, #16
   11f6e:	fa1f fc84 	uxth.w	ip, r4
   11f72:	0c23      	lsrs	r3, r4, #16
   11f74:	fb00 f70c 	mul.w	r7, r0, ip
   11f78:	fb00 fe03 	mul.w	lr, r0, r3
   11f7c:	fb05 e10c 	mla	r1, r5, ip, lr
   11f80:	fb05 f503 	mul.w	r5, r5, r3
   11f84:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   11f88:	458e      	cmp	lr, r1
   11f8a:	bf88      	it	hi
   11f8c:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   11f90:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   11f94:	42aa      	cmp	r2, r5
   11f96:	d310      	bcc.n	11fba <__udivdi3+0x25a>
   11f98:	b2bf      	uxth	r7, r7
   11f9a:	fa08 f606 	lsl.w	r6, r8, r6
   11f9e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   11fa2:	bf14      	ite	ne
   11fa4:	f04f 0e00 	movne.w	lr, #0
   11fa8:	f04f 0e01 	moveq.w	lr, #1
   11fac:	4296      	cmp	r6, r2
   11fae:	bf2c      	ite	cs
   11fb0:	2600      	movcs	r6, #0
   11fb2:	f00e 0601 	andcc.w	r6, lr, #1
   11fb6:	2e00      	cmp	r6, #0
   11fb8:	d087      	beq.n	11eca <__udivdi3+0x16a>
   11fba:	3c01      	subs	r4, #1
   11fbc:	2600      	movs	r6, #0
   11fbe:	e784      	b.n	11eca <__udivdi3+0x16a>
   11fc0:	40b5      	lsls	r5, r6
   11fc2:	f1c6 0120 	rsb	r1, r6, #32
   11fc6:	fa24 f901 	lsr.w	r9, r4, r1
   11fca:	fa28 f201 	lsr.w	r2, r8, r1
   11fce:	0c2f      	lsrs	r7, r5, #16
   11fd0:	40b4      	lsls	r4, r6
   11fd2:	4639      	mov	r1, r7
   11fd4:	4648      	mov	r0, r9
   11fd6:	4322      	orrs	r2, r4
   11fd8:	9200      	str	r2, [sp, #0]
   11fda:	f7ff fa21 	bl	11420 <__aeabi_uidiv>
   11fde:	4639      	mov	r1, r7
   11fe0:	fa1f fa85 	uxth.w	sl, r5
   11fe4:	4683      	mov	fp, r0
   11fe6:	4648      	mov	r0, r9
   11fe8:	f7ff fb48 	bl	1167c <__aeabi_uidivmod>
   11fec:	9b00      	ldr	r3, [sp, #0]
   11fee:	0c1a      	lsrs	r2, r3, #16
   11ff0:	fb0a f30b 	mul.w	r3, sl, fp
   11ff4:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   11ff8:	42a3      	cmp	r3, r4
   11ffa:	d903      	bls.n	12004 <__udivdi3+0x2a4>
   11ffc:	1964      	adds	r4, r4, r5
   11ffe:	f10b 3bff 	add.w	fp, fp, #4294967295
   12002:	d327      	bcc.n	12054 <__udivdi3+0x2f4>
   12004:	1ae4      	subs	r4, r4, r3
   12006:	4639      	mov	r1, r7
   12008:	4620      	mov	r0, r4
   1200a:	f7ff fa09 	bl	11420 <__aeabi_uidiv>
   1200e:	4639      	mov	r1, r7
   12010:	4681      	mov	r9, r0
   12012:	4620      	mov	r0, r4
   12014:	f7ff fb32 	bl	1167c <__aeabi_uidivmod>
   12018:	9800      	ldr	r0, [sp, #0]
   1201a:	fb0a f309 	mul.w	r3, sl, r9
   1201e:	fa1f fc80 	uxth.w	ip, r0
   12022:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   12026:	42a3      	cmp	r3, r4
   12028:	d908      	bls.n	1203c <__udivdi3+0x2dc>
   1202a:	1964      	adds	r4, r4, r5
   1202c:	f109 39ff 	add.w	r9, r9, #4294967295
   12030:	d204      	bcs.n	1203c <__udivdi3+0x2dc>
   12032:	42a3      	cmp	r3, r4
   12034:	bf84      	itt	hi
   12036:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1203a:	1964      	addhi	r4, r4, r5
   1203c:	fa08 f806 	lsl.w	r8, r8, r6
   12040:	1ae4      	subs	r4, r4, r3
   12042:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   12046:	e706      	b.n	11e56 <__udivdi3+0xf6>
   12048:	455b      	cmp	r3, fp
   1204a:	bf84      	itt	hi
   1204c:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12050:	44bb      	addhi	fp, r7
   12052:	e76b      	b.n	11f2c <__udivdi3+0x1cc>
   12054:	42a3      	cmp	r3, r4
   12056:	bf84      	itt	hi
   12058:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1205c:	1964      	addhi	r4, r4, r5
   1205e:	e7d1      	b.n	12004 <__udivdi3+0x2a4>

00012060 <g_pwm_id_mask_lut>:
   12060:	0100 0402 1008 4020 0180 0402 1008 4020     ...... @...... @
   12070:	0080 0000                                   ....

00012074 <g_pwm_tach_id_mask_lut>:
   12074:	0000 0001 0002 0004 0008 0010 0020 0040     ............ .@.
   12084:	0080 0100 0200 0400 0800 1000 2000 4000     ............. .@
   12094:	8000 0000                                   ....

00012098 <g_pwm_posedge_offset_lut>:
   12098:	0000 0000 0010 0000 0018 0000 0020 0000     ............ ...
   120a8:	0028 0000 0030 0000 0038 0000 0040 0000     (...0...8...@...
   120b8:	0048 0000 0050 0000 0058 0000 0060 0000     H...P...X...`...
   120c8:	0068 0000 0070 0000 0078 0000 0080 0000     h...p...x.......
   120d8:	0088 0000                                   ....

000120dc <g_pwm_negedge_offset_lut>:
   120dc:	0000 0000 0014 0000 001c 0000 0024 0000     ............$...
   120ec:	002c 0000 0034 0000 003c 0000 0044 0000     ,...4...<...D...
   120fc:	004c 0000 0054 0000 005c 0000 0064 0000     L...T...\...d...
   1210c:	006c 0000 0074 0000 007c 0000 0084 0000     l...t...|.......
   1211c:	008c 0000                                   ....

00012120 <g_tachpulsedur_offset_lut>:
   12120:	0000 0000 00a4 0000 00a8 0000 00ac 0000     ................
   12130:	00b0 0000 00b4 0000 00b8 0000 00bc 0000     ................
   12140:	00c0 0000 00c4 0000 00c8 0000 00cc 0000     ................
   12150:	00d0 0000 00d4 0000 00d8 0000 00dc 0000     ................
   12160:	00e0 0000 2e2e 632f 726f 5f65 7770 2e6d     ....../core_pwm.
   12170:	0063 0000 4441 4443 7269 6365 4974 706e     c...ADCDirectInp
   12180:	7475 305f 0000 0000 6441 5f63 6164 6174     ut_0....Adc_data
   12190:	203a 6425 202c 6f76 746c 6761 3a65 2520     : %d, voltage: %
   121a0:	2c66 4420 7369 6174 636e 3a65 2520 2764     f, Distance: %d'
   121b0:	2520 2264 0d0a 0000 6425 2520 2064 6425      %d"....%d %d %d
   121c0:	2520 2064 6425 2520 0064 0000 6f4a 5879      %d %d %d...JoyX
   121d0:	203a 6425 202c 6f4a 5979 203a 6425 202c     : %d, JoyY: %d, 
   121e0:	5843 203a 6425 202c 5943 203a 6425 202c     CX: %d, CY: %d, 
   121f0:	7453 7261 3a74 2520 2c64 4620 7269 3a65     Start: %d, Fire:
   12200:	2520 0a64 000d 0000                          %d.....

00012208 <g_ace_current_resistors>:
   12208:	0001 0001 0001 0001                         ........

00012210 <g_ace_external_varef_used>:
   12210:	0000 0000                                   ....

00012214 <g_ace_channel_0_name>:
   12214:	4441 4443 7269 6365 4974 706e 7475 305f     ADCDirectInput_0
   12224:	0000 0000                                   ....

00012228 <g_ace_ppe_transforms_desc_table>:
   12228:	0010 0011 4000 0000                         .....@..

00012230 <g_ace_sse_proc_0_name>:
   12230:	4441 3043 4d5f 4941 004e 0000               ADC0_MAIN...

0001223c <g_ace_sse_proc_0_sequence>:
   1223c:	1705 1602 1200 0000                         ........

00012244 <g_ace_sse_proc_1_name>:
   12244:	4441 3143 4d5f 4941 004e 0000               ADC1_MAIN...

00012250 <g_ace_sse_proc_1_sequence>:
   12250:	2705 2602 2551 24ca 0000 23ff 0000 23ff     .'.&Q%.$...#...#
   12260:	0000 23ff 0000 23ff 0000 23ff 0000 23a3     ...#...#...#...#
   12270:	0000 2005                                   ... 

00012274 <g_config_reg_lut>:
   12274:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
   12284:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
   12294:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
   122a4:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
   122b4:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
   122c4:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
   122d4:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
   122e4:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

000122f4 <g_gpio_irqn_lut>:
   122f4:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
   12304:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
   12314:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
   12324:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

00012334 <channel_type_lut>:
   12334:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   12344:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   12354:	0000 0100 ff02 ffff 00ff 0000 ff00 00ff     ................

00012364 <channel_quad_lut>:
   12364:	00ff 0000 0100 0101 ff01 ffff ffff ffff     ................
   12374:	02ff 0202 0302 0303 ff03 ffff ffff ffff     ................
   12384:	04ff 0404 ff04 ffff ffff ffff ffff ffff     ................

00012394 <abps_channel_lut>:
   12394:	00ff ff00 01ff ff01 ffff ffff ffff ffff     ................
   123a4:	02ff ff02 03ff ff03 ffff ffff ffff ffff     ................
   123b4:	04ff ff04 ffff ffff ffff ffff ffff ffff     ................

000123c4 <abps_idx_lut>:
   123c4:	00ff ff01 02ff ff03 ffff ffff ffff ffff     ................
   123d4:	04ff ff05 06ff ff07 ffff ffff ffff ffff     ................
   123e4:	08ff ff09 ffff ffff ffff ffff ffff ffff     ................

000123f4 <apbs_gain_lut>:
   123f4:	080c 0204                                   ....

000123f8 <apbs_range>:
   123f8:	3c00 2800 1400 0a00                         .<.(....

00012400 <sse_pc_ctrl_lut>:
   12400:	0048 4002 0088 4002 00c8 4002               H..@...@...@

0001240c <sse_pc_lo_lut>:
   1240c:	0040 4002 0080 4002 00c0 4002               @..@...@...@

00012418 <sse_pc_hi_lut>:
   12418:	0044 4002 0084 4002 00c4 4002               D..@...@...@

00012424 <p_mtd_data>:
   12424:	0010 6008                                   ...`

00012428 <C.24.3275>:
   12428:	0006 0201 0003 0201 0403 0404 0604 0506     ................

00012438 <C.36.3339>:
	...
   12460:	0001 0000 0002 0000 0003 0000 0000 0000     ................
	...

00012478 <C.18.3185>:
   12478:	4000 4000 0000 0000                         .@.@....

00012480 <adc_status_reg_lut>:
   12480:	1000 4002 1004 4002 1008 4002               ...@...@...@

0001248c <dac_ctrl_reg_lut>:
   1248c:	0060 4002 00a0 4002 00e0 4002               `..@...@...@

00012498 <dac_enable_masks_lut>:
   12498:	0010 0000 0020 0000 0040 0000               .... ...@...

000124a4 <dac_byte01_reg_lut>:
   124a4:	0500 4002 0504 4002 0508 4002               ...@...@...@

000124b0 <dac_byte2_reg_lut>:
   124b0:	006c 4002 00ac 4002 00ec 4002               l..@...@...@

000124bc <p_mtd_data>:
   124bc:	0010 6008                                   ...`

000124c0 <comp_id_2_scb_lut>:
   124c0:	0000 0101 0202 0303 0404 0000               ............

000124cc <C.18.3510>:
   124cc:	0200 0004 2e2e 642f 6972 6576 7372 432f     ....../drivers/C
   124dc:	726f 5565 5241 6154 6270 632f 726f 5f65     oreUARTapb/core_
   124ec:	6175 7472 615f 6270 632e 0000               uart_apb.c..

000124f8 <C.18.2576>:
   124f8:	0001 0000 0002 0000 0004 0000 0001 0000     ................
   12508:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
   12518:	6c6f 696c 6973 6e6f 000a 0000               ollision....

00012524 <_global_impure_ptr>:
   12524:	0070 2000 0043 0000                         p.. C...

0001252c <basefix.3536>:
   1252c:	000a 0001 0002 0003 0004 0005 0006 0007     ................
   1253c:	0008 0009 000a 000b 000c 000d 000e 000f     ................
   1254c:	0010 0000 2565 646c 0000 0000               ....e%ld....

00012558 <blanks.3577>:
   12558:	2020 2020 2020 2020 2020 2020 2020 2020                     

00012568 <zeroes.3578>:
   12568:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   12578:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   12588:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
   12598:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
   125a8:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
   125b8:	0030 0000                                   0...

000125bc <_ctype_>:
   125bc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   125cc:	2020 2020 2020 2020 2020 2020 2020 2020                     
   125dc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   125ec:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   125fc:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   1260c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   1261c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   1262c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   1263c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
   126c0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

000126d0 <__sf_fake_stdin>:
	...

000126f0 <__sf_fake_stdout>:
	...

00012710 <__sf_fake_stderr>:
	...

00012730 <charset>:
   12730:	2768 0001                                   h'..

00012734 <lconv>:
   12734:	2764 0001 2588 0001 2588 0001 2588 0001     d'...%...%...%..
   12744:	2588 0001 2588 0001 2588 0001 2588 0001     .%...%...%...%..
   12754:	2588 0001 2588 0001 ffff ffff ffff ffff     .%...%..........
   12764:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..
   12774:	0000 0000                                   ....

00012778 <__mprec_tens>:
   12778:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
   12788:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
   12798:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
   127a8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
   127b8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
   127c8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
   127d8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
   127e8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
   127f8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
   12808:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
   12818:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
   12828:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
   12838:	9db4 79d9 7843 44ea                         ...yCx.D

00012840 <p05.2463>:
   12840:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00012850 <__mprec_bigtens>:
   12850:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
   12860:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
   12870:	bf3c 7f73 4fdd 7515                         <.s..O.u

00012878 <__mprec_tinytens>:
   12878:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   12888:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   12898:	6f43 64ac 0628 0ac8                         Co.d(...

000128a0 <tinytens>:
   128a0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   128b0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   128c0:	6f43 64ac 0628 0e18 666e 0000 6e69 7469     Co.d(...nf..init
   128d0:	0079 0000 6e61 0000                         y...an..

000128d8 <blanks.3595>:
   128d8:	2020 2020 2020 2020 2020 2020 2020 2020                     

000128e8 <zeroes.3596>:
   128e8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   128f8:	4241 4443 4645 0000 6261 6463 6665 0000     ABCDEF..abcdef..
   12908:	3130 3332 3534 3736 3938 0000               0123456789..

00012914 <_init>:
   12914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12916:	bf00      	nop
   12918:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1291a:	bc08      	pop	{r3}
   1291c:	469e      	mov	lr, r3
   1291e:	4770      	bx	lr

00012920 <_fini>:
   12920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12922:	bf00      	nop
   12924:	bcf8      	pop	{r3, r4, r5, r6, r7}
   12926:	bc08      	pop	{r3}
   12928:	469e      	mov	lr, r3
   1292a:	4770      	bx	lr

0001292c <__frame_dummy_init_array_entry>:
   1292c:	0485 0000                                   ....

00012930 <__do_global_dtors_aux_fini_array_entry>:
   12930:	0471 0000                                   q...
