# SPI-with-Single-Port-RAM-Verification
SystemVerilog UVM verification project for SPI Slave and Single-Port RAM integration.
