
Version_IoT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066a4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000edc  08006888  08006888  00016888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007764  08007764  00020970  2**0
                  CONTENTS
  4 .ARM          00000000  08007764  08007764  00020970  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007764  08007764  00020970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007764  08007764  00017764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007768  08007768  00017768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000970  20000000  0800776c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000578  20000970  080080dc  00020970  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ee8  080080dc  00020ee8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020999  2**0
                  CONTENTS, READONLY
 13 .debug_info   000135c8  00000000  00000000  000209dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026e6  00000000  00000000  00033fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00036690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e0e  00000000  00000000  00037850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001af02  00000000  00000000  0003865e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018959  00000000  00000000  00053560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009fd7b  00000000  00000000  0006beb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005184  00000000  00000000  0010bc34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00110db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000970 	.word	0x20000970
 8000200:	00000000 	.word	0x00000000
 8000204:	08006870 	.word	0x08006870

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000974 	.word	0x20000974
 8000220:	08006870 	.word	0x08006870

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <sendMachineData>:
	sprintf(bufferTX, "%s", str);
	HAL_UART_Transmit_IT(huart1, (uint8_t*) bufferTX, strlen(bufferTX));
	HAL_Delay(2000);
}

void sendMachineData(UART_HandleTypeDef *huart1, const char *machineID, const char *machineData) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b0c6      	sub	sp, #280	; 0x118
 8000238:	af02      	add	r7, sp, #8
 800023a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800023e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000242:	6018      	str	r0, [r3, #0]
 8000244:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000248:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800024c:	6019      	str	r1, [r3, #0]
 800024e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000252:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000256:	601a      	str	r2, [r3, #0]
	char local_txA[200];
	char local_txB[50];
	int len;

	sprintf(bufferTX, "AT+CIPSTART=\"TCP\",\"%s\",3000\r\n", Server);
 8000258:	4a31      	ldr	r2, [pc, #196]	; (8000320 <sendMachineData+0xec>)
 800025a:	4932      	ldr	r1, [pc, #200]	; (8000324 <sendMachineData+0xf0>)
 800025c:	4832      	ldr	r0, [pc, #200]	; (8000328 <sendMachineData+0xf4>)
 800025e:	f005 fee9 	bl	8006034 <siprintf>
	HAL_UART_Transmit_IT(huart1, (uint8_t*) bufferTX, strlen(bufferTX));
 8000262:	4831      	ldr	r0, [pc, #196]	; (8000328 <sendMachineData+0xf4>)
 8000264:	f7ff ffde 	bl	8000224 <strlen>
 8000268:	4603      	mov	r3, r0
 800026a:	b29a      	uxth	r2, r3
 800026c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000270:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000274:	492c      	ldr	r1, [pc, #176]	; (8000328 <sendMachineData+0xf4>)
 8000276:	6818      	ldr	r0, [r3, #0]
 8000278:	f005 f910 	bl	800549c <HAL_UART_Transmit_IT>
	HAL_Delay(2000);
 800027c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000280:	f002 f9e8 	bl	8002654 <HAL_Delay>

	sprintf(local_txA,
 8000284:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000288:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800028c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8000290:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8000294:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8000298:	4924      	ldr	r1, [pc, #144]	; (800032c <sendMachineData+0xf8>)
 800029a:	9100      	str	r1, [sp, #0]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	6812      	ldr	r2, [r2, #0]
 80002a0:	4923      	ldr	r1, [pc, #140]	; (8000330 <sendMachineData+0xfc>)
 80002a2:	f005 fec7 	bl	8006034 <siprintf>
			"GET /api/machine/updateMachineDataRaw?machineID=%s&machineData=%s HTTP/1.0\r\nHost: %s\r\n\r\n", machineID, machineData, Server2);
	len = strlen(local_txA);
 80002a6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80002aa:	4618      	mov	r0, r3
 80002ac:	f7ff ffba 	bl	8000224 <strlen>
 80002b0:	4603      	mov	r3, r0
 80002b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	sprintf(local_txB, "AT+CIPSEND=%d\r\n", len);
 80002b6:	f107 0310 	add.w	r3, r7, #16
 80002ba:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80002be:	491d      	ldr	r1, [pc, #116]	; (8000334 <sendMachineData+0x100>)
 80002c0:	4618      	mov	r0, r3
 80002c2:	f005 feb7 	bl	8006034 <siprintf>

	HAL_UART_Transmit_IT(huart1, (uint8_t*) local_txB, strlen(local_txB));
 80002c6:	f107 0310 	add.w	r3, r7, #16
 80002ca:	4618      	mov	r0, r3
 80002cc:	f7ff ffaa 	bl	8000224 <strlen>
 80002d0:	4603      	mov	r3, r0
 80002d2:	b29a      	uxth	r2, r3
 80002d4:	f107 0110 	add.w	r1, r7, #16
 80002d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80002dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80002e0:	6818      	ldr	r0, [r3, #0]
 80002e2:	f005 f8db 	bl	800549c <HAL_UART_Transmit_IT>
	HAL_Delay(2000);
 80002e6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80002ea:	f002 f9b3 	bl	8002654 <HAL_Delay>

	HAL_UART_Transmit_IT(huart1, (uint8_t*) local_txA, strlen(local_txA));
 80002ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80002f2:	4618      	mov	r0, r3
 80002f4:	f7ff ff96 	bl	8000224 <strlen>
 80002f8:	4603      	mov	r3, r0
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000300:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000304:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000308:	6818      	ldr	r0, [r3, #0]
 800030a:	f005 f8c7 	bl	800549c <HAL_UART_Transmit_IT>
	HAL_Delay(2000);
 800030e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000312:	f002 f99f 	bl	8002654 <HAL_Delay>
}
 8000316:	bf00      	nop
 8000318:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	080068d4 	.word	0x080068d4
 8000324:	080068e4 	.word	0x080068e4
 8000328:	2000098c 	.word	0x2000098c
 800032c:	08006960 	.word	0x08006960
 8000330:	08006904 	.word	0x08006904
 8000334:	08006974 	.word	0x08006974

08000338 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;

#define SLAVE_ADDRESS_LCD 0x4E
char LCD_BACKLIGHT = 0x00;

void lcd_send_cmd (char cmd) {
 8000338:	b580      	push	{r7, lr}
 800033a:	b086      	sub	sp, #24
 800033c:	af02      	add	r7, sp, #8
 800033e:	4603      	mov	r3, r0
 8000340:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000342:	79fb      	ldrb	r3, [r7, #7]
 8000344:	f023 030f 	bic.w	r3, r3, #15
 8000348:	737b      	strb	r3, [r7, #13]
	data_l = ((cmd<<4)&0xf0);
 800034a:	79fb      	ldrb	r3, [r7, #7]
 800034c:	011b      	lsls	r3, r3, #4
 800034e:	733b      	strb	r3, [r7, #12]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000350:	7b7b      	ldrb	r3, [r7, #13]
 8000352:	f043 030c 	orr.w	r3, r3, #12
 8000356:	b2db      	uxtb	r3, r3
 8000358:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800035a:	7b7b      	ldrb	r3, [r7, #13]
 800035c:	f043 0308 	orr.w	r3, r3, #8
 8000360:	b2db      	uxtb	r3, r3
 8000362:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000364:	7b3b      	ldrb	r3, [r7, #12]
 8000366:	f043 030c 	orr.w	r3, r3, #12
 800036a:	b2db      	uxtb	r3, r3
 800036c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800036e:	7b3b      	ldrb	r3, [r7, #12]
 8000370:	f043 0308 	orr.w	r3, r3, #8
 8000374:	b2db      	uxtb	r3, r3
 8000376:	72fb      	strb	r3, [r7, #11]

	while(HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF);
 8000378:	bf00      	nop
 800037a:	4825      	ldr	r0, [pc, #148]	; (8000410 <lcd_send_cmd+0xd8>)
 800037c:	f003 fc51 	bl	8003c22 <HAL_I2C_GetError>
 8000380:	4603      	mov	r3, r0
 8000382:	2b04      	cmp	r3, #4
 8000384:	d0f9      	beq.n	800037a <lcd_send_cmd+0x42>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000386:	bf00      	nop
 8000388:	4821      	ldr	r0, [pc, #132]	; (8000410 <lcd_send_cmd+0xd8>)
 800038a:	f003 fc3d 	bl	8003c08 <HAL_I2C_GetState>
 800038e:	4603      	mov	r3, r0
 8000390:	2b20      	cmp	r3, #32
 8000392:	d1f9      	bne.n	8000388 <lcd_send_cmd+0x50>

	if(LCD_BACKLIGHT == 0) {
 8000394:	4b1f      	ldr	r3, [pc, #124]	; (8000414 <lcd_send_cmd+0xdc>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d116      	bne.n	80003ca <lcd_send_cmd+0x92>
		for(uint8_t i = 0; i <= 3; i++) {
 800039c:	2300      	movs	r3, #0
 800039e:	73fb      	strb	r3, [r7, #15]
 80003a0:	e00f      	b.n	80003c2 <lcd_send_cmd+0x8a>
			data_t[i] &= ~(1UL << 3);
 80003a2:	7bfb      	ldrb	r3, [r7, #15]
 80003a4:	3310      	adds	r3, #16
 80003a6:	443b      	add	r3, r7
 80003a8:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	f022 0208 	bic.w	r2, r2, #8
 80003b2:	b2d2      	uxtb	r2, r2
 80003b4:	3310      	adds	r3, #16
 80003b6:	443b      	add	r3, r7
 80003b8:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(uint8_t i = 0; i <= 3; i++) {
 80003bc:	7bfb      	ldrb	r3, [r7, #15]
 80003be:	3301      	adds	r3, #1
 80003c0:	73fb      	strb	r3, [r7, #15]
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
 80003c4:	2b03      	cmp	r3, #3
 80003c6:	d9ec      	bls.n	80003a2 <lcd_send_cmd+0x6a>
 80003c8:	e015      	b.n	80003f6 <lcd_send_cmd+0xbe>
		}
	} else {
		for(uint8_t i = 0; i <= 3; i++) {
 80003ca:	2300      	movs	r3, #0
 80003cc:	73bb      	strb	r3, [r7, #14]
 80003ce:	e00f      	b.n	80003f0 <lcd_send_cmd+0xb8>
			data_t[i] |= 1UL << 3;
 80003d0:	7bbb      	ldrb	r3, [r7, #14]
 80003d2:	3310      	adds	r3, #16
 80003d4:	443b      	add	r3, r7
 80003d6:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80003da:	7bbb      	ldrb	r3, [r7, #14]
 80003dc:	f042 0208 	orr.w	r2, r2, #8
 80003e0:	b2d2      	uxtb	r2, r2
 80003e2:	3310      	adds	r3, #16
 80003e4:	443b      	add	r3, r7
 80003e6:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(uint8_t i = 0; i <= 3; i++) {
 80003ea:	7bbb      	ldrb	r3, [r7, #14]
 80003ec:	3301      	adds	r3, #1
 80003ee:	73bb      	strb	r3, [r7, #14]
 80003f0:	7bbb      	ldrb	r3, [r7, #14]
 80003f2:	2b03      	cmp	r3, #3
 80003f4:	d9ec      	bls.n	80003d0 <lcd_send_cmd+0x98>
		}
	}
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80003f6:	f107 0208 	add.w	r2, r7, #8
 80003fa:	2364      	movs	r3, #100	; 0x64
 80003fc:	9300      	str	r3, [sp, #0]
 80003fe:	2304      	movs	r3, #4
 8000400:	214e      	movs	r1, #78	; 0x4e
 8000402:	4803      	ldr	r0, [pc, #12]	; (8000410 <lcd_send_cmd+0xd8>)
 8000404:	f003 f89a 	bl	800353c <HAL_I2C_Master_Transmit>
	//HAL_Delay(5);
}
 8000408:	bf00      	nop
 800040a:	3710      	adds	r7, #16
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	20000cb4 	.word	0x20000cb4
 8000414:	20000a86 	.word	0x20000a86

08000418 <lcd_send_data>:

void lcd_send_data (char data) {
 8000418:	b580      	push	{r7, lr}
 800041a:	b086      	sub	sp, #24
 800041c:	af02      	add	r7, sp, #8
 800041e:	4603      	mov	r3, r0
 8000420:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	f023 030f 	bic.w	r3, r3, #15
 8000428:	737b      	strb	r3, [r7, #13]
	data_l = ((data<<4)&0xf0);
 800042a:	79fb      	ldrb	r3, [r7, #7]
 800042c:	011b      	lsls	r3, r3, #4
 800042e:	733b      	strb	r3, [r7, #12]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000430:	7b7b      	ldrb	r3, [r7, #13]
 8000432:	f043 030d 	orr.w	r3, r3, #13
 8000436:	b2db      	uxtb	r3, r3
 8000438:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800043a:	7b7b      	ldrb	r3, [r7, #13]
 800043c:	f043 0309 	orr.w	r3, r3, #9
 8000440:	b2db      	uxtb	r3, r3
 8000442:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000444:	7b3b      	ldrb	r3, [r7, #12]
 8000446:	f043 030d 	orr.w	r3, r3, #13
 800044a:	b2db      	uxtb	r3, r3
 800044c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800044e:	7b3b      	ldrb	r3, [r7, #12]
 8000450:	f043 0309 	orr.w	r3, r3, #9
 8000454:	b2db      	uxtb	r3, r3
 8000456:	72fb      	strb	r3, [r7, #11]

	while(HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF);
 8000458:	bf00      	nop
 800045a:	4825      	ldr	r0, [pc, #148]	; (80004f0 <lcd_send_data+0xd8>)
 800045c:	f003 fbe1 	bl	8003c22 <HAL_I2C_GetError>
 8000460:	4603      	mov	r3, r0
 8000462:	2b04      	cmp	r3, #4
 8000464:	d0f9      	beq.n	800045a <lcd_send_data+0x42>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000466:	bf00      	nop
 8000468:	4821      	ldr	r0, [pc, #132]	; (80004f0 <lcd_send_data+0xd8>)
 800046a:	f003 fbcd 	bl	8003c08 <HAL_I2C_GetState>
 800046e:	4603      	mov	r3, r0
 8000470:	2b20      	cmp	r3, #32
 8000472:	d1f9      	bne.n	8000468 <lcd_send_data+0x50>

	if(LCD_BACKLIGHT == 0) {
 8000474:	4b1f      	ldr	r3, [pc, #124]	; (80004f4 <lcd_send_data+0xdc>)
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d116      	bne.n	80004aa <lcd_send_data+0x92>
		for(uint8_t i = 0; i <= 3; i++) {
 800047c:	2300      	movs	r3, #0
 800047e:	73fb      	strb	r3, [r7, #15]
 8000480:	e00f      	b.n	80004a2 <lcd_send_data+0x8a>
			data_t[i] &= ~(1UL << 3);
 8000482:	7bfb      	ldrb	r3, [r7, #15]
 8000484:	3310      	adds	r3, #16
 8000486:	443b      	add	r3, r7
 8000488:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800048c:	7bfb      	ldrb	r3, [r7, #15]
 800048e:	f022 0208 	bic.w	r2, r2, #8
 8000492:	b2d2      	uxtb	r2, r2
 8000494:	3310      	adds	r3, #16
 8000496:	443b      	add	r3, r7
 8000498:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(uint8_t i = 0; i <= 3; i++) {
 800049c:	7bfb      	ldrb	r3, [r7, #15]
 800049e:	3301      	adds	r3, #1
 80004a0:	73fb      	strb	r3, [r7, #15]
 80004a2:	7bfb      	ldrb	r3, [r7, #15]
 80004a4:	2b03      	cmp	r3, #3
 80004a6:	d9ec      	bls.n	8000482 <lcd_send_data+0x6a>
 80004a8:	e015      	b.n	80004d6 <lcd_send_data+0xbe>
		}
	} else {
		for(uint8_t i = 0; i <= 3; i++) {
 80004aa:	2300      	movs	r3, #0
 80004ac:	73bb      	strb	r3, [r7, #14]
 80004ae:	e00f      	b.n	80004d0 <lcd_send_data+0xb8>
			data_t[i] |= 1UL << 3;
 80004b0:	7bbb      	ldrb	r3, [r7, #14]
 80004b2:	3310      	adds	r3, #16
 80004b4:	443b      	add	r3, r7
 80004b6:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80004ba:	7bbb      	ldrb	r3, [r7, #14]
 80004bc:	f042 0208 	orr.w	r2, r2, #8
 80004c0:	b2d2      	uxtb	r2, r2
 80004c2:	3310      	adds	r3, #16
 80004c4:	443b      	add	r3, r7
 80004c6:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(uint8_t i = 0; i <= 3; i++) {
 80004ca:	7bbb      	ldrb	r3, [r7, #14]
 80004cc:	3301      	adds	r3, #1
 80004ce:	73bb      	strb	r3, [r7, #14]
 80004d0:	7bbb      	ldrb	r3, [r7, #14]
 80004d2:	2b03      	cmp	r3, #3
 80004d4:	d9ec      	bls.n	80004b0 <lcd_send_data+0x98>
		}
	}

	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80004d6:	f107 0208 	add.w	r2, r7, #8
 80004da:	2364      	movs	r3, #100	; 0x64
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	2304      	movs	r3, #4
 80004e0:	214e      	movs	r1, #78	; 0x4e
 80004e2:	4803      	ldr	r0, [pc, #12]	; (80004f0 <lcd_send_data+0xd8>)
 80004e4:	f003 f82a 	bl	800353c <HAL_I2C_Master_Transmit>
	//HAL_Delay(5);
}
 80004e8:	bf00      	nop
 80004ea:	3710      	adds	r7, #16
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	20000cb4 	.word	0x20000cb4
 80004f4:	20000a86 	.word	0x20000a86

080004f8 <lcd_send_string>:

void lcd_send_string (char *str) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	while (*str) {
 8000500:	e006      	b.n	8000510 <lcd_send_string+0x18>
		lcd_send_data (*str++);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	1c5a      	adds	r2, r3, #1
 8000506:	607a      	str	r2, [r7, #4]
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	4618      	mov	r0, r3
 800050c:	f7ff ff84 	bl	8000418 <lcd_send_data>
	while (*str) {
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d1f4      	bne.n	8000502 <lcd_send_string+0xa>
	}
}
 8000518:	bf00      	nop
 800051a:	bf00      	nop
 800051c:	3708      	adds	r7, #8
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
	...

08000524 <lcd_send_char>:

void lcd_send_char(char ch) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b086      	sub	sp, #24
 8000528:	af02      	add	r7, sp, #8
 800052a:	4603      	mov	r3, r0
 800052c:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (ch & 0xf0);
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	f023 030f 	bic.w	r3, r3, #15
 8000534:	737b      	strb	r3, [r7, #13]
    data_l = ((ch << 4) & 0xf0);
 8000536:	79fb      	ldrb	r3, [r7, #7]
 8000538:	011b      	lsls	r3, r3, #4
 800053a:	733b      	strb	r3, [r7, #12]
    data_t[0] = data_u | 0x0D;  //en=1, rs=1
 800053c:	7b7b      	ldrb	r3, [r7, #13]
 800053e:	f043 030d 	orr.w	r3, r3, #13
 8000542:	b2db      	uxtb	r3, r3
 8000544:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09;  //en=0, rs=1
 8000546:	7b7b      	ldrb	r3, [r7, #13]
 8000548:	f043 0309 	orr.w	r3, r3, #9
 800054c:	b2db      	uxtb	r3, r3
 800054e:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D;  //en=1, rs=1
 8000550:	7b3b      	ldrb	r3, [r7, #12]
 8000552:	f043 030d 	orr.w	r3, r3, #13
 8000556:	b2db      	uxtb	r3, r3
 8000558:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09;  //en=0, rs=1
 800055a:	7b3b      	ldrb	r3, [r7, #12]
 800055c:	f043 0309 	orr.w	r3, r3, #9
 8000560:	b2db      	uxtb	r3, r3
 8000562:	72fb      	strb	r3, [r7, #11]

    while(HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF);
 8000564:	bf00      	nop
 8000566:	4825      	ldr	r0, [pc, #148]	; (80005fc <lcd_send_char+0xd8>)
 8000568:	f003 fb5b 	bl	8003c22 <HAL_I2C_GetError>
 800056c:	4603      	mov	r3, r0
 800056e:	2b04      	cmp	r3, #4
 8000570:	d0f9      	beq.n	8000566 <lcd_send_char+0x42>
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000572:	bf00      	nop
 8000574:	4821      	ldr	r0, [pc, #132]	; (80005fc <lcd_send_char+0xd8>)
 8000576:	f003 fb47 	bl	8003c08 <HAL_I2C_GetState>
 800057a:	4603      	mov	r3, r0
 800057c:	2b20      	cmp	r3, #32
 800057e:	d1f9      	bne.n	8000574 <lcd_send_char+0x50>

    if(LCD_BACKLIGHT == 0) {
 8000580:	4b1f      	ldr	r3, [pc, #124]	; (8000600 <lcd_send_char+0xdc>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d116      	bne.n	80005b6 <lcd_send_char+0x92>
        for(uint8_t i = 0; i <= 3; i++) {
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e00f      	b.n	80005ae <lcd_send_char+0x8a>
            data_t[i] &= ~(1UL << 3);
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	3310      	adds	r3, #16
 8000592:	443b      	add	r3, r7
 8000594:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	f022 0208 	bic.w	r2, r2, #8
 800059e:	b2d2      	uxtb	r2, r2
 80005a0:	3310      	adds	r3, #16
 80005a2:	443b      	add	r3, r7
 80005a4:	f803 2c08 	strb.w	r2, [r3, #-8]
        for(uint8_t i = 0; i <= 3; i++) {
 80005a8:	7bfb      	ldrb	r3, [r7, #15]
 80005aa:	3301      	adds	r3, #1
 80005ac:	73fb      	strb	r3, [r7, #15]
 80005ae:	7bfb      	ldrb	r3, [r7, #15]
 80005b0:	2b03      	cmp	r3, #3
 80005b2:	d9ec      	bls.n	800058e <lcd_send_char+0x6a>
 80005b4:	e015      	b.n	80005e2 <lcd_send_char+0xbe>
        }
    } else {
        for(uint8_t i = 0; i <= 3; i++) {
 80005b6:	2300      	movs	r3, #0
 80005b8:	73bb      	strb	r3, [r7, #14]
 80005ba:	e00f      	b.n	80005dc <lcd_send_char+0xb8>
            data_t[i] |= 1UL << 3;
 80005bc:	7bbb      	ldrb	r3, [r7, #14]
 80005be:	3310      	adds	r3, #16
 80005c0:	443b      	add	r3, r7
 80005c2:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80005c6:	7bbb      	ldrb	r3, [r7, #14]
 80005c8:	f042 0208 	orr.w	r2, r2, #8
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	3310      	adds	r3, #16
 80005d0:	443b      	add	r3, r7
 80005d2:	f803 2c08 	strb.w	r2, [r3, #-8]
        for(uint8_t i = 0; i <= 3; i++) {
 80005d6:	7bbb      	ldrb	r3, [r7, #14]
 80005d8:	3301      	adds	r3, #1
 80005da:	73bb      	strb	r3, [r7, #14]
 80005dc:	7bbb      	ldrb	r3, [r7, #14]
 80005de:	2b03      	cmp	r3, #3
 80005e0:	d9ec      	bls.n	80005bc <lcd_send_char+0x98>
        }
    }

    HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t *)data_t, 4, 100);
 80005e2:	f107 0208 	add.w	r2, r7, #8
 80005e6:	2364      	movs	r3, #100	; 0x64
 80005e8:	9300      	str	r3, [sp, #0]
 80005ea:	2304      	movs	r3, #4
 80005ec:	214e      	movs	r1, #78	; 0x4e
 80005ee:	4803      	ldr	r0, [pc, #12]	; (80005fc <lcd_send_char+0xd8>)
 80005f0:	f002 ffa4 	bl	800353c <HAL_I2C_Master_Transmit>
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000cb4 	.word	0x20000cb4
 8000600:	20000a86 	.word	0x20000a86

08000604 <lcd_init>:

void lcd_init (void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x02);
 8000608:	2002      	movs	r0, #2
 800060a:	f7ff fe95 	bl	8000338 <lcd_send_cmd>
	lcd_send_cmd (0x28);
 800060e:	2028      	movs	r0, #40	; 0x28
 8000610:	f7ff fe92 	bl	8000338 <lcd_send_cmd>
	lcd_send_cmd (0x0c);
 8000614:	200c      	movs	r0, #12
 8000616:	f7ff fe8f 	bl	8000338 <lcd_send_cmd>
	lcd_send_cmd (0x80);
 800061a:	2080      	movs	r0, #128	; 0x80
 800061c:	f7ff fe8c 	bl	8000338 <lcd_send_cmd>
	lcd_backlight(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f000 f87b 	bl	800071c <lcd_backlight>
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}

0800062a <lcd_gotoxy>:

void lcd_gotoxy(unsigned char row, unsigned char column) {
 800062a:	b580      	push	{r7, lr}
 800062c:	b082      	sub	sp, #8
 800062e:	af00      	add	r7, sp, #0
 8000630:	4603      	mov	r3, r0
 8000632:	460a      	mov	r2, r1
 8000634:	71fb      	strb	r3, [r7, #7]
 8000636:	4613      	mov	r3, r2
 8000638:	71bb      	strb	r3, [r7, #6]
	if(row == 1) {
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d106      	bne.n	800064e <lcd_gotoxy+0x24>
		lcd_send_cmd(0x80 + (column - 1));
 8000640:	79bb      	ldrb	r3, [r7, #6]
 8000642:	337f      	adds	r3, #127	; 0x7f
 8000644:	b2db      	uxtb	r3, r3
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff fe76 	bl	8000338 <lcd_send_cmd>
	} else if(row == 2) {
		lcd_send_cmd(0xC0 + (column - 1));
	}
}
 800064c:	e008      	b.n	8000660 <lcd_gotoxy+0x36>
	} else if(row == 2) {
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b02      	cmp	r3, #2
 8000652:	d105      	bne.n	8000660 <lcd_gotoxy+0x36>
		lcd_send_cmd(0xC0 + (column - 1));
 8000654:	79bb      	ldrb	r3, [r7, #6]
 8000656:	3b41      	subs	r3, #65	; 0x41
 8000658:	b2db      	uxtb	r3, r3
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff fe6c 	bl	8000338 <lcd_send_cmd>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <lcd_print>:

void lcd_print(unsigned char row, unsigned char column, char *str) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	603a      	str	r2, [r7, #0]
 8000672:	71fb      	strb	r3, [r7, #7]
 8000674:	460b      	mov	r3, r1
 8000676:	71bb      	strb	r3, [r7, #6]
	lcd_gotoxy(row, column);
 8000678:	79ba      	ldrb	r2, [r7, #6]
 800067a:	79fb      	ldrb	r3, [r7, #7]
 800067c:	4611      	mov	r1, r2
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff ffd3 	bl	800062a <lcd_gotoxy>
	lcd_send_string(str);
 8000684:	6838      	ldr	r0, [r7, #0]
 8000686:	f7ff ff37 	bl	80004f8 <lcd_send_string>
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <lcd_print_char>:

void lcd_print_char(unsigned char row, unsigned char column, char ch) {
 8000692:	b580      	push	{r7, lr}
 8000694:	b082      	sub	sp, #8
 8000696:	af00      	add	r7, sp, #0
 8000698:	4603      	mov	r3, r0
 800069a:	71fb      	strb	r3, [r7, #7]
 800069c:	460b      	mov	r3, r1
 800069e:	71bb      	strb	r3, [r7, #6]
 80006a0:	4613      	mov	r3, r2
 80006a2:	717b      	strb	r3, [r7, #5]
    lcd_gotoxy(row, column);
 80006a4:	79ba      	ldrb	r2, [r7, #6]
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	4611      	mov	r1, r2
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff ffbd 	bl	800062a <lcd_gotoxy>
    lcd_send_char(ch);
 80006b0:	797b      	ldrb	r3, [r7, #5]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ff36 	bl	8000524 <lcd_send_char>
}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <lcd_clear>:

void lcd_clear(void) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	lcd_send_cmd(_CLEAR);
 80006c4:	2001      	movs	r0, #1
 80006c6:	f7ff fe37 	bl	8000338 <lcd_send_cmd>
    HAL_Delay(2);
 80006ca:	2002      	movs	r0, #2
 80006cc:	f001 ffc2 	bl	8002654 <HAL_Delay>
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <lcd_clear_line>:

void lcd_clear_line(int line) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	if(line == 1) {
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d105      	bne.n	80006ee <lcd_clear_line+0x1a>
		lcd_line1();
 80006e2:	f000 f80d 	bl	8000700 <lcd_line1>
		lcd_send_cmd(0x01);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f7ff fe26 	bl	8000338 <lcd_send_cmd>
	}  else {
		lcd_line2();
		lcd_send_cmd(0x01);
	}
}
 80006ec:	e004      	b.n	80006f8 <lcd_clear_line+0x24>
		lcd_line2();
 80006ee:	f000 f80e 	bl	800070e <lcd_line2>
		lcd_send_cmd(0x01);
 80006f2:	2001      	movs	r0, #1
 80006f4:	f7ff fe20 	bl	8000338 <lcd_send_cmd>
}
 80006f8:	bf00      	nop
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}

08000700 <lcd_line1>:
    lcd_gotoxy(row, column);

    lcd_send_char(' ');
}

void lcd_line1(void) {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80);
 8000704:	2080      	movs	r0, #128	; 0x80
 8000706:	f7ff fe17 	bl	8000338 <lcd_send_cmd>
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}

0800070e <lcd_line2>:

void lcd_line2(void) {
 800070e:	b580      	push	{r7, lr}
 8000710:	af00      	add	r7, sp, #0
	lcd_send_cmd(0xC0);
 8000712:	20c0      	movs	r0, #192	; 0xc0
 8000714:	f7ff fe10 	bl	8000338 <lcd_send_cmd>
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}

0800071c <lcd_backlight>:

void lcd_backlight(char state) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
	LCD_BACKLIGHT = state;
 8000726:	4a05      	ldr	r2, [pc, #20]	; (800073c <lcd_backlight+0x20>)
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	7013      	strb	r3, [r2, #0]
	lcd_send_cmd(0x00);
 800072c:	2000      	movs	r0, #0
 800072e:	f7ff fe03 	bl	8000338 <lcd_send_cmd>
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000a86 	.word	0x20000a86

08000740 <copyText>:
char *secilenDilText;
char *menudenCikisText;
char *enteraBasinizText;
char *hataKoduText;

char* copyText(const char* text) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
    char* result = (char*)malloc(strlen(text) + 1);
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f7ff fd6b 	bl	8000224 <strlen>
 800074e:	4603      	mov	r3, r0
 8000750:	3301      	adds	r3, #1
 8000752:	4618      	mov	r0, r3
 8000754:	f005 fbba 	bl	8005ecc <malloc>
 8000758:	4603      	mov	r3, r0
 800075a:	60fb      	str	r3, [r7, #12]
    if (result != NULL) {
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d003      	beq.n	800076a <copyText+0x2a>
        strcpy(result, text);
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	68f8      	ldr	r0, [r7, #12]
 8000766:	f005 fcd9 	bl	800611c <strcpy>
    }
    return result;
 800076a:	68fb      	ldr	r3, [r7, #12]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <slideText>:

        lcd_gotoxy(2, cursorPosition);
    }
}

void slideText(const char* text, int startPos, int startLine) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
	for(int z=0; z < strlen(text); z++) {
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	e023      	b.n	80007ce <slideText+0x5a>
		for(int i=startPos + z; i < strlen(text); i++) {
 8000786:	68ba      	ldr	r2, [r7, #8]
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	4413      	add	r3, r2
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	e014      	b.n	80007ba <slideText+0x46>
			lcd_print_char(startLine, i-z, text[i]);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	b2d8      	uxtb	r0, r3
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	b2da      	uxtb	r2, r3
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	b2db      	uxtb	r3, r3
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	b2d9      	uxtb	r1, r3
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	4413      	add	r3, r2
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	f7ff ff72 	bl	8000692 <lcd_print_char>
			HAL_Delay(50);
 80007ae:	2032      	movs	r0, #50	; 0x32
 80007b0:	f001 ff50 	bl	8002654 <HAL_Delay>
		for(int i=startPos + z; i < strlen(text); i++) {
 80007b4:	693b      	ldr	r3, [r7, #16]
 80007b6:	3301      	adds	r3, #1
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	68f8      	ldr	r0, [r7, #12]
 80007bc:	f7ff fd32 	bl	8000224 <strlen>
 80007c0:	4602      	mov	r2, r0
 80007c2:	693b      	ldr	r3, [r7, #16]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d8e3      	bhi.n	8000790 <slideText+0x1c>
	for(int z=0; z < strlen(text); z++) {
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	3301      	adds	r3, #1
 80007cc:	617b      	str	r3, [r7, #20]
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	f7ff fd28 	bl	8000224 <strlen>
 80007d4:	4602      	mov	r2, r0
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d8d4      	bhi.n	8000786 <slideText+0x12>
		}
	}
}
 80007dc:	bf00      	nop
 80007de:	bf00      	nop
 80007e0:	3718      	adds	r7, #24
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <loadMenuTexts>:
			NVIC_SystemReset();
		}
	}
}

void loadMenuTexts(uint8_t dilSecim) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	71fb      	strb	r3, [r7, #7]
	mainText = copyText(mainTextGN);
 80007f2:	48a9      	ldr	r0, [pc, #676]	; (8000a98 <loadMenuTexts+0x2b0>)
 80007f4:	f7ff ffa4 	bl	8000740 <copyText>
 80007f8:	4603      	mov	r3, r0
 80007fa:	4aa8      	ldr	r2, [pc, #672]	; (8000a9c <loadMenuTexts+0x2b4>)
 80007fc:	6013      	str	r3, [r2, #0]
	mainText2 = copyText(mainText2GN);
 80007fe:	48a8      	ldr	r0, [pc, #672]	; (8000aa0 <loadMenuTexts+0x2b8>)
 8000800:	f7ff ff9e 	bl	8000740 <copyText>
 8000804:	4603      	mov	r3, r0
 8000806:	4aa7      	ldr	r2, [pc, #668]	; (8000aa4 <loadMenuTexts+0x2bc>)
 8000808:	6013      	str	r3, [r2, #0]
	ondSafetyText = copyText(ondSafetyTextGN);
 800080a:	48a7      	ldr	r0, [pc, #668]	; (8000aa8 <loadMenuTexts+0x2c0>)
 800080c:	f7ff ff98 	bl	8000740 <copyText>
 8000810:	4603      	mov	r3, r0
 8000812:	4aa6      	ldr	r2, [pc, #664]	; (8000aac <loadMenuTexts+0x2c4>)
 8000814:	6013      	str	r3, [r2, #0]
	prudhomeText = copyText(prudhomeTextGN);
 8000816:	48a6      	ldr	r0, [pc, #664]	; (8000ab0 <loadMenuTexts+0x2c8>)
 8000818:	f7ff ff92 	bl	8000740 <copyText>
 800081c:	4603      	mov	r3, r0
 800081e:	4aa5      	ldr	r2, [pc, #660]	; (8000ab4 <loadMenuTexts+0x2cc>)
 8000820:	6013      	str	r3, [r2, #0]
	pizzattoText = copyText(pizzattoTextGN);
 8000822:	48a5      	ldr	r0, [pc, #660]	; (8000ab8 <loadMenuTexts+0x2d0>)
 8000824:	f7ff ff8c 	bl	8000740 <copyText>
 8000828:	4603      	mov	r3, r0
 800082a:	4aa4      	ldr	r2, [pc, #656]	; (8000abc <loadMenuTexts+0x2d4>)
 800082c:	6013      	str	r3, [r2, #0]
	buzzerText = copyText(buzzerTextGN);
 800082e:	48a4      	ldr	r0, [pc, #656]	; (8000ac0 <loadMenuTexts+0x2d8>)
 8000830:	f7ff ff86 	bl	8000740 <copyText>
 8000834:	4603      	mov	r3, r0
 8000836:	4aa3      	ldr	r2, [pc, #652]	; (8000ac4 <loadMenuTexts+0x2dc>)
 8000838:	6013      	str	r3, [r2, #0]
	demoModText = copyText(demoModTextGN);
 800083a:	48a3      	ldr	r0, [pc, #652]	; (8000ac8 <loadMenuTexts+0x2e0>)
 800083c:	f7ff ff80 	bl	8000740 <copyText>
 8000840:	4603      	mov	r3, r0
 8000842:	4aa2      	ldr	r2, [pc, #648]	; (8000acc <loadMenuTexts+0x2e4>)
 8000844:	6013      	str	r3, [r2, #0]
	if(dilSecim == 0) {
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b00      	cmp	r3, #0
 800084a:	f040 82d1 	bne.w	8000df0 <loadMenuTexts+0x608>
		menuyeGirildiText = copyText(menuyeGirildiTextTR);
 800084e:	48a0      	ldr	r0, [pc, #640]	; (8000ad0 <loadMenuTexts+0x2e8>)
 8000850:	f7ff ff76 	bl	8000740 <copyText>
 8000854:	4603      	mov	r3, r0
 8000856:	4a9f      	ldr	r2, [pc, #636]	; (8000ad4 <loadMenuTexts+0x2ec>)
 8000858:	6013      	str	r3, [r2, #0]
		ayarlarText = copyText(ayarlarTextTR);
 800085a:	489f      	ldr	r0, [pc, #636]	; (8000ad8 <loadMenuTexts+0x2f0>)
 800085c:	f7ff ff70 	bl	8000740 <copyText>
 8000860:	4603      	mov	r3, r0
 8000862:	4a9e      	ldr	r2, [pc, #632]	; (8000adc <loadMenuTexts+0x2f4>)
 8000864:	6013      	str	r3, [r2, #0]
		hataKayitListText = copyText(hataKayitListTextTR);
 8000866:	489e      	ldr	r0, [pc, #632]	; (8000ae0 <loadMenuTexts+0x2f8>)
 8000868:	f7ff ff6a 	bl	8000740 <copyText>
 800086c:	4603      	mov	r3, r0
 800086e:	4a9d      	ldr	r2, [pc, #628]	; (8000ae4 <loadMenuTexts+0x2fc>)
 8000870:	6013      	str	r3, [r2, #0]
		birHataKoduText = copyText(birHataKoduTextTR);
 8000872:	489d      	ldr	r0, [pc, #628]	; (8000ae8 <loadMenuTexts+0x300>)
 8000874:	f7ff ff64 	bl	8000740 <copyText>
 8000878:	4603      	mov	r3, r0
 800087a:	4a9c      	ldr	r2, [pc, #624]	; (8000aec <loadMenuTexts+0x304>)
 800087c:	6013      	str	r3, [r2, #0]
		ikiHataKoduText = copyText(ikiHataKoduTextTR);
 800087e:	489c      	ldr	r0, [pc, #624]	; (8000af0 <loadMenuTexts+0x308>)
 8000880:	f7ff ff5e 	bl	8000740 <copyText>
 8000884:	4603      	mov	r3, r0
 8000886:	4a9b      	ldr	r2, [pc, #620]	; (8000af4 <loadMenuTexts+0x30c>)
 8000888:	6013      	str	r3, [r2, #0]
		ucHataKoduText = copyText(ucHataKoduTextTR);
 800088a:	489b      	ldr	r0, [pc, #620]	; (8000af8 <loadMenuTexts+0x310>)
 800088c:	f7ff ff58 	bl	8000740 <copyText>
 8000890:	4603      	mov	r3, r0
 8000892:	4a9a      	ldr	r2, [pc, #616]	; (8000afc <loadMenuTexts+0x314>)
 8000894:	6013      	str	r3, [r2, #0]
		dortHataKoduText = copyText(dortHataKoduTextTR);
 8000896:	489a      	ldr	r0, [pc, #616]	; (8000b00 <loadMenuTexts+0x318>)
 8000898:	f7ff ff52 	bl	8000740 <copyText>
 800089c:	4603      	mov	r3, r0
 800089e:	4a99      	ldr	r2, [pc, #612]	; (8000b04 <loadMenuTexts+0x31c>)
 80008a0:	6013      	str	r3, [r2, #0]
		besHataKoduText = copyText(besHataKoduTextTR);
 80008a2:	4899      	ldr	r0, [pc, #612]	; (8000b08 <loadMenuTexts+0x320>)
 80008a4:	f7ff ff4c 	bl	8000740 <copyText>
 80008a8:	4603      	mov	r3, r0
 80008aa:	4a98      	ldr	r2, [pc, #608]	; (8000b0c <loadMenuTexts+0x324>)
 80008ac:	6013      	str	r3, [r2, #0]
		altiHataKoduText = copyText(altiHataKoduTextTR);
 80008ae:	4898      	ldr	r0, [pc, #608]	; (8000b10 <loadMenuTexts+0x328>)
 80008b0:	f7ff ff46 	bl	8000740 <copyText>
 80008b4:	4603      	mov	r3, r0
 80008b6:	4a97      	ldr	r2, [pc, #604]	; (8000b14 <loadMenuTexts+0x32c>)
 80008b8:	6013      	str	r3, [r2, #0]
		yediHataKoduText = copyText(yediHataKoduTextTR);
 80008ba:	4897      	ldr	r0, [pc, #604]	; (8000b18 <loadMenuTexts+0x330>)
 80008bc:	f7ff ff40 	bl	8000740 <copyText>
 80008c0:	4603      	mov	r3, r0
 80008c2:	4a96      	ldr	r2, [pc, #600]	; (8000b1c <loadMenuTexts+0x334>)
 80008c4:	6013      	str	r3, [r2, #0]
		sekizHataKoduText = copyText(sekizHataKoduTextTR);
 80008c6:	4896      	ldr	r0, [pc, #600]	; (8000b20 <loadMenuTexts+0x338>)
 80008c8:	f7ff ff3a 	bl	8000740 <copyText>
 80008cc:	4603      	mov	r3, r0
 80008ce:	4a95      	ldr	r2, [pc, #596]	; (8000b24 <loadMenuTexts+0x33c>)
 80008d0:	6013      	str	r3, [r2, #0]
		dokuzHataKoduText = copyText(dokuzHataKoduTextTR);
 80008d2:	4895      	ldr	r0, [pc, #596]	; (8000b28 <loadMenuTexts+0x340>)
 80008d4:	f7ff ff34 	bl	8000740 <copyText>
 80008d8:	4603      	mov	r3, r0
 80008da:	4a94      	ldr	r2, [pc, #592]	; (8000b2c <loadMenuTexts+0x344>)
 80008dc:	6013      	str	r3, [r2, #0]
		onHataKoduText = copyText(onHataKoduTextTR);
 80008de:	4894      	ldr	r0, [pc, #592]	; (8000b30 <loadMenuTexts+0x348>)
 80008e0:	f7ff ff2e 	bl	8000740 <copyText>
 80008e4:	4603      	mov	r3, r0
 80008e6:	4a93      	ldr	r2, [pc, #588]	; (8000b34 <loadMenuTexts+0x34c>)
 80008e8:	6013      	str	r3, [r2, #0]
		silmekIcinText = copyText(silmekIcinTextTR);
 80008ea:	4893      	ldr	r0, [pc, #588]	; (8000b38 <loadMenuTexts+0x350>)
 80008ec:	f7ff ff28 	bl	8000740 <copyText>
 80008f0:	4603      	mov	r3, r0
 80008f2:	4a92      	ldr	r2, [pc, #584]	; (8000b3c <loadMenuTexts+0x354>)
 80008f4:	6013      	str	r3, [r2, #0]
		calismaSekliText = copyText(calismaSekliTextTR);
 80008f6:	4892      	ldr	r0, [pc, #584]	; (8000b40 <loadMenuTexts+0x358>)
 80008f8:	f7ff ff22 	bl	8000740 <copyText>
 80008fc:	4603      	mov	r3, r0
 80008fe:	4a91      	ldr	r2, [pc, #580]	; (8000b44 <loadMenuTexts+0x35c>)
 8000900:	6013      	str	r3, [r2, #0]
		devirmeYuruyusText = copyText(devirmeYuruyusTextTR);
 8000902:	4891      	ldr	r0, [pc, #580]	; (8000b48 <loadMenuTexts+0x360>)
 8000904:	f7ff ff1c 	bl	8000740 <copyText>
 8000908:	4603      	mov	r3, r0
 800090a:	4a90      	ldr	r2, [pc, #576]	; (8000b4c <loadMenuTexts+0x364>)
 800090c:	6013      	str	r3, [r2, #0]
		bastikcaCalisanText = copyText(bastikcaCalisanTextTR);
 800090e:	4890      	ldr	r0, [pc, #576]	; (8000b50 <loadMenuTexts+0x368>)
 8000910:	f7ff ff16 	bl	8000740 <copyText>
 8000914:	4603      	mov	r3, r0
 8000916:	4a8f      	ldr	r2, [pc, #572]	; (8000b54 <loadMenuTexts+0x36c>)
 8000918:	6013      	str	r3, [r2, #0]
		basGonderText = copyText(basGonderTextTR);
 800091a:	488f      	ldr	r0, [pc, #572]	; (8000b58 <loadMenuTexts+0x370>)
 800091c:	f7ff ff10 	bl	8000740 <copyText>
 8000920:	4603      	mov	r3, r0
 8000922:	4a8e      	ldr	r2, [pc, #568]	; (8000b5c <loadMenuTexts+0x374>)
 8000924:	6013      	str	r3, [r2, #0]
		emniyetCercevesiText = copyText(emniyetCercevesiTextTR);
 8000926:	488e      	ldr	r0, [pc, #568]	; (8000b60 <loadMenuTexts+0x378>)
 8000928:	f7ff ff0a 	bl	8000740 <copyText>
 800092c:	4603      	mov	r3, r0
 800092e:	4a8d      	ldr	r2, [pc, #564]	; (8000b64 <loadMenuTexts+0x37c>)
 8000930:	6013      	str	r3, [r2, #0]
		pasifText = copyText(pasifTextTR);
 8000932:	488d      	ldr	r0, [pc, #564]	; (8000b68 <loadMenuTexts+0x380>)
 8000934:	f7ff ff04 	bl	8000740 <copyText>
 8000938:	4603      	mov	r3, r0
 800093a:	4a8c      	ldr	r2, [pc, #560]	; (8000b6c <loadMenuTexts+0x384>)
 800093c:	6013      	str	r3, [r2, #0]
		aktifText = copyText(aktifTextTR);
 800093e:	488c      	ldr	r0, [pc, #560]	; (8000b70 <loadMenuTexts+0x388>)
 8000940:	f7ff fefe 	bl	8000740 <copyText>
 8000944:	4603      	mov	r3, r0
 8000946:	4a8b      	ldr	r2, [pc, #556]	; (8000b74 <loadMenuTexts+0x38c>)
 8000948:	6013      	str	r3, [r2, #0]
		yavaslamaLimitText = copyText(yavaslamaLimitTextTR);
 800094a:	488b      	ldr	r0, [pc, #556]	; (8000b78 <loadMenuTexts+0x390>)
 800094c:	f7ff fef8 	bl	8000740 <copyText>
 8000950:	4603      	mov	r3, r0
 8000952:	4a8a      	ldr	r2, [pc, #552]	; (8000b7c <loadMenuTexts+0x394>)
 8000954:	6013      	str	r3, [r2, #0]
		altLimitText = copyText(altLimitTextTR);
 8000956:	488a      	ldr	r0, [pc, #552]	; (8000b80 <loadMenuTexts+0x398>)
 8000958:	f7ff fef2 	bl	8000740 <copyText>
 800095c:	4603      	mov	r3, r0
 800095e:	4a89      	ldr	r2, [pc, #548]	; (8000b84 <loadMenuTexts+0x39c>)
 8000960:	6013      	str	r3, [r2, #0]
		basincSalteriText = copyText(basincSalteriTextTR);
 8000962:	4889      	ldr	r0, [pc, #548]	; (8000b88 <loadMenuTexts+0x3a0>)
 8000964:	f7ff feec 	bl	8000740 <copyText>
 8000968:	4603      	mov	r3, r0
 800096a:	4a88      	ldr	r2, [pc, #544]	; (8000b8c <loadMenuTexts+0x3a4>)
 800096c:	6013      	str	r3, [r2, #0]
		kapiSecimleriText = copyText(kapiSecimleriTextTR);
 800096e:	4888      	ldr	r0, [pc, #544]	; (8000b90 <loadMenuTexts+0x3a8>)
 8000970:	f7ff fee6 	bl	8000740 <copyText>
 8000974:	4603      	mov	r3, r0
 8000976:	4a87      	ldr	r2, [pc, #540]	; (8000b94 <loadMenuTexts+0x3ac>)
 8000978:	6013      	str	r3, [r2, #0]
		katKapisiAktifText = copyText(katKapisiAktifTextTR);
 800097a:	4887      	ldr	r0, [pc, #540]	; (8000b98 <loadMenuTexts+0x3b0>)
 800097c:	f7ff fee0 	bl	8000740 <copyText>
 8000980:	4603      	mov	r3, r0
 8000982:	4a86      	ldr	r2, [pc, #536]	; (8000b9c <loadMenuTexts+0x3b4>)
 8000984:	6013      	str	r3, [r2, #0]
		tablaKapiAktifText = copyText(tablaKapiAktifTextTR);
 8000986:	4886      	ldr	r0, [pc, #536]	; (8000ba0 <loadMenuTexts+0x3b8>)
 8000988:	f7ff feda 	bl	8000740 <copyText>
 800098c:	4603      	mov	r3, r0
 800098e:	4a85      	ldr	r2, [pc, #532]	; (8000ba4 <loadMenuTexts+0x3bc>)
 8000990:	6013      	str	r3, [r2, #0]
		katArtiTablaAktifText = copyText(katArtiTablaAktifTextTR);
 8000992:	4885      	ldr	r0, [pc, #532]	; (8000ba8 <loadMenuTexts+0x3c0>)
 8000994:	f7ff fed4 	bl	8000740 <copyText>
 8000998:	4603      	mov	r3, r0
 800099a:	4a84      	ldr	r2, [pc, #528]	; (8000bac <loadMenuTexts+0x3c4>)
 800099c:	6013      	str	r3, [r2, #0]
		kapiAcmaTipiText = copyText(kapiAcmaTipiTextTR);
 800099e:	4884      	ldr	r0, [pc, #528]	; (8000bb0 <loadMenuTexts+0x3c8>)
 80009a0:	f7ff fece 	bl	8000740 <copyText>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a83      	ldr	r2, [pc, #524]	; (8000bb4 <loadMenuTexts+0x3cc>)
 80009a8:	6013      	str	r3, [r2, #0]
		kapiButonuESPText = copyText(kapiButonuESPTextTR);
 80009aa:	4883      	ldr	r0, [pc, #524]	; (8000bb8 <loadMenuTexts+0x3d0>)
 80009ac:	f7ff fec8 	bl	8000740 <copyText>
 80009b0:	4603      	mov	r3, r0
 80009b2:	4a82      	ldr	r2, [pc, #520]	; (8000bbc <loadMenuTexts+0x3d4>)
 80009b4:	6013      	str	r3, [r2, #0]
		katButonuEXTText = copyText(katButonuEXTTextTR);
 80009b6:	4882      	ldr	r0, [pc, #520]	; (8000bc0 <loadMenuTexts+0x3d8>)
 80009b8:	f7ff fec2 	bl	8000740 <copyText>
 80009bc:	4603      	mov	r3, r0
 80009be:	4a81      	ldr	r2, [pc, #516]	; (8000bc4 <loadMenuTexts+0x3dc>)
 80009c0:	6013      	str	r3, [r2, #0]
		birKatKapiTipiText = copyText(birKatKapiTipiTextTR);
 80009c2:	4881      	ldr	r0, [pc, #516]	; (8000bc8 <loadMenuTexts+0x3e0>)
 80009c4:	f7ff febc 	bl	8000740 <copyText>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4a80      	ldr	r2, [pc, #512]	; (8000bcc <loadMenuTexts+0x3e4>)
 80009cc:	6013      	str	r3, [r2, #0]
		butonKontrolluText = copyText(butonKontrolluTextTR);
 80009ce:	4880      	ldr	r0, [pc, #512]	; (8000bd0 <loadMenuTexts+0x3e8>)
 80009d0:	f7ff feb6 	bl	8000740 <copyText>
 80009d4:	4603      	mov	r3, r0
 80009d6:	4a7f      	ldr	r2, [pc, #508]	; (8000bd4 <loadMenuTexts+0x3ec>)
 80009d8:	6013      	str	r3, [r2, #0]
		birinciKapiAcSuresiText = copyText(birinciKapiAcSuresiTextTR);
 80009da:	487f      	ldr	r0, [pc, #508]	; (8000bd8 <loadMenuTexts+0x3f0>)
 80009dc:	f7ff feb0 	bl	8000740 <copyText>
 80009e0:	4603      	mov	r3, r0
 80009e2:	4a7e      	ldr	r2, [pc, #504]	; (8000bdc <loadMenuTexts+0x3f4>)
 80009e4:	6013      	str	r3, [r2, #0]
		kacSaniyeText = copyText(kacSaniyeTextTR);
 80009e6:	487e      	ldr	r0, [pc, #504]	; (8000be0 <loadMenuTexts+0x3f8>)
 80009e8:	f7ff feaa 	bl	8000740 <copyText>
 80009ec:	4603      	mov	r3, r0
 80009ee:	4a7d      	ldr	r2, [pc, #500]	; (8000be4 <loadMenuTexts+0x3fc>)
 80009f0:	6013      	str	r3, [r2, #0]
		ikinciKatKapiTipiText = copyText(ikinciKatKapiTipiTextTR);
 80009f2:	487d      	ldr	r0, [pc, #500]	; (8000be8 <loadMenuTexts+0x400>)
 80009f4:	f7ff fea4 	bl	8000740 <copyText>
 80009f8:	4603      	mov	r3, r0
 80009fa:	4a7c      	ldr	r2, [pc, #496]	; (8000bec <loadMenuTexts+0x404>)
 80009fc:	6013      	str	r3, [r2, #0]
		ikinciKapiAcSuresiText = copyText(ikinciKapiAcSuresiTextTR);
 80009fe:	487c      	ldr	r0, [pc, #496]	; (8000bf0 <loadMenuTexts+0x408>)
 8000a00:	f7ff fe9e 	bl	8000740 <copyText>
 8000a04:	4603      	mov	r3, r0
 8000a06:	4a7b      	ldr	r2, [pc, #492]	; (8000bf4 <loadMenuTexts+0x40c>)
 8000a08:	6013      	str	r3, [r2, #0]
		tablaKapiTipiText = copyText(tablaKapiTipiTextTR);
 8000a0a:	487b      	ldr	r0, [pc, #492]	; (8000bf8 <loadMenuTexts+0x410>)
 8000a0c:	f7ff fe98 	bl	8000740 <copyText>
 8000a10:	4603      	mov	r3, r0
 8000a12:	4a7a      	ldr	r2, [pc, #488]	; (8000bfc <loadMenuTexts+0x414>)
 8000a14:	6013      	str	r3, [r2, #0]
		tablaKapiAcKonumText = copyText(tablaKapiAcKonumTextTR);
 8000a16:	487a      	ldr	r0, [pc, #488]	; (8000c00 <loadMenuTexts+0x418>)
 8000a18:	f7ff fe92 	bl	8000740 <copyText>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	4a79      	ldr	r2, [pc, #484]	; (8000c04 <loadMenuTexts+0x41c>)
 8000a20:	6013      	str	r3, [r2, #0]
		birinciKattaAcText = copyText(birinciKattaAcTextTR);
 8000a22:	4879      	ldr	r0, [pc, #484]	; (8000c08 <loadMenuTexts+0x420>)
 8000a24:	f7ff fe8c 	bl	8000740 <copyText>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4a78      	ldr	r2, [pc, #480]	; (8000c0c <loadMenuTexts+0x424>)
 8000a2c:	6013      	str	r3, [r2, #0]
		ikinciKattaAcText = copyText(ikinciKattaAcTextTR);
 8000a2e:	4878      	ldr	r0, [pc, #480]	; (8000c10 <loadMenuTexts+0x428>)
 8000a30:	f7ff fe86 	bl	8000740 <copyText>
 8000a34:	4603      	mov	r3, r0
 8000a36:	4a77      	ldr	r2, [pc, #476]	; (8000c14 <loadMenuTexts+0x42c>)
 8000a38:	6013      	str	r3, [r2, #0]
		birVeIkinciKattaAcText = copyText(birVeIkinciKattaAcTextTR);
 8000a3a:	4877      	ldr	r0, [pc, #476]	; (8000c18 <loadMenuTexts+0x430>)
 8000a3c:	f7ff fe80 	bl	8000740 <copyText>
 8000a40:	4603      	mov	r3, r0
 8000a42:	4a76      	ldr	r2, [pc, #472]	; (8000c1c <loadMenuTexts+0x434>)
 8000a44:	6013      	str	r3, [r2, #0]
		tablaKapiAcSureText = copyText(tablaKapiAcSureTextTR);
 8000a46:	4876      	ldr	r0, [pc, #472]	; (8000c20 <loadMenuTexts+0x438>)
 8000a48:	f7ff fe7a 	bl	8000740 <copyText>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a75      	ldr	r2, [pc, #468]	; (8000c24 <loadMenuTexts+0x43c>)
 8000a50:	6013      	str	r3, [r2, #0]
		yukariYavaslamaLimitiText = copyText(yukariYavaslamaLimitiTextTR);
 8000a52:	4875      	ldr	r0, [pc, #468]	; (8000c28 <loadMenuTexts+0x440>)
 8000a54:	f7ff fe74 	bl	8000740 <copyText>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	4a74      	ldr	r2, [pc, #464]	; (8000c2c <loadMenuTexts+0x444>)
 8000a5c:	6013      	str	r3, [r2, #0]
		devirmeYuruyusMenuText = copyText(devirmeYuruyusMenuTextTR);
 8000a5e:	4874      	ldr	r0, [pc, #464]	; (8000c30 <loadMenuTexts+0x448>)
 8000a60:	f7ff fe6e 	bl	8000740 <copyText>
 8000a64:	4603      	mov	r3, r0
 8000a66:	4a73      	ldr	r2, [pc, #460]	; (8000c34 <loadMenuTexts+0x44c>)
 8000a68:	6013      	str	r3, [r2, #0]
		devirmeAktifText = copyText(devirmeAktifTextTR);
 8000a6a:	4873      	ldr	r0, [pc, #460]	; (8000c38 <loadMenuTexts+0x450>)
 8000a6c:	f7ff fe68 	bl	8000740 <copyText>
 8000a70:	4603      	mov	r3, r0
 8000a72:	4a72      	ldr	r2, [pc, #456]	; (8000c3c <loadMenuTexts+0x454>)
 8000a74:	6013      	str	r3, [r2, #0]
		yuruyusAktifText = copyText(yuruyusAktifTextTR);
 8000a76:	4872      	ldr	r0, [pc, #456]	; (8000c40 <loadMenuTexts+0x458>)
 8000a78:	f7ff fe62 	bl	8000740 <copyText>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4a71      	ldr	r2, [pc, #452]	; (8000c44 <loadMenuTexts+0x45c>)
 8000a80:	6013      	str	r3, [r2, #0]
		devirmeYukariText = copyText(devirmeYukariTextTR);
 8000a82:	4871      	ldr	r0, [pc, #452]	; (8000c48 <loadMenuTexts+0x460>)
 8000a84:	f7ff fe5c 	bl	8000740 <copyText>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	4a70      	ldr	r2, [pc, #448]	; (8000c4c <loadMenuTexts+0x464>)
 8000a8c:	6013      	str	r3, [r2, #0]
		yuruyusIleriText = copyText(yuruyusIleriTextTR);
 8000a8e:	4870      	ldr	r0, [pc, #448]	; (8000c50 <loadMenuTexts+0x468>)
 8000a90:	f7ff fe56 	bl	8000740 <copyText>
 8000a94:	4603      	mov	r3, r0
 8000a96:	e0dd      	b.n	8000c54 <loadMenuTexts+0x46c>
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	20000b5c 	.word	0x20000b5c
 8000aa0:	20000010 	.word	0x20000010
 8000aa4:	20000b60 	.word	0x20000b60
 8000aa8:	20000020 	.word	0x20000020
 8000aac:	20000bb8 	.word	0x20000bb8
 8000ab0:	20000030 	.word	0x20000030
 8000ab4:	20000be8 	.word	0x20000be8
 8000ab8:	20000040 	.word	0x20000040
 8000abc:	20000bf0 	.word	0x20000bf0
 8000ac0:	20000050 	.word	0x20000050
 8000ac4:	20000c68 	.word	0x20000c68
 8000ac8:	20000060 	.word	0x20000060
 8000acc:	20000c6c 	.word	0x20000c6c
 8000ad0:	20000070 	.word	0x20000070
 8000ad4:	20000b64 	.word	0x20000b64
 8000ad8:	20000080 	.word	0x20000080
 8000adc:	20000b68 	.word	0x20000b68
 8000ae0:	20000090 	.word	0x20000090
 8000ae4:	20000b6c 	.word	0x20000b6c
 8000ae8:	200000a0 	.word	0x200000a0
 8000aec:	20000b70 	.word	0x20000b70
 8000af0:	200000b0 	.word	0x200000b0
 8000af4:	20000b74 	.word	0x20000b74
 8000af8:	200000c0 	.word	0x200000c0
 8000afc:	20000b78 	.word	0x20000b78
 8000b00:	200000d0 	.word	0x200000d0
 8000b04:	20000b7c 	.word	0x20000b7c
 8000b08:	200000e0 	.word	0x200000e0
 8000b0c:	20000b80 	.word	0x20000b80
 8000b10:	200000f0 	.word	0x200000f0
 8000b14:	20000b84 	.word	0x20000b84
 8000b18:	20000100 	.word	0x20000100
 8000b1c:	20000b88 	.word	0x20000b88
 8000b20:	20000110 	.word	0x20000110
 8000b24:	20000b8c 	.word	0x20000b8c
 8000b28:	20000120 	.word	0x20000120
 8000b2c:	20000b90 	.word	0x20000b90
 8000b30:	20000130 	.word	0x20000130
 8000b34:	20000b94 	.word	0x20000b94
 8000b38:	20000140 	.word	0x20000140
 8000b3c:	20000b98 	.word	0x20000b98
 8000b40:	20000150 	.word	0x20000150
 8000b44:	20000b9c 	.word	0x20000b9c
 8000b48:	20000160 	.word	0x20000160
 8000b4c:	20000ba0 	.word	0x20000ba0
 8000b50:	20000170 	.word	0x20000170
 8000b54:	20000ba4 	.word	0x20000ba4
 8000b58:	20000180 	.word	0x20000180
 8000b5c:	20000ba8 	.word	0x20000ba8
 8000b60:	20000190 	.word	0x20000190
 8000b64:	20000bac 	.word	0x20000bac
 8000b68:	200001a0 	.word	0x200001a0
 8000b6c:	20000bb0 	.word	0x20000bb0
 8000b70:	200001b0 	.word	0x200001b0
 8000b74:	20000bb4 	.word	0x20000bb4
 8000b78:	200001c0 	.word	0x200001c0
 8000b7c:	20000bbc 	.word	0x20000bbc
 8000b80:	200001d0 	.word	0x200001d0
 8000b84:	20000bc0 	.word	0x20000bc0
 8000b88:	200001e0 	.word	0x200001e0
 8000b8c:	20000bc4 	.word	0x20000bc4
 8000b90:	200001f0 	.word	0x200001f0
 8000b94:	20000bc8 	.word	0x20000bc8
 8000b98:	20000200 	.word	0x20000200
 8000b9c:	20000bcc 	.word	0x20000bcc
 8000ba0:	20000210 	.word	0x20000210
 8000ba4:	20000bd0 	.word	0x20000bd0
 8000ba8:	20000220 	.word	0x20000220
 8000bac:	20000bd4 	.word	0x20000bd4
 8000bb0:	20000230 	.word	0x20000230
 8000bb4:	20000bd8 	.word	0x20000bd8
 8000bb8:	20000240 	.word	0x20000240
 8000bbc:	20000bdc 	.word	0x20000bdc
 8000bc0:	20000250 	.word	0x20000250
 8000bc4:	20000be0 	.word	0x20000be0
 8000bc8:	20000260 	.word	0x20000260
 8000bcc:	20000be4 	.word	0x20000be4
 8000bd0:	20000270 	.word	0x20000270
 8000bd4:	20000bec 	.word	0x20000bec
 8000bd8:	20000280 	.word	0x20000280
 8000bdc:	20000bf4 	.word	0x20000bf4
 8000be0:	20000290 	.word	0x20000290
 8000be4:	20000bf8 	.word	0x20000bf8
 8000be8:	200002a0 	.word	0x200002a0
 8000bec:	20000bfc 	.word	0x20000bfc
 8000bf0:	200002b0 	.word	0x200002b0
 8000bf4:	20000c00 	.word	0x20000c00
 8000bf8:	200002c0 	.word	0x200002c0
 8000bfc:	20000c04 	.word	0x20000c04
 8000c00:	200002d0 	.word	0x200002d0
 8000c04:	20000c08 	.word	0x20000c08
 8000c08:	200002e0 	.word	0x200002e0
 8000c0c:	20000c0c 	.word	0x20000c0c
 8000c10:	200002f0 	.word	0x200002f0
 8000c14:	20000c10 	.word	0x20000c10
 8000c18:	20000300 	.word	0x20000300
 8000c1c:	20000c14 	.word	0x20000c14
 8000c20:	20000310 	.word	0x20000310
 8000c24:	20000c18 	.word	0x20000c18
 8000c28:	20000320 	.word	0x20000320
 8000c2c:	20000c1c 	.word	0x20000c1c
 8000c30:	20000330 	.word	0x20000330
 8000c34:	20000c20 	.word	0x20000c20
 8000c38:	20000340 	.word	0x20000340
 8000c3c:	20000c24 	.word	0x20000c24
 8000c40:	20000350 	.word	0x20000350
 8000c44:	20000c28 	.word	0x20000c28
 8000c48:	20000360 	.word	0x20000360
 8000c4c:	20000c2c 	.word	0x20000c2c
 8000c50:	20000370 	.word	0x20000370
 8000c54:	4a3d      	ldr	r2, [pc, #244]	; (8000d4c <loadMenuTexts+0x564>)
 8000c56:	6013      	str	r3, [r2, #0]
		devirmeAsagiSivicText = copyText(devirmeAsagiSivicTextTR);
 8000c58:	483d      	ldr	r0, [pc, #244]	; (8000d50 <loadMenuTexts+0x568>)
 8000c5a:	f7ff fd71 	bl	8000740 <copyText>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	4a3c      	ldr	r2, [pc, #240]	; (8000d54 <loadMenuTexts+0x56c>)
 8000c62:	6013      	str	r3, [r2, #0]
		yuruyusGeriSivicText = copyText(yuruyusGeriSivicTextTR);
 8000c64:	483c      	ldr	r0, [pc, #240]	; (8000d58 <loadMenuTexts+0x570>)
 8000c66:	f7ff fd6b 	bl	8000740 <copyText>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4a3b      	ldr	r2, [pc, #236]	; (8000d5c <loadMenuTexts+0x574>)
 8000c6e:	6013      	str	r3, [r2, #0]
		yuruyusSecildiText = copyText(yuruyusSecildiTextTR);
 8000c70:	483b      	ldr	r0, [pc, #236]	; (8000d60 <loadMenuTexts+0x578>)
 8000c72:	f7ff fd65 	bl	8000740 <copyText>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4a3a      	ldr	r2, [pc, #232]	; (8000d64 <loadMenuTexts+0x57c>)
 8000c7a:	6013      	str	r3, [r2, #0]
		devirmeSilindirTipiText = copyText(devirmeSilindirTipiTextTR);
 8000c7c:	483a      	ldr	r0, [pc, #232]	; (8000d68 <loadMenuTexts+0x580>)
 8000c7e:	f7ff fd5f 	bl	8000740 <copyText>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4a39      	ldr	r2, [pc, #228]	; (8000d6c <loadMenuTexts+0x584>)
 8000c86:	6013      	str	r3, [r2, #0]
		tekTesirText = copyText(tekTesirTextTR);
 8000c88:	4839      	ldr	r0, [pc, #228]	; (8000d70 <loadMenuTexts+0x588>)
 8000c8a:	f7ff fd59 	bl	8000740 <copyText>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	4a38      	ldr	r2, [pc, #224]	; (8000d74 <loadMenuTexts+0x58c>)
 8000c92:	6013      	str	r3, [r2, #0]
		ciftTesirText = copyText(ciftTesirTextTR);
 8000c94:	4838      	ldr	r0, [pc, #224]	; (8000d78 <loadMenuTexts+0x590>)
 8000c96:	f7ff fd53 	bl	8000740 <copyText>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4a37      	ldr	r2, [pc, #220]	; (8000d7c <loadMenuTexts+0x594>)
 8000c9e:	6013      	str	r3, [r2, #0]
		platformSilindirTipiText = copyText(platformSilindirTipiTextTR);
 8000ca0:	4837      	ldr	r0, [pc, #220]	; (8000d80 <loadMenuTexts+0x598>)
 8000ca2:	f7ff fd4d 	bl	8000740 <copyText>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4a36      	ldr	r2, [pc, #216]	; (8000d84 <loadMenuTexts+0x59c>)
 8000caa:	6013      	str	r3, [r2, #0]
		asagiValfSureText = copyText(asagiValfSureTextTR);
 8000cac:	4836      	ldr	r0, [pc, #216]	; (8000d88 <loadMenuTexts+0x5a0>)
 8000cae:	f7ff fd47 	bl	8000740 <copyText>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	4a35      	ldr	r2, [pc, #212]	; (8000d8c <loadMenuTexts+0x5a4>)
 8000cb6:	6013      	str	r3, [r2, #0]
		devirmeYukariValfSureText = copyText(devirmeYukariValfSureTextTR);
 8000cb8:	4835      	ldr	r0, [pc, #212]	; (8000d90 <loadMenuTexts+0x5a8>)
 8000cba:	f7ff fd41 	bl	8000740 <copyText>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	4a34      	ldr	r2, [pc, #208]	; (8000d94 <loadMenuTexts+0x5ac>)
 8000cc2:	6013      	str	r3, [r2, #0]
		ileriValfSureText = copyText(ileriValfSureTextTR);
 8000cc4:	4834      	ldr	r0, [pc, #208]	; (8000d98 <loadMenuTexts+0x5b0>)
 8000cc6:	f7ff fd3b 	bl	8000740 <copyText>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	4a33      	ldr	r2, [pc, #204]	; (8000d9c <loadMenuTexts+0x5b4>)
 8000cce:	6013      	str	r3, [r2, #0]
		devirmeAsagiValfSureText = copyText(devirmeAsagiValfSureTextTR);
 8000cd0:	4833      	ldr	r0, [pc, #204]	; (8000da0 <loadMenuTexts+0x5b8>)
 8000cd2:	f7ff fd35 	bl	8000740 <copyText>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a32      	ldr	r2, [pc, #200]	; (8000da4 <loadMenuTexts+0x5bc>)
 8000cda:	6013      	str	r3, [r2, #0]
		geriValfSureText = copyText(geriValfSureTextTR);
 8000cdc:	4832      	ldr	r0, [pc, #200]	; (8000da8 <loadMenuTexts+0x5c0>)
 8000cde:	f7ff fd2f 	bl	8000740 <copyText>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	4a31      	ldr	r2, [pc, #196]	; (8000dac <loadMenuTexts+0x5c4>)
 8000ce6:	6013      	str	r3, [r2, #0]
		calismaSuresiText = copyText(calismaSuresiTextTR);
 8000ce8:	4831      	ldr	r0, [pc, #196]	; (8000db0 <loadMenuTexts+0x5c8>)
 8000cea:	f7ff fd29 	bl	8000740 <copyText>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	4a30      	ldr	r2, [pc, #192]	; (8000db4 <loadMenuTexts+0x5cc>)
 8000cf2:	6013      	str	r3, [r2, #0]
		calismaSayisiText = copyText(calismaSayisiTextTR);
 8000cf4:	4830      	ldr	r0, [pc, #192]	; (8000db8 <loadMenuTexts+0x5d0>)
 8000cf6:	f7ff fd23 	bl	8000740 <copyText>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	4a2f      	ldr	r2, [pc, #188]	; (8000dbc <loadMenuTexts+0x5d4>)
 8000cfe:	6013      	str	r3, [r2, #0]
		enterlaSifirlaText = copyText(enterlaSifirlaTextTR);
 8000d00:	482f      	ldr	r0, [pc, #188]	; (8000dc0 <loadMenuTexts+0x5d8>)
 8000d02:	f7ff fd1d 	bl	8000740 <copyText>
 8000d06:	4603      	mov	r3, r0
 8000d08:	4a2e      	ldr	r2, [pc, #184]	; (8000dc4 <loadMenuTexts+0x5dc>)
 8000d0a:	6013      	str	r3, [r2, #0]
		dilSecimText = copyText(dilSecimTextTR);
 8000d0c:	482e      	ldr	r0, [pc, #184]	; (8000dc8 <loadMenuTexts+0x5e0>)
 8000d0e:	f7ff fd17 	bl	8000740 <copyText>
 8000d12:	4603      	mov	r3, r0
 8000d14:	4a2d      	ldr	r2, [pc, #180]	; (8000dcc <loadMenuTexts+0x5e4>)
 8000d16:	6013      	str	r3, [r2, #0]
		secilenDilText = copyText(secilenDilTextTR);
 8000d18:	482d      	ldr	r0, [pc, #180]	; (8000dd0 <loadMenuTexts+0x5e8>)
 8000d1a:	f7ff fd11 	bl	8000740 <copyText>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4a2c      	ldr	r2, [pc, #176]	; (8000dd4 <loadMenuTexts+0x5ec>)
 8000d22:	6013      	str	r3, [r2, #0]
		menudenCikisText = copyText(menudenCikisTextTR);
 8000d24:	482c      	ldr	r0, [pc, #176]	; (8000dd8 <loadMenuTexts+0x5f0>)
 8000d26:	f7ff fd0b 	bl	8000740 <copyText>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4a2b      	ldr	r2, [pc, #172]	; (8000ddc <loadMenuTexts+0x5f4>)
 8000d2e:	6013      	str	r3, [r2, #0]
		enteraBasinizText = copyText(enteraBasinizTextTR);
 8000d30:	482b      	ldr	r0, [pc, #172]	; (8000de0 <loadMenuTexts+0x5f8>)
 8000d32:	f7ff fd05 	bl	8000740 <copyText>
 8000d36:	4603      	mov	r3, r0
 8000d38:	4a2a      	ldr	r2, [pc, #168]	; (8000de4 <loadMenuTexts+0x5fc>)
 8000d3a:	6013      	str	r3, [r2, #0]
		hataKoduText = copyText(hataKoduTextTR);
 8000d3c:	482a      	ldr	r0, [pc, #168]	; (8000de8 <loadMenuTexts+0x600>)
 8000d3e:	f7ff fcff 	bl	8000740 <copyText>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a29      	ldr	r2, [pc, #164]	; (8000dec <loadMenuTexts+0x604>)
 8000d46:	6013      	str	r3, [r2, #0]
		secilenDilText = copyText(secilenDilTextEN);
		menudenCikisText = copyText(menudenCikisTextEN);
		enteraBasinizText = copyText(enteraBasinizTextEN);
		hataKoduText = copyText(hataKoduTextEN);
	}
}
 8000d48:	e2d3      	b.n	80012f2 <loadMenuTexts+0xb0a>
 8000d4a:	bf00      	nop
 8000d4c:	20000c30 	.word	0x20000c30
 8000d50:	20000380 	.word	0x20000380
 8000d54:	20000c34 	.word	0x20000c34
 8000d58:	20000390 	.word	0x20000390
 8000d5c:	20000c38 	.word	0x20000c38
 8000d60:	200003a0 	.word	0x200003a0
 8000d64:	20000c3c 	.word	0x20000c3c
 8000d68:	200003b0 	.word	0x200003b0
 8000d6c:	20000c40 	.word	0x20000c40
 8000d70:	200003c0 	.word	0x200003c0
 8000d74:	20000c44 	.word	0x20000c44
 8000d78:	200003d0 	.word	0x200003d0
 8000d7c:	20000c48 	.word	0x20000c48
 8000d80:	200003e0 	.word	0x200003e0
 8000d84:	20000c4c 	.word	0x20000c4c
 8000d88:	200003f0 	.word	0x200003f0
 8000d8c:	20000c50 	.word	0x20000c50
 8000d90:	20000400 	.word	0x20000400
 8000d94:	20000c54 	.word	0x20000c54
 8000d98:	20000410 	.word	0x20000410
 8000d9c:	20000c58 	.word	0x20000c58
 8000da0:	20000420 	.word	0x20000420
 8000da4:	20000c5c 	.word	0x20000c5c
 8000da8:	20000430 	.word	0x20000430
 8000dac:	20000c60 	.word	0x20000c60
 8000db0:	20000440 	.word	0x20000440
 8000db4:	20000c64 	.word	0x20000c64
 8000db8:	20000450 	.word	0x20000450
 8000dbc:	20000c70 	.word	0x20000c70
 8000dc0:	20000460 	.word	0x20000460
 8000dc4:	20000c74 	.word	0x20000c74
 8000dc8:	20000470 	.word	0x20000470
 8000dcc:	20000c78 	.word	0x20000c78
 8000dd0:	20000480 	.word	0x20000480
 8000dd4:	20000c7c 	.word	0x20000c7c
 8000dd8:	20000490 	.word	0x20000490
 8000ddc:	20000c80 	.word	0x20000c80
 8000de0:	200004a0 	.word	0x200004a0
 8000de4:	20000c84 	.word	0x20000c84
 8000de8:	200004b0 	.word	0x200004b0
 8000dec:	20000c88 	.word	0x20000c88
		menuyeGirildiText = copyText(menuyeGirildiTextEN);
 8000df0:	48a9      	ldr	r0, [pc, #676]	; (8001098 <loadMenuTexts+0x8b0>)
 8000df2:	f7ff fca5 	bl	8000740 <copyText>
 8000df6:	4603      	mov	r3, r0
 8000df8:	4aa8      	ldr	r2, [pc, #672]	; (800109c <loadMenuTexts+0x8b4>)
 8000dfa:	6013      	str	r3, [r2, #0]
		ayarlarText = copyText(ayarlarTextEN);
 8000dfc:	48a8      	ldr	r0, [pc, #672]	; (80010a0 <loadMenuTexts+0x8b8>)
 8000dfe:	f7ff fc9f 	bl	8000740 <copyText>
 8000e02:	4603      	mov	r3, r0
 8000e04:	4aa7      	ldr	r2, [pc, #668]	; (80010a4 <loadMenuTexts+0x8bc>)
 8000e06:	6013      	str	r3, [r2, #0]
		hataKayitListText = copyText(hataKayitListTextEN);
 8000e08:	48a7      	ldr	r0, [pc, #668]	; (80010a8 <loadMenuTexts+0x8c0>)
 8000e0a:	f7ff fc99 	bl	8000740 <copyText>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	4aa6      	ldr	r2, [pc, #664]	; (80010ac <loadMenuTexts+0x8c4>)
 8000e12:	6013      	str	r3, [r2, #0]
		birHataKoduText = copyText(birHataKoduTextEN);
 8000e14:	48a6      	ldr	r0, [pc, #664]	; (80010b0 <loadMenuTexts+0x8c8>)
 8000e16:	f7ff fc93 	bl	8000740 <copyText>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	4aa5      	ldr	r2, [pc, #660]	; (80010b4 <loadMenuTexts+0x8cc>)
 8000e1e:	6013      	str	r3, [r2, #0]
		ikiHataKoduText = copyText(ikiHataKoduTextEN);
 8000e20:	48a5      	ldr	r0, [pc, #660]	; (80010b8 <loadMenuTexts+0x8d0>)
 8000e22:	f7ff fc8d 	bl	8000740 <copyText>
 8000e26:	4603      	mov	r3, r0
 8000e28:	4aa4      	ldr	r2, [pc, #656]	; (80010bc <loadMenuTexts+0x8d4>)
 8000e2a:	6013      	str	r3, [r2, #0]
		ucHataKoduText = copyText(ucHataKoduTextEN);
 8000e2c:	48a4      	ldr	r0, [pc, #656]	; (80010c0 <loadMenuTexts+0x8d8>)
 8000e2e:	f7ff fc87 	bl	8000740 <copyText>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4aa3      	ldr	r2, [pc, #652]	; (80010c4 <loadMenuTexts+0x8dc>)
 8000e36:	6013      	str	r3, [r2, #0]
		dortHataKoduText = copyText(dortHataKoduTextEN);
 8000e38:	48a3      	ldr	r0, [pc, #652]	; (80010c8 <loadMenuTexts+0x8e0>)
 8000e3a:	f7ff fc81 	bl	8000740 <copyText>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4aa2      	ldr	r2, [pc, #648]	; (80010cc <loadMenuTexts+0x8e4>)
 8000e42:	6013      	str	r3, [r2, #0]
		besHataKoduText = copyText(besHataKoduTextEN);
 8000e44:	48a2      	ldr	r0, [pc, #648]	; (80010d0 <loadMenuTexts+0x8e8>)
 8000e46:	f7ff fc7b 	bl	8000740 <copyText>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	4aa1      	ldr	r2, [pc, #644]	; (80010d4 <loadMenuTexts+0x8ec>)
 8000e4e:	6013      	str	r3, [r2, #0]
		altiHataKoduText = copyText(altiHataKoduTextEN);
 8000e50:	48a1      	ldr	r0, [pc, #644]	; (80010d8 <loadMenuTexts+0x8f0>)
 8000e52:	f7ff fc75 	bl	8000740 <copyText>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4aa0      	ldr	r2, [pc, #640]	; (80010dc <loadMenuTexts+0x8f4>)
 8000e5a:	6013      	str	r3, [r2, #0]
		yediHataKoduText = copyText(yediHataKoduTextEN);
 8000e5c:	48a0      	ldr	r0, [pc, #640]	; (80010e0 <loadMenuTexts+0x8f8>)
 8000e5e:	f7ff fc6f 	bl	8000740 <copyText>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a9f      	ldr	r2, [pc, #636]	; (80010e4 <loadMenuTexts+0x8fc>)
 8000e66:	6013      	str	r3, [r2, #0]
		sekizHataKoduText = copyText(sekizHataKoduTextEN);
 8000e68:	489f      	ldr	r0, [pc, #636]	; (80010e8 <loadMenuTexts+0x900>)
 8000e6a:	f7ff fc69 	bl	8000740 <copyText>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	4a9e      	ldr	r2, [pc, #632]	; (80010ec <loadMenuTexts+0x904>)
 8000e72:	6013      	str	r3, [r2, #0]
		dokuzHataKoduText = copyText(dokuzHataKoduTextEN);
 8000e74:	489e      	ldr	r0, [pc, #632]	; (80010f0 <loadMenuTexts+0x908>)
 8000e76:	f7ff fc63 	bl	8000740 <copyText>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a9d      	ldr	r2, [pc, #628]	; (80010f4 <loadMenuTexts+0x90c>)
 8000e7e:	6013      	str	r3, [r2, #0]
		onHataKoduText = copyText(onHataKoduTextEN);
 8000e80:	489d      	ldr	r0, [pc, #628]	; (80010f8 <loadMenuTexts+0x910>)
 8000e82:	f7ff fc5d 	bl	8000740 <copyText>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a9c      	ldr	r2, [pc, #624]	; (80010fc <loadMenuTexts+0x914>)
 8000e8a:	6013      	str	r3, [r2, #0]
		silmekIcinText = copyText(silmekIcinTextEN);
 8000e8c:	489c      	ldr	r0, [pc, #624]	; (8001100 <loadMenuTexts+0x918>)
 8000e8e:	f7ff fc57 	bl	8000740 <copyText>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4a9b      	ldr	r2, [pc, #620]	; (8001104 <loadMenuTexts+0x91c>)
 8000e96:	6013      	str	r3, [r2, #0]
		calismaSekliText = copyText(calismaSekliTextEN);
 8000e98:	489b      	ldr	r0, [pc, #620]	; (8001108 <loadMenuTexts+0x920>)
 8000e9a:	f7ff fc51 	bl	8000740 <copyText>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	4a9a      	ldr	r2, [pc, #616]	; (800110c <loadMenuTexts+0x924>)
 8000ea2:	6013      	str	r3, [r2, #0]
		devirmeYuruyusText = copyText(devirmeYuruyusTextEN);
 8000ea4:	489a      	ldr	r0, [pc, #616]	; (8001110 <loadMenuTexts+0x928>)
 8000ea6:	f7ff fc4b 	bl	8000740 <copyText>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	4a99      	ldr	r2, [pc, #612]	; (8001114 <loadMenuTexts+0x92c>)
 8000eae:	6013      	str	r3, [r2, #0]
		bastikcaCalisanText = copyText(bastikcaCalisanTextEN);
 8000eb0:	4899      	ldr	r0, [pc, #612]	; (8001118 <loadMenuTexts+0x930>)
 8000eb2:	f7ff fc45 	bl	8000740 <copyText>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a98      	ldr	r2, [pc, #608]	; (800111c <loadMenuTexts+0x934>)
 8000eba:	6013      	str	r3, [r2, #0]
		basGonderText = copyText(basGonderTextEN);
 8000ebc:	4898      	ldr	r0, [pc, #608]	; (8001120 <loadMenuTexts+0x938>)
 8000ebe:	f7ff fc3f 	bl	8000740 <copyText>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	4a97      	ldr	r2, [pc, #604]	; (8001124 <loadMenuTexts+0x93c>)
 8000ec6:	6013      	str	r3, [r2, #0]
		emniyetCercevesiText = copyText(emniyetCercevesiTextEN);
 8000ec8:	4897      	ldr	r0, [pc, #604]	; (8001128 <loadMenuTexts+0x940>)
 8000eca:	f7ff fc39 	bl	8000740 <copyText>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4a96      	ldr	r2, [pc, #600]	; (800112c <loadMenuTexts+0x944>)
 8000ed2:	6013      	str	r3, [r2, #0]
		pasifText = copyText(pasifTextEN);
 8000ed4:	4896      	ldr	r0, [pc, #600]	; (8001130 <loadMenuTexts+0x948>)
 8000ed6:	f7ff fc33 	bl	8000740 <copyText>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a95      	ldr	r2, [pc, #596]	; (8001134 <loadMenuTexts+0x94c>)
 8000ede:	6013      	str	r3, [r2, #0]
		aktifText = copyText(aktifTextEN);
 8000ee0:	4895      	ldr	r0, [pc, #596]	; (8001138 <loadMenuTexts+0x950>)
 8000ee2:	f7ff fc2d 	bl	8000740 <copyText>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4a94      	ldr	r2, [pc, #592]	; (800113c <loadMenuTexts+0x954>)
 8000eea:	6013      	str	r3, [r2, #0]
		yavaslamaLimitText = copyText(yavaslamaLimitTextEN);
 8000eec:	4894      	ldr	r0, [pc, #592]	; (8001140 <loadMenuTexts+0x958>)
 8000eee:	f7ff fc27 	bl	8000740 <copyText>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4a93      	ldr	r2, [pc, #588]	; (8001144 <loadMenuTexts+0x95c>)
 8000ef6:	6013      	str	r3, [r2, #0]
		altLimitText = copyText(altLimitTextEN);
 8000ef8:	4893      	ldr	r0, [pc, #588]	; (8001148 <loadMenuTexts+0x960>)
 8000efa:	f7ff fc21 	bl	8000740 <copyText>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4a92      	ldr	r2, [pc, #584]	; (800114c <loadMenuTexts+0x964>)
 8000f02:	6013      	str	r3, [r2, #0]
		basincSalteriText = copyText(basincSalteriTextEN);
 8000f04:	4892      	ldr	r0, [pc, #584]	; (8001150 <loadMenuTexts+0x968>)
 8000f06:	f7ff fc1b 	bl	8000740 <copyText>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4a91      	ldr	r2, [pc, #580]	; (8001154 <loadMenuTexts+0x96c>)
 8000f0e:	6013      	str	r3, [r2, #0]
		kapiSecimleriText = copyText(kapiSecimleriTextEN);
 8000f10:	4891      	ldr	r0, [pc, #580]	; (8001158 <loadMenuTexts+0x970>)
 8000f12:	f7ff fc15 	bl	8000740 <copyText>
 8000f16:	4603      	mov	r3, r0
 8000f18:	4a90      	ldr	r2, [pc, #576]	; (800115c <loadMenuTexts+0x974>)
 8000f1a:	6013      	str	r3, [r2, #0]
		katKapisiAktifText = copyText(katKapisiAktifTextEN);
 8000f1c:	4890      	ldr	r0, [pc, #576]	; (8001160 <loadMenuTexts+0x978>)
 8000f1e:	f7ff fc0f 	bl	8000740 <copyText>
 8000f22:	4603      	mov	r3, r0
 8000f24:	4a8f      	ldr	r2, [pc, #572]	; (8001164 <loadMenuTexts+0x97c>)
 8000f26:	6013      	str	r3, [r2, #0]
		tablaKapiAktifText = copyText(tablaKapiAktifTextEN);
 8000f28:	488f      	ldr	r0, [pc, #572]	; (8001168 <loadMenuTexts+0x980>)
 8000f2a:	f7ff fc09 	bl	8000740 <copyText>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a8e      	ldr	r2, [pc, #568]	; (800116c <loadMenuTexts+0x984>)
 8000f32:	6013      	str	r3, [r2, #0]
		katArtiTablaAktifText = copyText(katArtiTablaAktifTextEN);
 8000f34:	488e      	ldr	r0, [pc, #568]	; (8001170 <loadMenuTexts+0x988>)
 8000f36:	f7ff fc03 	bl	8000740 <copyText>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a8d      	ldr	r2, [pc, #564]	; (8001174 <loadMenuTexts+0x98c>)
 8000f3e:	6013      	str	r3, [r2, #0]
		kapiAcmaTipiText = copyText(kapiAcmaTipiTextEN);
 8000f40:	488d      	ldr	r0, [pc, #564]	; (8001178 <loadMenuTexts+0x990>)
 8000f42:	f7ff fbfd 	bl	8000740 <copyText>
 8000f46:	4603      	mov	r3, r0
 8000f48:	4a8c      	ldr	r2, [pc, #560]	; (800117c <loadMenuTexts+0x994>)
 8000f4a:	6013      	str	r3, [r2, #0]
		kapiButonuESPText = copyText(kapiButonuESPTextEN);
 8000f4c:	488c      	ldr	r0, [pc, #560]	; (8001180 <loadMenuTexts+0x998>)
 8000f4e:	f7ff fbf7 	bl	8000740 <copyText>
 8000f52:	4603      	mov	r3, r0
 8000f54:	4a8b      	ldr	r2, [pc, #556]	; (8001184 <loadMenuTexts+0x99c>)
 8000f56:	6013      	str	r3, [r2, #0]
		katButonuEXTText = copyText(katButonuEXTTextEN);
 8000f58:	488b      	ldr	r0, [pc, #556]	; (8001188 <loadMenuTexts+0x9a0>)
 8000f5a:	f7ff fbf1 	bl	8000740 <copyText>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4a8a      	ldr	r2, [pc, #552]	; (800118c <loadMenuTexts+0x9a4>)
 8000f62:	6013      	str	r3, [r2, #0]
		birKatKapiTipiText = copyText(birKatKapiTipiTextEN);
 8000f64:	488a      	ldr	r0, [pc, #552]	; (8001190 <loadMenuTexts+0x9a8>)
 8000f66:	f7ff fbeb 	bl	8000740 <copyText>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a89      	ldr	r2, [pc, #548]	; (8001194 <loadMenuTexts+0x9ac>)
 8000f6e:	6013      	str	r3, [r2, #0]
		butonKontrolluText = copyText(butonKontrolluTextEN);
 8000f70:	4889      	ldr	r0, [pc, #548]	; (8001198 <loadMenuTexts+0x9b0>)
 8000f72:	f7ff fbe5 	bl	8000740 <copyText>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4a88      	ldr	r2, [pc, #544]	; (800119c <loadMenuTexts+0x9b4>)
 8000f7a:	6013      	str	r3, [r2, #0]
		birinciKapiAcSuresiText = copyText(birinciKapiAcSuresiTextEN);
 8000f7c:	4888      	ldr	r0, [pc, #544]	; (80011a0 <loadMenuTexts+0x9b8>)
 8000f7e:	f7ff fbdf 	bl	8000740 <copyText>
 8000f82:	4603      	mov	r3, r0
 8000f84:	4a87      	ldr	r2, [pc, #540]	; (80011a4 <loadMenuTexts+0x9bc>)
 8000f86:	6013      	str	r3, [r2, #0]
		kacSaniyeText = copyText(kacSaniyeTextEN);
 8000f88:	4887      	ldr	r0, [pc, #540]	; (80011a8 <loadMenuTexts+0x9c0>)
 8000f8a:	f7ff fbd9 	bl	8000740 <copyText>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	4a86      	ldr	r2, [pc, #536]	; (80011ac <loadMenuTexts+0x9c4>)
 8000f92:	6013      	str	r3, [r2, #0]
		ikinciKatKapiTipiText = copyText(ikinciKatKapiTipiTextEN);
 8000f94:	4886      	ldr	r0, [pc, #536]	; (80011b0 <loadMenuTexts+0x9c8>)
 8000f96:	f7ff fbd3 	bl	8000740 <copyText>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a85      	ldr	r2, [pc, #532]	; (80011b4 <loadMenuTexts+0x9cc>)
 8000f9e:	6013      	str	r3, [r2, #0]
		ikinciKapiAcSuresiText = copyText(ikinciKapiAcSuresiTextEN);
 8000fa0:	4885      	ldr	r0, [pc, #532]	; (80011b8 <loadMenuTexts+0x9d0>)
 8000fa2:	f7ff fbcd 	bl	8000740 <copyText>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a84      	ldr	r2, [pc, #528]	; (80011bc <loadMenuTexts+0x9d4>)
 8000faa:	6013      	str	r3, [r2, #0]
		tablaKapiTipiText = copyText(tablaKapiTipiTextEN);
 8000fac:	4884      	ldr	r0, [pc, #528]	; (80011c0 <loadMenuTexts+0x9d8>)
 8000fae:	f7ff fbc7 	bl	8000740 <copyText>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4a83      	ldr	r2, [pc, #524]	; (80011c4 <loadMenuTexts+0x9dc>)
 8000fb6:	6013      	str	r3, [r2, #0]
		tablaKapiAcKonumText = copyText(tablaKapiAcKonumTextEN);
 8000fb8:	4883      	ldr	r0, [pc, #524]	; (80011c8 <loadMenuTexts+0x9e0>)
 8000fba:	f7ff fbc1 	bl	8000740 <copyText>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4a82      	ldr	r2, [pc, #520]	; (80011cc <loadMenuTexts+0x9e4>)
 8000fc2:	6013      	str	r3, [r2, #0]
		birinciKattaAcText = copyText(birinciKattaAcTextEN);
 8000fc4:	4882      	ldr	r0, [pc, #520]	; (80011d0 <loadMenuTexts+0x9e8>)
 8000fc6:	f7ff fbbb 	bl	8000740 <copyText>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a81      	ldr	r2, [pc, #516]	; (80011d4 <loadMenuTexts+0x9ec>)
 8000fce:	6013      	str	r3, [r2, #0]
		ikinciKattaAcText = copyText(ikinciKattaAcTextEN);
 8000fd0:	4881      	ldr	r0, [pc, #516]	; (80011d8 <loadMenuTexts+0x9f0>)
 8000fd2:	f7ff fbb5 	bl	8000740 <copyText>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4a80      	ldr	r2, [pc, #512]	; (80011dc <loadMenuTexts+0x9f4>)
 8000fda:	6013      	str	r3, [r2, #0]
		birVeIkinciKattaAcText = copyText(birVeIkinciKattaAcTextEN);
 8000fdc:	4880      	ldr	r0, [pc, #512]	; (80011e0 <loadMenuTexts+0x9f8>)
 8000fde:	f7ff fbaf 	bl	8000740 <copyText>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	4a7f      	ldr	r2, [pc, #508]	; (80011e4 <loadMenuTexts+0x9fc>)
 8000fe6:	6013      	str	r3, [r2, #0]
		tablaKapiAcSureText = copyText(tablaKapiAcSureTextEN);
 8000fe8:	487f      	ldr	r0, [pc, #508]	; (80011e8 <loadMenuTexts+0xa00>)
 8000fea:	f7ff fba9 	bl	8000740 <copyText>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4a7e      	ldr	r2, [pc, #504]	; (80011ec <loadMenuTexts+0xa04>)
 8000ff2:	6013      	str	r3, [r2, #0]
		yukariYavaslamaLimitiText = copyText(yukariYavaslamaLimitiTextEN);
 8000ff4:	487e      	ldr	r0, [pc, #504]	; (80011f0 <loadMenuTexts+0xa08>)
 8000ff6:	f7ff fba3 	bl	8000740 <copyText>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a7d      	ldr	r2, [pc, #500]	; (80011f4 <loadMenuTexts+0xa0c>)
 8000ffe:	6013      	str	r3, [r2, #0]
		devirmeYuruyusMenuText = copyText(devirmeYuruyusMenuTextEN);
 8001000:	487d      	ldr	r0, [pc, #500]	; (80011f8 <loadMenuTexts+0xa10>)
 8001002:	f7ff fb9d 	bl	8000740 <copyText>
 8001006:	4603      	mov	r3, r0
 8001008:	4a7c      	ldr	r2, [pc, #496]	; (80011fc <loadMenuTexts+0xa14>)
 800100a:	6013      	str	r3, [r2, #0]
		devirmeAktifText = copyText(devirmeAktifTextEN);
 800100c:	487c      	ldr	r0, [pc, #496]	; (8001200 <loadMenuTexts+0xa18>)
 800100e:	f7ff fb97 	bl	8000740 <copyText>
 8001012:	4603      	mov	r3, r0
 8001014:	4a7b      	ldr	r2, [pc, #492]	; (8001204 <loadMenuTexts+0xa1c>)
 8001016:	6013      	str	r3, [r2, #0]
		yuruyusAktifText = copyText(yuruyusAktifTextEN);
 8001018:	487b      	ldr	r0, [pc, #492]	; (8001208 <loadMenuTexts+0xa20>)
 800101a:	f7ff fb91 	bl	8000740 <copyText>
 800101e:	4603      	mov	r3, r0
 8001020:	4a7a      	ldr	r2, [pc, #488]	; (800120c <loadMenuTexts+0xa24>)
 8001022:	6013      	str	r3, [r2, #0]
		devirmeYukariText = copyText(devirmeYukariTextEN);
 8001024:	487a      	ldr	r0, [pc, #488]	; (8001210 <loadMenuTexts+0xa28>)
 8001026:	f7ff fb8b 	bl	8000740 <copyText>
 800102a:	4603      	mov	r3, r0
 800102c:	4a79      	ldr	r2, [pc, #484]	; (8001214 <loadMenuTexts+0xa2c>)
 800102e:	6013      	str	r3, [r2, #0]
		yuruyusIleriText = copyText(yuruyusIleriTextEN);
 8001030:	4879      	ldr	r0, [pc, #484]	; (8001218 <loadMenuTexts+0xa30>)
 8001032:	f7ff fb85 	bl	8000740 <copyText>
 8001036:	4603      	mov	r3, r0
 8001038:	4a78      	ldr	r2, [pc, #480]	; (800121c <loadMenuTexts+0xa34>)
 800103a:	6013      	str	r3, [r2, #0]
		devirmeAsagiSivicText = copyText(devirmeAsagiSivicTextEN);
 800103c:	4878      	ldr	r0, [pc, #480]	; (8001220 <loadMenuTexts+0xa38>)
 800103e:	f7ff fb7f 	bl	8000740 <copyText>
 8001042:	4603      	mov	r3, r0
 8001044:	4a77      	ldr	r2, [pc, #476]	; (8001224 <loadMenuTexts+0xa3c>)
 8001046:	6013      	str	r3, [r2, #0]
		yuruyusGeriSivicText = copyText(yuruyusGeriSivicTextEN);
 8001048:	4877      	ldr	r0, [pc, #476]	; (8001228 <loadMenuTexts+0xa40>)
 800104a:	f7ff fb79 	bl	8000740 <copyText>
 800104e:	4603      	mov	r3, r0
 8001050:	4a76      	ldr	r2, [pc, #472]	; (800122c <loadMenuTexts+0xa44>)
 8001052:	6013      	str	r3, [r2, #0]
		yuruyusSecildiText = copyText(yuruyusSecildiTextEN);
 8001054:	4876      	ldr	r0, [pc, #472]	; (8001230 <loadMenuTexts+0xa48>)
 8001056:	f7ff fb73 	bl	8000740 <copyText>
 800105a:	4603      	mov	r3, r0
 800105c:	4a75      	ldr	r2, [pc, #468]	; (8001234 <loadMenuTexts+0xa4c>)
 800105e:	6013      	str	r3, [r2, #0]
		devirmeSilindirTipiText = copyText(devirmeSilindirTipiTextEN);
 8001060:	4875      	ldr	r0, [pc, #468]	; (8001238 <loadMenuTexts+0xa50>)
 8001062:	f7ff fb6d 	bl	8000740 <copyText>
 8001066:	4603      	mov	r3, r0
 8001068:	4a74      	ldr	r2, [pc, #464]	; (800123c <loadMenuTexts+0xa54>)
 800106a:	6013      	str	r3, [r2, #0]
		tekTesirText = copyText(tekTesirTextEN);
 800106c:	4874      	ldr	r0, [pc, #464]	; (8001240 <loadMenuTexts+0xa58>)
 800106e:	f7ff fb67 	bl	8000740 <copyText>
 8001072:	4603      	mov	r3, r0
 8001074:	4a73      	ldr	r2, [pc, #460]	; (8001244 <loadMenuTexts+0xa5c>)
 8001076:	6013      	str	r3, [r2, #0]
		ciftTesirText = copyText(ciftTesirTextEN);
 8001078:	4873      	ldr	r0, [pc, #460]	; (8001248 <loadMenuTexts+0xa60>)
 800107a:	f7ff fb61 	bl	8000740 <copyText>
 800107e:	4603      	mov	r3, r0
 8001080:	4a72      	ldr	r2, [pc, #456]	; (800124c <loadMenuTexts+0xa64>)
 8001082:	6013      	str	r3, [r2, #0]
		platformSilindirTipiText = copyText(platformSilindirTipiTextEN);
 8001084:	4872      	ldr	r0, [pc, #456]	; (8001250 <loadMenuTexts+0xa68>)
 8001086:	f7ff fb5b 	bl	8000740 <copyText>
 800108a:	4603      	mov	r3, r0
 800108c:	4a71      	ldr	r2, [pc, #452]	; (8001254 <loadMenuTexts+0xa6c>)
 800108e:	6013      	str	r3, [r2, #0]
		asagiValfSureText = copyText(asagiValfSureTextEN);
 8001090:	4871      	ldr	r0, [pc, #452]	; (8001258 <loadMenuTexts+0xa70>)
 8001092:	f7ff fb55 	bl	8000740 <copyText>
 8001096:	e0e1      	b.n	800125c <loadMenuTexts+0xa74>
 8001098:	200004c0 	.word	0x200004c0
 800109c:	20000b64 	.word	0x20000b64
 80010a0:	200004d0 	.word	0x200004d0
 80010a4:	20000b68 	.word	0x20000b68
 80010a8:	200004e0 	.word	0x200004e0
 80010ac:	20000b6c 	.word	0x20000b6c
 80010b0:	200004f0 	.word	0x200004f0
 80010b4:	20000b70 	.word	0x20000b70
 80010b8:	20000500 	.word	0x20000500
 80010bc:	20000b74 	.word	0x20000b74
 80010c0:	20000510 	.word	0x20000510
 80010c4:	20000b78 	.word	0x20000b78
 80010c8:	20000520 	.word	0x20000520
 80010cc:	20000b7c 	.word	0x20000b7c
 80010d0:	20000530 	.word	0x20000530
 80010d4:	20000b80 	.word	0x20000b80
 80010d8:	20000540 	.word	0x20000540
 80010dc:	20000b84 	.word	0x20000b84
 80010e0:	20000550 	.word	0x20000550
 80010e4:	20000b88 	.word	0x20000b88
 80010e8:	20000560 	.word	0x20000560
 80010ec:	20000b8c 	.word	0x20000b8c
 80010f0:	20000570 	.word	0x20000570
 80010f4:	20000b90 	.word	0x20000b90
 80010f8:	20000580 	.word	0x20000580
 80010fc:	20000b94 	.word	0x20000b94
 8001100:	20000590 	.word	0x20000590
 8001104:	20000b98 	.word	0x20000b98
 8001108:	200005a0 	.word	0x200005a0
 800110c:	20000b9c 	.word	0x20000b9c
 8001110:	200005b0 	.word	0x200005b0
 8001114:	20000ba0 	.word	0x20000ba0
 8001118:	200005c0 	.word	0x200005c0
 800111c:	20000ba4 	.word	0x20000ba4
 8001120:	200005d0 	.word	0x200005d0
 8001124:	20000ba8 	.word	0x20000ba8
 8001128:	200005e0 	.word	0x200005e0
 800112c:	20000bac 	.word	0x20000bac
 8001130:	200005f0 	.word	0x200005f0
 8001134:	20000bb0 	.word	0x20000bb0
 8001138:	20000600 	.word	0x20000600
 800113c:	20000bb4 	.word	0x20000bb4
 8001140:	20000610 	.word	0x20000610
 8001144:	20000bbc 	.word	0x20000bbc
 8001148:	20000620 	.word	0x20000620
 800114c:	20000bc0 	.word	0x20000bc0
 8001150:	20000630 	.word	0x20000630
 8001154:	20000bc4 	.word	0x20000bc4
 8001158:	20000640 	.word	0x20000640
 800115c:	20000bc8 	.word	0x20000bc8
 8001160:	20000650 	.word	0x20000650
 8001164:	20000bcc 	.word	0x20000bcc
 8001168:	20000660 	.word	0x20000660
 800116c:	20000bd0 	.word	0x20000bd0
 8001170:	20000670 	.word	0x20000670
 8001174:	20000bd4 	.word	0x20000bd4
 8001178:	20000680 	.word	0x20000680
 800117c:	20000bd8 	.word	0x20000bd8
 8001180:	20000690 	.word	0x20000690
 8001184:	20000bdc 	.word	0x20000bdc
 8001188:	200006a0 	.word	0x200006a0
 800118c:	20000be0 	.word	0x20000be0
 8001190:	200006b0 	.word	0x200006b0
 8001194:	20000be4 	.word	0x20000be4
 8001198:	200006c0 	.word	0x200006c0
 800119c:	20000bec 	.word	0x20000bec
 80011a0:	200006d0 	.word	0x200006d0
 80011a4:	20000bf4 	.word	0x20000bf4
 80011a8:	200006e0 	.word	0x200006e0
 80011ac:	20000bf8 	.word	0x20000bf8
 80011b0:	200006f0 	.word	0x200006f0
 80011b4:	20000bfc 	.word	0x20000bfc
 80011b8:	20000700 	.word	0x20000700
 80011bc:	20000c00 	.word	0x20000c00
 80011c0:	20000710 	.word	0x20000710
 80011c4:	20000c04 	.word	0x20000c04
 80011c8:	20000720 	.word	0x20000720
 80011cc:	20000c08 	.word	0x20000c08
 80011d0:	20000730 	.word	0x20000730
 80011d4:	20000c0c 	.word	0x20000c0c
 80011d8:	20000740 	.word	0x20000740
 80011dc:	20000c10 	.word	0x20000c10
 80011e0:	20000750 	.word	0x20000750
 80011e4:	20000c14 	.word	0x20000c14
 80011e8:	20000760 	.word	0x20000760
 80011ec:	20000c18 	.word	0x20000c18
 80011f0:	20000770 	.word	0x20000770
 80011f4:	20000c1c 	.word	0x20000c1c
 80011f8:	20000780 	.word	0x20000780
 80011fc:	20000c20 	.word	0x20000c20
 8001200:	20000790 	.word	0x20000790
 8001204:	20000c24 	.word	0x20000c24
 8001208:	200007a0 	.word	0x200007a0
 800120c:	20000c28 	.word	0x20000c28
 8001210:	200007b0 	.word	0x200007b0
 8001214:	20000c2c 	.word	0x20000c2c
 8001218:	200007c0 	.word	0x200007c0
 800121c:	20000c30 	.word	0x20000c30
 8001220:	200007d0 	.word	0x200007d0
 8001224:	20000c34 	.word	0x20000c34
 8001228:	200007e0 	.word	0x200007e0
 800122c:	20000c38 	.word	0x20000c38
 8001230:	200007f0 	.word	0x200007f0
 8001234:	20000c3c 	.word	0x20000c3c
 8001238:	20000800 	.word	0x20000800
 800123c:	20000c40 	.word	0x20000c40
 8001240:	20000810 	.word	0x20000810
 8001244:	20000c44 	.word	0x20000c44
 8001248:	20000820 	.word	0x20000820
 800124c:	20000c48 	.word	0x20000c48
 8001250:	20000830 	.word	0x20000830
 8001254:	20000c4c 	.word	0x20000c4c
 8001258:	20000840 	.word	0x20000840
 800125c:	4603      	mov	r3, r0
 800125e:	4a27      	ldr	r2, [pc, #156]	; (80012fc <loadMenuTexts+0xb14>)
 8001260:	6013      	str	r3, [r2, #0]
		devirmeYukariValfSureText = copyText(devirmeYukariValfSureTextEN);
 8001262:	4827      	ldr	r0, [pc, #156]	; (8001300 <loadMenuTexts+0xb18>)
 8001264:	f7ff fa6c 	bl	8000740 <copyText>
 8001268:	4603      	mov	r3, r0
 800126a:	4a26      	ldr	r2, [pc, #152]	; (8001304 <loadMenuTexts+0xb1c>)
 800126c:	6013      	str	r3, [r2, #0]
		ileriValfSureText = copyText(ileriValfSureTextEN);
 800126e:	4826      	ldr	r0, [pc, #152]	; (8001308 <loadMenuTexts+0xb20>)
 8001270:	f7ff fa66 	bl	8000740 <copyText>
 8001274:	4603      	mov	r3, r0
 8001276:	4a25      	ldr	r2, [pc, #148]	; (800130c <loadMenuTexts+0xb24>)
 8001278:	6013      	str	r3, [r2, #0]
		devirmeAsagiValfSureText = copyText(devirmeAsagiValfSureTextEN);
 800127a:	4825      	ldr	r0, [pc, #148]	; (8001310 <loadMenuTexts+0xb28>)
 800127c:	f7ff fa60 	bl	8000740 <copyText>
 8001280:	4603      	mov	r3, r0
 8001282:	4a24      	ldr	r2, [pc, #144]	; (8001314 <loadMenuTexts+0xb2c>)
 8001284:	6013      	str	r3, [r2, #0]
		geriValfSureText = copyText(geriValfSureTextEN);
 8001286:	4824      	ldr	r0, [pc, #144]	; (8001318 <loadMenuTexts+0xb30>)
 8001288:	f7ff fa5a 	bl	8000740 <copyText>
 800128c:	4603      	mov	r3, r0
 800128e:	4a23      	ldr	r2, [pc, #140]	; (800131c <loadMenuTexts+0xb34>)
 8001290:	6013      	str	r3, [r2, #0]
		calismaSuresiText = copyText(calismaSuresiTextEN);
 8001292:	4823      	ldr	r0, [pc, #140]	; (8001320 <loadMenuTexts+0xb38>)
 8001294:	f7ff fa54 	bl	8000740 <copyText>
 8001298:	4603      	mov	r3, r0
 800129a:	4a22      	ldr	r2, [pc, #136]	; (8001324 <loadMenuTexts+0xb3c>)
 800129c:	6013      	str	r3, [r2, #0]
		calismaSayisiText = copyText(calismaSayisiTextEN);
 800129e:	4822      	ldr	r0, [pc, #136]	; (8001328 <loadMenuTexts+0xb40>)
 80012a0:	f7ff fa4e 	bl	8000740 <copyText>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4a21      	ldr	r2, [pc, #132]	; (800132c <loadMenuTexts+0xb44>)
 80012a8:	6013      	str	r3, [r2, #0]
		enterlaSifirlaText = copyText(enterlaSifirlaTextEN);
 80012aa:	4821      	ldr	r0, [pc, #132]	; (8001330 <loadMenuTexts+0xb48>)
 80012ac:	f7ff fa48 	bl	8000740 <copyText>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4a20      	ldr	r2, [pc, #128]	; (8001334 <loadMenuTexts+0xb4c>)
 80012b4:	6013      	str	r3, [r2, #0]
		dilSecimText = copyText(dilSecimTextEN);
 80012b6:	4820      	ldr	r0, [pc, #128]	; (8001338 <loadMenuTexts+0xb50>)
 80012b8:	f7ff fa42 	bl	8000740 <copyText>
 80012bc:	4603      	mov	r3, r0
 80012be:	4a1f      	ldr	r2, [pc, #124]	; (800133c <loadMenuTexts+0xb54>)
 80012c0:	6013      	str	r3, [r2, #0]
		secilenDilText = copyText(secilenDilTextEN);
 80012c2:	481f      	ldr	r0, [pc, #124]	; (8001340 <loadMenuTexts+0xb58>)
 80012c4:	f7ff fa3c 	bl	8000740 <copyText>
 80012c8:	4603      	mov	r3, r0
 80012ca:	4a1e      	ldr	r2, [pc, #120]	; (8001344 <loadMenuTexts+0xb5c>)
 80012cc:	6013      	str	r3, [r2, #0]
		menudenCikisText = copyText(menudenCikisTextEN);
 80012ce:	481e      	ldr	r0, [pc, #120]	; (8001348 <loadMenuTexts+0xb60>)
 80012d0:	f7ff fa36 	bl	8000740 <copyText>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4a1d      	ldr	r2, [pc, #116]	; (800134c <loadMenuTexts+0xb64>)
 80012d8:	6013      	str	r3, [r2, #0]
		enteraBasinizText = copyText(enteraBasinizTextEN);
 80012da:	481d      	ldr	r0, [pc, #116]	; (8001350 <loadMenuTexts+0xb68>)
 80012dc:	f7ff fa30 	bl	8000740 <copyText>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4a1c      	ldr	r2, [pc, #112]	; (8001354 <loadMenuTexts+0xb6c>)
 80012e4:	6013      	str	r3, [r2, #0]
		hataKoduText = copyText(hataKoduTextEN);
 80012e6:	481c      	ldr	r0, [pc, #112]	; (8001358 <loadMenuTexts+0xb70>)
 80012e8:	f7ff fa2a 	bl	8000740 <copyText>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4a1b      	ldr	r2, [pc, #108]	; (800135c <loadMenuTexts+0xb74>)
 80012f0:	6013      	str	r3, [r2, #0]
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000c50 	.word	0x20000c50
 8001300:	20000850 	.word	0x20000850
 8001304:	20000c54 	.word	0x20000c54
 8001308:	20000860 	.word	0x20000860
 800130c:	20000c58 	.word	0x20000c58
 8001310:	20000870 	.word	0x20000870
 8001314:	20000c5c 	.word	0x20000c5c
 8001318:	20000880 	.word	0x20000880
 800131c:	20000c60 	.word	0x20000c60
 8001320:	20000890 	.word	0x20000890
 8001324:	20000c64 	.word	0x20000c64
 8001328:	200008a0 	.word	0x200008a0
 800132c:	20000c70 	.word	0x20000c70
 8001330:	200008b0 	.word	0x200008b0
 8001334:	20000c74 	.word	0x20000c74
 8001338:	200008c0 	.word	0x200008c0
 800133c:	20000c78 	.word	0x20000c78
 8001340:	200008d0 	.word	0x200008d0
 8001344:	20000c7c 	.word	0x20000c7c
 8001348:	200008e0 	.word	0x200008e0
 800134c:	20000c80 	.word	0x20000c80
 8001350:	200008f0 	.word	0x200008f0
 8001354:	20000c84 	.word	0x20000c84
 8001358:	20000900 	.word	0x20000900
 800135c:	20000c88 	.word	0x20000c88

08001360 <convertAndSendData>:
		lcd_print(2, 6, "6");
		lcd_print(2, 7, "          ");
	}
}

void convertAndSendData() {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
	lcd_print(1, 1, "Veri Esleme");
 8001366:	4a14      	ldr	r2, [pc, #80]	; (80013b8 <convertAndSendData+0x58>)
 8001368:	2101      	movs	r1, #1
 800136a:	2001      	movs	r0, #1
 800136c:	f7ff f97c 	bl	8000668 <lcd_print>
	lcd_print(2, 1, "Baslatildi...");
 8001370:	4a12      	ldr	r2, [pc, #72]	; (80013bc <convertAndSendData+0x5c>)
 8001372:	2101      	movs	r1, #1
 8001374:	2002      	movs	r0, #2
 8001376:	f7ff f977 	bl	8000668 <lcd_print>
	for(int i=0; i<2; i++) {
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	e00a      	b.n	8001396 <convertAndSendData+0x36>
		sendMachineData(&huart1, machineID, mergeData());
 8001380:	f000 fb4c 	bl	8001a1c <mergeData>
 8001384:	4603      	mov	r3, r0
 8001386:	461a      	mov	r2, r3
 8001388:	490d      	ldr	r1, [pc, #52]	; (80013c0 <convertAndSendData+0x60>)
 800138a:	480e      	ldr	r0, [pc, #56]	; (80013c4 <convertAndSendData+0x64>)
 800138c:	f7fe ff52 	bl	8000234 <sendMachineData>
	for(int i=0; i<2; i++) {
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3301      	adds	r3, #1
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b01      	cmp	r3, #1
 800139a:	ddf1      	ble.n	8001380 <convertAndSendData+0x20>
	}
	HAL_Delay(500);
 800139c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a0:	f001 f958 	bl	8002654 <HAL_Delay>
	lcd_clear();
 80013a4:	f7ff f98c 	bl	80006c0 <lcd_clear>
	HAL_Delay(500);
 80013a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013ac:	f001 f952 	bl	8002654 <HAL_Delay>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	080075c4 	.word	0x080075c4
 80013bc:	080075d0 	.word	0x080075d0
 80013c0:	20000b24 	.word	0x20000b24
 80013c4:	20000d50 	.word	0x20000d50

080013c8 <eepromKontrol>:

void eepromKontrol(int type) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af04      	add	r7, sp, #16
 80013ce:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(&hi2c1,0xA0,0,63,eepromData,63,3000);
 80013d0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	233f      	movs	r3, #63	; 0x3f
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	4b9c      	ldr	r3, [pc, #624]	; (800164c <eepromKontrol+0x284>)
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	233f      	movs	r3, #63	; 0x3f
 80013e0:	2200      	movs	r2, #0
 80013e2:	21a0      	movs	r1, #160	; 0xa0
 80013e4:	489a      	ldr	r0, [pc, #616]	; (8001650 <eepromKontrol+0x288>)
 80013e6:	f002 f9a7 	bl	8003738 <HAL_I2C_Mem_Read>
	HAL_Delay(1000);
 80013ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ee:	f001 f931 	bl	8002654 <HAL_Delay>

	kaydedilenDeger = eepromData[3];
 80013f2:	4b96      	ldr	r3, [pc, #600]	; (800164c <eepromKontrol+0x284>)
 80013f4:	78da      	ldrb	r2, [r3, #3]
 80013f6:	4b97      	ldr	r3, [pc, #604]	; (8001654 <eepromKontrol+0x28c>)
 80013f8:	701a      	strb	r2, [r3, #0]
	calismaSekli = eepromData[1];
 80013fa:	4b94      	ldr	r3, [pc, #592]	; (800164c <eepromKontrol+0x284>)
 80013fc:	785a      	ldrb	r2, [r3, #1]
 80013fe:	4b96      	ldr	r3, [pc, #600]	; (8001658 <eepromKontrol+0x290>)
 8001400:	701a      	strb	r2, [r3, #0]
	emniyetCercevesi = eepromData[2];
 8001402:	4b92      	ldr	r3, [pc, #584]	; (800164c <eepromKontrol+0x284>)
 8001404:	789a      	ldrb	r2, [r3, #2]
 8001406:	4b95      	ldr	r3, [pc, #596]	; (800165c <eepromKontrol+0x294>)
 8001408:	701a      	strb	r2, [r3, #0]
	yavaslamaLimit = eepromData[4];
 800140a:	4b90      	ldr	r3, [pc, #576]	; (800164c <eepromKontrol+0x284>)
 800140c:	791a      	ldrb	r2, [r3, #4]
 800140e:	4b94      	ldr	r3, [pc, #592]	; (8001660 <eepromKontrol+0x298>)
 8001410:	701a      	strb	r2, [r3, #0]
	altLimit = eepromData[5];
 8001412:	4b8e      	ldr	r3, [pc, #568]	; (800164c <eepromKontrol+0x284>)
 8001414:	795a      	ldrb	r2, [r3, #5]
 8001416:	4b93      	ldr	r3, [pc, #588]	; (8001664 <eepromKontrol+0x29c>)
 8001418:	701a      	strb	r2, [r3, #0]
	basincSalteri = eepromData[6];
 800141a:	4b8c      	ldr	r3, [pc, #560]	; (800164c <eepromKontrol+0x284>)
 800141c:	799a      	ldrb	r2, [r3, #6]
 800141e:	4b92      	ldr	r3, [pc, #584]	; (8001668 <eepromKontrol+0x2a0>)
 8001420:	701a      	strb	r2, [r3, #0]
	kapiSecimleri = eepromData[7];
 8001422:	4b8a      	ldr	r3, [pc, #552]	; (800164c <eepromKontrol+0x284>)
 8001424:	79da      	ldrb	r2, [r3, #7]
 8001426:	4b91      	ldr	r3, [pc, #580]	; (800166c <eepromKontrol+0x2a4>)
 8001428:	701a      	strb	r2, [r3, #0]
	kapi1Tip = eepromData[8];
 800142a:	4b88      	ldr	r3, [pc, #544]	; (800164c <eepromKontrol+0x284>)
 800142c:	7a1a      	ldrb	r2, [r3, #8]
 800142e:	4b90      	ldr	r3, [pc, #576]	; (8001670 <eepromKontrol+0x2a8>)
 8001430:	701a      	strb	r2, [r3, #0]
	kapi1AcSure = eepromData[9];
 8001432:	4b86      	ldr	r3, [pc, #536]	; (800164c <eepromKontrol+0x284>)
 8001434:	7a5a      	ldrb	r2, [r3, #9]
 8001436:	4b8f      	ldr	r3, [pc, #572]	; (8001674 <eepromKontrol+0x2ac>)
 8001438:	701a      	strb	r2, [r3, #0]
	kapi2Tip = eepromData[10];
 800143a:	4b84      	ldr	r3, [pc, #528]	; (800164c <eepromKontrol+0x284>)
 800143c:	7a9a      	ldrb	r2, [r3, #10]
 800143e:	4b8e      	ldr	r3, [pc, #568]	; (8001678 <eepromKontrol+0x2b0>)
 8001440:	701a      	strb	r2, [r3, #0]
	kapi2AcSure = eepromData[11];
 8001442:	4b82      	ldr	r3, [pc, #520]	; (800164c <eepromKontrol+0x284>)
 8001444:	7ada      	ldrb	r2, [r3, #11]
 8001446:	4b8d      	ldr	r3, [pc, #564]	; (800167c <eepromKontrol+0x2b4>)
 8001448:	701a      	strb	r2, [r3, #0]
	kapitablaTip = eepromData[12];
 800144a:	4b80      	ldr	r3, [pc, #512]	; (800164c <eepromKontrol+0x284>)
 800144c:	7b1a      	ldrb	r2, [r3, #12]
 800144e:	4b8c      	ldr	r3, [pc, #560]	; (8001680 <eepromKontrol+0x2b8>)
 8001450:	701a      	strb	r2, [r3, #0]
	kapiTablaAcSure = eepromData[13];
 8001452:	4b7e      	ldr	r3, [pc, #504]	; (800164c <eepromKontrol+0x284>)
 8001454:	7b5a      	ldrb	r2, [r3, #13]
 8001456:	4b8b      	ldr	r3, [pc, #556]	; (8001684 <eepromKontrol+0x2bc>)
 8001458:	701a      	strb	r2, [r3, #0]
	yukariYavasLimit = eepromData[14];
 800145a:	4b7c      	ldr	r3, [pc, #496]	; (800164c <eepromKontrol+0x284>)
 800145c:	7b9a      	ldrb	r2, [r3, #14]
 800145e:	4b8a      	ldr	r3, [pc, #552]	; (8001688 <eepromKontrol+0x2c0>)
 8001460:	701a      	strb	r2, [r3, #0]
	devirmeYuruyusSecim = eepromData[15];
 8001462:	4b7a      	ldr	r3, [pc, #488]	; (800164c <eepromKontrol+0x284>)
 8001464:	7bda      	ldrb	r2, [r3, #15]
 8001466:	4b89      	ldr	r3, [pc, #548]	; (800168c <eepromKontrol+0x2c4>)
 8001468:	701a      	strb	r2, [r3, #0]
	devirmeYukariIleriLimit = eepromData[16];
 800146a:	4b78      	ldr	r3, [pc, #480]	; (800164c <eepromKontrol+0x284>)
 800146c:	7c1a      	ldrb	r2, [r3, #16]
 800146e:	4b88      	ldr	r3, [pc, #544]	; (8001690 <eepromKontrol+0x2c8>)
 8001470:	701a      	strb	r2, [r3, #0]
	devirmeAsagiGeriLimit = eepromData[17];
 8001472:	4b76      	ldr	r3, [pc, #472]	; (800164c <eepromKontrol+0x284>)
 8001474:	7c5a      	ldrb	r2, [r3, #17]
 8001476:	4b87      	ldr	r3, [pc, #540]	; (8001694 <eepromKontrol+0x2cc>)
 8001478:	701a      	strb	r2, [r3, #0]
	devirmeSilindirTipi = eepromData[18];
 800147a:	4b74      	ldr	r3, [pc, #464]	; (800164c <eepromKontrol+0x284>)
 800147c:	7c9a      	ldrb	r2, [r3, #18]
 800147e:	4b86      	ldr	r3, [pc, #536]	; (8001698 <eepromKontrol+0x2d0>)
 8001480:	701a      	strb	r2, [r3, #0]
	platformSilindirTipi = eepromData[19];
 8001482:	4b72      	ldr	r3, [pc, #456]	; (800164c <eepromKontrol+0x284>)
 8001484:	7cda      	ldrb	r2, [r3, #19]
 8001486:	4b85      	ldr	r3, [pc, #532]	; (800169c <eepromKontrol+0x2d4>)
 8001488:	701a      	strb	r2, [r3, #0]
	yukariValfTmr = eepromData[20];
 800148a:	4b70      	ldr	r3, [pc, #448]	; (800164c <eepromKontrol+0x284>)
 800148c:	7d1a      	ldrb	r2, [r3, #20]
 800148e:	4b84      	ldr	r3, [pc, #528]	; (80016a0 <eepromKontrol+0x2d8>)
 8001490:	701a      	strb	r2, [r3, #0]
	asagiValfTmr = eepromData[21];
 8001492:	4b6e      	ldr	r3, [pc, #440]	; (800164c <eepromKontrol+0x284>)
 8001494:	7d5a      	ldrb	r2, [r3, #21]
 8001496:	4b83      	ldr	r3, [pc, #524]	; (80016a4 <eepromKontrol+0x2dc>)
 8001498:	701a      	strb	r2, [r3, #0]
	devirmeYukariIleriTmr = eepromData[22];
 800149a:	4b6c      	ldr	r3, [pc, #432]	; (800164c <eepromKontrol+0x284>)
 800149c:	7d9a      	ldrb	r2, [r3, #22]
 800149e:	4b82      	ldr	r3, [pc, #520]	; (80016a8 <eepromKontrol+0x2e0>)
 80014a0:	701a      	strb	r2, [r3, #0]
	devirmeAsagiGeriTmr = eepromData[23];
 80014a2:	4b6a      	ldr	r3, [pc, #424]	; (800164c <eepromKontrol+0x284>)
 80014a4:	7dda      	ldrb	r2, [r3, #23]
 80014a6:	4b81      	ldr	r3, [pc, #516]	; (80016ac <eepromKontrol+0x2e4>)
 80014a8:	701a      	strb	r2, [r3, #0]
	makineCalismaTmr = eepromData[24];
 80014aa:	4b68      	ldr	r3, [pc, #416]	; (800164c <eepromKontrol+0x284>)
 80014ac:	7e1a      	ldrb	r2, [r3, #24]
 80014ae:	4b80      	ldr	r3, [pc, #512]	; (80016b0 <eepromKontrol+0x2e8>)
 80014b0:	701a      	strb	r2, [r3, #0]
	buzzer = eepromData[25];
 80014b2:	4b66      	ldr	r3, [pc, #408]	; (800164c <eepromKontrol+0x284>)
 80014b4:	7e5a      	ldrb	r2, [r3, #25]
 80014b6:	4b7f      	ldr	r3, [pc, #508]	; (80016b4 <eepromKontrol+0x2ec>)
 80014b8:	701a      	strb	r2, [r3, #0]
	demoMode = eepromData[26];
 80014ba:	4b64      	ldr	r3, [pc, #400]	; (800164c <eepromKontrol+0x284>)
 80014bc:	7e9a      	ldrb	r2, [r3, #26]
 80014be:	4b7e      	ldr	r3, [pc, #504]	; (80016b8 <eepromKontrol+0x2f0>)
 80014c0:	701a      	strb	r2, [r3, #0]
	calismaSayisi = eepromData[27];
 80014c2:	4b62      	ldr	r3, [pc, #392]	; (800164c <eepromKontrol+0x284>)
 80014c4:	7eda      	ldrb	r2, [r3, #27]
 80014c6:	4b7d      	ldr	r3, [pc, #500]	; (80016bc <eepromKontrol+0x2f4>)
 80014c8:	701a      	strb	r2, [r3, #0]
	calismaSayisi1 = eepromData[28];
 80014ca:	4b60      	ldr	r3, [pc, #384]	; (800164c <eepromKontrol+0x284>)
 80014cc:	7f1a      	ldrb	r2, [r3, #28]
 80014ce:	4b7c      	ldr	r3, [pc, #496]	; (80016c0 <eepromKontrol+0x2f8>)
 80014d0:	701a      	strb	r2, [r3, #0]
	calismaSayisi10 = eepromData[29];
 80014d2:	4b5e      	ldr	r3, [pc, #376]	; (800164c <eepromKontrol+0x284>)
 80014d4:	7f5a      	ldrb	r2, [r3, #29]
 80014d6:	4b7b      	ldr	r3, [pc, #492]	; (80016c4 <eepromKontrol+0x2fc>)
 80014d8:	701a      	strb	r2, [r3, #0]
	calismaSayisi100 = eepromData[30];
 80014da:	4b5c      	ldr	r3, [pc, #368]	; (800164c <eepromKontrol+0x284>)
 80014dc:	7f9a      	ldrb	r2, [r3, #30]
 80014de:	4b7a      	ldr	r3, [pc, #488]	; (80016c8 <eepromKontrol+0x300>)
 80014e0:	701a      	strb	r2, [r3, #0]
	calismaSayisi1000 = eepromData[31];
 80014e2:	4b5a      	ldr	r3, [pc, #360]	; (800164c <eepromKontrol+0x284>)
 80014e4:	7fda      	ldrb	r2, [r3, #31]
 80014e6:	4b79      	ldr	r3, [pc, #484]	; (80016cc <eepromKontrol+0x304>)
 80014e8:	701a      	strb	r2, [r3, #0]
	calismaSayisi10000 = eepromData[32];
 80014ea:	4b58      	ldr	r3, [pc, #352]	; (800164c <eepromKontrol+0x284>)
 80014ec:	f893 2020 	ldrb.w	r2, [r3, #32]
 80014f0:	4b77      	ldr	r3, [pc, #476]	; (80016d0 <eepromKontrol+0x308>)
 80014f2:	701a      	strb	r2, [r3, #0]
	dilSecim = eepromData[33];
 80014f4:	4b55      	ldr	r3, [pc, #340]	; (800164c <eepromKontrol+0x284>)
 80014f6:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80014fa:	4b76      	ldr	r3, [pc, #472]	; (80016d4 <eepromKontrol+0x30c>)
 80014fc:	701a      	strb	r2, [r3, #0]
	iotMode = eepromData[37];
 80014fe:	4b53      	ldr	r3, [pc, #332]	; (800164c <eepromKontrol+0x284>)
 8001500:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001504:	4b74      	ldr	r3, [pc, #464]	; (80016d8 <eepromKontrol+0x310>)
 8001506:	701a      	strb	r2, [r3, #0]
	kapiTablaAcKonum = eepromData[34];
 8001508:	4b50      	ldr	r3, [pc, #320]	; (800164c <eepromKontrol+0x284>)
 800150a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800150e:	4b73      	ldr	r3, [pc, #460]	; (80016dc <eepromKontrol+0x314>)
 8001510:	701a      	strb	r2, [r3, #0]
	calismaSayModu = eepromData[35];
 8001512:	4b4e      	ldr	r3, [pc, #312]	; (800164c <eepromKontrol+0x284>)
 8001514:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8001518:	4b71      	ldr	r3, [pc, #452]	; (80016e0 <eepromKontrol+0x318>)
 800151a:	701a      	strb	r2, [r3, #0]
	kapiAcTipi = eepromData[36];
 800151c:	4b4b      	ldr	r3, [pc, #300]	; (800164c <eepromKontrol+0x284>)
 800151e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001522:	4b70      	ldr	r3, [pc, #448]	; (80016e4 <eepromKontrol+0x31c>)
 8001524:	701a      	strb	r2, [r3, #0]
	hataKayit1 = eepromData[38];
 8001526:	4b49      	ldr	r3, [pc, #292]	; (800164c <eepromKontrol+0x284>)
 8001528:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800152c:	4b6e      	ldr	r3, [pc, #440]	; (80016e8 <eepromKontrol+0x320>)
 800152e:	701a      	strb	r2, [r3, #0]
	hataKayit2 = eepromData[39];
 8001530:	4b46      	ldr	r3, [pc, #280]	; (800164c <eepromKontrol+0x284>)
 8001532:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8001536:	4b6d      	ldr	r3, [pc, #436]	; (80016ec <eepromKontrol+0x324>)
 8001538:	701a      	strb	r2, [r3, #0]
	hataKayit3 = eepromData[40];
 800153a:	4b44      	ldr	r3, [pc, #272]	; (800164c <eepromKontrol+0x284>)
 800153c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001540:	4b6b      	ldr	r3, [pc, #428]	; (80016f0 <eepromKontrol+0x328>)
 8001542:	701a      	strb	r2, [r3, #0]
	hataKayit4 = eepromData[41];
 8001544:	4b41      	ldr	r3, [pc, #260]	; (800164c <eepromKontrol+0x284>)
 8001546:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800154a:	4b6a      	ldr	r3, [pc, #424]	; (80016f4 <eepromKontrol+0x32c>)
 800154c:	701a      	strb	r2, [r3, #0]
	hataKayit5 = eepromData[42];
 800154e:	4b3f      	ldr	r3, [pc, #252]	; (800164c <eepromKontrol+0x284>)
 8001550:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8001554:	4b68      	ldr	r3, [pc, #416]	; (80016f8 <eepromKontrol+0x330>)
 8001556:	701a      	strb	r2, [r3, #0]
	hataKayit6 = eepromData[43];
 8001558:	4b3c      	ldr	r3, [pc, #240]	; (800164c <eepromKontrol+0x284>)
 800155a:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800155e:	4b67      	ldr	r3, [pc, #412]	; (80016fc <eepromKontrol+0x334>)
 8001560:	701a      	strb	r2, [r3, #0]
	hataKayit7 = eepromData[44];
 8001562:	4b3a      	ldr	r3, [pc, #232]	; (800164c <eepromKontrol+0x284>)
 8001564:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001568:	4b65      	ldr	r3, [pc, #404]	; (8001700 <eepromKontrol+0x338>)
 800156a:	701a      	strb	r2, [r3, #0]
	hataKayit8 = eepromData[45];
 800156c:	4b37      	ldr	r3, [pc, #220]	; (800164c <eepromKontrol+0x284>)
 800156e:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8001572:	4b64      	ldr	r3, [pc, #400]	; (8001704 <eepromKontrol+0x33c>)
 8001574:	701a      	strb	r2, [r3, #0]
	hataKayit9 = eepromData[46];
 8001576:	4b35      	ldr	r3, [pc, #212]	; (800164c <eepromKontrol+0x284>)
 8001578:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800157c:	4b62      	ldr	r3, [pc, #392]	; (8001708 <eepromKontrol+0x340>)
 800157e:	701a      	strb	r2, [r3, #0]
	hataKayit10 = eepromData[47];
 8001580:	4b32      	ldr	r3, [pc, #200]	; (800164c <eepromKontrol+0x284>)
 8001582:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8001586:	4b61      	ldr	r3, [pc, #388]	; (800170c <eepromKontrol+0x344>)
 8001588:	701a      	strb	r2, [r3, #0]

	loadMenuTexts(dilSecim);
 800158a:	4b52      	ldr	r3, [pc, #328]	; (80016d4 <eepromKontrol+0x30c>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff f92a 	bl	80007e8 <loadMenuTexts>

	if(calismaSayisi10000>9) {
 8001594:	4b4e      	ldr	r3, [pc, #312]	; (80016d0 <eepromKontrol+0x308>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b09      	cmp	r3, #9
 800159a:	d902      	bls.n	80015a2 <eepromKontrol+0x1da>
	    calismaSayisi10000=0;
 800159c:	4b4c      	ldr	r3, [pc, #304]	; (80016d0 <eepromKontrol+0x308>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
	}

	if(calismaSayisi1000>9) {
 80015a2:	4b4a      	ldr	r3, [pc, #296]	; (80016cc <eepromKontrol+0x304>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b09      	cmp	r3, #9
 80015a8:	d902      	bls.n	80015b0 <eepromKontrol+0x1e8>
	    calismaSayisi1000=0;
 80015aa:	4b48      	ldr	r3, [pc, #288]	; (80016cc <eepromKontrol+0x304>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]
	}

	if(calismaSayisi100>9) {
 80015b0:	4b45      	ldr	r3, [pc, #276]	; (80016c8 <eepromKontrol+0x300>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b09      	cmp	r3, #9
 80015b6:	d902      	bls.n	80015be <eepromKontrol+0x1f6>
	    calismaSayisi100=0;
 80015b8:	4b43      	ldr	r3, [pc, #268]	; (80016c8 <eepromKontrol+0x300>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
	}

	if(calismaSayisi10>9) {
 80015be:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <eepromKontrol+0x2fc>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b09      	cmp	r3, #9
 80015c4:	d902      	bls.n	80015cc <eepromKontrol+0x204>
	    calismaSayisi10=0;
 80015c6:	4b3f      	ldr	r3, [pc, #252]	; (80016c4 <eepromKontrol+0x2fc>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
	}

	if(calismaSayisi1>9) {
 80015cc:	4b3c      	ldr	r3, [pc, #240]	; (80016c0 <eepromKontrol+0x2f8>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b09      	cmp	r3, #9
 80015d2:	d902      	bls.n	80015da <eepromKontrol+0x212>
	    calismaSayisi1=0;
 80015d4:	4b3a      	ldr	r3, [pc, #232]	; (80016c0 <eepromKontrol+0x2f8>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]

	/*if(acilStop1>0) {
		acilStop1=0;
	}*/

	if(calismaSekli>1) {
 80015da:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <eepromKontrol+0x290>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d902      	bls.n	80015e8 <eepromKontrol+0x220>
	    calismaSekli=0;
 80015e2:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <eepromKontrol+0x290>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
	}

	if(emniyetCercevesi>1) {
 80015e8:	4b1c      	ldr	r3, [pc, #112]	; (800165c <eepromKontrol+0x294>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d902      	bls.n	80015f6 <eepromKontrol+0x22e>
	    emniyetCercevesi=1;
 80015f0:	4b1a      	ldr	r3, [pc, #104]	; (800165c <eepromKontrol+0x294>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
	}

	if(yavaslamaLimit>1) {
 80015f6:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <eepromKontrol+0x298>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d902      	bls.n	8001604 <eepromKontrol+0x23c>
	    yavaslamaLimit=0;
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <eepromKontrol+0x298>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
	}

	if(altLimit>1) {
 8001604:	4b17      	ldr	r3, [pc, #92]	; (8001664 <eepromKontrol+0x29c>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d902      	bls.n	8001612 <eepromKontrol+0x24a>
	    altLimit=1;
 800160c:	4b15      	ldr	r3, [pc, #84]	; (8001664 <eepromKontrol+0x29c>)
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
	}

	if(basincSalteri>1) {
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <eepromKontrol+0x2a0>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d902      	bls.n	8001620 <eepromKontrol+0x258>
	    basincSalteri=1;
 800161a:	4b13      	ldr	r3, [pc, #76]	; (8001668 <eepromKontrol+0x2a0>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
	}

	if(kapiSecimleri>3) {
 8001620:	4b12      	ldr	r3, [pc, #72]	; (800166c <eepromKontrol+0x2a4>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b03      	cmp	r3, #3
 8001626:	d902      	bls.n	800162e <eepromKontrol+0x266>
	    kapiSecimleri=3;
 8001628:	4b10      	ldr	r3, [pc, #64]	; (800166c <eepromKontrol+0x2a4>)
 800162a:	2203      	movs	r2, #3
 800162c:	701a      	strb	r2, [r3, #0]
	}

	if(kapiAcTipi>1) {
 800162e:	4b2d      	ldr	r3, [pc, #180]	; (80016e4 <eepromKontrol+0x31c>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d902      	bls.n	800163c <eepromKontrol+0x274>
	    kapiAcTipi=0;
 8001636:	4b2b      	ldr	r3, [pc, #172]	; (80016e4 <eepromKontrol+0x31c>)
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]
	}

	if(kapi1Tip>2) {
 800163c:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <eepromKontrol+0x2a8>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d965      	bls.n	8001710 <eepromKontrol+0x348>
	    kapi1Tip=1;
 8001644:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <eepromKontrol+0x2a8>)
 8001646:	2201      	movs	r2, #1
 8001648:	701a      	strb	r2, [r3, #0]
 800164a:	e061      	b.n	8001710 <eepromKontrol+0x348>
 800164c:	20000a88 	.word	0x20000a88
 8001650:	20000cb4 	.word	0x20000cb4
 8001654:	20000b19 	.word	0x20000b19
 8001658:	20000b34 	.word	0x20000b34
 800165c:	20000b35 	.word	0x20000b35
 8001660:	20000b36 	.word	0x20000b36
 8001664:	20000b37 	.word	0x20000b37
 8001668:	20000b38 	.word	0x20000b38
 800166c:	20000b39 	.word	0x20000b39
 8001670:	20000b3a 	.word	0x20000b3a
 8001674:	20000b4a 	.word	0x20000b4a
 8001678:	20000b3b 	.word	0x20000b3b
 800167c:	20000b4b 	.word	0x20000b4b
 8001680:	20000b3c 	.word	0x20000b3c
 8001684:	20000b4c 	.word	0x20000b4c
 8001688:	20000b3f 	.word	0x20000b3f
 800168c:	20000b40 	.word	0x20000b40
 8001690:	20000b41 	.word	0x20000b41
 8001694:	20000b42 	.word	0x20000b42
 8001698:	20000b43 	.word	0x20000b43
 800169c:	20000b44 	.word	0x20000b44
 80016a0:	20000b45 	.word	0x20000b45
 80016a4:	20000b46 	.word	0x20000b46
 80016a8:	20000b47 	.word	0x20000b47
 80016ac:	20000b48 	.word	0x20000b48
 80016b0:	20000b49 	.word	0x20000b49
 80016b4:	20000b4d 	.word	0x20000b4d
 80016b8:	20000b4e 	.word	0x20000b4e
 80016bc:	20000b30 	.word	0x20000b30
 80016c0:	20000b31 	.word	0x20000b31
 80016c4:	20000b32 	.word	0x20000b32
 80016c8:	20000911 	.word	0x20000911
 80016cc:	20000912 	.word	0x20000912
 80016d0:	20000b33 	.word	0x20000b33
 80016d4:	20000b51 	.word	0x20000b51
 80016d8:	20000b4f 	.word	0x20000b4f
 80016dc:	20000b3e 	.word	0x20000b3e
 80016e0:	20000b50 	.word	0x20000b50
 80016e4:	20000b3d 	.word	0x20000b3d
 80016e8:	20000b52 	.word	0x20000b52
 80016ec:	20000b53 	.word	0x20000b53
 80016f0:	20000b54 	.word	0x20000b54
 80016f4:	20000b55 	.word	0x20000b55
 80016f8:	20000b56 	.word	0x20000b56
 80016fc:	20000b57 	.word	0x20000b57
 8001700:	20000b58 	.word	0x20000b58
 8001704:	20000b59 	.word	0x20000b59
 8001708:	20000b5a 	.word	0x20000b5a
 800170c:	20000b5b 	.word	0x20000b5b
	}

	if(kapi1AcSure>5) {
 8001710:	4b55      	ldr	r3, [pc, #340]	; (8001868 <eepromKontrol+0x4a0>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b05      	cmp	r3, #5
 8001716:	d902      	bls.n	800171e <eepromKontrol+0x356>
	    kapi1AcSure=5;
 8001718:	4b53      	ldr	r3, [pc, #332]	; (8001868 <eepromKontrol+0x4a0>)
 800171a:	2205      	movs	r2, #5
 800171c:	701a      	strb	r2, [r3, #0]
	}

	if(kapi2Tip>2) {
 800171e:	4b53      	ldr	r3, [pc, #332]	; (800186c <eepromKontrol+0x4a4>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d902      	bls.n	800172c <eepromKontrol+0x364>
	    kapi2Tip=1;
 8001726:	4b51      	ldr	r3, [pc, #324]	; (800186c <eepromKontrol+0x4a4>)
 8001728:	2201      	movs	r2, #1
 800172a:	701a      	strb	r2, [r3, #0]
	}

	if(kapi2AcSure>5) {
 800172c:	4b50      	ldr	r3, [pc, #320]	; (8001870 <eepromKontrol+0x4a8>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b05      	cmp	r3, #5
 8001732:	d902      	bls.n	800173a <eepromKontrol+0x372>
	    kapi2AcSure=5;
 8001734:	4b4e      	ldr	r3, [pc, #312]	; (8001870 <eepromKontrol+0x4a8>)
 8001736:	2205      	movs	r2, #5
 8001738:	701a      	strb	r2, [r3, #0]
	}

	if(kapitablaTip>2) {
 800173a:	4b4e      	ldr	r3, [pc, #312]	; (8001874 <eepromKontrol+0x4ac>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d902      	bls.n	8001748 <eepromKontrol+0x380>
	    kapitablaTip=1;
 8001742:	4b4c      	ldr	r3, [pc, #304]	; (8001874 <eepromKontrol+0x4ac>)
 8001744:	2201      	movs	r2, #1
 8001746:	701a      	strb	r2, [r3, #0]
	}

	if(kapiTablaAcKonum>2) {
 8001748:	4b4b      	ldr	r3, [pc, #300]	; (8001878 <eepromKontrol+0x4b0>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b02      	cmp	r3, #2
 800174e:	d902      	bls.n	8001756 <eepromKontrol+0x38e>
	    kapiTablaAcKonum=2;
 8001750:	4b49      	ldr	r3, [pc, #292]	; (8001878 <eepromKontrol+0x4b0>)
 8001752:	2202      	movs	r2, #2
 8001754:	701a      	strb	r2, [r3, #0]
	}

	if(kapiTablaAcSure>5) {
 8001756:	4b49      	ldr	r3, [pc, #292]	; (800187c <eepromKontrol+0x4b4>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b05      	cmp	r3, #5
 800175c:	d902      	bls.n	8001764 <eepromKontrol+0x39c>
	    kapiTablaAcSure=5;
 800175e:	4b47      	ldr	r3, [pc, #284]	; (800187c <eepromKontrol+0x4b4>)
 8001760:	2205      	movs	r2, #5
 8001762:	701a      	strb	r2, [r3, #0]
	}

	if(yukariYavasLimit>1) {
 8001764:	4b46      	ldr	r3, [pc, #280]	; (8001880 <eepromKontrol+0x4b8>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d902      	bls.n	8001772 <eepromKontrol+0x3aa>
	    yukariYavasLimit=0;
 800176c:	4b44      	ldr	r3, [pc, #272]	; (8001880 <eepromKontrol+0x4b8>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
	}

	if(devirmeYuruyusSecim>2) {
 8001772:	4b44      	ldr	r3, [pc, #272]	; (8001884 <eepromKontrol+0x4bc>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d902      	bls.n	8001780 <eepromKontrol+0x3b8>
	    devirmeYuruyusSecim=0;
 800177a:	4b42      	ldr	r3, [pc, #264]	; (8001884 <eepromKontrol+0x4bc>)
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
	}

	if(devirmeYukariIleriLimit>1) {
 8001780:	4b41      	ldr	r3, [pc, #260]	; (8001888 <eepromKontrol+0x4c0>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d902      	bls.n	800178e <eepromKontrol+0x3c6>
	    devirmeYukariIleriLimit=1;
 8001788:	4b3f      	ldr	r3, [pc, #252]	; (8001888 <eepromKontrol+0x4c0>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
	}

	if(devirmeAsagiGeriLimit>1) {
 800178e:	4b3f      	ldr	r3, [pc, #252]	; (800188c <eepromKontrol+0x4c4>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d902      	bls.n	800179c <eepromKontrol+0x3d4>
	    devirmeAsagiGeriLimit=1;
 8001796:	4b3d      	ldr	r3, [pc, #244]	; (800188c <eepromKontrol+0x4c4>)
 8001798:	2201      	movs	r2, #1
 800179a:	701a      	strb	r2, [r3, #0]
	}

	if(devirmeSilindirTipi>1) {
 800179c:	4b3c      	ldr	r3, [pc, #240]	; (8001890 <eepromKontrol+0x4c8>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d902      	bls.n	80017aa <eepromKontrol+0x3e2>
	    devirmeSilindirTipi=0;
 80017a4:	4b3a      	ldr	r3, [pc, #232]	; (8001890 <eepromKontrol+0x4c8>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
	}

	if(platformSilindirTipi>1) {
 80017aa:	4b3a      	ldr	r3, [pc, #232]	; (8001894 <eepromKontrol+0x4cc>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d902      	bls.n	80017b8 <eepromKontrol+0x3f0>
	    platformSilindirTipi=0;
 80017b2:	4b38      	ldr	r3, [pc, #224]	; (8001894 <eepromKontrol+0x4cc>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
	}

	if(yukariValfTmr>5) {
 80017b8:	4b37      	ldr	r3, [pc, #220]	; (8001898 <eepromKontrol+0x4d0>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b05      	cmp	r3, #5
 80017be:	d902      	bls.n	80017c6 <eepromKontrol+0x3fe>
	    yukariValfTmr=0;
 80017c0:	4b35      	ldr	r3, [pc, #212]	; (8001898 <eepromKontrol+0x4d0>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
	}

	if(asagiValfTmr>5) {
 80017c6:	4b35      	ldr	r3, [pc, #212]	; (800189c <eepromKontrol+0x4d4>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b05      	cmp	r3, #5
 80017cc:	d902      	bls.n	80017d4 <eepromKontrol+0x40c>
	    asagiValfTmr=0;
 80017ce:	4b33      	ldr	r3, [pc, #204]	; (800189c <eepromKontrol+0x4d4>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
	}

	if(devirmeYukariIleriTmr>5) {
 80017d4:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <eepromKontrol+0x4d8>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b05      	cmp	r3, #5
 80017da:	d902      	bls.n	80017e2 <eepromKontrol+0x41a>
	    devirmeYukariIleriTmr=0;
 80017dc:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <eepromKontrol+0x4d8>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
	}

	if(devirmeAsagiGeriTmr>5) {
 80017e2:	4b30      	ldr	r3, [pc, #192]	; (80018a4 <eepromKontrol+0x4dc>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b05      	cmp	r3, #5
 80017e8:	d902      	bls.n	80017f0 <eepromKontrol+0x428>
	    devirmeAsagiGeriTmr=0;
 80017ea:	4b2e      	ldr	r3, [pc, #184]	; (80018a4 <eepromKontrol+0x4dc>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]
	}

	if(makineCalismaTmr>180) {
 80017f0:	4b2d      	ldr	r3, [pc, #180]	; (80018a8 <eepromKontrol+0x4e0>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2bb4      	cmp	r3, #180	; 0xb4
 80017f6:	d902      	bls.n	80017fe <eepromKontrol+0x436>
	    makineCalismaTmr=60;
 80017f8:	4b2b      	ldr	r3, [pc, #172]	; (80018a8 <eepromKontrol+0x4e0>)
 80017fa:	223c      	movs	r2, #60	; 0x3c
 80017fc:	701a      	strb	r2, [r3, #0]
	}

	if(buzzer>1) {
 80017fe:	4b2b      	ldr	r3, [pc, #172]	; (80018ac <eepromKontrol+0x4e4>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d902      	bls.n	800180c <eepromKontrol+0x444>
	    buzzer=0;
 8001806:	4b29      	ldr	r3, [pc, #164]	; (80018ac <eepromKontrol+0x4e4>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
	}

	if(demoMode>1) {
 800180c:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <eepromKontrol+0x4e8>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d902      	bls.n	800181a <eepromKontrol+0x452>
	    demoMode=0;
 8001814:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <eepromKontrol+0x4e8>)
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]
	}

	if(calismaSayModu>1) {
 800181a:	4b26      	ldr	r3, [pc, #152]	; (80018b4 <eepromKontrol+0x4ec>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d902      	bls.n	8001828 <eepromKontrol+0x460>
	    calismaSayModu=0;
 8001822:	4b24      	ldr	r3, [pc, #144]	; (80018b4 <eepromKontrol+0x4ec>)
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
	}

	if(dilSecim>1) {
 8001828:	4b23      	ldr	r3, [pc, #140]	; (80018b8 <eepromKontrol+0x4f0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d902      	bls.n	8001836 <eepromKontrol+0x46e>
	    dilSecim=0;
 8001830:	4b21      	ldr	r3, [pc, #132]	; (80018b8 <eepromKontrol+0x4f0>)
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
	}

	if(iotMode>1) {
 8001836:	4b21      	ldr	r3, [pc, #132]	; (80018bc <eepromKontrol+0x4f4>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d902      	bls.n	8001844 <eepromKontrol+0x47c>
		iotMode=0;
 800183e:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <eepromKontrol+0x4f4>)
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
	}

	HAL_Delay(1000);
 8001844:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001848:	f000 ff04 	bl	8002654 <HAL_Delay>

	if(iotMode == 1 && type == 1) {
 800184c:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <eepromKontrol+0x4f4>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d104      	bne.n	800185e <eepromKontrol+0x496>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d101      	bne.n	800185e <eepromKontrol+0x496>
		convertAndSendData();
 800185a:	f7ff fd81 	bl	8001360 <convertAndSendData>
	}
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000b4a 	.word	0x20000b4a
 800186c:	20000b3b 	.word	0x20000b3b
 8001870:	20000b4b 	.word	0x20000b4b
 8001874:	20000b3c 	.word	0x20000b3c
 8001878:	20000b3e 	.word	0x20000b3e
 800187c:	20000b4c 	.word	0x20000b4c
 8001880:	20000b3f 	.word	0x20000b3f
 8001884:	20000b40 	.word	0x20000b40
 8001888:	20000b41 	.word	0x20000b41
 800188c:	20000b42 	.word	0x20000b42
 8001890:	20000b43 	.word	0x20000b43
 8001894:	20000b44 	.word	0x20000b44
 8001898:	20000b45 	.word	0x20000b45
 800189c:	20000b46 	.word	0x20000b46
 80018a0:	20000b47 	.word	0x20000b47
 80018a4:	20000b48 	.word	0x20000b48
 80018a8:	20000b49 	.word	0x20000b49
 80018ac:	20000b4d 	.word	0x20000b4d
 80018b0:	20000b4e 	.word	0x20000b4e
 80018b4:	20000b50 	.word	0x20000b50
 80018b8:	20000b51 	.word	0x20000b51
 80018bc:	20000b4f 	.word	0x20000b4f

080018c0 <i2cTest>:
    	butonKontrol = 1;
    }

}

void i2cTest() {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef strutturaGPIO = {0};
 80018c6:	463b      	mov	r3, r7
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]

	hi2c1.Instance->CR1 &= ~(1 << 0);
 80018d2:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <i2cTest+0x154>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4b4e      	ldr	r3, [pc, #312]	; (8001a14 <i2cTest+0x154>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f022 0201 	bic.w	r2, r2, #1
 80018e0:	601a      	str	r2, [r3, #0]
	HAL_I2C_DeInit(&hi2c1);
 80018e2:	484c      	ldr	r0, [pc, #304]	; (8001a14 <i2cTest+0x154>)
 80018e4:	f001 fdfa 	bl	80034dc <HAL_I2C_DeInit>

	strutturaGPIO.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018e8:	23c0      	movs	r3, #192	; 0xc0
 80018ea:	603b      	str	r3, [r7, #0]
	strutturaGPIO.Mode = GPIO_MODE_OUTPUT_OD;
 80018ec:	2311      	movs	r3, #17
 80018ee:	607b      	str	r3, [r7, #4]
	strutturaGPIO.Pull = GPIO_PULLUP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	60bb      	str	r3, [r7, #8]
	strutturaGPIO.Speed = GPIO_SPEED_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &strutturaGPIO);
 80018f8:	463b      	mov	r3, r7
 80018fa:	4619      	mov	r1, r3
 80018fc:	4846      	ldr	r0, [pc, #280]	; (8001a18 <i2cTest+0x158>)
 80018fe:	f001 fa19 	bl	8002d34 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001902:	2201      	movs	r2, #1
 8001904:	2140      	movs	r1, #64	; 0x40
 8001906:	4844      	ldr	r0, [pc, #272]	; (8001a18 <i2cTest+0x158>)
 8001908:	f001 fc8b 	bl	8003222 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800190c:	2201      	movs	r2, #1
 800190e:	2180      	movs	r1, #128	; 0x80
 8001910:	4841      	ldr	r0, [pc, #260]	; (8001a18 <i2cTest+0x158>)
 8001912:	f001 fc86 	bl	8003222 <HAL_GPIO_WritePin>

    //lcd_print(1,1," test-1         ");
    //lcd_print(2,1,"SCL and SDL LOW ");
    HAL_Delay(10);
 8001916:	200a      	movs	r0, #10
 8001918:	f000 fe9c 	bl	8002654 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) != GPIO_PIN_SET && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) != GPIO_PIN_SET){
 800191c:	bf00      	nop
 800191e:	2140      	movs	r1, #64	; 0x40
 8001920:	483d      	ldr	r0, [pc, #244]	; (8001a18 <i2cTest+0x158>)
 8001922:	f001 fc67 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001926:	4603      	mov	r3, r0
 8001928:	2b01      	cmp	r3, #1
 800192a:	d006      	beq.n	800193a <i2cTest+0x7a>
 800192c:	2180      	movs	r1, #128	; 0x80
 800192e:	483a      	ldr	r0, [pc, #232]	; (8001a18 <i2cTest+0x158>)
 8001930:	f001 fc60 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001934:	4603      	mov	r3, r0
 8001936:	2b01      	cmp	r3, #1
 8001938:	d1f1      	bne.n	800191e <i2cTest+0x5e>

	}

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	2180      	movs	r1, #128	; 0x80
 800193e:	4836      	ldr	r0, [pc, #216]	; (8001a18 <i2cTest+0x158>)
 8001940:	f001 fc6f 	bl	8003222 <HAL_GPIO_WritePin>
  //  lcd_print(1,1," test-2         ");
  //  lcd_print(2,1,"SCL and SDL HIGH");
    HAL_Delay(10);
 8001944:	200a      	movs	r0, #10
 8001946:	f000 fe85 	bl	8002654 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_SET){
 800194a:	bf00      	nop
 800194c:	2180      	movs	r1, #128	; 0x80
 800194e:	4832      	ldr	r0, [pc, #200]	; (8001a18 <i2cTest+0x158>)
 8001950:	f001 fc50 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001954:	4603      	mov	r3, r0
 8001956:	2b01      	cmp	r3, #1
 8001958:	d0f8      	beq.n	800194c <i2cTest+0x8c>

	}

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800195a:	2200      	movs	r2, #0
 800195c:	2140      	movs	r1, #64	; 0x40
 800195e:	482e      	ldr	r0, [pc, #184]	; (8001a18 <i2cTest+0x158>)
 8001960:	f001 fc5f 	bl	8003222 <HAL_GPIO_WritePin>
  //  lcd_print(1,1," test-3         ");
  //  lcd_print(2,1,"SCL   ----- HIGH");
    HAL_Delay(10);
 8001964:	200a      	movs	r0, #10
 8001966:	f000 fe75 	bl	8002654 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET){
 800196a:	bf00      	nop
 800196c:	2140      	movs	r1, #64	; 0x40
 800196e:	482a      	ldr	r0, [pc, #168]	; (8001a18 <i2cTest+0x158>)
 8001970:	f001 fc40 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001974:	4603      	mov	r3, r0
 8001976:	2b01      	cmp	r3, #1
 8001978:	d0f8      	beq.n	800196c <i2cTest+0xac>

	}

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800197a:	2201      	movs	r2, #1
 800197c:	2140      	movs	r1, #64	; 0x40
 800197e:	4826      	ldr	r0, [pc, #152]	; (8001a18 <i2cTest+0x158>)
 8001980:	f001 fc4f 	bl	8003222 <HAL_GPIO_WritePin>
  //  lcd_print(1,1," test-4         ");
 //   lcd_print(2,1,"SCL   ----- HIGH");
    HAL_Delay(10);
 8001984:	200a      	movs	r0, #10
 8001986:	f000 fe65 	bl	8002654 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) != GPIO_PIN_SET){
 800198a:	bf00      	nop
 800198c:	2140      	movs	r1, #64	; 0x40
 800198e:	4822      	ldr	r0, [pc, #136]	; (8001a18 <i2cTest+0x158>)
 8001990:	f001 fc30 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001994:	4603      	mov	r3, r0
 8001996:	2b01      	cmp	r3, #1
 8001998:	d1f8      	bne.n	800198c <i2cTest+0xcc>

	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800199a:	2201      	movs	r2, #1
 800199c:	2180      	movs	r1, #128	; 0x80
 800199e:	481e      	ldr	r0, [pc, #120]	; (8001a18 <i2cTest+0x158>)
 80019a0:	f001 fc3f 	bl	8003222 <HAL_GPIO_WritePin>
   // lcd_print(1,1," test-5         ");
   // lcd_print(2,1,"SCL   ----- HIGH");
    HAL_Delay(10);
 80019a4:	200a      	movs	r0, #10
 80019a6:	f000 fe55 	bl	8002654 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) != GPIO_PIN_SET){
 80019aa:	bf00      	nop
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	481a      	ldr	r0, [pc, #104]	; (8001a18 <i2cTest+0x158>)
 80019b0:	f001 fc20 	bl	80031f4 <HAL_GPIO_ReadPin>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d1f8      	bne.n	80019ac <i2cTest+0xec>

	}

	strutturaGPIO.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ba:	23c0      	movs	r3, #192	; 0xc0
 80019bc:	603b      	str	r3, [r7, #0]
	strutturaGPIO.Mode = GPIO_MODE_AF_OD;
 80019be:	2312      	movs	r3, #18
 80019c0:	607b      	str	r3, [r7, #4]
	strutturaGPIO.Pull = GPIO_PULLUP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	60bb      	str	r3, [r7, #8]
	strutturaGPIO.Speed = GPIO_SPEED_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &strutturaGPIO);
 80019ca:	463b      	mov	r3, r7
 80019cc:	4619      	mov	r1, r3
 80019ce:	4812      	ldr	r0, [pc, #72]	; (8001a18 <i2cTest+0x158>)
 80019d0:	f001 f9b0 	bl	8002d34 <HAL_GPIO_Init>

	hi2c1.Instance->CR1 |= 1 << 15;
 80019d4:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <i2cTest+0x154>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <i2cTest+0x154>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80019e2:	601a      	str	r2, [r3, #0]

	hi2c1.Instance->CR1 &= ~(1 << 15);
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <i2cTest+0x154>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <i2cTest+0x154>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80019f2:	601a      	str	r2, [r3, #0]

	hi2c1.Instance->CR1 |= 1 << 0;
 80019f4:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <i2cTest+0x154>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <i2cTest+0x154>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f042 0201 	orr.w	r2, r2, #1
 8001a02:	601a      	str	r2, [r3, #0]

	HAL_I2C_Init(&hi2c1);
 8001a04:	4803      	ldr	r0, [pc, #12]	; (8001a14 <i2cTest+0x154>)
 8001a06:	f001 fc25 	bl	8003254 <HAL_I2C_Init>
}
 8001a0a:	bf00      	nop
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000cb4 	.word	0x20000cb4
 8001a18:	40010c00 	.word	0x40010c00

08001a1c <mergeData>:
		HAL_GPIO_WritePin(tablaKapiOut_GPIO_Port, tablaKapiOut_Pin, GPIO_PIN_RESET);
		//HAL_GPIO_WritePin(buzzerOut_GPIO_Port, buzzerOut_Pin, GPIO_PIN_RESET);
	}
}

char* mergeData() {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b09e      	sub	sp, #120	; 0x78
 8001a20:	af00      	add	r7, sp, #0
	char combinedString[45] = "";
 8001a22:	2300      	movs	r3, #0
 8001a24:	643b      	str	r3, [r7, #64]	; 0x40
 8001a26:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a2a:	2229      	movs	r2, #41	; 0x29
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f004 fb20 	bl	8006074 <memset>
	char temp[10];

	uint8_t uintVariables[] = {
 8001a34:	4b6a      	ldr	r3, [pc, #424]	; (8001be0 <mergeData+0x1c4>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	713b      	strb	r3, [r7, #4]
 8001a3a:	4b6a      	ldr	r3, [pc, #424]	; (8001be4 <mergeData+0x1c8>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	717b      	strb	r3, [r7, #5]
 8001a40:	4b69      	ldr	r3, [pc, #420]	; (8001be8 <mergeData+0x1cc>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	71bb      	strb	r3, [r7, #6]
 8001a46:	4b69      	ldr	r3, [pc, #420]	; (8001bec <mergeData+0x1d0>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	71fb      	strb	r3, [r7, #7]
 8001a4c:	4b68      	ldr	r3, [pc, #416]	; (8001bf0 <mergeData+0x1d4>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	723b      	strb	r3, [r7, #8]
 8001a52:	4b68      	ldr	r3, [pc, #416]	; (8001bf4 <mergeData+0x1d8>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	727b      	strb	r3, [r7, #9]
 8001a58:	4b67      	ldr	r3, [pc, #412]	; (8001bf8 <mergeData+0x1dc>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	72bb      	strb	r3, [r7, #10]
 8001a5e:	4b67      	ldr	r3, [pc, #412]	; (8001bfc <mergeData+0x1e0>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	72fb      	strb	r3, [r7, #11]
 8001a64:	4b66      	ldr	r3, [pc, #408]	; (8001c00 <mergeData+0x1e4>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	733b      	strb	r3, [r7, #12]
 8001a6a:	4b66      	ldr	r3, [pc, #408]	; (8001c04 <mergeData+0x1e8>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	737b      	strb	r3, [r7, #13]
 8001a70:	4b65      	ldr	r3, [pc, #404]	; (8001c08 <mergeData+0x1ec>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	73bb      	strb	r3, [r7, #14]
 8001a76:	4b65      	ldr	r3, [pc, #404]	; (8001c0c <mergeData+0x1f0>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	4b64      	ldr	r3, [pc, #400]	; (8001c10 <mergeData+0x1f4>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	743b      	strb	r3, [r7, #16]
 8001a82:	4b64      	ldr	r3, [pc, #400]	; (8001c14 <mergeData+0x1f8>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	747b      	strb	r3, [r7, #17]
 8001a88:	4b63      	ldr	r3, [pc, #396]	; (8001c18 <mergeData+0x1fc>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	74bb      	strb	r3, [r7, #18]
 8001a8e:	4b63      	ldr	r3, [pc, #396]	; (8001c1c <mergeData+0x200>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	74fb      	strb	r3, [r7, #19]
 8001a94:	4b62      	ldr	r3, [pc, #392]	; (8001c20 <mergeData+0x204>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	753b      	strb	r3, [r7, #20]
 8001a9a:	4b62      	ldr	r3, [pc, #392]	; (8001c24 <mergeData+0x208>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	757b      	strb	r3, [r7, #21]
 8001aa0:	4b61      	ldr	r3, [pc, #388]	; (8001c28 <mergeData+0x20c>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	75bb      	strb	r3, [r7, #22]
 8001aa6:	4b61      	ldr	r3, [pc, #388]	; (8001c2c <mergeData+0x210>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	75fb      	strb	r3, [r7, #23]
 8001aac:	4b60      	ldr	r3, [pc, #384]	; (8001c30 <mergeData+0x214>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	763b      	strb	r3, [r7, #24]
 8001ab2:	4b60      	ldr	r3, [pc, #384]	; (8001c34 <mergeData+0x218>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	767b      	strb	r3, [r7, #25]
 8001ab8:	4b5f      	ldr	r3, [pc, #380]	; (8001c38 <mergeData+0x21c>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	76bb      	strb	r3, [r7, #26]
 8001abe:	4b5f      	ldr	r3, [pc, #380]	; (8001c3c <mergeData+0x220>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	76fb      	strb	r3, [r7, #27]
 8001ac4:	4b5e      	ldr	r3, [pc, #376]	; (8001c40 <mergeData+0x224>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	773b      	strb	r3, [r7, #28]
 8001aca:	4b5e      	ldr	r3, [pc, #376]	; (8001c44 <mergeData+0x228>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	777b      	strb	r3, [r7, #29]
 8001ad0:	4b5d      	ldr	r3, [pc, #372]	; (8001c48 <mergeData+0x22c>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	77bb      	strb	r3, [r7, #30]
 8001ad6:	4b5d      	ldr	r3, [pc, #372]	; (8001c4c <mergeData+0x230>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	77fb      	strb	r3, [r7, #31]
 8001adc:	4b5c      	ldr	r3, [pc, #368]	; (8001c50 <mergeData+0x234>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	f887 3020 	strb.w	r3, [r7, #32]
 8001ae4:	4b5b      	ldr	r3, [pc, #364]	; (8001c54 <mergeData+0x238>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001aec:	4b5a      	ldr	r3, [pc, #360]	; (8001c58 <mergeData+0x23c>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001af4:	4b59      	ldr	r3, [pc, #356]	; (8001c5c <mergeData+0x240>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001afc:	4b58      	ldr	r3, [pc, #352]	; (8001c60 <mergeData+0x244>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			calismaSayisi10,
			calismaSayisi100,
			calismaSayisi1000,
			calismaSayisi10000,
			dilSecim,
			eepromData[37],
 8001b04:	4b57      	ldr	r3, [pc, #348]	; (8001c64 <mergeData+0x248>)
 8001b06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
	uint8_t uintVariables[] = {
 8001b0a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			eepromData[38],
 8001b0e:	4b55      	ldr	r3, [pc, #340]	; (8001c64 <mergeData+0x248>)
 8001b10:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
	uint8_t uintVariables[] = {
 8001b14:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			eepromData[39],
 8001b18:	4b52      	ldr	r3, [pc, #328]	; (8001c64 <mergeData+0x248>)
 8001b1a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
	uint8_t uintVariables[] = {
 8001b1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			eepromData[40],
 8001b22:	4b50      	ldr	r3, [pc, #320]	; (8001c64 <mergeData+0x248>)
 8001b24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
	uint8_t uintVariables[] = {
 8001b28:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
			eepromData[41],
 8001b2c:	4b4d      	ldr	r3, [pc, #308]	; (8001c64 <mergeData+0x248>)
 8001b2e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
	uint8_t uintVariables[] = {
 8001b32:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
			eepromData[42],
 8001b36:	4b4b      	ldr	r3, [pc, #300]	; (8001c64 <mergeData+0x248>)
 8001b38:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
	uint8_t uintVariables[] = {
 8001b3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
			eepromData[43],
 8001b40:	4b48      	ldr	r3, [pc, #288]	; (8001c64 <mergeData+0x248>)
 8001b42:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	uint8_t uintVariables[] = {
 8001b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			eepromData[44],
 8001b4a:	4b46      	ldr	r3, [pc, #280]	; (8001c64 <mergeData+0x248>)
 8001b4c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	uint8_t uintVariables[] = {
 8001b50:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			eepromData[45],
 8001b54:	4b43      	ldr	r3, [pc, #268]	; (8001c64 <mergeData+0x248>)
 8001b56:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
	uint8_t uintVariables[] = {
 8001b5a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			eepromData[46],
 8001b5e:	4b41      	ldr	r3, [pc, #260]	; (8001c64 <mergeData+0x248>)
 8001b60:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
	uint8_t uintVariables[] = {
 8001b64:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			eepromData[47],
 8001b68:	4b3e      	ldr	r3, [pc, #248]	; (8001c64 <mergeData+0x248>)
 8001b6a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
	uint8_t uintVariables[] = {
 8001b6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001b72:	4b3d      	ldr	r3, [pc, #244]	; (8001c68 <mergeData+0x24c>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
			lcdBacklightSure
	};

	for (int i = 0; i < sizeof(uintVariables) / sizeof(uintVariables[0]); ++i) {
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	677b      	str	r3, [r7, #116]	; 0x74
 8001b7e:	e015      	b.n	8001bac <mergeData+0x190>
	    sprintf(temp, "%u", uintVariables[i]);
 8001b80:	1d3a      	adds	r2, r7, #4
 8001b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b84:	4413      	add	r3, r2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b8e:	4937      	ldr	r1, [pc, #220]	; (8001c6c <mergeData+0x250>)
 8001b90:	4618      	mov	r0, r3
 8001b92:	f004 fa4f 	bl	8006034 <siprintf>
	    strcat(combinedString, temp);
 8001b96:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001b9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b9e:	4611      	mov	r1, r2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f004 fa6f 	bl	8006084 <strcat>
	for (int i = 0; i < sizeof(uintVariables) / sizeof(uintVariables[0]); ++i) {
 8001ba6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ba8:	3301      	adds	r3, #1
 8001baa:	677b      	str	r3, [r7, #116]	; 0x74
 8001bac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bae:	2b2c      	cmp	r3, #44	; 0x2c
 8001bb0:	d9e6      	bls.n	8001b80 <mergeData+0x164>
	}

	char* result = malloc(strlen(combinedString) + 1);
 8001bb2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe fb34 	bl	8000224 <strlen>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f004 f983 	bl	8005ecc <malloc>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	673b      	str	r3, [r7, #112]	; 0x70
	strcpy(result, combinedString);
 8001bca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001bd2:	f004 faa3 	bl	800611c <strcpy>
	return result;
 8001bd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3778      	adds	r7, #120	; 0x78
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000b40 	.word	0x20000b40
 8001be4:	20000b34 	.word	0x20000b34
 8001be8:	20000b35 	.word	0x20000b35
 8001bec:	20000b36 	.word	0x20000b36
 8001bf0:	20000b37 	.word	0x20000b37
 8001bf4:	20000b3e 	.word	0x20000b3e
 8001bf8:	20000b38 	.word	0x20000b38
 8001bfc:	20000b39 	.word	0x20000b39
 8001c00:	20000b3d 	.word	0x20000b3d
 8001c04:	20000b3a 	.word	0x20000b3a
 8001c08:	20000b4a 	.word	0x20000b4a
 8001c0c:	20000b3b 	.word	0x20000b3b
 8001c10:	20000b4b 	.word	0x20000b4b
 8001c14:	20000b3c 	.word	0x20000b3c
 8001c18:	20000b4c 	.word	0x20000b4c
 8001c1c:	20000b3f 	.word	0x20000b3f
 8001c20:	20000b41 	.word	0x20000b41
 8001c24:	20000b42 	.word	0x20000b42
 8001c28:	20000b43 	.word	0x20000b43
 8001c2c:	20000b44 	.word	0x20000b44
 8001c30:	20000b45 	.word	0x20000b45
 8001c34:	20000b46 	.word	0x20000b46
 8001c38:	20000b47 	.word	0x20000b47
 8001c3c:	20000b48 	.word	0x20000b48
 8001c40:	20000b49 	.word	0x20000b49
 8001c44:	20000b4d 	.word	0x20000b4d
 8001c48:	20000b4e 	.word	0x20000b4e
 8001c4c:	20000b31 	.word	0x20000b31
 8001c50:	20000b32 	.word	0x20000b32
 8001c54:	20000911 	.word	0x20000911
 8001c58:	20000912 	.word	0x20000912
 8001c5c:	20000b33 	.word	0x20000b33
 8001c60:	20000b51 	.word	0x20000b51
 8001c64:	20000a88 	.word	0x20000a88
 8001c68:	20000910 	.word	0x20000910
 8001c6c:	08007600 	.word	0x08007600

08001c70 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { /*------timer kesmesinde islem yapmak iin */
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
	millis=millis+1;
 8001c78:	4b04      	ldr	r3, [pc, #16]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	4a03      	ldr	r2, [pc, #12]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001c80:	6013      	str	r3, [r2, #0]
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	20000b1c 	.word	0x20000b1c

08001c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c94:	f000 fc7c 	bl	8002590 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(500);
 8001c98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c9c:	f000 fcda 	bl	8002654 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ca0:	f000 f8ac 	bl	8001dfc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ca4:	f000 f9ce 	bl	8002044 <MX_GPIO_Init>
  MX_CAN_Init();
 8001ca8:	f000 f8ee 	bl	8001e88 <MX_CAN_Init>
  MX_I2C1_Init();
 8001cac:	f000 f920 	bl	8001ef0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001cb0:	f000 f94c 	bl	8001f4c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001cb4:	f000 f99c 	bl	8001ff0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001cb8:	2201      	movs	r2, #1
 8001cba:	2140      	movs	r1, #64	; 0x40
 8001cbc:	4844      	ldr	r0, [pc, #272]	; (8001dd0 <main+0x140>)
 8001cbe:	f001 fab0 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	2180      	movs	r1, #128	; 0x80
 8001cc6:	4842      	ldr	r0, [pc, #264]	; (8001dd0 <main+0x140>)
 8001cc8:	f001 faab 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001ccc:	200a      	movs	r0, #10
 8001cce:	f000 fcc1 	bl	8002654 <HAL_Delay>
  lcd_init();
 8001cd2:	f7fe fc97 	bl	8000604 <lcd_init>
  HAL_Delay(10);
 8001cd6:	200a      	movs	r0, #10
 8001cd8:	f000 fcbc 	bl	8002654 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim1);
 8001cdc:	483d      	ldr	r0, [pc, #244]	; (8001dd4 <main+0x144>)
 8001cde:	f002 ffab 	bl	8004c38 <HAL_TIM_Base_Start_IT>
  while(HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF);
 8001ce2:	bf00      	nop
 8001ce4:	483c      	ldr	r0, [pc, #240]	; (8001dd8 <main+0x148>)
 8001ce6:	f001 ff9c 	bl	8003c22 <HAL_I2C_GetError>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d0f9      	beq.n	8001ce4 <main+0x54>
  while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8001cf0:	bf00      	nop
 8001cf2:	4839      	ldr	r0, [pc, #228]	; (8001dd8 <main+0x148>)
 8001cf4:	f001 ff88 	bl	8003c08 <HAL_I2C_GetState>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b20      	cmp	r3, #32
 8001cfc:	d1f9      	bne.n	8001cf2 <main+0x62>

  HAL_GPIO_WritePin(motorOut_GPIO_Port, motorOut_Pin, GPIO_PIN_RESET);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d04:	4832      	ldr	r0, [pc, #200]	; (8001dd0 <main+0x140>)
 8001d06:	f001 fa8c 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(motorIkinciHizOut_GPIO_Port, motorIkinciHizOut_Pin, GPIO_PIN_RESET);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d10:	482f      	ldr	r0, [pc, #188]	; (8001dd0 <main+0x140>)
 8001d12:	f001 fa86 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(yukariValfOut_GPIO_Port, yukariValfOut_Pin, GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2104      	movs	r1, #4
 8001d1a:	482d      	ldr	r0, [pc, #180]	; (8001dd0 <main+0x140>)
 8001d1c:	f001 fa81 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(asagiValfOut_GPIO_Port, asagiValfOut_Pin, GPIO_PIN_RESET);
 8001d20:	2200      	movs	r2, #0
 8001d22:	2102      	movs	r1, #2
 8001d24:	482a      	ldr	r0, [pc, #168]	; (8001dd0 <main+0x140>)
 8001d26:	f001 fa7c 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(yavaslamaValfOut_GPIO_Port, yavaslamaValfOut_Pin, GPIO_PIN_RESET);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	4828      	ldr	r0, [pc, #160]	; (8001dd0 <main+0x140>)
 8001d30:	f001 fa77 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(devirmeYukariIleriOut_GPIO_Port, devirmeYukariIleriOut_Pin, GPIO_PIN_RESET);
 8001d34:	2200      	movs	r2, #0
 8001d36:	2120      	movs	r1, #32
 8001d38:	4828      	ldr	r0, [pc, #160]	; (8001ddc <main+0x14c>)
 8001d3a:	f001 fa72 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(devirmeAsagiGeriOut_GPIO_Port, devirmeAsagiGeriOut_Pin, GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2110      	movs	r1, #16
 8001d42:	4826      	ldr	r0, [pc, #152]	; (8001ddc <main+0x14c>)
 8001d44:	f001 fa6d 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(kapi1Out_GPIO_Port, kapi1Out_Pin, GPIO_PIN_RESET);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	2180      	movs	r1, #128	; 0x80
 8001d4c:	4824      	ldr	r0, [pc, #144]	; (8001de0 <main+0x150>)
 8001d4e:	f001 fa68 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(kapi2Out_GPIO_Port, kapi2Out_Pin, GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2140      	movs	r1, #64	; 0x40
 8001d56:	4822      	ldr	r0, [pc, #136]	; (8001de0 <main+0x150>)
 8001d58:	f001 fa63 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(tablaKapiOut_GPIO_Port, tablaKapiOut_Pin, GPIO_PIN_RESET);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	2120      	movs	r1, #32
 8001d60:	481f      	ldr	r0, [pc, #124]	; (8001de0 <main+0x150>)
 8001d62:	f001 fa5e 	bl	8003222 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(buzzerOut_GPIO_Port, buzzerOut_Pin, GPIO_PIN_RESET);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2110      	movs	r1, #16
 8001d6a:	481d      	ldr	r0, [pc, #116]	; (8001de0 <main+0x150>)
 8001d6c:	f001 fa59 	bl	8003222 <HAL_GPIO_WritePin>

  i2cTest();
 8001d70:	f7ff fda6 	bl	80018c0 <i2cTest>
  HAL_Delay(100);
 8001d74:	2064      	movs	r0, #100	; 0x64
 8001d76:	f000 fc6d 	bl	8002654 <HAL_Delay>
  lcd_print(1,1,"     RMK-V1     ");
 8001d7a:	4a1a      	ldr	r2, [pc, #104]	; (8001de4 <main+0x154>)
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	2001      	movs	r0, #1
 8001d80:	f7fe fc72 	bl	8000668 <lcd_print>
  lcd_print(2,1,"ONDTECH ESP CONT");
 8001d84:	4a18      	ldr	r2, [pc, #96]	; (8001de8 <main+0x158>)
 8001d86:	2101      	movs	r1, #1
 8001d88:	2002      	movs	r0, #2
 8001d8a:	f7fe fc6d 	bl	8000668 <lcd_print>
  HAL_Delay(1000);
 8001d8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d92:	f000 fc5f 	bl	8002654 <HAL_Delay>
  lcd_clear();
 8001d96:	f7fe fc93 	bl	80006c0 <lcd_clear>

  eepromKontrol(0);
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	f7ff fb14 	bl	80013c8 <eepromKontrol>
	  takeMachineID(0);
	  HAL_Delay(300);
	  idKontrol = checkMachineID(&huart1, machineID);
  }*/

  lcd_clear();
 8001da0:	f7fe fc8e 	bl	80006c0 <lcd_clear>
  HAL_Delay(200);
 8001da4:	20c8      	movs	r0, #200	; 0xc8
 8001da6:	f000 fc55 	bl	8002654 <HAL_Delay>

  backLightTimer = millis;
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <main+0x15c>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a10      	ldr	r2, [pc, #64]	; (8001df0 <main+0x160>)
 8001db0:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  lcd_print(1, 1, "ONDERGRUP");
 8001db2:	4a10      	ldr	r2, [pc, #64]	; (8001df4 <main+0x164>)
 8001db4:	2101      	movs	r1, #1
 8001db6:	2001      	movs	r0, #1
 8001db8:	f7fe fc56 	bl	8000668 <lcd_print>
	  slideText("qwertyuasf1234dghjvbxcz", 2, 2);
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	2102      	movs	r1, #2
 8001dc0:	480d      	ldr	r0, [pc, #52]	; (8001df8 <main+0x168>)
 8001dc2:	f7fe fcd7 	bl	8000774 <slideText>
	  lcd_clear_line(2);
 8001dc6:	2002      	movs	r0, #2
 8001dc8:	f7fe fc84 	bl	80006d4 <lcd_clear_line>
	  lcd_print(1, 1, "ONDERGRUP");
 8001dcc:	e7f1      	b.n	8001db2 <main+0x122>
 8001dce:	bf00      	nop
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	20000d08 	.word	0x20000d08
 8001dd8:	20000cb4 	.word	0x20000cb4
 8001ddc:	40011000 	.word	0x40011000
 8001de0:	40010800 	.word	0x40010800
 8001de4:	080076b8 	.word	0x080076b8
 8001de8:	080076cc 	.word	0x080076cc
 8001dec:	20000b1c 	.word	0x20000b1c
 8001df0:	20000b20 	.word	0x20000b20
 8001df4:	080076e0 	.word	0x080076e0
 8001df8:	080076ec 	.word	0x080076ec

08001dfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b090      	sub	sp, #64	; 0x40
 8001e00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e02:	f107 0318 	add.w	r3, r7, #24
 8001e06:	2228      	movs	r2, #40	; 0x28
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f004 f932 	bl	8006074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
 8001e1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e30:	2302      	movs	r3, #2
 8001e32:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e3a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e40:	f107 0318 	add.w	r3, r7, #24
 8001e44:	4618      	mov	r0, r3
 8001e46:	f002 fa97 	bl	8004378 <HAL_RCC_OscConfig>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001e50:	f000 f9a2 	bl	8002198 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e54:	230f      	movs	r3, #15
 8001e56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	2102      	movs	r1, #2
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f002 fd04 	bl	800487c <HAL_RCC_ClockConfig>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001e7a:	f000 f98d 	bl	8002198 <Error_Handler>
  }
}
 8001e7e:	bf00      	nop
 8001e80:	3740      	adds	r7, #64	; 0x40
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_Init 0 */
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */
  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001e8c:	4b16      	ldr	r3, [pc, #88]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001e8e:	4a17      	ldr	r2, [pc, #92]	; (8001eec <MX_CAN_Init+0x64>)
 8001e90:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001e94:	2210      	movs	r2, #16
 8001e96:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001e98:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001e9e:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001ea4:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001eb0:	4b0d      	ldr	r3, [pc, #52]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001ec2:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001ec8:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001ece:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001ed4:	4804      	ldr	r0, [pc, #16]	; (8001ee8 <MX_CAN_Init+0x60>)
 8001ed6:	f000 fbe1 	bl	800269c <HAL_CAN_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8001ee0:	f000 f95a 	bl	8002198 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  /* USER CODE END CAN_Init 2 */

}
 8001ee4:	bf00      	nop
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000c8c 	.word	0x20000c8c
 8001eec:	40006400 	.word	0x40006400

08001ef0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001ef6:	4a13      	ldr	r2, [pc, #76]	; (8001f44 <MX_I2C1_Init+0x54>)
 8001ef8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001efa:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001efc:	4a12      	ldr	r2, [pc, #72]	; (8001f48 <MX_I2C1_Init+0x58>)
 8001efe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f00:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f06:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f14:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f1a:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f20:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f2c:	4804      	ldr	r0, [pc, #16]	; (8001f40 <MX_I2C1_Init+0x50>)
 8001f2e:	f001 f991 	bl	8003254 <HAL_I2C_Init>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f38:	f000 f92e 	bl	8002198 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000cb4 	.word	0x20000cb4
 8001f44:	40005400 	.word	0x40005400
 8001f48:	00061a80 	.word	0x00061a80

08001f4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f52:	f107 0308 	add.w	r3, r7, #8
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	605a      	str	r2, [r3, #4]
 8001f5c:	609a      	str	r2, [r3, #8]
 8001f5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f60:	463b      	mov	r3, r7
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f68:	4b1f      	ldr	r3, [pc, #124]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f6a:	4a20      	ldr	r2, [pc, #128]	; (8001fec <MX_TIM1_Init+0xa0>)
 8001f6c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35999;
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f70:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8001f74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f76:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8001f7c:	4b1a      	ldr	r3, [pc, #104]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f7e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001f82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f90:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f96:	4814      	ldr	r0, [pc, #80]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001f98:	f002 fdfe 	bl	8004b98 <HAL_TIM_Base_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001fa2:	f000 f8f9 	bl	8002198 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001faa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fac:	f107 0308 	add.w	r3, r7, #8
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	480d      	ldr	r0, [pc, #52]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001fb4:	f002 ffa8 	bl	8004f08 <HAL_TIM_ConfigClockSource>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001fbe:	f000 f8eb 	bl	8002198 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fca:	463b      	mov	r3, r7
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4806      	ldr	r0, [pc, #24]	; (8001fe8 <MX_TIM1_Init+0x9c>)
 8001fd0:	f003 f996 	bl	8005300 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001fda:	f000 f8dd 	bl	8002198 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001fde:	bf00      	nop
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000d08 	.word	0x20000d08
 8001fec:	40012c00 	.word	0x40012c00

08001ff0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ff4:	4b11      	ldr	r3, [pc, #68]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8001ff6:	4a12      	ldr	r2, [pc, #72]	; (8002040 <MX_USART1_UART_Init+0x50>)
 8001ff8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8001ffc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002000:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <MX_USART1_UART_Init+0x4c>)
 800200a:	2200      	movs	r2, #0
 800200c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800200e:	4b0b      	ldr	r3, [pc, #44]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002014:	4b09      	ldr	r3, [pc, #36]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002016:	220c      	movs	r2, #12
 8002018:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201a:	4b08      	ldr	r3, [pc, #32]	; (800203c <MX_USART1_UART_Init+0x4c>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002020:	4b06      	ldr	r3, [pc, #24]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002022:	2200      	movs	r2, #0
 8002024:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002026:	4805      	ldr	r0, [pc, #20]	; (800203c <MX_USART1_UART_Init+0x4c>)
 8002028:	f003 f9e8 	bl	80053fc <HAL_UART_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002032:	f000 f8b1 	bl	8002198 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000d50 	.word	0x20000d50
 8002040:	40013800 	.word	0x40013800

08002044 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204a:	f107 0310 	add.w	r3, r7, #16
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002058:	4b4b      	ldr	r3, [pc, #300]	; (8002188 <MX_GPIO_Init+0x144>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4a4a      	ldr	r2, [pc, #296]	; (8002188 <MX_GPIO_Init+0x144>)
 800205e:	f043 0310 	orr.w	r3, r3, #16
 8002062:	6193      	str	r3, [r2, #24]
 8002064:	4b48      	ldr	r3, [pc, #288]	; (8002188 <MX_GPIO_Init+0x144>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	f003 0310 	and.w	r3, r3, #16
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002070:	4b45      	ldr	r3, [pc, #276]	; (8002188 <MX_GPIO_Init+0x144>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	4a44      	ldr	r2, [pc, #272]	; (8002188 <MX_GPIO_Init+0x144>)
 8002076:	f043 0320 	orr.w	r3, r3, #32
 800207a:	6193      	str	r3, [r2, #24]
 800207c:	4b42      	ldr	r3, [pc, #264]	; (8002188 <MX_GPIO_Init+0x144>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	f003 0320 	and.w	r3, r3, #32
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002088:	4b3f      	ldr	r3, [pc, #252]	; (8002188 <MX_GPIO_Init+0x144>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	4a3e      	ldr	r2, [pc, #248]	; (8002188 <MX_GPIO_Init+0x144>)
 800208e:	f043 0304 	orr.w	r3, r3, #4
 8002092:	6193      	str	r3, [r2, #24]
 8002094:	4b3c      	ldr	r3, [pc, #240]	; (8002188 <MX_GPIO_Init+0x144>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	607b      	str	r3, [r7, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a0:	4b39      	ldr	r3, [pc, #228]	; (8002188 <MX_GPIO_Init+0x144>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	4a38      	ldr	r2, [pc, #224]	; (8002188 <MX_GPIO_Init+0x144>)
 80020a6:	f043 0308 	orr.w	r3, r3, #8
 80020aa:	6193      	str	r3, [r2, #24]
 80020ac:	4b36      	ldr	r3, [pc, #216]	; (8002188 <MX_GPIO_Init+0x144>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	f003 0308 	and.w	r3, r3, #8
 80020b4:	603b      	str	r3, [r7, #0]
 80020b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, buzzerOut_Pin|tablaKapiOut_Pin|kapi2Out_Pin|kapi1Out_Pin, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	21f0      	movs	r1, #240	; 0xf0
 80020bc:	4833      	ldr	r0, [pc, #204]	; (800218c <MX_GPIO_Init+0x148>)
 80020be:	f001 f8b0 	bl	8003222 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, devirmeAsagiGeriOut_Pin|devirmeYukariIleriOut_Pin|cycleLed_Pin, GPIO_PIN_RESET);
 80020c2:	2200      	movs	r2, #0
 80020c4:	f241 0130 	movw	r1, #4144	; 0x1030
 80020c8:	4831      	ldr	r0, [pc, #196]	; (8002190 <MX_GPIO_Init+0x14c>)
 80020ca:	f001 f8aa 	bl	8003222 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, yavaslamaValfOut_Pin|asagiValfOut_Pin|yukariValfOut_Pin|motorIkinciHizOut_Pin
 80020ce:	2200      	movs	r2, #0
 80020d0:	f640 4107 	movw	r1, #3079	; 0xc07
 80020d4:	482f      	ldr	r0, [pc, #188]	; (8002194 <MX_GPIO_Init+0x150>)
 80020d6:	f001 f8a4 	bl	8003222 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : yukariYavaslamaLimitIn_Pin yavaslamaLimitIn_Pin basincSalteriIn_Pin emniyetCercevesiIn_Pin
                           ustLimitIn_Pin altLimitIn_Pin butonGeriIn_Pin devAsagiStartIn_Pin
                           kapi1AcButonIn_Pin kapi2AcButonIn_Pin kapiTablaAcButonIn_Pin devirmeYukariLimitIn_Pin
                           devirmeAsagiLimitIn_Pin */
  GPIO_InitStruct.Pin = yukariYavaslamaLimitIn_Pin|yavaslamaLimitIn_Pin|basincSalteriIn_Pin|emniyetCercevesiIn_Pin
 80020da:	f64e 73cf 	movw	r3, #61391	; 0xefcf
 80020de:	613b      	str	r3, [r7, #16]
                          |ustLimitIn_Pin|altLimitIn_Pin|butonGeriIn_Pin|devAsagiStartIn_Pin
                          |kapi1AcButonIn_Pin|kapi2AcButonIn_Pin|kapiTablaAcButonIn_Pin|devirmeYukariLimitIn_Pin
                          |devirmeAsagiLimitIn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e8:	f107 0310 	add.w	r3, r7, #16
 80020ec:	4619      	mov	r1, r3
 80020ee:	4828      	ldr	r0, [pc, #160]	; (8002190 <MX_GPIO_Init+0x14c>)
 80020f0:	f000 fe20 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : butonIleriIn_Pin butonYukariIn_Pin butonAsagiIn_Pin butonEnterIn_Pin
                           tablaKapiSiviciIn_Pin kapiSiviciIn_Pin */
  GPIO_InitStruct.Pin = butonIleriIn_Pin|butonYukariIn_Pin|butonAsagiIn_Pin|butonEnterIn_Pin
 80020f4:	f248 130f 	movw	r3, #33039	; 0x810f
 80020f8:	613b      	str	r3, [r7, #16]
                          |tablaKapiSiviciIn_Pin|kapiSiviciIn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002102:	f107 0310 	add.w	r3, r7, #16
 8002106:	4619      	mov	r1, r3
 8002108:	4820      	ldr	r0, [pc, #128]	; (800218c <MX_GPIO_Init+0x148>)
 800210a:	f000 fe13 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : buzzerOut_Pin tablaKapiOut_Pin kapi2Out_Pin kapi1Out_Pin */
  GPIO_InitStruct.Pin = buzzerOut_Pin|tablaKapiOut_Pin|kapi2Out_Pin|kapi1Out_Pin;
 800210e:	23f0      	movs	r3, #240	; 0xf0
 8002110:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002112:	2301      	movs	r3, #1
 8002114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211a:	2302      	movs	r3, #2
 800211c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211e:	f107 0310 	add.w	r3, r7, #16
 8002122:	4619      	mov	r1, r3
 8002124:	4819      	ldr	r0, [pc, #100]	; (800218c <MX_GPIO_Init+0x148>)
 8002126:	f000 fe05 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : devirmeAsagiGeriOut_Pin devirmeYukariIleriOut_Pin cycleLed_Pin */
  GPIO_InitStruct.Pin = devirmeAsagiGeriOut_Pin|devirmeYukariIleriOut_Pin|cycleLed_Pin;
 800212a:	f241 0330 	movw	r3, #4144	; 0x1030
 800212e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002130:	2301      	movs	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002138:	2302      	movs	r3, #2
 800213a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213c:	f107 0310 	add.w	r3, r7, #16
 8002140:	4619      	mov	r1, r3
 8002142:	4813      	ldr	r0, [pc, #76]	; (8002190 <MX_GPIO_Init+0x14c>)
 8002144:	f000 fdf6 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : yavaslamaValfOut_Pin asagiValfOut_Pin yukariValfOut_Pin motorIkinciHizOut_Pin
                           motorOut_Pin */
  GPIO_InitStruct.Pin = yavaslamaValfOut_Pin|asagiValfOut_Pin|yukariValfOut_Pin|motorIkinciHizOut_Pin
 8002148:	f640 4307 	movw	r3, #3079	; 0xc07
 800214c:	613b      	str	r3, [r7, #16]
                          |motorOut_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214e:	2301      	movs	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002156:	2302      	movs	r3, #2
 8002158:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215a:	f107 0310 	add.w	r3, r7, #16
 800215e:	4619      	mov	r1, r3
 8002160:	480c      	ldr	r0, [pc, #48]	; (8002194 <MX_GPIO_Init+0x150>)
 8002162:	f000 fde7 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : acilStop1In_Pin yukariStartIn_Pin asagiStartIn_Pin devYukariStartIn_Pin */
  GPIO_InitStruct.Pin = acilStop1In_Pin|yukariStartIn_Pin|asagiStartIn_Pin|devYukariStartIn_Pin;
 8002166:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800216a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	4619      	mov	r1, r3
 800217a:	4806      	ldr	r0, [pc, #24]	; (8002194 <MX_GPIO_Init+0x150>)
 800217c:	f000 fdda 	bl	8002d34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002180:	bf00      	nop
 8002182:	3720      	adds	r7, #32
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	40010800 	.word	0x40010800
 8002190:	40011000 	.word	0x40011000
 8002194:	40010c00 	.word	0x40010c00

08002198 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800219c:	bf00      	nop
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_MspInit+0x5c>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	4a14      	ldr	r2, [pc, #80]	; (8002200 <HAL_MspInit+0x5c>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6193      	str	r3, [r2, #24]
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_MspInit+0x5c>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <HAL_MspInit+0x5c>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	4a0e      	ldr	r2, [pc, #56]	; (8002200 <HAL_MspInit+0x5c>)
 80021c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021cc:	61d3      	str	r3, [r2, #28]
 80021ce:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <HAL_MspInit+0x5c>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <HAL_MspInit+0x60>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	4a04      	ldr	r2, [pc, #16]	; (8002204 <HAL_MspInit+0x60>)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f6:	bf00      	nop
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	40021000 	.word	0x40021000
 8002204:	40010000 	.word	0x40010000

08002208 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0310 	add.w	r3, r7, #16
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a1c      	ldr	r2, [pc, #112]	; (8002294 <HAL_CAN_MspInit+0x8c>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d131      	bne.n	800228c <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002228:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <HAL_CAN_MspInit+0x90>)
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	4a1a      	ldr	r2, [pc, #104]	; (8002298 <HAL_CAN_MspInit+0x90>)
 800222e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002232:	61d3      	str	r3, [r2, #28]
 8002234:	4b18      	ldr	r3, [pc, #96]	; (8002298 <HAL_CAN_MspInit+0x90>)
 8002236:	69db      	ldr	r3, [r3, #28]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002240:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_CAN_MspInit+0x90>)
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	4a14      	ldr	r2, [pc, #80]	; (8002298 <HAL_CAN_MspInit+0x90>)
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	6193      	str	r3, [r2, #24]
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <HAL_CAN_MspInit+0x90>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002258:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800225c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	f107 0310 	add.w	r3, r7, #16
 800226a:	4619      	mov	r1, r3
 800226c:	480b      	ldr	r0, [pc, #44]	; (800229c <HAL_CAN_MspInit+0x94>)
 800226e:	f000 fd61 	bl	8002d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002272:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002276:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002278:	2302      	movs	r3, #2
 800227a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002280:	f107 0310 	add.w	r3, r7, #16
 8002284:	4619      	mov	r1, r3
 8002286:	4805      	ldr	r0, [pc, #20]	; (800229c <HAL_CAN_MspInit+0x94>)
 8002288:	f000 fd54 	bl	8002d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800228c:	bf00      	nop
 800228e:	3720      	adds	r7, #32
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40006400 	.word	0x40006400
 8002298:	40021000 	.word	0x40021000
 800229c:	40010800 	.word	0x40010800

080022a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 0310 	add.w	r3, r7, #16
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a15      	ldr	r2, [pc, #84]	; (8002310 <HAL_I2C_MspInit+0x70>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d123      	bne.n	8002308 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c0:	4b14      	ldr	r3, [pc, #80]	; (8002314 <HAL_I2C_MspInit+0x74>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	4a13      	ldr	r2, [pc, #76]	; (8002314 <HAL_I2C_MspInit+0x74>)
 80022c6:	f043 0308 	orr.w	r3, r3, #8
 80022ca:	6193      	str	r3, [r2, #24]
 80022cc:	4b11      	ldr	r3, [pc, #68]	; (8002314 <HAL_I2C_MspInit+0x74>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	f003 0308 	and.w	r3, r3, #8
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022d8:	23c0      	movs	r3, #192	; 0xc0
 80022da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022dc:	2312      	movs	r3, #18
 80022de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022e0:	2303      	movs	r3, #3
 80022e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	4619      	mov	r1, r3
 80022ea:	480b      	ldr	r0, [pc, #44]	; (8002318 <HAL_I2C_MspInit+0x78>)
 80022ec:	f000 fd22 	bl	8002d34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022f0:	4b08      	ldr	r3, [pc, #32]	; (8002314 <HAL_I2C_MspInit+0x74>)
 80022f2:	69db      	ldr	r3, [r3, #28]
 80022f4:	4a07      	ldr	r2, [pc, #28]	; (8002314 <HAL_I2C_MspInit+0x74>)
 80022f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022fa:	61d3      	str	r3, [r2, #28]
 80022fc:	4b05      	ldr	r3, [pc, #20]	; (8002314 <HAL_I2C_MspInit+0x74>)
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002308:	bf00      	nop
 800230a:	3720      	adds	r7, #32
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40005400 	.word	0x40005400
 8002314:	40021000 	.word	0x40021000
 8002318:	40010c00 	.word	0x40010c00

0800231c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a0a      	ldr	r2, [pc, #40]	; (8002354 <HAL_I2C_MspDeInit+0x38>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d10d      	bne.n	800234a <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800232e:	4b0a      	ldr	r3, [pc, #40]	; (8002358 <HAL_I2C_MspDeInit+0x3c>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	4a09      	ldr	r2, [pc, #36]	; (8002358 <HAL_I2C_MspDeInit+0x3c>)
 8002334:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002338:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800233a:	2140      	movs	r1, #64	; 0x40
 800233c:	4807      	ldr	r0, [pc, #28]	; (800235c <HAL_I2C_MspDeInit+0x40>)
 800233e:	f000 fe8d 	bl	800305c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002342:	2180      	movs	r1, #128	; 0x80
 8002344:	4805      	ldr	r0, [pc, #20]	; (800235c <HAL_I2C_MspDeInit+0x40>)
 8002346:	f000 fe89 	bl	800305c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40005400 	.word	0x40005400
 8002358:	40021000 	.word	0x40021000
 800235c:	40010c00 	.word	0x40010c00

08002360 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a0d      	ldr	r2, [pc, #52]	; (80023a4 <HAL_TIM_Base_MspInit+0x44>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d113      	bne.n	800239a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_TIM_Base_MspInit+0x48>)
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	4a0c      	ldr	r2, [pc, #48]	; (80023a8 <HAL_TIM_Base_MspInit+0x48>)
 8002378:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800237c:	6193      	str	r3, [r2, #24]
 800237e:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <HAL_TIM_Base_MspInit+0x48>)
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800238a:	2200      	movs	r2, #0
 800238c:	2100      	movs	r1, #0
 800238e:	2019      	movs	r0, #25
 8002390:	f000 fb57 	bl	8002a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002394:	2019      	movs	r0, #25
 8002396:	f000 fb70 	bl	8002a7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40012c00 	.word	0x40012c00
 80023a8:	40021000 	.word	0x40021000

080023ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 0310 	add.w	r3, r7, #16
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a20      	ldr	r2, [pc, #128]	; (8002448 <HAL_UART_MspInit+0x9c>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d139      	bne.n	8002440 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023cc:	4b1f      	ldr	r3, [pc, #124]	; (800244c <HAL_UART_MspInit+0xa0>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	4a1e      	ldr	r2, [pc, #120]	; (800244c <HAL_UART_MspInit+0xa0>)
 80023d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023d6:	6193      	str	r3, [r2, #24]
 80023d8:	4b1c      	ldr	r3, [pc, #112]	; (800244c <HAL_UART_MspInit+0xa0>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e4:	4b19      	ldr	r3, [pc, #100]	; (800244c <HAL_UART_MspInit+0xa0>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	4a18      	ldr	r2, [pc, #96]	; (800244c <HAL_UART_MspInit+0xa0>)
 80023ea:	f043 0304 	orr.w	r3, r3, #4
 80023ee:	6193      	str	r3, [r2, #24]
 80023f0:	4b16      	ldr	r3, [pc, #88]	; (800244c <HAL_UART_MspInit+0xa0>)
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002400:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002402:	2302      	movs	r3, #2
 8002404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002406:	2303      	movs	r3, #3
 8002408:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240a:	f107 0310 	add.w	r3, r7, #16
 800240e:	4619      	mov	r1, r3
 8002410:	480f      	ldr	r0, [pc, #60]	; (8002450 <HAL_UART_MspInit+0xa4>)
 8002412:	f000 fc8f 	bl	8002d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002416:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800241a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	4619      	mov	r1, r3
 800242a:	4809      	ldr	r0, [pc, #36]	; (8002450 <HAL_UART_MspInit+0xa4>)
 800242c:	f000 fc82 	bl	8002d34 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	2100      	movs	r1, #0
 8002434:	2025      	movs	r0, #37	; 0x25
 8002436:	f000 fb04 	bl	8002a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800243a:	2025      	movs	r0, #37	; 0x25
 800243c:	f000 fb1d 	bl	8002a7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002440:	bf00      	nop
 8002442:	3720      	adds	r7, #32
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40013800 	.word	0x40013800
 800244c:	40021000 	.word	0x40021000
 8002450:	40010800 	.word	0x40010800

08002454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002458:	e7fe      	b.n	8002458 <NMI_Handler+0x4>

0800245a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800245a:	b480      	push	{r7}
 800245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800245e:	e7fe      	b.n	800245e <HardFault_Handler+0x4>

08002460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002464:	e7fe      	b.n	8002464 <MemManage_Handler+0x4>

08002466 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002466:	b480      	push	{r7}
 8002468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800246a:	e7fe      	b.n	800246a <BusFault_Handler+0x4>

0800246c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002470:	e7fe      	b.n	8002470 <UsageFault_Handler+0x4>

08002472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002472:	b480      	push	{r7}
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr

0800247e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800247e:	b480      	push	{r7}
 8002480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr

0800248a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800248a:	b480      	push	{r7}
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr

08002496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800249a:	f000 f8bf 	bl	800261c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <TIM1_UP_IRQHandler+0x10>)
 80024aa:	f002 fc25 	bl	8004cf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000d08 	.word	0x20000d08

080024b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024bc:	4802      	ldr	r0, [pc, #8]	; (80024c8 <USART1_IRQHandler+0x10>)
 80024be:	f003 f823 	bl	8005508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000d50 	.word	0x20000d50

080024cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d4:	4a14      	ldr	r2, [pc, #80]	; (8002528 <_sbrk+0x5c>)
 80024d6:	4b15      	ldr	r3, [pc, #84]	; (800252c <_sbrk+0x60>)
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e0:	4b13      	ldr	r3, [pc, #76]	; (8002530 <_sbrk+0x64>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d102      	bne.n	80024ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <_sbrk+0x64>)
 80024ea:	4a12      	ldr	r2, [pc, #72]	; (8002534 <_sbrk+0x68>)
 80024ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <_sbrk+0x64>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d207      	bcs.n	800250c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024fc:	f003 fde2 	bl	80060c4 <__errno>
 8002500:	4603      	mov	r3, r0
 8002502:	220c      	movs	r2, #12
 8002504:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002506:	f04f 33ff 	mov.w	r3, #4294967295
 800250a:	e009      	b.n	8002520 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <_sbrk+0x64>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002512:	4b07      	ldr	r3, [pc, #28]	; (8002530 <_sbrk+0x64>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4413      	add	r3, r2
 800251a:	4a05      	ldr	r2, [pc, #20]	; (8002530 <_sbrk+0x64>)
 800251c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800251e:	68fb      	ldr	r3, [r7, #12]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3718      	adds	r7, #24
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	2000c000 	.word	0x2000c000
 800252c:	00000400 	.word	0x00000400
 8002530:	20000d98 	.word	0x20000d98
 8002534:	20000ee8 	.word	0x20000ee8

08002538 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002544:	480c      	ldr	r0, [pc, #48]	; (8002578 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002546:	490d      	ldr	r1, [pc, #52]	; (800257c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002548:	4a0d      	ldr	r2, [pc, #52]	; (8002580 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800254a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800254c:	e002      	b.n	8002554 <LoopCopyDataInit>

0800254e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800254e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002552:	3304      	adds	r3, #4

08002554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002558:	d3f9      	bcc.n	800254e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800255a:	4a0a      	ldr	r2, [pc, #40]	; (8002584 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800255c:	4c0a      	ldr	r4, [pc, #40]	; (8002588 <LoopFillZerobss+0x22>)
  movs r3, #0
 800255e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002560:	e001      	b.n	8002566 <LoopFillZerobss>

08002562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002564:	3204      	adds	r2, #4

08002566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002568:	d3fb      	bcc.n	8002562 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800256a:	f7ff ffe5 	bl	8002538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800256e:	f003 fdaf 	bl	80060d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002572:	f7ff fb8d 	bl	8001c90 <main>
  bx lr
 8002576:	4770      	bx	lr
  ldr r0, =_sdata
 8002578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800257c:	20000970 	.word	0x20000970
  ldr r2, =_sidata
 8002580:	0800776c 	.word	0x0800776c
  ldr r2, =_sbss
 8002584:	20000970 	.word	0x20000970
  ldr r4, =_ebss
 8002588:	20000ee8 	.word	0x20000ee8

0800258c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800258c:	e7fe      	b.n	800258c <ADC1_2_IRQHandler>
	...

08002590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002594:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <HAL_Init+0x28>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a07      	ldr	r2, [pc, #28]	; (80025b8 <HAL_Init+0x28>)
 800259a:	f043 0310 	orr.w	r3, r3, #16
 800259e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025a0:	2003      	movs	r0, #3
 80025a2:	f000 fa43 	bl	8002a2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025a6:	200f      	movs	r0, #15
 80025a8:	f000 f808 	bl	80025bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025ac:	f7ff fdfa 	bl	80021a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40022000 	.word	0x40022000

080025bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025c4:	4b12      	ldr	r3, [pc, #72]	; (8002610 <HAL_InitTick+0x54>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b12      	ldr	r3, [pc, #72]	; (8002614 <HAL_InitTick+0x58>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	4619      	mov	r1, r3
 80025ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 fa5b 	bl	8002a96 <HAL_SYSTICK_Config>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e00e      	b.n	8002608 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2b0f      	cmp	r3, #15
 80025ee:	d80a      	bhi.n	8002606 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f0:	2200      	movs	r2, #0
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295
 80025f8:	f000 fa23 	bl	8002a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025fc:	4a06      	ldr	r2, [pc, #24]	; (8002618 <HAL_InitTick+0x5c>)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	e000      	b.n	8002608 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
}
 8002608:	4618      	mov	r0, r3
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20000914 	.word	0x20000914
 8002614:	2000091c 	.word	0x2000091c
 8002618:	20000918 	.word	0x20000918

0800261c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002620:	4b05      	ldr	r3, [pc, #20]	; (8002638 <HAL_IncTick+0x1c>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	461a      	mov	r2, r3
 8002626:	4b05      	ldr	r3, [pc, #20]	; (800263c <HAL_IncTick+0x20>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4413      	add	r3, r2
 800262c:	4a03      	ldr	r2, [pc, #12]	; (800263c <HAL_IncTick+0x20>)
 800262e:	6013      	str	r3, [r2, #0]
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	2000091c 	.word	0x2000091c
 800263c:	20000d9c 	.word	0x20000d9c

08002640 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return uwTick;
 8002644:	4b02      	ldr	r3, [pc, #8]	; (8002650 <HAL_GetTick+0x10>)
 8002646:	681b      	ldr	r3, [r3, #0]
}
 8002648:	4618      	mov	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	20000d9c 	.word	0x20000d9c

08002654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800265c:	f7ff fff0 	bl	8002640 <HAL_GetTick>
 8002660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800266c:	d005      	beq.n	800267a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800266e:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <HAL_Delay+0x44>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	461a      	mov	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4413      	add	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800267a:	bf00      	nop
 800267c:	f7ff ffe0 	bl	8002640 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	429a      	cmp	r2, r3
 800268a:	d8f7      	bhi.n	800267c <HAL_Delay+0x28>
  {
  }
}
 800268c:	bf00      	nop
 800268e:	bf00      	nop
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000091c 	.word	0x2000091c

0800269c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e0ed      	b.n	800288a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d102      	bne.n	80026c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff fda4 	bl	8002208 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0201 	orr.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026d0:	f7ff ffb6 	bl	8002640 <HAL_GetTick>
 80026d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80026d6:	e012      	b.n	80026fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026d8:	f7ff ffb2 	bl	8002640 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b0a      	cmp	r3, #10
 80026e4:	d90b      	bls.n	80026fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2205      	movs	r2, #5
 80026f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e0c5      	b.n	800288a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0e5      	beq.n	80026d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0202 	bic.w	r2, r2, #2
 800271a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800271c:	f7ff ff90 	bl	8002640 <HAL_GetTick>
 8002720:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002722:	e012      	b.n	800274a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002724:	f7ff ff8c 	bl	8002640 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b0a      	cmp	r3, #10
 8002730:	d90b      	bls.n	800274a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2205      	movs	r2, #5
 8002742:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e09f      	b.n	800288a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1e5      	bne.n	8002724 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7e1b      	ldrb	r3, [r3, #24]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d108      	bne.n	8002772 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	e007      	b.n	8002782 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002780:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	7e5b      	ldrb	r3, [r3, #25]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d108      	bne.n	800279c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	e007      	b.n	80027ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	7e9b      	ldrb	r3, [r3, #26]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d108      	bne.n	80027c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f042 0220 	orr.w	r2, r2, #32
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e007      	b.n	80027d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0220 	bic.w	r2, r2, #32
 80027d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	7edb      	ldrb	r3, [r3, #27]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d108      	bne.n	80027f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0210 	bic.w	r2, r2, #16
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	e007      	b.n	8002800 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0210 	orr.w	r2, r2, #16
 80027fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	7f1b      	ldrb	r3, [r3, #28]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d108      	bne.n	800281a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f042 0208 	orr.w	r2, r2, #8
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	e007      	b.n	800282a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0208 	bic.w	r2, r2, #8
 8002828:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	7f5b      	ldrb	r3, [r3, #29]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d108      	bne.n	8002844 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 0204 	orr.w	r2, r2, #4
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	e007      	b.n	8002854 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 0204 	bic.w	r2, r2, #4
 8002852:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	431a      	orrs	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	ea42 0103 	orr.w	r1, r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	1e5a      	subs	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a4:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <__NVIC_SetPriorityGrouping+0x44>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028b0:	4013      	ands	r3, r2
 80028b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028c6:	4a04      	ldr	r2, [pc, #16]	; (80028d8 <__NVIC_SetPriorityGrouping+0x44>)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	60d3      	str	r3, [r2, #12]
}
 80028cc:	bf00      	nop
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028e0:	4b04      	ldr	r3, [pc, #16]	; (80028f4 <__NVIC_GetPriorityGrouping+0x18>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	0a1b      	lsrs	r3, r3, #8
 80028e6:	f003 0307 	and.w	r3, r3, #7
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002906:	2b00      	cmp	r3, #0
 8002908:	db0b      	blt.n	8002922 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	f003 021f 	and.w	r2, r3, #31
 8002910:	4906      	ldr	r1, [pc, #24]	; (800292c <__NVIC_EnableIRQ+0x34>)
 8002912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	2001      	movs	r0, #1
 800291a:	fa00 f202 	lsl.w	r2, r0, r2
 800291e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr
 800292c:	e000e100 	.word	0xe000e100

08002930 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	6039      	str	r1, [r7, #0]
 800293a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800293c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002940:	2b00      	cmp	r3, #0
 8002942:	db0a      	blt.n	800295a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	b2da      	uxtb	r2, r3
 8002948:	490c      	ldr	r1, [pc, #48]	; (800297c <__NVIC_SetPriority+0x4c>)
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	0112      	lsls	r2, r2, #4
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	440b      	add	r3, r1
 8002954:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002958:	e00a      	b.n	8002970 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	b2da      	uxtb	r2, r3
 800295e:	4908      	ldr	r1, [pc, #32]	; (8002980 <__NVIC_SetPriority+0x50>)
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	3b04      	subs	r3, #4
 8002968:	0112      	lsls	r2, r2, #4
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	440b      	add	r3, r1
 800296e:	761a      	strb	r2, [r3, #24]
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000e100 	.word	0xe000e100
 8002980:	e000ed00 	.word	0xe000ed00

08002984 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002984:	b480      	push	{r7}
 8002986:	b089      	sub	sp, #36	; 0x24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f1c3 0307 	rsb	r3, r3, #7
 800299e:	2b04      	cmp	r3, #4
 80029a0:	bf28      	it	cs
 80029a2:	2304      	movcs	r3, #4
 80029a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3304      	adds	r3, #4
 80029aa:	2b06      	cmp	r3, #6
 80029ac:	d902      	bls.n	80029b4 <NVIC_EncodePriority+0x30>
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	3b03      	subs	r3, #3
 80029b2:	e000      	b.n	80029b6 <NVIC_EncodePriority+0x32>
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b8:	f04f 32ff 	mov.w	r2, #4294967295
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43da      	mvns	r2, r3
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	401a      	ands	r2, r3
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029cc:	f04f 31ff 	mov.w	r1, #4294967295
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	fa01 f303 	lsl.w	r3, r1, r3
 80029d6:	43d9      	mvns	r1, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029dc:	4313      	orrs	r3, r2
         );
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3724      	adds	r7, #36	; 0x24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029f8:	d301      	bcc.n	80029fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029fa:	2301      	movs	r3, #1
 80029fc:	e00f      	b.n	8002a1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029fe:	4a0a      	ldr	r2, [pc, #40]	; (8002a28 <SysTick_Config+0x40>)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a06:	210f      	movs	r1, #15
 8002a08:	f04f 30ff 	mov.w	r0, #4294967295
 8002a0c:	f7ff ff90 	bl	8002930 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a10:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <SysTick_Config+0x40>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a16:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <SysTick_Config+0x40>)
 8002a18:	2207      	movs	r2, #7
 8002a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	e000e010 	.word	0xe000e010

08002a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff ff2d 	bl	8002894 <__NVIC_SetPriorityGrouping>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b086      	sub	sp, #24
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	4603      	mov	r3, r0
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
 8002a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a54:	f7ff ff42 	bl	80028dc <__NVIC_GetPriorityGrouping>
 8002a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	68b9      	ldr	r1, [r7, #8]
 8002a5e:	6978      	ldr	r0, [r7, #20]
 8002a60:	f7ff ff90 	bl	8002984 <NVIC_EncodePriority>
 8002a64:	4602      	mov	r2, r0
 8002a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff5f 	bl	8002930 <__NVIC_SetPriority>
}
 8002a72:	bf00      	nop
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	4603      	mov	r3, r0
 8002a82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff35 	bl	80028f8 <__NVIC_EnableIRQ>
}
 8002a8e:	bf00      	nop
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ffa2 	bl	80029e8 <SysTick_Config>
 8002aa4:	4603      	mov	r3, r0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b085      	sub	sp, #20
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d008      	beq.n	8002ad8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2204      	movs	r2, #4
 8002aca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e020      	b.n	8002b1a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 020e 	bic.w	r2, r2, #14
 8002ae6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0201 	bic.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b00:	2101      	movs	r1, #1
 8002b02:	fa01 f202 	lsl.w	r2, r1, r2
 8002b06:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr

08002b24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d005      	beq.n	8002b48 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2204      	movs	r2, #4
 8002b40:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	73fb      	strb	r3, [r7, #15]
 8002b46:	e0d6      	b.n	8002cf6 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 020e 	bic.w	r2, r2, #14
 8002b56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0201 	bic.w	r2, r2, #1
 8002b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	4b64      	ldr	r3, [pc, #400]	; (8002d00 <HAL_DMA_Abort_IT+0x1dc>)
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d958      	bls.n	8002c26 <HAL_DMA_Abort_IT+0x102>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a62      	ldr	r2, [pc, #392]	; (8002d04 <HAL_DMA_Abort_IT+0x1e0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d04f      	beq.n	8002c1e <HAL_DMA_Abort_IT+0xfa>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a61      	ldr	r2, [pc, #388]	; (8002d08 <HAL_DMA_Abort_IT+0x1e4>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d048      	beq.n	8002c1a <HAL_DMA_Abort_IT+0xf6>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a5f      	ldr	r2, [pc, #380]	; (8002d0c <HAL_DMA_Abort_IT+0x1e8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d040      	beq.n	8002c14 <HAL_DMA_Abort_IT+0xf0>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a5e      	ldr	r2, [pc, #376]	; (8002d10 <HAL_DMA_Abort_IT+0x1ec>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d038      	beq.n	8002c0e <HAL_DMA_Abort_IT+0xea>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a5c      	ldr	r2, [pc, #368]	; (8002d14 <HAL_DMA_Abort_IT+0x1f0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d030      	beq.n	8002c08 <HAL_DMA_Abort_IT+0xe4>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a5b      	ldr	r2, [pc, #364]	; (8002d18 <HAL_DMA_Abort_IT+0x1f4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d028      	beq.n	8002c02 <HAL_DMA_Abort_IT+0xde>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a52      	ldr	r2, [pc, #328]	; (8002d00 <HAL_DMA_Abort_IT+0x1dc>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d020      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xd8>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a57      	ldr	r2, [pc, #348]	; (8002d1c <HAL_DMA_Abort_IT+0x1f8>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d019      	beq.n	8002bf8 <HAL_DMA_Abort_IT+0xd4>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a55      	ldr	r2, [pc, #340]	; (8002d20 <HAL_DMA_Abort_IT+0x1fc>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d012      	beq.n	8002bf4 <HAL_DMA_Abort_IT+0xd0>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a54      	ldr	r2, [pc, #336]	; (8002d24 <HAL_DMA_Abort_IT+0x200>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d00a      	beq.n	8002bee <HAL_DMA_Abort_IT+0xca>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a52      	ldr	r2, [pc, #328]	; (8002d28 <HAL_DMA_Abort_IT+0x204>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d102      	bne.n	8002be8 <HAL_DMA_Abort_IT+0xc4>
 8002be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002be6:	e01b      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002be8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bec:	e018      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002bee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bf2:	e015      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002bf4:	2310      	movs	r3, #16
 8002bf6:	e013      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e011      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002bfc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c00:	e00e      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002c02:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c06:	e00b      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002c08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c0c:	e008      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002c0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c12:	e005      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c18:	e002      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002c1a:	2310      	movs	r3, #16
 8002c1c:	e000      	b.n	8002c20 <HAL_DMA_Abort_IT+0xfc>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	4a42      	ldr	r2, [pc, #264]	; (8002d2c <HAL_DMA_Abort_IT+0x208>)
 8002c22:	6053      	str	r3, [r2, #4]
 8002c24:	e057      	b.n	8002cd6 <HAL_DMA_Abort_IT+0x1b2>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a36      	ldr	r2, [pc, #216]	; (8002d04 <HAL_DMA_Abort_IT+0x1e0>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d04f      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0x1ac>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a34      	ldr	r2, [pc, #208]	; (8002d08 <HAL_DMA_Abort_IT+0x1e4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d048      	beq.n	8002ccc <HAL_DMA_Abort_IT+0x1a8>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a33      	ldr	r2, [pc, #204]	; (8002d0c <HAL_DMA_Abort_IT+0x1e8>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d040      	beq.n	8002cc6 <HAL_DMA_Abort_IT+0x1a2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a31      	ldr	r2, [pc, #196]	; (8002d10 <HAL_DMA_Abort_IT+0x1ec>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d038      	beq.n	8002cc0 <HAL_DMA_Abort_IT+0x19c>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a30      	ldr	r2, [pc, #192]	; (8002d14 <HAL_DMA_Abort_IT+0x1f0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d030      	beq.n	8002cba <HAL_DMA_Abort_IT+0x196>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a2e      	ldr	r2, [pc, #184]	; (8002d18 <HAL_DMA_Abort_IT+0x1f4>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d028      	beq.n	8002cb4 <HAL_DMA_Abort_IT+0x190>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a26      	ldr	r2, [pc, #152]	; (8002d00 <HAL_DMA_Abort_IT+0x1dc>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d020      	beq.n	8002cae <HAL_DMA_Abort_IT+0x18a>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a2a      	ldr	r2, [pc, #168]	; (8002d1c <HAL_DMA_Abort_IT+0x1f8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d019      	beq.n	8002caa <HAL_DMA_Abort_IT+0x186>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a29      	ldr	r2, [pc, #164]	; (8002d20 <HAL_DMA_Abort_IT+0x1fc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d012      	beq.n	8002ca6 <HAL_DMA_Abort_IT+0x182>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a27      	ldr	r2, [pc, #156]	; (8002d24 <HAL_DMA_Abort_IT+0x200>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00a      	beq.n	8002ca0 <HAL_DMA_Abort_IT+0x17c>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a26      	ldr	r2, [pc, #152]	; (8002d28 <HAL_DMA_Abort_IT+0x204>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d102      	bne.n	8002c9a <HAL_DMA_Abort_IT+0x176>
 8002c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c98:	e01b      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002c9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c9e:	e018      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002ca0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ca4:	e015      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002ca6:	2310      	movs	r3, #16
 8002ca8:	e013      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e011      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002cae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cb2:	e00e      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002cb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002cb8:	e00b      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002cba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cbe:	e008      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002cc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cc4:	e005      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002cc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cca:	e002      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002ccc:	2310      	movs	r3, #16
 8002cce:	e000      	b.n	8002cd2 <HAL_DMA_Abort_IT+0x1ae>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	4a17      	ldr	r2, [pc, #92]	; (8002d30 <HAL_DMA_Abort_IT+0x20c>)
 8002cd4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	4798      	blx	r3
    } 
  }
  return status;
 8002cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40020080 	.word	0x40020080
 8002d04:	40020008 	.word	0x40020008
 8002d08:	4002001c 	.word	0x4002001c
 8002d0c:	40020030 	.word	0x40020030
 8002d10:	40020044 	.word	0x40020044
 8002d14:	40020058 	.word	0x40020058
 8002d18:	4002006c 	.word	0x4002006c
 8002d1c:	40020408 	.word	0x40020408
 8002d20:	4002041c 	.word	0x4002041c
 8002d24:	40020430 	.word	0x40020430
 8002d28:	40020444 	.word	0x40020444
 8002d2c:	40020400 	.word	0x40020400
 8002d30:	40020000 	.word	0x40020000

08002d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b08b      	sub	sp, #44	; 0x2c
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d46:	e179      	b.n	800303c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	f040 8168 	bne.w	8003036 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4a96      	ldr	r2, [pc, #600]	; (8002fc4 <HAL_GPIO_Init+0x290>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d05e      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d70:	4a94      	ldr	r2, [pc, #592]	; (8002fc4 <HAL_GPIO_Init+0x290>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d875      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d76:	4a94      	ldr	r2, [pc, #592]	; (8002fc8 <HAL_GPIO_Init+0x294>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d058      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d7c:	4a92      	ldr	r2, [pc, #584]	; (8002fc8 <HAL_GPIO_Init+0x294>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d86f      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d82:	4a92      	ldr	r2, [pc, #584]	; (8002fcc <HAL_GPIO_Init+0x298>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d052      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d88:	4a90      	ldr	r2, [pc, #576]	; (8002fcc <HAL_GPIO_Init+0x298>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d869      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d8e:	4a90      	ldr	r2, [pc, #576]	; (8002fd0 <HAL_GPIO_Init+0x29c>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d04c      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d94:	4a8e      	ldr	r2, [pc, #568]	; (8002fd0 <HAL_GPIO_Init+0x29c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d863      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d9a:	4a8e      	ldr	r2, [pc, #568]	; (8002fd4 <HAL_GPIO_Init+0x2a0>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d046      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002da0:	4a8c      	ldr	r2, [pc, #560]	; (8002fd4 <HAL_GPIO_Init+0x2a0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d85d      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002da6:	2b12      	cmp	r3, #18
 8002da8:	d82a      	bhi.n	8002e00 <HAL_GPIO_Init+0xcc>
 8002daa:	2b12      	cmp	r3, #18
 8002dac:	d859      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002dae:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <HAL_GPIO_Init+0x80>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002e2f 	.word	0x08002e2f
 8002db8:	08002e09 	.word	0x08002e09
 8002dbc:	08002e1b 	.word	0x08002e1b
 8002dc0:	08002e5d 	.word	0x08002e5d
 8002dc4:	08002e63 	.word	0x08002e63
 8002dc8:	08002e63 	.word	0x08002e63
 8002dcc:	08002e63 	.word	0x08002e63
 8002dd0:	08002e63 	.word	0x08002e63
 8002dd4:	08002e63 	.word	0x08002e63
 8002dd8:	08002e63 	.word	0x08002e63
 8002ddc:	08002e63 	.word	0x08002e63
 8002de0:	08002e63 	.word	0x08002e63
 8002de4:	08002e63 	.word	0x08002e63
 8002de8:	08002e63 	.word	0x08002e63
 8002dec:	08002e63 	.word	0x08002e63
 8002df0:	08002e63 	.word	0x08002e63
 8002df4:	08002e63 	.word	0x08002e63
 8002df8:	08002e11 	.word	0x08002e11
 8002dfc:	08002e25 	.word	0x08002e25
 8002e00:	4a75      	ldr	r2, [pc, #468]	; (8002fd8 <HAL_GPIO_Init+0x2a4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d013      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e06:	e02c      	b.n	8002e62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	623b      	str	r3, [r7, #32]
          break;
 8002e0e:	e029      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	3304      	adds	r3, #4
 8002e16:	623b      	str	r3, [r7, #32]
          break;
 8002e18:	e024      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	3308      	adds	r3, #8
 8002e20:	623b      	str	r3, [r7, #32]
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	623b      	str	r3, [r7, #32]
          break;
 8002e2c:	e01a      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d102      	bne.n	8002e3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e36:	2304      	movs	r3, #4
 8002e38:	623b      	str	r3, [r7, #32]
          break;
 8002e3a:	e013      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d105      	bne.n	8002e50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e44:	2308      	movs	r3, #8
 8002e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	611a      	str	r2, [r3, #16]
          break;
 8002e4e:	e009      	b.n	8002e64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e50:	2308      	movs	r3, #8
 8002e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	615a      	str	r2, [r3, #20]
          break;
 8002e5a:	e003      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	623b      	str	r3, [r7, #32]
          break;
 8002e60:	e000      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          break;
 8002e62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2bff      	cmp	r3, #255	; 0xff
 8002e68:	d801      	bhi.n	8002e6e <HAL_GPIO_Init+0x13a>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	e001      	b.n	8002e72 <HAL_GPIO_Init+0x13e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2bff      	cmp	r3, #255	; 0xff
 8002e78:	d802      	bhi.n	8002e80 <HAL_GPIO_Init+0x14c>
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	e002      	b.n	8002e86 <HAL_GPIO_Init+0x152>
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	3b08      	subs	r3, #8
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	210f      	movs	r1, #15
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	fa01 f303 	lsl.w	r3, r1, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	6a39      	ldr	r1, [r7, #32]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80c1 	beq.w	8003036 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002eb4:	4b49      	ldr	r3, [pc, #292]	; (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	4a48      	ldr	r2, [pc, #288]	; (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	6193      	str	r3, [r2, #24]
 8002ec0:	4b46      	ldr	r3, [pc, #280]	; (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ecc:	4a44      	ldr	r2, [pc, #272]	; (8002fe0 <HAL_GPIO_Init+0x2ac>)
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	089b      	lsrs	r3, r3, #2
 8002ed2:	3302      	adds	r3, #2
 8002ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4013      	ands	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a3c      	ldr	r2, [pc, #240]	; (8002fe4 <HAL_GPIO_Init+0x2b0>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d01f      	beq.n	8002f38 <HAL_GPIO_Init+0x204>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3b      	ldr	r2, [pc, #236]	; (8002fe8 <HAL_GPIO_Init+0x2b4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d019      	beq.n	8002f34 <HAL_GPIO_Init+0x200>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a3a      	ldr	r2, [pc, #232]	; (8002fec <HAL_GPIO_Init+0x2b8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d013      	beq.n	8002f30 <HAL_GPIO_Init+0x1fc>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a39      	ldr	r2, [pc, #228]	; (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d00d      	beq.n	8002f2c <HAL_GPIO_Init+0x1f8>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a38      	ldr	r2, [pc, #224]	; (8002ff4 <HAL_GPIO_Init+0x2c0>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d007      	beq.n	8002f28 <HAL_GPIO_Init+0x1f4>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a37      	ldr	r2, [pc, #220]	; (8002ff8 <HAL_GPIO_Init+0x2c4>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d101      	bne.n	8002f24 <HAL_GPIO_Init+0x1f0>
 8002f20:	2305      	movs	r3, #5
 8002f22:	e00a      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f24:	2306      	movs	r3, #6
 8002f26:	e008      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f28:	2304      	movs	r3, #4
 8002f2a:	e006      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e004      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e002      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <HAL_GPIO_Init+0x206>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f3c:	f002 0203 	and.w	r2, r2, #3
 8002f40:	0092      	lsls	r2, r2, #2
 8002f42:	4093      	lsls	r3, r2
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f4a:	4925      	ldr	r1, [pc, #148]	; (8002fe0 <HAL_GPIO_Init+0x2ac>)
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4e:	089b      	lsrs	r3, r3, #2
 8002f50:	3302      	adds	r3, #2
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d006      	beq.n	8002f72 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f64:	4b25      	ldr	r3, [pc, #148]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	4924      	ldr	r1, [pc, #144]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	608b      	str	r3, [r1, #8]
 8002f70:	e006      	b.n	8002f80 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f72:	4b22      	ldr	r3, [pc, #136]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	4920      	ldr	r1, [pc, #128]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d006      	beq.n	8002f9a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f8c:	4b1b      	ldr	r3, [pc, #108]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	491a      	ldr	r1, [pc, #104]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	60cb      	str	r3, [r1, #12]
 8002f98:	e006      	b.n	8002fa8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f9a:	4b18      	ldr	r3, [pc, #96]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	4916      	ldr	r1, [pc, #88]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d025      	beq.n	8003000 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fb4:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	4910      	ldr	r1, [pc, #64]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	604b      	str	r3, [r1, #4]
 8002fc0:	e025      	b.n	800300e <HAL_GPIO_Init+0x2da>
 8002fc2:	bf00      	nop
 8002fc4:	10320000 	.word	0x10320000
 8002fc8:	10310000 	.word	0x10310000
 8002fcc:	10220000 	.word	0x10220000
 8002fd0:	10210000 	.word	0x10210000
 8002fd4:	10120000 	.word	0x10120000
 8002fd8:	10110000 	.word	0x10110000
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	40010000 	.word	0x40010000
 8002fe4:	40010800 	.word	0x40010800
 8002fe8:	40010c00 	.word	0x40010c00
 8002fec:	40011000 	.word	0x40011000
 8002ff0:	40011400 	.word	0x40011400
 8002ff4:	40011800 	.word	0x40011800
 8002ff8:	40011c00 	.word	0x40011c00
 8002ffc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003000:	4b15      	ldr	r3, [pc, #84]	; (8003058 <HAL_GPIO_Init+0x324>)
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	43db      	mvns	r3, r3
 8003008:	4913      	ldr	r1, [pc, #76]	; (8003058 <HAL_GPIO_Init+0x324>)
 800300a:	4013      	ands	r3, r2
 800300c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d006      	beq.n	8003028 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800301a:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <HAL_GPIO_Init+0x324>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	490e      	ldr	r1, [pc, #56]	; (8003058 <HAL_GPIO_Init+0x324>)
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]
 8003026:	e006      	b.n	8003036 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_GPIO_Init+0x324>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	43db      	mvns	r3, r3
 8003030:	4909      	ldr	r1, [pc, #36]	; (8003058 <HAL_GPIO_Init+0x324>)
 8003032:	4013      	ands	r3, r2
 8003034:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003038:	3301      	adds	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003042:	fa22 f303 	lsr.w	r3, r2, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	f47f ae7e 	bne.w	8002d48 <HAL_GPIO_Init+0x14>
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	372c      	adds	r7, #44	; 0x2c
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	40010400 	.word	0x40010400

0800305c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800305c:	b480      	push	{r7}
 800305e:	b089      	sub	sp, #36	; 0x24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800306a:	e0a6      	b.n	80031ba <HAL_GPIO_DeInit+0x15e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800306c:	2201      	movs	r2, #1
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8099 	beq.w	80031b4 <HAL_GPIO_DeInit+0x158>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003082:	4a54      	ldr	r2, [pc, #336]	; (80031d4 <HAL_GPIO_DeInit+0x178>)
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	089b      	lsrs	r3, r3, #2
 8003088:	3302      	adds	r3, #2
 800308a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f003 0303 	and.w	r3, r3, #3
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	220f      	movs	r2, #15
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4013      	ands	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a4c      	ldr	r2, [pc, #304]	; (80031d8 <HAL_GPIO_DeInit+0x17c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d01f      	beq.n	80030ec <HAL_GPIO_DeInit+0x90>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a4b      	ldr	r2, [pc, #300]	; (80031dc <HAL_GPIO_DeInit+0x180>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d019      	beq.n	80030e8 <HAL_GPIO_DeInit+0x8c>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a4a      	ldr	r2, [pc, #296]	; (80031e0 <HAL_GPIO_DeInit+0x184>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d013      	beq.n	80030e4 <HAL_GPIO_DeInit+0x88>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a49      	ldr	r2, [pc, #292]	; (80031e4 <HAL_GPIO_DeInit+0x188>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d00d      	beq.n	80030e0 <HAL_GPIO_DeInit+0x84>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a48      	ldr	r2, [pc, #288]	; (80031e8 <HAL_GPIO_DeInit+0x18c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d007      	beq.n	80030dc <HAL_GPIO_DeInit+0x80>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a47      	ldr	r2, [pc, #284]	; (80031ec <HAL_GPIO_DeInit+0x190>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d101      	bne.n	80030d8 <HAL_GPIO_DeInit+0x7c>
 80030d4:	2305      	movs	r3, #5
 80030d6:	e00a      	b.n	80030ee <HAL_GPIO_DeInit+0x92>
 80030d8:	2306      	movs	r3, #6
 80030da:	e008      	b.n	80030ee <HAL_GPIO_DeInit+0x92>
 80030dc:	2304      	movs	r3, #4
 80030de:	e006      	b.n	80030ee <HAL_GPIO_DeInit+0x92>
 80030e0:	2303      	movs	r3, #3
 80030e2:	e004      	b.n	80030ee <HAL_GPIO_DeInit+0x92>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e002      	b.n	80030ee <HAL_GPIO_DeInit+0x92>
 80030e8:	2301      	movs	r3, #1
 80030ea:	e000      	b.n	80030ee <HAL_GPIO_DeInit+0x92>
 80030ec:	2300      	movs	r3, #0
 80030ee:	69fa      	ldr	r2, [r7, #28]
 80030f0:	f002 0203 	and.w	r2, r2, #3
 80030f4:	0092      	lsls	r2, r2, #2
 80030f6:	4093      	lsls	r3, r2
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d132      	bne.n	8003164 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80030fe:	4b3c      	ldr	r3, [pc, #240]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	43db      	mvns	r3, r3
 8003106:	493a      	ldr	r1, [pc, #232]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 8003108:	4013      	ands	r3, r2
 800310a:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800310c:	4b38      	ldr	r3, [pc, #224]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	43db      	mvns	r3, r3
 8003114:	4936      	ldr	r1, [pc, #216]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 8003116:	4013      	ands	r3, r2
 8003118:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800311a:	4b35      	ldr	r3, [pc, #212]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	43db      	mvns	r3, r3
 8003122:	4933      	ldr	r1, [pc, #204]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 8003124:	4013      	ands	r3, r2
 8003126:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003128:	4b31      	ldr	r3, [pc, #196]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	43db      	mvns	r3, r3
 8003130:	492f      	ldr	r1, [pc, #188]	; (80031f0 <HAL_GPIO_DeInit+0x194>)
 8003132:	4013      	ands	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	f003 0303 	and.w	r3, r3, #3
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	220f      	movs	r2, #15
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8003146:	4a23      	ldr	r2, [pc, #140]	; (80031d4 <HAL_GPIO_DeInit+0x178>)
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	089b      	lsrs	r3, r3, #2
 800314c:	3302      	adds	r3, #2
 800314e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	43da      	mvns	r2, r3
 8003156:	481f      	ldr	r0, [pc, #124]	; (80031d4 <HAL_GPIO_DeInit+0x178>)
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	089b      	lsrs	r3, r3, #2
 800315c:	400a      	ands	r2, r1
 800315e:	3302      	adds	r3, #2
 8003160:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	2bff      	cmp	r3, #255	; 0xff
 8003168:	d801      	bhi.n	800316e <HAL_GPIO_DeInit+0x112>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	e001      	b.n	8003172 <HAL_GPIO_DeInit+0x116>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3304      	adds	r3, #4
 8003172:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	2bff      	cmp	r3, #255	; 0xff
 8003178:	d802      	bhi.n	8003180 <HAL_GPIO_DeInit+0x124>
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	e002      	b.n	8003186 <HAL_GPIO_DeInit+0x12a>
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	3b08      	subs	r3, #8
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	210f      	movs	r1, #15
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	fa01 f303 	lsl.w	r3, r1, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	401a      	ands	r2, r3
 8003198:	2104      	movs	r1, #4
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	fa01 f303 	lsl.w	r3, r1, r3
 80031a0:	431a      	orrs	r2, r3
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	43db      	mvns	r3, r3
 80031ae:	401a      	ands	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	3301      	adds	r3, #1
 80031b8:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	fa22 f303 	lsr.w	r3, r2, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f47f af52 	bne.w	800306c <HAL_GPIO_DeInit+0x10>
  }
}
 80031c8:	bf00      	nop
 80031ca:	bf00      	nop
 80031cc:	3724      	adds	r7, #36	; 0x24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bc80      	pop	{r7}
 80031d2:	4770      	bx	lr
 80031d4:	40010000 	.word	0x40010000
 80031d8:	40010800 	.word	0x40010800
 80031dc:	40010c00 	.word	0x40010c00
 80031e0:	40011000 	.word	0x40011000
 80031e4:	40011400 	.word	0x40011400
 80031e8:	40011800 	.word	0x40011800
 80031ec:	40011c00 	.word	0x40011c00
 80031f0:	40010400 	.word	0x40010400

080031f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	887b      	ldrh	r3, [r7, #2]
 8003206:	4013      	ands	r3, r2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
 8003210:	e001      	b.n	8003216 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003216:	7bfb      	ldrb	r3, [r7, #15]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	bc80      	pop	{r7}
 8003220:	4770      	bx	lr

08003222 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
 800322a:	460b      	mov	r3, r1
 800322c:	807b      	strh	r3, [r7, #2]
 800322e:	4613      	mov	r3, r2
 8003230:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003232:	787b      	ldrb	r3, [r7, #1]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d003      	beq.n	8003240 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003238:	887a      	ldrh	r2, [r7, #2]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800323e:	e003      	b.n	8003248 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003240:	887b      	ldrh	r3, [r7, #2]
 8003242:	041a      	lsls	r2, r3, #16
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	611a      	str	r2, [r3, #16]
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr
	...

08003254 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e12b      	b.n	80034be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7ff f810 	bl	80022a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2224      	movs	r2, #36	; 0x24
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0201 	bic.w	r2, r2, #1
 8003296:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032b8:	f001 fc28 	bl	8004b0c <HAL_RCC_GetPCLK1Freq>
 80032bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	4a81      	ldr	r2, [pc, #516]	; (80034c8 <HAL_I2C_Init+0x274>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d807      	bhi.n	80032d8 <HAL_I2C_Init+0x84>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a80      	ldr	r2, [pc, #512]	; (80034cc <HAL_I2C_Init+0x278>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	bf94      	ite	ls
 80032d0:	2301      	movls	r3, #1
 80032d2:	2300      	movhi	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	e006      	b.n	80032e6 <HAL_I2C_Init+0x92>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4a7d      	ldr	r2, [pc, #500]	; (80034d0 <HAL_I2C_Init+0x27c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	bf94      	ite	ls
 80032e0:	2301      	movls	r3, #1
 80032e2:	2300      	movhi	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e0e7      	b.n	80034be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4a78      	ldr	r2, [pc, #480]	; (80034d4 <HAL_I2C_Init+0x280>)
 80032f2:	fba2 2303 	umull	r2, r3, r2, r3
 80032f6:	0c9b      	lsrs	r3, r3, #18
 80032f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	430a      	orrs	r2, r1
 800330c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	4a6a      	ldr	r2, [pc, #424]	; (80034c8 <HAL_I2C_Init+0x274>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d802      	bhi.n	8003328 <HAL_I2C_Init+0xd4>
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	3301      	adds	r3, #1
 8003326:	e009      	b.n	800333c <HAL_I2C_Init+0xe8>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	4a69      	ldr	r2, [pc, #420]	; (80034d8 <HAL_I2C_Init+0x284>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	099b      	lsrs	r3, r3, #6
 800333a:	3301      	adds	r3, #1
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	430b      	orrs	r3, r1
 8003342:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800334e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	495c      	ldr	r1, [pc, #368]	; (80034c8 <HAL_I2C_Init+0x274>)
 8003358:	428b      	cmp	r3, r1
 800335a:	d819      	bhi.n	8003390 <HAL_I2C_Init+0x13c>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1e59      	subs	r1, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	fbb1 f3f3 	udiv	r3, r1, r3
 800336a:	1c59      	adds	r1, r3, #1
 800336c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003370:	400b      	ands	r3, r1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_I2C_Init+0x138>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	1e59      	subs	r1, r3, #1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	fbb1 f3f3 	udiv	r3, r1, r3
 8003384:	3301      	adds	r3, #1
 8003386:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338a:	e051      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 800338c:	2304      	movs	r3, #4
 800338e:	e04f      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d111      	bne.n	80033bc <HAL_I2C_Init+0x168>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	1e58      	subs	r0, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6859      	ldr	r1, [r3, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	440b      	add	r3, r1
 80033a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033aa:	3301      	adds	r3, #1
 80033ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bf0c      	ite	eq
 80033b4:	2301      	moveq	r3, #1
 80033b6:	2300      	movne	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	e012      	b.n	80033e2 <HAL_I2C_Init+0x18e>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	1e58      	subs	r0, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6859      	ldr	r1, [r3, #4]
 80033c4:	460b      	mov	r3, r1
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	0099      	lsls	r1, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d2:	3301      	adds	r3, #1
 80033d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <HAL_I2C_Init+0x196>
 80033e6:	2301      	movs	r3, #1
 80033e8:	e022      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10e      	bne.n	8003410 <HAL_I2C_Init+0x1bc>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1e58      	subs	r0, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6859      	ldr	r1, [r3, #4]
 80033fa:	460b      	mov	r3, r1
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	440b      	add	r3, r1
 8003400:	fbb0 f3f3 	udiv	r3, r0, r3
 8003404:	3301      	adds	r3, #1
 8003406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800340e:	e00f      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	1e58      	subs	r0, r3, #1
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6859      	ldr	r1, [r3, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	0099      	lsls	r1, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	fbb0 f3f3 	udiv	r3, r0, r3
 8003426:	3301      	adds	r3, #1
 8003428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800342c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	6809      	ldr	r1, [r1, #0]
 8003434:	4313      	orrs	r3, r2
 8003436:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69da      	ldr	r2, [r3, #28]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800345e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6911      	ldr	r1, [r2, #16]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	68d2      	ldr	r2, [r2, #12]
 800346a:	4311      	orrs	r1, r2
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	430b      	orrs	r3, r1
 8003472:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2220      	movs	r2, #32
 80034aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	000186a0 	.word	0x000186a0
 80034cc:	001e847f 	.word	0x001e847f
 80034d0:	003d08ff 	.word	0x003d08ff
 80034d4:	431bde83 	.word	0x431bde83
 80034d8:	10624dd3 	.word	0x10624dd3

080034dc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e021      	b.n	8003532 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2224      	movs	r2, #36	; 0x24
 80034f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 0201 	bic.w	r2, r2, #1
 8003504:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fe ff08 	bl	800231c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	607a      	str	r2, [r7, #4]
 8003546:	461a      	mov	r2, r3
 8003548:	460b      	mov	r3, r1
 800354a:	817b      	strh	r3, [r7, #10]
 800354c:	4613      	mov	r3, r2
 800354e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003550:	f7ff f876 	bl	8002640 <HAL_GetTick>
 8003554:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b20      	cmp	r3, #32
 8003560:	f040 80e0 	bne.w	8003724 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	2319      	movs	r3, #25
 800356a:	2201      	movs	r2, #1
 800356c:	4970      	ldr	r1, [pc, #448]	; (8003730 <HAL_I2C_Master_Transmit+0x1f4>)
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 fccc 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800357a:	2302      	movs	r3, #2
 800357c:	e0d3      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_I2C_Master_Transmit+0x50>
 8003588:	2302      	movs	r3, #2
 800358a:	e0cc      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d007      	beq.n	80035b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f042 0201 	orr.w	r2, r2, #1
 80035b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2221      	movs	r2, #33	; 0x21
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2210      	movs	r2, #16
 80035ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	893a      	ldrh	r2, [r7, #8]
 80035e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4a50      	ldr	r2, [pc, #320]	; (8003734 <HAL_I2C_Master_Transmit+0x1f8>)
 80035f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035f4:	8979      	ldrh	r1, [r7, #10]
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	6a3a      	ldr	r2, [r7, #32]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fb1c 	bl	8003c38 <I2C_MasterRequestWrite>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e08d      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003620:	e066      	b.n	80036f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	6a39      	ldr	r1, [r7, #32]
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 fd8a 	bl	8004140 <I2C_WaitOnTXEFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00d      	beq.n	800364e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	2b04      	cmp	r3, #4
 8003638:	d107      	bne.n	800364a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003648:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e06b      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	781a      	ldrb	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b04      	cmp	r3, #4
 800368a:	d11b      	bne.n	80036c4 <HAL_I2C_Master_Transmit+0x188>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003690:	2b00      	cmp	r3, #0
 8003692:	d017      	beq.n	80036c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	6a39      	ldr	r1, [r7, #32]
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f000 fd81 	bl	80041d0 <I2C_WaitOnBTFFlagUntilTimeout>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00d      	beq.n	80036f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d8:	2b04      	cmp	r3, #4
 80036da:	d107      	bne.n	80036ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e01a      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d194      	bne.n	8003622 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2220      	movs	r2, #32
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003724:	2302      	movs	r3, #2
  }
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	00100002 	.word	0x00100002
 8003734:	ffff0000 	.word	0xffff0000

08003738 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08c      	sub	sp, #48	; 0x30
 800373c:	af02      	add	r7, sp, #8
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	4608      	mov	r0, r1
 8003742:	4611      	mov	r1, r2
 8003744:	461a      	mov	r2, r3
 8003746:	4603      	mov	r3, r0
 8003748:	817b      	strh	r3, [r7, #10]
 800374a:	460b      	mov	r3, r1
 800374c:	813b      	strh	r3, [r7, #8]
 800374e:	4613      	mov	r3, r2
 8003750:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003752:	2300      	movs	r3, #0
 8003754:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003756:	f7fe ff73 	bl	8002640 <HAL_GetTick>
 800375a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b20      	cmp	r3, #32
 8003766:	f040 8244 	bne.w	8003bf2 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	2319      	movs	r3, #25
 8003770:	2201      	movs	r2, #1
 8003772:	4982      	ldr	r1, [pc, #520]	; (800397c <HAL_I2C_Mem_Read+0x244>)
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 fbc9 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003780:	2302      	movs	r3, #2
 8003782:	e237      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_I2C_Mem_Read+0x5a>
 800378e:	2302      	movs	r3, #2
 8003790:	e230      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d007      	beq.n	80037b8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0201 	orr.w	r2, r2, #1
 80037b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2222      	movs	r2, #34	; 0x22
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2240      	movs	r2, #64	; 0x40
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80037e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4a62      	ldr	r2, [pc, #392]	; (8003980 <HAL_I2C_Mem_Read+0x248>)
 80037f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037fa:	88f8      	ldrh	r0, [r7, #6]
 80037fc:	893a      	ldrh	r2, [r7, #8]
 80037fe:	8979      	ldrh	r1, [r7, #10]
 8003800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	4603      	mov	r3, r0
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 fa96 	bl	8003d3c <I2C_RequestMemoryRead>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1ec      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800381e:	2b00      	cmp	r3, #0
 8003820:	d113      	bne.n	800384a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003822:	2300      	movs	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	61fb      	str	r3, [r7, #28]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	61fb      	str	r3, [r7, #28]
 8003836:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	e1c0      	b.n	8003bcc <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384e:	2b01      	cmp	r3, #1
 8003850:	d11e      	bne.n	8003890 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003860:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003862:	b672      	cpsid	i
}
 8003864:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003866:	2300      	movs	r3, #0
 8003868:	61bb      	str	r3, [r7, #24]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	61bb      	str	r3, [r7, #24]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	61bb      	str	r3, [r7, #24]
 800387a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800388a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800388c:	b662      	cpsie	i
}
 800388e:	e035      	b.n	80038fc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003894:	2b02      	cmp	r3, #2
 8003896:	d11e      	bne.n	80038d6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038a8:	b672      	cpsid	i
}
 80038aa:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ac:	2300      	movs	r3, #0
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038d2:	b662      	cpsie	i
}
 80038d4:	e012      	b.n	80038fc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038e4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e6:	2300      	movs	r3, #0
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80038fc:	e166      	b.n	8003bcc <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003902:	2b03      	cmp	r3, #3
 8003904:	f200 811f 	bhi.w	8003b46 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390c:	2b01      	cmp	r3, #1
 800390e:	d123      	bne.n	8003958 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003912:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 fca3 	bl	8004260 <I2C_WaitOnRXNEFlagUntilTimeout>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e167      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	691a      	ldr	r2, [r3, #16]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800394c:	b29b      	uxth	r3, r3
 800394e:	3b01      	subs	r3, #1
 8003950:	b29a      	uxth	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003956:	e139      	b.n	8003bcc <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395c:	2b02      	cmp	r3, #2
 800395e:	d152      	bne.n	8003a06 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003966:	2200      	movs	r2, #0
 8003968:	4906      	ldr	r1, [pc, #24]	; (8003984 <HAL_I2C_Mem_Read+0x24c>)
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 face 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d008      	beq.n	8003988 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e13c      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
 800397a:	bf00      	nop
 800397c:	00100002 	.word	0x00100002
 8003980:	ffff0000 	.word	0xffff0000
 8003984:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003988:	b672      	cpsid	i
}
 800398a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800399a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039ce:	b662      	cpsie	i
}
 80039d0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	3b01      	subs	r3, #1
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a04:	e0e2      	b.n	8003bcc <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	497b      	ldr	r1, [pc, #492]	; (8003bfc <HAL_I2C_Mem_Read+0x4c4>)
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 fa7b 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e0e9      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a30:	b672      	cpsid	i
}
 8003a32:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a66:	4b66      	ldr	r3, [pc, #408]	; (8003c00 <HAL_I2C_Mem_Read+0x4c8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	08db      	lsrs	r3, r3, #3
 8003a6c:	4a65      	ldr	r2, [pc, #404]	; (8003c04 <HAL_I2C_Mem_Read+0x4cc>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0a1a      	lsrs	r2, r3, #8
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	00da      	lsls	r2, r3, #3
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003a80:	6a3b      	ldr	r3, [r7, #32]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d118      	bne.n	8003abe <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2220      	movs	r2, #32
 8003a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	f043 0220 	orr.w	r2, r3, #32
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003aae:	b662      	cpsie	i
}
 8003ab0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e09a      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d1d9      	bne.n	8003a80 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ada:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	691a      	ldr	r2, [r3, #16]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af8:	3b01      	subs	r3, #1
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b0e:	b662      	cpsie	i
}
 8003b10:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	691a      	ldr	r2, [r3, #16]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	b2d2      	uxtb	r2, r2
 8003b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b44:	e042      	b.n	8003bcc <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b48:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 fb88 	bl	8004260 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e04c      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	691a      	ldr	r2, [r3, #16]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	3b01      	subs	r3, #1
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	f003 0304 	and.w	r3, r3, #4
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d118      	bne.n	8003bcc <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	691a      	ldr	r2, [r3, #16]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	b2d2      	uxtb	r2, r2
 8003ba6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f47f ae94 	bne.w	80038fe <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e000      	b.n	8003bf4 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003bf2:	2302      	movs	r3, #2
  }
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3728      	adds	r7, #40	; 0x28
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	00010004 	.word	0x00010004
 8003c00:	20000914 	.word	0x20000914
 8003c04:	14f8b589 	.word	0x14f8b589

08003c08 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c16:	b2db      	uxtb	r3, r3
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bc80      	pop	{r7}
 8003c20:	4770      	bx	lr

08003c22 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr

08003c38 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b088      	sub	sp, #32
 8003c3c:	af02      	add	r7, sp, #8
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	607a      	str	r2, [r7, #4]
 8003c42:	603b      	str	r3, [r7, #0]
 8003c44:	460b      	mov	r3, r1
 8003c46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d006      	beq.n	8003c62 <I2C_MasterRequestWrite+0x2a>
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d003      	beq.n	8003c62 <I2C_MasterRequestWrite+0x2a>
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c60:	d108      	bne.n	8003c74 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c70:	601a      	str	r2, [r3, #0]
 8003c72:	e00b      	b.n	8003c8c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c78:	2b12      	cmp	r3, #18
 8003c7a:	d107      	bne.n	8003c8c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c8a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f937 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00d      	beq.n	8003cc0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cb2:	d103      	bne.n	8003cbc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e035      	b.n	8003d2c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cc8:	d108      	bne.n	8003cdc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cca:	897b      	ldrh	r3, [r7, #10]
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	461a      	mov	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cd8:	611a      	str	r2, [r3, #16]
 8003cda:	e01b      	b.n	8003d14 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003cdc:	897b      	ldrh	r3, [r7, #10]
 8003cde:	11db      	asrs	r3, r3, #7
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	f003 0306 	and.w	r3, r3, #6
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	f063 030f 	orn	r3, r3, #15
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	490e      	ldr	r1, [pc, #56]	; (8003d34 <I2C_MasterRequestWrite+0xfc>)
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 f980 	bl	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e010      	b.n	8003d2c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d0a:	897b      	ldrh	r3, [r7, #10]
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	4907      	ldr	r1, [pc, #28]	; (8003d38 <I2C_MasterRequestWrite+0x100>)
 8003d1a:	68f8      	ldr	r0, [r7, #12]
 8003d1c:	f000 f970 	bl	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e000      	b.n	8003d2c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	00010008 	.word	0x00010008
 8003d38:	00010002 	.word	0x00010002

08003d3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b088      	sub	sp, #32
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	4608      	mov	r0, r1
 8003d46:	4611      	mov	r1, r2
 8003d48:	461a      	mov	r2, r3
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	817b      	strh	r3, [r7, #10]
 8003d4e:	460b      	mov	r3, r1
 8003d50:	813b      	strh	r3, [r7, #8]
 8003d52:	4613      	mov	r3, r2
 8003d54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	f000 f8c2 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00d      	beq.n	8003daa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d9c:	d103      	bne.n	8003da6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003da4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e0aa      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003daa:	897b      	ldrh	r3, [r7, #10]
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	461a      	mov	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003db8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbc:	6a3a      	ldr	r2, [r7, #32]
 8003dbe:	4952      	ldr	r1, [pc, #328]	; (8003f08 <I2C_RequestMemoryRead+0x1cc>)
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 f91d 	bl	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e097      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	617b      	str	r3, [r7, #20]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	617b      	str	r3, [r7, #20]
 8003de4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de8:	6a39      	ldr	r1, [r7, #32]
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f9a8 	bl	8004140 <I2C_WaitOnTXEFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00d      	beq.n	8003e12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d107      	bne.n	8003e0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e076      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e12:	88fb      	ldrh	r3, [r7, #6]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d105      	bne.n	8003e24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e18:	893b      	ldrh	r3, [r7, #8]
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	611a      	str	r2, [r3, #16]
 8003e22:	e021      	b.n	8003e68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e24:	893b      	ldrh	r3, [r7, #8]
 8003e26:	0a1b      	lsrs	r3, r3, #8
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e34:	6a39      	ldr	r1, [r7, #32]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 f982 	bl	8004140 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00d      	beq.n	8003e5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d107      	bne.n	8003e5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e050      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e5e:	893b      	ldrh	r3, [r7, #8]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e6a:	6a39      	ldr	r1, [r7, #32]
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f967 	bl	8004140 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00d      	beq.n	8003e94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	2b04      	cmp	r3, #4
 8003e7e:	d107      	bne.n	8003e90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e035      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ea2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f82b 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00d      	beq.n	8003ed8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eca:	d103      	bne.n	8003ed4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e013      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ed8:	897b      	ldrh	r3, [r7, #10]
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eea:	6a3a      	ldr	r2, [r7, #32]
 8003eec:	4906      	ldr	r1, [pc, #24]	; (8003f08 <I2C_RequestMemoryRead+0x1cc>)
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f000 f886 	bl	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3718      	adds	r7, #24
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	00010002 	.word	0x00010002

08003f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	603b      	str	r3, [r7, #0]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f1c:	e048      	b.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f24:	d044      	beq.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f26:	f7fe fb8b 	bl	8002640 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d302      	bcc.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d139      	bne.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	0c1b      	lsrs	r3, r3, #16
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d10d      	bne.n	8003f62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	43da      	mvns	r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	4013      	ands	r3, r2
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	e00c      	b.n	8003f7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	43da      	mvns	r2, r3
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d116      	bne.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	f043 0220 	orr.w	r2, r3, #32
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e023      	b.n	8003ff8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	0c1b      	lsrs	r3, r3, #16
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d10d      	bne.n	8003fd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	43da      	mvns	r2, r3
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bf0c      	ite	eq
 8003fcc:	2301      	moveq	r3, #1
 8003fce:	2300      	movne	r3, #0
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	e00c      	b.n	8003ff0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	43da      	mvns	r2, r3
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bf0c      	ite	eq
 8003fe8:	2301      	moveq	r3, #1
 8003fea:	2300      	movne	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	461a      	mov	r2, r3
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d093      	beq.n	8003f1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800400e:	e071      	b.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800401a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800401e:	d123      	bne.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004038:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	f043 0204 	orr.w	r2, r3, #4
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e067      	b.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406e:	d041      	beq.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004070:	f7fe fae6 	bl	8002640 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d302      	bcc.n	8004086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d136      	bne.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	0c1b      	lsrs	r3, r3, #16
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b01      	cmp	r3, #1
 800408e:	d10c      	bne.n	80040aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	43da      	mvns	r2, r3
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	4013      	ands	r3, r2
 800409c:	b29b      	uxth	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	e00b      	b.n	80040c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	43da      	mvns	r2, r3
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	4013      	ands	r3, r2
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	bf14      	ite	ne
 80040bc:	2301      	movne	r3, #1
 80040be:	2300      	moveq	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d016      	beq.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f043 0220 	orr.w	r2, r3, #32
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e021      	b.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	0c1b      	lsrs	r3, r3, #16
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d10c      	bne.n	8004118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	43da      	mvns	r2, r3
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	4013      	ands	r3, r2
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	e00b      	b.n	8004130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	43da      	mvns	r2, r3
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	4013      	ands	r3, r2
 8004124:	b29b      	uxth	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	bf14      	ite	ne
 800412a:	2301      	movne	r3, #1
 800412c:	2300      	moveq	r3, #0
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	f47f af6d 	bne.w	8004010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800414c:	e034      	b.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f8e3 	bl	800431a <I2C_IsAcknowledgeFailed>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e034      	b.n	80041c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d028      	beq.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004166:	f7fe fa6b 	bl	8002640 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	429a      	cmp	r2, r3
 8004174:	d302      	bcc.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d11d      	bne.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004186:	2b80      	cmp	r3, #128	; 0x80
 8004188:	d016      	beq.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e007      	b.n	80041c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c2:	2b80      	cmp	r3, #128	; 0x80
 80041c4:	d1c3      	bne.n	800414e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041dc:	e034      	b.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f89b 	bl	800431a <I2C_IsAcknowledgeFailed>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e034      	b.n	8004258 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d028      	beq.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f6:	f7fe fa23 	bl	8002640 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	d302      	bcc.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d11d      	bne.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	f003 0304 	and.w	r3, r3, #4
 8004216:	2b04      	cmp	r3, #4
 8004218:	d016      	beq.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004234:	f043 0220 	orr.w	r2, r3, #32
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e007      	b.n	8004258 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d1c3      	bne.n	80041de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800426c:	e049      	b.n	8004302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	f003 0310 	and.w	r3, r3, #16
 8004278:	2b10      	cmp	r3, #16
 800427a:	d119      	bne.n	80042b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f06f 0210 	mvn.w	r2, #16
 8004284:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e030      	b.n	8004312 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b0:	f7fe f9c6 	bl	8002640 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d302      	bcc.n	80042c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d11d      	bne.n	8004302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d0:	2b40      	cmp	r3, #64	; 0x40
 80042d2:	d016      	beq.n	8004302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	f043 0220 	orr.w	r2, r3, #32
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e007      	b.n	8004312 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430c:	2b40      	cmp	r3, #64	; 0x40
 800430e:	d1ae      	bne.n	800426e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800431a:	b480      	push	{r7}
 800431c:	b083      	sub	sp, #12
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800432c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004330:	d11b      	bne.n	800436a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800433a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	f043 0204 	orr.w	r2, r3, #4
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e000      	b.n	800436c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	bc80      	pop	{r7}
 8004374:	4770      	bx	lr
	...

08004378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e272      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 8087 	beq.w	80044a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004398:	4b92      	ldr	r3, [pc, #584]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 030c 	and.w	r3, r3, #12
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d00c      	beq.n	80043be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043a4:	4b8f      	ldr	r3, [pc, #572]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f003 030c 	and.w	r3, r3, #12
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d112      	bne.n	80043d6 <HAL_RCC_OscConfig+0x5e>
 80043b0:	4b8c      	ldr	r3, [pc, #560]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043bc:	d10b      	bne.n	80043d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043be:	4b89      	ldr	r3, [pc, #548]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d06c      	beq.n	80044a4 <HAL_RCC_OscConfig+0x12c>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d168      	bne.n	80044a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e24c      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043de:	d106      	bne.n	80043ee <HAL_RCC_OscConfig+0x76>
 80043e0:	4b80      	ldr	r3, [pc, #512]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a7f      	ldr	r2, [pc, #508]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	e02e      	b.n	800444c <HAL_RCC_OscConfig+0xd4>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10c      	bne.n	8004410 <HAL_RCC_OscConfig+0x98>
 80043f6:	4b7b      	ldr	r3, [pc, #492]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a7a      	ldr	r2, [pc, #488]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80043fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004400:	6013      	str	r3, [r2, #0]
 8004402:	4b78      	ldr	r3, [pc, #480]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a77      	ldr	r2, [pc, #476]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004408:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	e01d      	b.n	800444c <HAL_RCC_OscConfig+0xd4>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004418:	d10c      	bne.n	8004434 <HAL_RCC_OscConfig+0xbc>
 800441a:	4b72      	ldr	r3, [pc, #456]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a71      	ldr	r2, [pc, #452]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	4b6f      	ldr	r3, [pc, #444]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a6e      	ldr	r2, [pc, #440]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 800442c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	e00b      	b.n	800444c <HAL_RCC_OscConfig+0xd4>
 8004434:	4b6b      	ldr	r3, [pc, #428]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a6a      	ldr	r2, [pc, #424]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 800443a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	4b68      	ldr	r3, [pc, #416]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a67      	ldr	r2, [pc, #412]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800444a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d013      	beq.n	800447c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fe f8f4 	bl	8002640 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800445c:	f7fe f8f0 	bl	8002640 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b64      	cmp	r3, #100	; 0x64
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e200      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446e:	4b5d      	ldr	r3, [pc, #372]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0xe4>
 800447a:	e014      	b.n	80044a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fe f8e0 	bl	8002640 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004484:	f7fe f8dc 	bl	8002640 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b64      	cmp	r3, #100	; 0x64
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e1ec      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004496:	4b53      	ldr	r3, [pc, #332]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x10c>
 80044a2:	e000      	b.n	80044a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d063      	beq.n	800457a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044b2:	4b4c      	ldr	r3, [pc, #304]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00b      	beq.n	80044d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044be:	4b49      	ldr	r3, [pc, #292]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f003 030c 	and.w	r3, r3, #12
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d11c      	bne.n	8004504 <HAL_RCC_OscConfig+0x18c>
 80044ca:	4b46      	ldr	r3, [pc, #280]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d116      	bne.n	8004504 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044d6:	4b43      	ldr	r3, [pc, #268]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d005      	beq.n	80044ee <HAL_RCC_OscConfig+0x176>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d001      	beq.n	80044ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e1c0      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ee:	4b3d      	ldr	r3, [pc, #244]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	4939      	ldr	r1, [pc, #228]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004502:	e03a      	b.n	800457a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d020      	beq.n	800454e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800450c:	4b36      	ldr	r3, [pc, #216]	; (80045e8 <HAL_RCC_OscConfig+0x270>)
 800450e:	2201      	movs	r2, #1
 8004510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004512:	f7fe f895 	bl	8002640 <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800451a:	f7fe f891 	bl	8002640 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e1a1      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800452c:	4b2d      	ldr	r3, [pc, #180]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0f0      	beq.n	800451a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004538:	4b2a      	ldr	r3, [pc, #168]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	4927      	ldr	r1, [pc, #156]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004548:	4313      	orrs	r3, r2
 800454a:	600b      	str	r3, [r1, #0]
 800454c:	e015      	b.n	800457a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800454e:	4b26      	ldr	r3, [pc, #152]	; (80045e8 <HAL_RCC_OscConfig+0x270>)
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004554:	f7fe f874 	bl	8002640 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800455c:	f7fe f870 	bl	8002640 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e180      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800456e:	4b1d      	ldr	r3, [pc, #116]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f0      	bne.n	800455c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d03a      	beq.n	80045fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d019      	beq.n	80045c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800458e:	4b17      	ldr	r3, [pc, #92]	; (80045ec <HAL_RCC_OscConfig+0x274>)
 8004590:	2201      	movs	r2, #1
 8004592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004594:	f7fe f854 	bl	8002640 <HAL_GetTick>
 8004598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800459c:	f7fe f850 	bl	8002640 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e160      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ae:	4b0d      	ldr	r3, [pc, #52]	; (80045e4 <HAL_RCC_OscConfig+0x26c>)
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0f0      	beq.n	800459c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045ba:	2001      	movs	r0, #1
 80045bc:	f000 face 	bl	8004b5c <RCC_Delay>
 80045c0:	e01c      	b.n	80045fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045c2:	4b0a      	ldr	r3, [pc, #40]	; (80045ec <HAL_RCC_OscConfig+0x274>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c8:	f7fe f83a 	bl	8002640 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045ce:	e00f      	b.n	80045f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045d0:	f7fe f836 	bl	8002640 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d908      	bls.n	80045f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e146      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
 80045e2:	bf00      	nop
 80045e4:	40021000 	.word	0x40021000
 80045e8:	42420000 	.word	0x42420000
 80045ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f0:	4b92      	ldr	r3, [pc, #584]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1e9      	bne.n	80045d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 80a6 	beq.w	8004756 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800460a:	2300      	movs	r3, #0
 800460c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800460e:	4b8b      	ldr	r3, [pc, #556]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10d      	bne.n	8004636 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800461a:	4b88      	ldr	r3, [pc, #544]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	4a87      	ldr	r2, [pc, #540]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004624:	61d3      	str	r3, [r2, #28]
 8004626:	4b85      	ldr	r3, [pc, #532]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800462e:	60bb      	str	r3, [r7, #8]
 8004630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004632:	2301      	movs	r3, #1
 8004634:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004636:	4b82      	ldr	r3, [pc, #520]	; (8004840 <HAL_RCC_OscConfig+0x4c8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800463e:	2b00      	cmp	r3, #0
 8004640:	d118      	bne.n	8004674 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004642:	4b7f      	ldr	r3, [pc, #508]	; (8004840 <HAL_RCC_OscConfig+0x4c8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a7e      	ldr	r2, [pc, #504]	; (8004840 <HAL_RCC_OscConfig+0x4c8>)
 8004648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800464c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800464e:	f7fd fff7 	bl	8002640 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004656:	f7fd fff3 	bl	8002640 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b64      	cmp	r3, #100	; 0x64
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e103      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004668:	4b75      	ldr	r3, [pc, #468]	; (8004840 <HAL_RCC_OscConfig+0x4c8>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0f0      	beq.n	8004656 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d106      	bne.n	800468a <HAL_RCC_OscConfig+0x312>
 800467c:	4b6f      	ldr	r3, [pc, #444]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	4a6e      	ldr	r2, [pc, #440]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004682:	f043 0301 	orr.w	r3, r3, #1
 8004686:	6213      	str	r3, [r2, #32]
 8004688:	e02d      	b.n	80046e6 <HAL_RCC_OscConfig+0x36e>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10c      	bne.n	80046ac <HAL_RCC_OscConfig+0x334>
 8004692:	4b6a      	ldr	r3, [pc, #424]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	4a69      	ldr	r2, [pc, #420]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	6213      	str	r3, [r2, #32]
 800469e:	4b67      	ldr	r3, [pc, #412]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	4a66      	ldr	r2, [pc, #408]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046a4:	f023 0304 	bic.w	r3, r3, #4
 80046a8:	6213      	str	r3, [r2, #32]
 80046aa:	e01c      	b.n	80046e6 <HAL_RCC_OscConfig+0x36e>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	2b05      	cmp	r3, #5
 80046b2:	d10c      	bne.n	80046ce <HAL_RCC_OscConfig+0x356>
 80046b4:	4b61      	ldr	r3, [pc, #388]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	4a60      	ldr	r2, [pc, #384]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046ba:	f043 0304 	orr.w	r3, r3, #4
 80046be:	6213      	str	r3, [r2, #32]
 80046c0:	4b5e      	ldr	r3, [pc, #376]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	4a5d      	ldr	r2, [pc, #372]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046c6:	f043 0301 	orr.w	r3, r3, #1
 80046ca:	6213      	str	r3, [r2, #32]
 80046cc:	e00b      	b.n	80046e6 <HAL_RCC_OscConfig+0x36e>
 80046ce:	4b5b      	ldr	r3, [pc, #364]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4a5a      	ldr	r2, [pc, #360]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	6213      	str	r3, [r2, #32]
 80046da:	4b58      	ldr	r3, [pc, #352]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	4a57      	ldr	r2, [pc, #348]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80046e0:	f023 0304 	bic.w	r3, r3, #4
 80046e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d015      	beq.n	800471a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ee:	f7fd ffa7 	bl	8002640 <HAL_GetTick>
 80046f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046f4:	e00a      	b.n	800470c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046f6:	f7fd ffa3 	bl	8002640 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	f241 3288 	movw	r2, #5000	; 0x1388
 8004704:	4293      	cmp	r3, r2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e0b1      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800470c:	4b4b      	ldr	r3, [pc, #300]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 800470e:	6a1b      	ldr	r3, [r3, #32]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0ee      	beq.n	80046f6 <HAL_RCC_OscConfig+0x37e>
 8004718:	e014      	b.n	8004744 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800471a:	f7fd ff91 	bl	8002640 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004720:	e00a      	b.n	8004738 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004722:	f7fd ff8d 	bl	8002640 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004730:	4293      	cmp	r3, r2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e09b      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004738:	4b40      	ldr	r3, [pc, #256]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1ee      	bne.n	8004722 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004744:	7dfb      	ldrb	r3, [r7, #23]
 8004746:	2b01      	cmp	r3, #1
 8004748:	d105      	bne.n	8004756 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800474a:	4b3c      	ldr	r3, [pc, #240]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	4a3b      	ldr	r2, [pc, #236]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004754:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 8087 	beq.w	800486e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004760:	4b36      	ldr	r3, [pc, #216]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f003 030c 	and.w	r3, r3, #12
 8004768:	2b08      	cmp	r3, #8
 800476a:	d061      	beq.n	8004830 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	69db      	ldr	r3, [r3, #28]
 8004770:	2b02      	cmp	r3, #2
 8004772:	d146      	bne.n	8004802 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004774:	4b33      	ldr	r3, [pc, #204]	; (8004844 <HAL_RCC_OscConfig+0x4cc>)
 8004776:	2200      	movs	r2, #0
 8004778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477a:	f7fd ff61 	bl	8002640 <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004780:	e008      	b.n	8004794 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004782:	f7fd ff5d 	bl	8002640 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	2b02      	cmp	r3, #2
 800478e:	d901      	bls.n	8004794 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e06d      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004794:	4b29      	ldr	r3, [pc, #164]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1f0      	bne.n	8004782 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a8:	d108      	bne.n	80047bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047aa:	4b24      	ldr	r3, [pc, #144]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	4921      	ldr	r1, [pc, #132]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047bc:	4b1f      	ldr	r3, [pc, #124]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a19      	ldr	r1, [r3, #32]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047cc:	430b      	orrs	r3, r1
 80047ce:	491b      	ldr	r1, [pc, #108]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d4:	4b1b      	ldr	r3, [pc, #108]	; (8004844 <HAL_RCC_OscConfig+0x4cc>)
 80047d6:	2201      	movs	r2, #1
 80047d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047da:	f7fd ff31 	bl	8002640 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e2:	f7fd ff2d 	bl	8002640 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e03d      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047f4:	4b11      	ldr	r3, [pc, #68]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d0f0      	beq.n	80047e2 <HAL_RCC_OscConfig+0x46a>
 8004800:	e035      	b.n	800486e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004802:	4b10      	ldr	r3, [pc, #64]	; (8004844 <HAL_RCC_OscConfig+0x4cc>)
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004808:	f7fd ff1a 	bl	8002640 <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004810:	f7fd ff16 	bl	8002640 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e026      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004822:	4b06      	ldr	r3, [pc, #24]	; (800483c <HAL_RCC_OscConfig+0x4c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1f0      	bne.n	8004810 <HAL_RCC_OscConfig+0x498>
 800482e:	e01e      	b.n	800486e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	69db      	ldr	r3, [r3, #28]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d107      	bne.n	8004848 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e019      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
 800483c:	40021000 	.word	0x40021000
 8004840:	40007000 	.word	0x40007000
 8004844:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004848:	4b0b      	ldr	r3, [pc, #44]	; (8004878 <HAL_RCC_OscConfig+0x500>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	429a      	cmp	r2, r3
 800485a:	d106      	bne.n	800486a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004866:	429a      	cmp	r2, r3
 8004868:	d001      	beq.n	800486e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e000      	b.n	8004870 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	3718      	adds	r7, #24
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40021000 	.word	0x40021000

0800487c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e0d0      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004890:	4b6a      	ldr	r3, [pc, #424]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	429a      	cmp	r2, r3
 800489c:	d910      	bls.n	80048c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489e:	4b67      	ldr	r3, [pc, #412]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f023 0207 	bic.w	r2, r3, #7
 80048a6:	4965      	ldr	r1, [pc, #404]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ae:	4b63      	ldr	r3, [pc, #396]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0307 	and.w	r3, r3, #7
 80048b6:	683a      	ldr	r2, [r7, #0]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d001      	beq.n	80048c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e0b8      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0302 	and.w	r3, r3, #2
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d020      	beq.n	800490e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0304 	and.w	r3, r3, #4
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d005      	beq.n	80048e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048d8:	4b59      	ldr	r3, [pc, #356]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a58      	ldr	r2, [pc, #352]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80048de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80048e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0308 	and.w	r3, r3, #8
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d005      	beq.n	80048fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048f0:	4b53      	ldr	r3, [pc, #332]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	4a52      	ldr	r2, [pc, #328]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80048f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80048fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048fc:	4b50      	ldr	r3, [pc, #320]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	494d      	ldr	r1, [pc, #308]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 800490a:	4313      	orrs	r3, r2
 800490c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d040      	beq.n	800499c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d107      	bne.n	8004932 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004922:	4b47      	ldr	r3, [pc, #284]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d115      	bne.n	800495a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e07f      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2b02      	cmp	r3, #2
 8004938:	d107      	bne.n	800494a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800493a:	4b41      	ldr	r3, [pc, #260]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d109      	bne.n	800495a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e073      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800494a:	4b3d      	ldr	r3, [pc, #244]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e06b      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800495a:	4b39      	ldr	r3, [pc, #228]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f023 0203 	bic.w	r2, r3, #3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	4936      	ldr	r1, [pc, #216]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 8004968:	4313      	orrs	r3, r2
 800496a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800496c:	f7fd fe68 	bl	8002640 <HAL_GetTick>
 8004970:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004972:	e00a      	b.n	800498a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004974:	f7fd fe64 	bl	8002640 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e053      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800498a:	4b2d      	ldr	r3, [pc, #180]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f003 020c 	and.w	r2, r3, #12
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	429a      	cmp	r2, r3
 800499a:	d1eb      	bne.n	8004974 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800499c:	4b27      	ldr	r3, [pc, #156]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0307 	and.w	r3, r3, #7
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d210      	bcs.n	80049cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049aa:	4b24      	ldr	r3, [pc, #144]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f023 0207 	bic.w	r2, r3, #7
 80049b2:	4922      	ldr	r1, [pc, #136]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ba:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <HAL_RCC_ClockConfig+0x1c0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0307 	and.w	r3, r3, #7
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d001      	beq.n	80049cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e032      	b.n	8004a32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d008      	beq.n	80049ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049d8:	4b19      	ldr	r3, [pc, #100]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	4916      	ldr	r1, [pc, #88]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0308 	and.w	r3, r3, #8
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d009      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049f6:	4b12      	ldr	r3, [pc, #72]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	490e      	ldr	r1, [pc, #56]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a0a:	f000 f821 	bl	8004a50 <HAL_RCC_GetSysClockFreq>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	4b0b      	ldr	r3, [pc, #44]	; (8004a40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	091b      	lsrs	r3, r3, #4
 8004a16:	f003 030f 	and.w	r3, r3, #15
 8004a1a:	490a      	ldr	r1, [pc, #40]	; (8004a44 <HAL_RCC_ClockConfig+0x1c8>)
 8004a1c:	5ccb      	ldrb	r3, [r1, r3]
 8004a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a22:	4a09      	ldr	r2, [pc, #36]	; (8004a48 <HAL_RCC_ClockConfig+0x1cc>)
 8004a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a26:	4b09      	ldr	r3, [pc, #36]	; (8004a4c <HAL_RCC_ClockConfig+0x1d0>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fd fdc6 	bl	80025bc <HAL_InitTick>

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40022000 	.word	0x40022000
 8004a40:	40021000 	.word	0x40021000
 8004a44:	08007704 	.word	0x08007704
 8004a48:	20000914 	.word	0x20000914
 8004a4c:	20000918 	.word	0x20000918

08004a50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60bb      	str	r3, [r7, #8]
 8004a5e:	2300      	movs	r3, #0
 8004a60:	617b      	str	r3, [r7, #20]
 8004a62:	2300      	movs	r3, #0
 8004a64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a6a:	4b1e      	ldr	r3, [pc, #120]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d002      	beq.n	8004a80 <HAL_RCC_GetSysClockFreq+0x30>
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d003      	beq.n	8004a86 <HAL_RCC_GetSysClockFreq+0x36>
 8004a7e:	e027      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a80:	4b19      	ldr	r3, [pc, #100]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a82:	613b      	str	r3, [r7, #16]
      break;
 8004a84:	e027      	b.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	0c9b      	lsrs	r3, r3, #18
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	4a17      	ldr	r2, [pc, #92]	; (8004aec <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a90:	5cd3      	ldrb	r3, [r2, r3]
 8004a92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d010      	beq.n	8004ac0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a9e:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	0c5b      	lsrs	r3, r3, #17
 8004aa4:	f003 0301 	and.w	r3, r3, #1
 8004aa8:	4a11      	ldr	r2, [pc, #68]	; (8004af0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004aaa:	5cd3      	ldrb	r3, [r2, r3]
 8004aac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a0d      	ldr	r2, [pc, #52]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ab2:	fb03 f202 	mul.w	r2, r3, r2
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abc:	617b      	str	r3, [r7, #20]
 8004abe:	e004      	b.n	8004aca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a0c      	ldr	r2, [pc, #48]	; (8004af4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004ac4:	fb02 f303 	mul.w	r3, r2, r3
 8004ac8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	613b      	str	r3, [r7, #16]
      break;
 8004ace:	e002      	b.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ad0:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ad2:	613b      	str	r3, [r7, #16]
      break;
 8004ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ad6:	693b      	ldr	r3, [r7, #16]
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	371c      	adds	r7, #28
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	007a1200 	.word	0x007a1200
 8004aec:	0800771c 	.word	0x0800771c
 8004af0:	0800772c 	.word	0x0800772c
 8004af4:	003d0900 	.word	0x003d0900

08004af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004afc:	4b02      	ldr	r3, [pc, #8]	; (8004b08 <HAL_RCC_GetHCLKFreq+0x10>)
 8004afe:	681b      	ldr	r3, [r3, #0]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bc80      	pop	{r7}
 8004b06:	4770      	bx	lr
 8004b08:	20000914 	.word	0x20000914

08004b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b10:	f7ff fff2 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
 8004b14:	4602      	mov	r2, r0
 8004b16:	4b05      	ldr	r3, [pc, #20]	; (8004b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	0a1b      	lsrs	r3, r3, #8
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	4903      	ldr	r1, [pc, #12]	; (8004b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b22:	5ccb      	ldrb	r3, [r1, r3]
 8004b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	08007714 	.word	0x08007714

08004b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b38:	f7ff ffde 	bl	8004af8 <HAL_RCC_GetHCLKFreq>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	0adb      	lsrs	r3, r3, #11
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	4903      	ldr	r1, [pc, #12]	; (8004b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b4a:	5ccb      	ldrb	r3, [r1, r3]
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40021000 	.word	0x40021000
 8004b58:	08007714 	.word	0x08007714

08004b5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b64:	4b0a      	ldr	r3, [pc, #40]	; (8004b90 <RCC_Delay+0x34>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a0a      	ldr	r2, [pc, #40]	; (8004b94 <RCC_Delay+0x38>)
 8004b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6e:	0a5b      	lsrs	r3, r3, #9
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	fb02 f303 	mul.w	r3, r2, r3
 8004b76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b78:	bf00      	nop
  }
  while (Delay --);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	1e5a      	subs	r2, r3, #1
 8004b7e:	60fa      	str	r2, [r7, #12]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f9      	bne.n	8004b78 <RCC_Delay+0x1c>
}
 8004b84:	bf00      	nop
 8004b86:	bf00      	nop
 8004b88:	3714      	adds	r7, #20
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bc80      	pop	{r7}
 8004b8e:	4770      	bx	lr
 8004b90:	20000914 	.word	0x20000914
 8004b94:	10624dd3 	.word	0x10624dd3

08004b98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e041      	b.n	8004c2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fd fbce 	bl	8002360 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	f000 fa82 	bl	80050e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
	...

08004c38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d001      	beq.n	8004c50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e044      	b.n	8004cda <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a1d      	ldr	r2, [pc, #116]	; (8004ce4 <HAL_TIM_Base_Start_IT+0xac>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d018      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1c      	ldr	r2, [pc, #112]	; (8004ce8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d013      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c84:	d00e      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a18      	ldr	r2, [pc, #96]	; (8004cec <HAL_TIM_Base_Start_IT+0xb4>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d009      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a16      	ldr	r2, [pc, #88]	; (8004cf0 <HAL_TIM_Base_Start_IT+0xb8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d004      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0x6c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a15      	ldr	r2, [pc, #84]	; (8004cf4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d111      	bne.n	8004cc8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 0307 	and.w	r3, r3, #7
 8004cae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2b06      	cmp	r3, #6
 8004cb4:	d010      	beq.n	8004cd8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f042 0201 	orr.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc6:	e007      	b.n	8004cd8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr
 8004ce4:	40012c00 	.word	0x40012c00
 8004ce8:	40013400 	.word	0x40013400
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40000800 	.word	0x40000800
 8004cf4:	40000c00 	.word	0x40000c00

08004cf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d122      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d11b      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f06f 0202 	mvn.w	r2, #2
 8004d24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f9b4 	bl	80050a8 <HAL_TIM_IC_CaptureCallback>
 8004d40:	e005      	b.n	8004d4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f9a7 	bl	8005096 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f9b6 	bl	80050ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	d122      	bne.n	8004da8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	d11b      	bne.n	8004da8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0204 	mvn.w	r2, #4
 8004d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f98a 	bl	80050a8 <HAL_TIM_IC_CaptureCallback>
 8004d94:	e005      	b.n	8004da2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f97d 	bl	8005096 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f98c 	bl	80050ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b08      	cmp	r3, #8
 8004db4:	d122      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f003 0308 	and.w	r3, r3, #8
 8004dc0:	2b08      	cmp	r3, #8
 8004dc2:	d11b      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f06f 0208 	mvn.w	r2, #8
 8004dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2204      	movs	r2, #4
 8004dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f960 	bl	80050a8 <HAL_TIM_IC_CaptureCallback>
 8004de8:	e005      	b.n	8004df6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f953 	bl	8005096 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f962 	bl	80050ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0310 	and.w	r3, r3, #16
 8004e06:	2b10      	cmp	r3, #16
 8004e08:	d122      	bne.n	8004e50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f003 0310 	and.w	r3, r3, #16
 8004e14:	2b10      	cmp	r3, #16
 8004e16:	d11b      	bne.n	8004e50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0210 	mvn.w	r2, #16
 8004e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2208      	movs	r2, #8
 8004e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f936 	bl	80050a8 <HAL_TIM_IC_CaptureCallback>
 8004e3c:	e005      	b.n	8004e4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 f929 	bl	8005096 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f938 	bl	80050ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d10e      	bne.n	8004e7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d107      	bne.n	8004e7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f06f 0201 	mvn.w	r2, #1
 8004e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7fc fefa 	bl	8001c70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e86:	2b80      	cmp	r3, #128	; 0x80
 8004e88:	d10e      	bne.n	8004ea8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e94:	2b80      	cmp	r3, #128	; 0x80
 8004e96:	d107      	bne.n	8004ea8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 faa1 	bl	80053ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb2:	2b40      	cmp	r3, #64	; 0x40
 8004eb4:	d10e      	bne.n	8004ed4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec0:	2b40      	cmp	r3, #64	; 0x40
 8004ec2:	d107      	bne.n	8004ed4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f000 f8fc 	bl	80050cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	f003 0320 	and.w	r3, r3, #32
 8004ede:	2b20      	cmp	r3, #32
 8004ee0:	d10e      	bne.n	8004f00 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	f003 0320 	and.w	r3, r3, #32
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d107      	bne.n	8004f00 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0220 	mvn.w	r2, #32
 8004ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 fa6c 	bl	80053d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f00:	bf00      	nop
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_TIM_ConfigClockSource+0x1c>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e0b4      	b.n	800508e <HAL_TIM_ConfigClockSource+0x186>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f5c:	d03e      	beq.n	8004fdc <HAL_TIM_ConfigClockSource+0xd4>
 8004f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f62:	f200 8087 	bhi.w	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f6a:	f000 8086 	beq.w	800507a <HAL_TIM_ConfigClockSource+0x172>
 8004f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f72:	d87f      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f74:	2b70      	cmp	r3, #112	; 0x70
 8004f76:	d01a      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0xa6>
 8004f78:	2b70      	cmp	r3, #112	; 0x70
 8004f7a:	d87b      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f7c:	2b60      	cmp	r3, #96	; 0x60
 8004f7e:	d050      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0x11a>
 8004f80:	2b60      	cmp	r3, #96	; 0x60
 8004f82:	d877      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f84:	2b50      	cmp	r3, #80	; 0x50
 8004f86:	d03c      	beq.n	8005002 <HAL_TIM_ConfigClockSource+0xfa>
 8004f88:	2b50      	cmp	r3, #80	; 0x50
 8004f8a:	d873      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f8c:	2b40      	cmp	r3, #64	; 0x40
 8004f8e:	d058      	beq.n	8005042 <HAL_TIM_ConfigClockSource+0x13a>
 8004f90:	2b40      	cmp	r3, #64	; 0x40
 8004f92:	d86f      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f94:	2b30      	cmp	r3, #48	; 0x30
 8004f96:	d064      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15a>
 8004f98:	2b30      	cmp	r3, #48	; 0x30
 8004f9a:	d86b      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d060      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15a>
 8004fa0:	2b20      	cmp	r3, #32
 8004fa2:	d867      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d05c      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15a>
 8004fa8:	2b10      	cmp	r3, #16
 8004faa:	d05a      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15a>
 8004fac:	e062      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fbe:	f000 f980 	bl	80052c2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004fd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	609a      	str	r2, [r3, #8]
      break;
 8004fda:	e04f      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fec:	f000 f969 	bl	80052c2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ffe:	609a      	str	r2, [r3, #8]
      break;
 8005000:	e03c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800500e:	461a      	mov	r2, r3
 8005010:	f000 f8e0 	bl	80051d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2150      	movs	r1, #80	; 0x50
 800501a:	4618      	mov	r0, r3
 800501c:	f000 f937 	bl	800528e <TIM_ITRx_SetConfig>
      break;
 8005020:	e02c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800502e:	461a      	mov	r2, r3
 8005030:	f000 f8fe 	bl	8005230 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2160      	movs	r1, #96	; 0x60
 800503a:	4618      	mov	r0, r3
 800503c:	f000 f927 	bl	800528e <TIM_ITRx_SetConfig>
      break;
 8005040:	e01c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800504e:	461a      	mov	r2, r3
 8005050:	f000 f8c0 	bl	80051d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2140      	movs	r1, #64	; 0x40
 800505a:	4618      	mov	r0, r3
 800505c:	f000 f917 	bl	800528e <TIM_ITRx_SetConfig>
      break;
 8005060:	e00c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4619      	mov	r1, r3
 800506c:	4610      	mov	r0, r2
 800506e:	f000 f90e 	bl	800528e <TIM_ITRx_SetConfig>
      break;
 8005072:	e003      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	73fb      	strb	r3, [r7, #15]
      break;
 8005078:	e000      	b.n	800507c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800507a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800508c:	7bfb      	ldrb	r3, [r7, #15]
}
 800508e:	4618      	mov	r0, r3
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005096:	b480      	push	{r7}
 8005098:	b083      	sub	sp, #12
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr

080050a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr

080050ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b083      	sub	sp, #12
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050c2:	bf00      	nop
 80050c4:	370c      	adds	r7, #12
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bc80      	pop	{r7}
 80050ca:	4770      	bx	lr

080050cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	bc80      	pop	{r7}
 80050dc:	4770      	bx	lr
	...

080050e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a33      	ldr	r2, [pc, #204]	; (80051c0 <TIM_Base_SetConfig+0xe0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d013      	beq.n	8005120 <TIM_Base_SetConfig+0x40>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a32      	ldr	r2, [pc, #200]	; (80051c4 <TIM_Base_SetConfig+0xe4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00f      	beq.n	8005120 <TIM_Base_SetConfig+0x40>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005106:	d00b      	beq.n	8005120 <TIM_Base_SetConfig+0x40>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a2f      	ldr	r2, [pc, #188]	; (80051c8 <TIM_Base_SetConfig+0xe8>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d007      	beq.n	8005120 <TIM_Base_SetConfig+0x40>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a2e      	ldr	r2, [pc, #184]	; (80051cc <TIM_Base_SetConfig+0xec>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d003      	beq.n	8005120 <TIM_Base_SetConfig+0x40>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a2d      	ldr	r2, [pc, #180]	; (80051d0 <TIM_Base_SetConfig+0xf0>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d108      	bne.n	8005132 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005126:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a22      	ldr	r2, [pc, #136]	; (80051c0 <TIM_Base_SetConfig+0xe0>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d013      	beq.n	8005162 <TIM_Base_SetConfig+0x82>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a21      	ldr	r2, [pc, #132]	; (80051c4 <TIM_Base_SetConfig+0xe4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d00f      	beq.n	8005162 <TIM_Base_SetConfig+0x82>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005148:	d00b      	beq.n	8005162 <TIM_Base_SetConfig+0x82>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a1e      	ldr	r2, [pc, #120]	; (80051c8 <TIM_Base_SetConfig+0xe8>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d007      	beq.n	8005162 <TIM_Base_SetConfig+0x82>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a1d      	ldr	r2, [pc, #116]	; (80051cc <TIM_Base_SetConfig+0xec>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d003      	beq.n	8005162 <TIM_Base_SetConfig+0x82>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a1c      	ldr	r2, [pc, #112]	; (80051d0 <TIM_Base_SetConfig+0xf0>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d108      	bne.n	8005174 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005168:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	4313      	orrs	r3, r2
 8005172:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	689a      	ldr	r2, [r3, #8]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a09      	ldr	r2, [pc, #36]	; (80051c0 <TIM_Base_SetConfig+0xe0>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d003      	beq.n	80051a8 <TIM_Base_SetConfig+0xc8>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a08      	ldr	r2, [pc, #32]	; (80051c4 <TIM_Base_SetConfig+0xe4>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d103      	bne.n	80051b0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	691a      	ldr	r2, [r3, #16]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	615a      	str	r2, [r3, #20]
}
 80051b6:	bf00      	nop
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr
 80051c0:	40012c00 	.word	0x40012c00
 80051c4:	40013400 	.word	0x40013400
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40000c00 	.word	0x40000c00

080051d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	f023 0201 	bic.w	r2, r3, #1
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	693a      	ldr	r2, [r7, #16]
 8005206:	4313      	orrs	r3, r2
 8005208:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f023 030a 	bic.w	r3, r3, #10
 8005210:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	4313      	orrs	r3, r2
 8005218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	697a      	ldr	r2, [r7, #20]
 8005224:	621a      	str	r2, [r3, #32]
}
 8005226:	bf00      	nop
 8005228:	371c      	adds	r7, #28
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr

08005230 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	f023 0210 	bic.w	r2, r3, #16
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800525a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	031b      	lsls	r3, r3, #12
 8005260:	693a      	ldr	r2, [r7, #16]
 8005262:	4313      	orrs	r3, r2
 8005264:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800526c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	621a      	str	r2, [r3, #32]
}
 8005284:	bf00      	nop
 8005286:	371c      	adds	r7, #28
 8005288:	46bd      	mov	sp, r7
 800528a:	bc80      	pop	{r7}
 800528c:	4770      	bx	lr

0800528e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800528e:	b480      	push	{r7}
 8005290:	b085      	sub	sp, #20
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
 8005296:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f043 0307 	orr.w	r3, r3, #7
 80052b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	609a      	str	r2, [r3, #8]
}
 80052b8:	bf00      	nop
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr

080052c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b087      	sub	sp, #28
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	60f8      	str	r0, [r7, #12]
 80052ca:	60b9      	str	r1, [r7, #8]
 80052cc:	607a      	str	r2, [r7, #4]
 80052ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052dc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	021a      	lsls	r2, r3, #8
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	431a      	orrs	r2, r3
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	609a      	str	r2, [r3, #8]
}
 80052f6:	bf00      	nop
 80052f8:	371c      	adds	r7, #28
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bc80      	pop	{r7}
 80052fe:	4770      	bx	lr

08005300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005314:	2302      	movs	r3, #2
 8005316:	e050      	b.n	80053ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800533e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a1b      	ldr	r2, [pc, #108]	; (80053c4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d018      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a19      	ldr	r2, [pc, #100]	; (80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d013      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536e:	d00e      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a15      	ldr	r2, [pc, #84]	; (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d009      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a14      	ldr	r2, [pc, #80]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d004      	beq.n	800538e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a12      	ldr	r2, [pc, #72]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d10c      	bne.n	80053a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005394:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	4313      	orrs	r3, r2
 800539e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr
 80053c4:	40012c00 	.word	0x40012c00
 80053c8:	40013400 	.word	0x40013400
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800
 80053d4:	40000c00 	.word	0x40000c00

080053d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr

080053ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr

080053fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e042      	b.n	8005494 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d106      	bne.n	8005428 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7fc ffc2 	bl	80023ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2224      	movs	r2, #36	; 0x24
 800542c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68da      	ldr	r2, [r3, #12]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800543e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fcb5 	bl	8005db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005454:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695a      	ldr	r2, [r3, #20]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005464:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68da      	ldr	r2, [r3, #12]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005474:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2220      	movs	r2, #32
 8005488:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	4613      	mov	r3, r2
 80054a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b20      	cmp	r3, #32
 80054b4:	d121      	bne.n	80054fa <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d002      	beq.n	80054c2 <HAL_UART_Transmit_IT+0x26>
 80054bc:	88fb      	ldrh	r3, [r7, #6]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e01a      	b.n	80054fc <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	88fa      	ldrh	r2, [r7, #6]
 80054d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	88fa      	ldrh	r2, [r7, #6]
 80054d6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2221      	movs	r2, #33	; 0x21
 80054e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68da      	ldr	r2, [r3, #12]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80054f4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80054f6:	2300      	movs	r3, #0
 80054f8:	e000      	b.n	80054fc <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80054fa:	2302      	movs	r3, #2
  }
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3714      	adds	r7, #20
 8005500:	46bd      	mov	sp, r7
 8005502:	bc80      	pop	{r7}
 8005504:	4770      	bx	lr
	...

08005508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b0ba      	sub	sp, #232	; 0xe8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800552e:	2300      	movs	r3, #0
 8005530:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005534:	2300      	movs	r3, #0
 8005536:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800553a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800553e:	f003 030f 	and.w	r3, r3, #15
 8005542:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005546:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10f      	bne.n	800556e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800554e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	2b00      	cmp	r3, #0
 8005558:	d009      	beq.n	800556e <HAL_UART_IRQHandler+0x66>
 800555a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 fb63 	bl	8005c32 <UART_Receive_IT>
      return;
 800556c:	e25b      	b.n	8005a26 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800556e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005572:	2b00      	cmp	r3, #0
 8005574:	f000 80de 	beq.w	8005734 <HAL_UART_IRQHandler+0x22c>
 8005578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800557c:	f003 0301 	and.w	r3, r3, #1
 8005580:	2b00      	cmp	r3, #0
 8005582:	d106      	bne.n	8005592 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005588:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 80d1 	beq.w	8005734 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00b      	beq.n	80055b6 <HAL_UART_IRQHandler+0xae>
 800559e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d005      	beq.n	80055b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ba:	f003 0304 	and.w	r3, r3, #4
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00b      	beq.n	80055da <HAL_UART_IRQHandler+0xd2>
 80055c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d005      	beq.n	80055da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d2:	f043 0202 	orr.w	r2, r3, #2
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00b      	beq.n	80055fe <HAL_UART_IRQHandler+0xf6>
 80055e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d005      	beq.n	80055fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f6:	f043 0204 	orr.w	r2, r3, #4
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005602:	f003 0308 	and.w	r3, r3, #8
 8005606:	2b00      	cmp	r3, #0
 8005608:	d011      	beq.n	800562e <HAL_UART_IRQHandler+0x126>
 800560a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800560e:	f003 0320 	and.w	r3, r3, #32
 8005612:	2b00      	cmp	r3, #0
 8005614:	d105      	bne.n	8005622 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d005      	beq.n	800562e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005626:	f043 0208 	orr.w	r2, r3, #8
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 81f2 	beq.w	8005a1c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800563c:	f003 0320 	and.w	r3, r3, #32
 8005640:	2b00      	cmp	r3, #0
 8005642:	d008      	beq.n	8005656 <HAL_UART_IRQHandler+0x14e>
 8005644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005648:	f003 0320 	and.w	r3, r3, #32
 800564c:	2b00      	cmp	r3, #0
 800564e:	d002      	beq.n	8005656 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 faee 	bl	8005c32 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005660:	2b00      	cmp	r3, #0
 8005662:	bf14      	ite	ne
 8005664:	2301      	movne	r3, #1
 8005666:	2300      	moveq	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005672:	f003 0308 	and.w	r3, r3, #8
 8005676:	2b00      	cmp	r3, #0
 8005678:	d103      	bne.n	8005682 <HAL_UART_IRQHandler+0x17a>
 800567a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800567e:	2b00      	cmp	r3, #0
 8005680:	d04f      	beq.n	8005722 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f9f8 	bl	8005a78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005692:	2b00      	cmp	r3, #0
 8005694:	d041      	beq.n	800571a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3314      	adds	r3, #20
 800569c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056a4:	e853 3f00 	ldrex	r3, [r3]
 80056a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3314      	adds	r3, #20
 80056be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80056c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80056c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80056ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80056da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1d9      	bne.n	8005696 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d013      	beq.n	8005712 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ee:	4a7e      	ldr	r2, [pc, #504]	; (80058e8 <HAL_UART_IRQHandler+0x3e0>)
 80056f0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7fd fa14 	bl	8002b24 <HAL_DMA_Abort_IT>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d016      	beq.n	8005730 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800570c:	4610      	mov	r0, r2
 800570e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005710:	e00e      	b.n	8005730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f99c 	bl	8005a50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005718:	e00a      	b.n	8005730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f998 	bl	8005a50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005720:	e006      	b.n	8005730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f994 	bl	8005a50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800572e:	e175      	b.n	8005a1c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005730:	bf00      	nop
    return;
 8005732:	e173      	b.n	8005a1c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005738:	2b01      	cmp	r3, #1
 800573a:	f040 814f 	bne.w	80059dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800573e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005742:	f003 0310 	and.w	r3, r3, #16
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 8148 	beq.w	80059dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800574c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005750:	f003 0310 	and.w	r3, r3, #16
 8005754:	2b00      	cmp	r3, #0
 8005756:	f000 8141 	beq.w	80059dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800575a:	2300      	movs	r3, #0
 800575c:	60bb      	str	r3, [r7, #8]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	60bb      	str	r3, [r7, #8]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	60bb      	str	r3, [r7, #8]
 800576e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800577a:	2b00      	cmp	r3, #0
 800577c:	f000 80b6 	beq.w	80058ec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800578c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 8145 	beq.w	8005a20 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800579a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800579e:	429a      	cmp	r2, r3
 80057a0:	f080 813e 	bcs.w	8005a20 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	2b20      	cmp	r3, #32
 80057b4:	f000 8088 	beq.w	80058c8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	330c      	adds	r3, #12
 80057be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80057ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	330c      	adds	r3, #12
 80057e0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80057e4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80057e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80057f0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057f4:	e841 2300 	strex	r3, r2, [r1]
 80057f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80057fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1d9      	bne.n	80057b8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3314      	adds	r3, #20
 800580a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800580e:	e853 3f00 	ldrex	r3, [r3]
 8005812:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005814:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005816:	f023 0301 	bic.w	r3, r3, #1
 800581a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3314      	adds	r3, #20
 8005824:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005828:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800582c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005830:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005834:	e841 2300 	strex	r3, r2, [r1]
 8005838:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800583a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e1      	bne.n	8005804 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	3314      	adds	r3, #20
 8005846:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005848:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800584a:	e853 3f00 	ldrex	r3, [r3]
 800584e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005850:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005856:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3314      	adds	r3, #20
 8005860:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005864:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005866:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005868:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800586a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800586c:	e841 2300 	strex	r3, r2, [r1]
 8005870:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005872:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e3      	bne.n	8005840 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2220      	movs	r2, #32
 800587c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	330c      	adds	r3, #12
 800588c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005890:	e853 3f00 	ldrex	r3, [r3]
 8005894:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005896:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005898:	f023 0310 	bic.w	r3, r3, #16
 800589c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	330c      	adds	r3, #12
 80058a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80058aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80058ac:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80058b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e3      	bne.n	8005886 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fd f8f3 	bl	8002aae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2202      	movs	r2, #2
 80058cc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	b29b      	uxth	r3, r3
 80058dc:	4619      	mov	r1, r3
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f8bf 	bl	8005a62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058e4:	e09c      	b.n	8005a20 <HAL_UART_IRQHandler+0x518>
 80058e6:	bf00      	nop
 80058e8:	08005b3d 	.word	0x08005b3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	f000 808e 	beq.w	8005a24 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005908:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800590c:	2b00      	cmp	r3, #0
 800590e:	f000 8089 	beq.w	8005a24 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	330c      	adds	r3, #12
 8005918:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005924:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005928:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005936:	647a      	str	r2, [r7, #68]	; 0x44
 8005938:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800593c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800593e:	e841 2300 	strex	r3, r2, [r1]
 8005942:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1e3      	bne.n	8005912 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3314      	adds	r3, #20
 8005950:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	623b      	str	r3, [r7, #32]
   return(result);
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	f023 0301 	bic.w	r3, r3, #1
 8005960:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	3314      	adds	r3, #20
 800596a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800596e:	633a      	str	r2, [r7, #48]	; 0x30
 8005970:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005976:	e841 2300 	strex	r3, r2, [r1]
 800597a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800597c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1e3      	bne.n	800594a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2220      	movs	r2, #32
 8005986:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	330c      	adds	r3, #12
 8005996:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	e853 3f00 	ldrex	r3, [r3]
 800599e:	60fb      	str	r3, [r7, #12]
   return(result);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f023 0310 	bic.w	r3, r3, #16
 80059a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	330c      	adds	r3, #12
 80059b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80059b4:	61fa      	str	r2, [r7, #28]
 80059b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b8:	69b9      	ldr	r1, [r7, #24]
 80059ba:	69fa      	ldr	r2, [r7, #28]
 80059bc:	e841 2300 	strex	r3, r2, [r1]
 80059c0:	617b      	str	r3, [r7, #20]
   return(result);
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1e3      	bne.n	8005990 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2202      	movs	r2, #2
 80059cc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059d2:	4619      	mov	r1, r3
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f844 	bl	8005a62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059da:	e023      	b.n	8005a24 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d009      	beq.n	80059fc <HAL_UART_IRQHandler+0x4f4>
 80059e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 f8b5 	bl	8005b64 <UART_Transmit_IT>
    return;
 80059fa:	e014      	b.n	8005a26 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00e      	beq.n	8005a26 <HAL_UART_IRQHandler+0x51e>
 8005a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d008      	beq.n	8005a26 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f000 f8f4 	bl	8005c02 <UART_EndTransmit_IT>
    return;
 8005a1a:	e004      	b.n	8005a26 <HAL_UART_IRQHandler+0x51e>
    return;
 8005a1c:	bf00      	nop
 8005a1e:	e002      	b.n	8005a26 <HAL_UART_IRQHandler+0x51e>
      return;
 8005a20:	bf00      	nop
 8005a22:	e000      	b.n	8005a26 <HAL_UART_IRQHandler+0x51e>
      return;
 8005a24:	bf00      	nop
  }
}
 8005a26:	37e8      	adds	r7, #232	; 0xe8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr

08005a3e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a46:	bf00      	nop
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bc80      	pop	{r7}
 8005a4e:	4770      	bx	lr

08005a50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr

08005a62 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a62:	b480      	push	{r7}
 8005a64:	b083      	sub	sp, #12
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a6e:	bf00      	nop
 8005a70:	370c      	adds	r7, #12
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bc80      	pop	{r7}
 8005a76:	4770      	bx	lr

08005a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b095      	sub	sp, #84	; 0x54
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	330c      	adds	r3, #12
 8005a86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a8a:	e853 3f00 	ldrex	r3, [r3]
 8005a8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	330c      	adds	r3, #12
 8005a9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005aa0:	643a      	str	r2, [r7, #64]	; 0x40
 8005aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005aa6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005aa8:	e841 2300 	strex	r3, r2, [r1]
 8005aac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e5      	bne.n	8005a80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	3314      	adds	r3, #20
 8005aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	e853 3f00 	ldrex	r3, [r3]
 8005ac2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f023 0301 	bic.w	r3, r3, #1
 8005aca:	64bb      	str	r3, [r7, #72]	; 0x48
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	3314      	adds	r3, #20
 8005ad2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ad4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ad6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ada:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005adc:	e841 2300 	strex	r3, r2, [r1]
 8005ae0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1e5      	bne.n	8005ab4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d119      	bne.n	8005b24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f023 0310 	bic.w	r3, r3, #16
 8005b06:	647b      	str	r3, [r7, #68]	; 0x44
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	330c      	adds	r3, #12
 8005b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b10:	61ba      	str	r2, [r7, #24]
 8005b12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	6979      	ldr	r1, [r7, #20]
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e5      	bne.n	8005af0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b32:	bf00      	nop
 8005b34:	3754      	adds	r7, #84	; 0x54
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr

08005b3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f7ff ff7a 	bl	8005a50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b5c:	bf00      	nop
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	2b21      	cmp	r3, #33	; 0x21
 8005b76:	d13e      	bne.n	8005bf6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b80:	d114      	bne.n	8005bac <UART_Transmit_IT+0x48>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d110      	bne.n	8005bac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	881b      	ldrh	r3, [r3, #0]
 8005b94:	461a      	mov	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b9e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a1b      	ldr	r3, [r3, #32]
 8005ba4:	1c9a      	adds	r2, r3, #2
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	621a      	str	r2, [r3, #32]
 8005baa:	e008      	b.n	8005bbe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	1c59      	adds	r1, r3, #1
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6211      	str	r1, [r2, #32]
 8005bb6:	781a      	ldrb	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10f      	bne.n	8005bf2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005be0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bf0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	e000      	b.n	8005bf8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bf6:	2302      	movs	r3, #2
  }
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bc80      	pop	{r7}
 8005c00:	4770      	bx	lr

08005c02 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b082      	sub	sp, #8
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68da      	ldr	r2, [r3, #12]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c18:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7ff ff02 	bl	8005a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b08c      	sub	sp, #48	; 0x30
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	2b22      	cmp	r3, #34	; 0x22
 8005c44:	f040 80ae 	bne.w	8005da4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c50:	d117      	bne.n	8005c82 <UART_Receive_IT+0x50>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d113      	bne.n	8005c82 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c62:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7a:	1c9a      	adds	r2, r3, #2
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	629a      	str	r2, [r3, #40]	; 0x28
 8005c80:	e026      	b.n	8005cd0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c86:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c94:	d007      	beq.n	8005ca6 <UART_Receive_IT+0x74>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10a      	bne.n	8005cb4 <UART_Receive_IT+0x82>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d106      	bne.n	8005cb4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cb0:	701a      	strb	r2, [r3, #0]
 8005cb2:	e008      	b.n	8005cc6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d15d      	bne.n	8005da0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0220 	bic.w	r2, r2, #32
 8005cf2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695a      	ldr	r2, [r3, #20]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0201 	bic.w	r2, r2, #1
 8005d12:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d135      	bne.n	8005d96 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	330c      	adds	r3, #12
 8005d36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	e853 3f00 	ldrex	r3, [r3]
 8005d3e:	613b      	str	r3, [r7, #16]
   return(result);
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f023 0310 	bic.w	r3, r3, #16
 8005d46:	627b      	str	r3, [r7, #36]	; 0x24
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	330c      	adds	r3, #12
 8005d4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d50:	623a      	str	r2, [r7, #32]
 8005d52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d54:	69f9      	ldr	r1, [r7, #28]
 8005d56:	6a3a      	ldr	r2, [r7, #32]
 8005d58:	e841 2300 	strex	r3, r2, [r1]
 8005d5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1e5      	bne.n	8005d30 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0310 	and.w	r3, r3, #16
 8005d6e:	2b10      	cmp	r3, #16
 8005d70:	d10a      	bne.n	8005d88 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d72:	2300      	movs	r3, #0
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff fe67 	bl	8005a62 <HAL_UARTEx_RxEventCallback>
 8005d94:	e002      	b.n	8005d9c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7ff fe51 	bl	8005a3e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	e002      	b.n	8005da6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005da0:	2300      	movs	r3, #0
 8005da2:	e000      	b.n	8005da6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005da4:	2302      	movs	r3, #2
  }
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3730      	adds	r7, #48	; 0x30
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
	...

08005db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	689a      	ldr	r2, [r3, #8]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	431a      	orrs	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005dea:	f023 030c 	bic.w	r3, r3, #12
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	6812      	ldr	r2, [r2, #0]
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	430b      	orrs	r3, r1
 8005df6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	699a      	ldr	r2, [r3, #24]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a2c      	ldr	r2, [pc, #176]	; (8005ec4 <UART_SetConfig+0x114>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d103      	bne.n	8005e20 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e18:	f7fe fe8c 	bl	8004b34 <HAL_RCC_GetPCLK2Freq>
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	e002      	b.n	8005e26 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005e20:	f7fe fe74 	bl	8004b0c <HAL_RCC_GetPCLK1Freq>
 8005e24:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009a      	lsls	r2, r3, #2
 8005e30:	441a      	add	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e3c:	4a22      	ldr	r2, [pc, #136]	; (8005ec8 <UART_SetConfig+0x118>)
 8005e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e42:	095b      	lsrs	r3, r3, #5
 8005e44:	0119      	lsls	r1, r3, #4
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009a      	lsls	r2, r3, #2
 8005e50:	441a      	add	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e5c:	4b1a      	ldr	r3, [pc, #104]	; (8005ec8 <UART_SetConfig+0x118>)
 8005e5e:	fba3 0302 	umull	r0, r3, r3, r2
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2064      	movs	r0, #100	; 0x64
 8005e66:	fb00 f303 	mul.w	r3, r0, r3
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	3332      	adds	r3, #50	; 0x32
 8005e70:	4a15      	ldr	r2, [pc, #84]	; (8005ec8 <UART_SetConfig+0x118>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e7c:	4419      	add	r1, r3
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	009a      	lsls	r2, r3, #2
 8005e88:	441a      	add	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e94:	4b0c      	ldr	r3, [pc, #48]	; (8005ec8 <UART_SetConfig+0x118>)
 8005e96:	fba3 0302 	umull	r0, r3, r3, r2
 8005e9a:	095b      	lsrs	r3, r3, #5
 8005e9c:	2064      	movs	r0, #100	; 0x64
 8005e9e:	fb00 f303 	mul.w	r3, r0, r3
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	011b      	lsls	r3, r3, #4
 8005ea6:	3332      	adds	r3, #50	; 0x32
 8005ea8:	4a07      	ldr	r2, [pc, #28]	; (8005ec8 <UART_SetConfig+0x118>)
 8005eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8005eae:	095b      	lsrs	r3, r3, #5
 8005eb0:	f003 020f 	and.w	r2, r3, #15
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	440a      	add	r2, r1
 8005eba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ebc:	bf00      	nop
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40013800 	.word	0x40013800
 8005ec8:	51eb851f 	.word	0x51eb851f

08005ecc <malloc>:
 8005ecc:	4b02      	ldr	r3, [pc, #8]	; (8005ed8 <malloc+0xc>)
 8005ece:	4601      	mov	r1, r0
 8005ed0:	6818      	ldr	r0, [r3, #0]
 8005ed2:	f000 b823 	b.w	8005f1c <_malloc_r>
 8005ed6:	bf00      	nop
 8005ed8:	2000096c 	.word	0x2000096c

08005edc <sbrk_aligned>:
 8005edc:	b570      	push	{r4, r5, r6, lr}
 8005ede:	4e0e      	ldr	r6, [pc, #56]	; (8005f18 <sbrk_aligned+0x3c>)
 8005ee0:	460c      	mov	r4, r1
 8005ee2:	6831      	ldr	r1, [r6, #0]
 8005ee4:	4605      	mov	r5, r0
 8005ee6:	b911      	cbnz	r1, 8005eee <sbrk_aligned+0x12>
 8005ee8:	f000 f8dc 	bl	80060a4 <_sbrk_r>
 8005eec:	6030      	str	r0, [r6, #0]
 8005eee:	4621      	mov	r1, r4
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f000 f8d7 	bl	80060a4 <_sbrk_r>
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	d00a      	beq.n	8005f10 <sbrk_aligned+0x34>
 8005efa:	1cc4      	adds	r4, r0, #3
 8005efc:	f024 0403 	bic.w	r4, r4, #3
 8005f00:	42a0      	cmp	r0, r4
 8005f02:	d007      	beq.n	8005f14 <sbrk_aligned+0x38>
 8005f04:	1a21      	subs	r1, r4, r0
 8005f06:	4628      	mov	r0, r5
 8005f08:	f000 f8cc 	bl	80060a4 <_sbrk_r>
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	d101      	bne.n	8005f14 <sbrk_aligned+0x38>
 8005f10:	f04f 34ff 	mov.w	r4, #4294967295
 8005f14:	4620      	mov	r0, r4
 8005f16:	bd70      	pop	{r4, r5, r6, pc}
 8005f18:	20000da4 	.word	0x20000da4

08005f1c <_malloc_r>:
 8005f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f20:	1ccd      	adds	r5, r1, #3
 8005f22:	f025 0503 	bic.w	r5, r5, #3
 8005f26:	3508      	adds	r5, #8
 8005f28:	2d0c      	cmp	r5, #12
 8005f2a:	bf38      	it	cc
 8005f2c:	250c      	movcc	r5, #12
 8005f2e:	2d00      	cmp	r5, #0
 8005f30:	4607      	mov	r7, r0
 8005f32:	db01      	blt.n	8005f38 <_malloc_r+0x1c>
 8005f34:	42a9      	cmp	r1, r5
 8005f36:	d905      	bls.n	8005f44 <_malloc_r+0x28>
 8005f38:	230c      	movs	r3, #12
 8005f3a:	2600      	movs	r6, #0
 8005f3c:	603b      	str	r3, [r7, #0]
 8005f3e:	4630      	mov	r0, r6
 8005f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006018 <_malloc_r+0xfc>
 8005f48:	f000 f868 	bl	800601c <__malloc_lock>
 8005f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8005f50:	461c      	mov	r4, r3
 8005f52:	bb5c      	cbnz	r4, 8005fac <_malloc_r+0x90>
 8005f54:	4629      	mov	r1, r5
 8005f56:	4638      	mov	r0, r7
 8005f58:	f7ff ffc0 	bl	8005edc <sbrk_aligned>
 8005f5c:	1c43      	adds	r3, r0, #1
 8005f5e:	4604      	mov	r4, r0
 8005f60:	d155      	bne.n	800600e <_malloc_r+0xf2>
 8005f62:	f8d8 4000 	ldr.w	r4, [r8]
 8005f66:	4626      	mov	r6, r4
 8005f68:	2e00      	cmp	r6, #0
 8005f6a:	d145      	bne.n	8005ff8 <_malloc_r+0xdc>
 8005f6c:	2c00      	cmp	r4, #0
 8005f6e:	d048      	beq.n	8006002 <_malloc_r+0xe6>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	4631      	mov	r1, r6
 8005f74:	4638      	mov	r0, r7
 8005f76:	eb04 0903 	add.w	r9, r4, r3
 8005f7a:	f000 f893 	bl	80060a4 <_sbrk_r>
 8005f7e:	4581      	cmp	r9, r0
 8005f80:	d13f      	bne.n	8006002 <_malloc_r+0xe6>
 8005f82:	6821      	ldr	r1, [r4, #0]
 8005f84:	4638      	mov	r0, r7
 8005f86:	1a6d      	subs	r5, r5, r1
 8005f88:	4629      	mov	r1, r5
 8005f8a:	f7ff ffa7 	bl	8005edc <sbrk_aligned>
 8005f8e:	3001      	adds	r0, #1
 8005f90:	d037      	beq.n	8006002 <_malloc_r+0xe6>
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	442b      	add	r3, r5
 8005f96:	6023      	str	r3, [r4, #0]
 8005f98:	f8d8 3000 	ldr.w	r3, [r8]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d038      	beq.n	8006012 <_malloc_r+0xf6>
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	42a2      	cmp	r2, r4
 8005fa4:	d12b      	bne.n	8005ffe <_malloc_r+0xe2>
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	605a      	str	r2, [r3, #4]
 8005faa:	e00f      	b.n	8005fcc <_malloc_r+0xb0>
 8005fac:	6822      	ldr	r2, [r4, #0]
 8005fae:	1b52      	subs	r2, r2, r5
 8005fb0:	d41f      	bmi.n	8005ff2 <_malloc_r+0xd6>
 8005fb2:	2a0b      	cmp	r2, #11
 8005fb4:	d917      	bls.n	8005fe6 <_malloc_r+0xca>
 8005fb6:	1961      	adds	r1, r4, r5
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	6025      	str	r5, [r4, #0]
 8005fbc:	bf18      	it	ne
 8005fbe:	6059      	strne	r1, [r3, #4]
 8005fc0:	6863      	ldr	r3, [r4, #4]
 8005fc2:	bf08      	it	eq
 8005fc4:	f8c8 1000 	streq.w	r1, [r8]
 8005fc8:	5162      	str	r2, [r4, r5]
 8005fca:	604b      	str	r3, [r1, #4]
 8005fcc:	4638      	mov	r0, r7
 8005fce:	f104 060b 	add.w	r6, r4, #11
 8005fd2:	f000 f829 	bl	8006028 <__malloc_unlock>
 8005fd6:	f026 0607 	bic.w	r6, r6, #7
 8005fda:	1d23      	adds	r3, r4, #4
 8005fdc:	1af2      	subs	r2, r6, r3
 8005fde:	d0ae      	beq.n	8005f3e <_malloc_r+0x22>
 8005fe0:	1b9b      	subs	r3, r3, r6
 8005fe2:	50a3      	str	r3, [r4, r2]
 8005fe4:	e7ab      	b.n	8005f3e <_malloc_r+0x22>
 8005fe6:	42a3      	cmp	r3, r4
 8005fe8:	6862      	ldr	r2, [r4, #4]
 8005fea:	d1dd      	bne.n	8005fa8 <_malloc_r+0x8c>
 8005fec:	f8c8 2000 	str.w	r2, [r8]
 8005ff0:	e7ec      	b.n	8005fcc <_malloc_r+0xb0>
 8005ff2:	4623      	mov	r3, r4
 8005ff4:	6864      	ldr	r4, [r4, #4]
 8005ff6:	e7ac      	b.n	8005f52 <_malloc_r+0x36>
 8005ff8:	4634      	mov	r4, r6
 8005ffa:	6876      	ldr	r6, [r6, #4]
 8005ffc:	e7b4      	b.n	8005f68 <_malloc_r+0x4c>
 8005ffe:	4613      	mov	r3, r2
 8006000:	e7cc      	b.n	8005f9c <_malloc_r+0x80>
 8006002:	230c      	movs	r3, #12
 8006004:	4638      	mov	r0, r7
 8006006:	603b      	str	r3, [r7, #0]
 8006008:	f000 f80e 	bl	8006028 <__malloc_unlock>
 800600c:	e797      	b.n	8005f3e <_malloc_r+0x22>
 800600e:	6025      	str	r5, [r4, #0]
 8006010:	e7dc      	b.n	8005fcc <_malloc_r+0xb0>
 8006012:	605b      	str	r3, [r3, #4]
 8006014:	deff      	udf	#255	; 0xff
 8006016:	bf00      	nop
 8006018:	20000da0 	.word	0x20000da0

0800601c <__malloc_lock>:
 800601c:	4801      	ldr	r0, [pc, #4]	; (8006024 <__malloc_lock+0x8>)
 800601e:	f000 b87b 	b.w	8006118 <__retarget_lock_acquire_recursive>
 8006022:	bf00      	nop
 8006024:	20000ee4 	.word	0x20000ee4

08006028 <__malloc_unlock>:
 8006028:	4801      	ldr	r0, [pc, #4]	; (8006030 <__malloc_unlock+0x8>)
 800602a:	f000 b876 	b.w	800611a <__retarget_lock_release_recursive>
 800602e:	bf00      	nop
 8006030:	20000ee4 	.word	0x20000ee4

08006034 <siprintf>:
 8006034:	b40e      	push	{r1, r2, r3}
 8006036:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800603a:	b500      	push	{lr}
 800603c:	b09c      	sub	sp, #112	; 0x70
 800603e:	ab1d      	add	r3, sp, #116	; 0x74
 8006040:	9002      	str	r0, [sp, #8]
 8006042:	9006      	str	r0, [sp, #24]
 8006044:	9107      	str	r1, [sp, #28]
 8006046:	9104      	str	r1, [sp, #16]
 8006048:	4808      	ldr	r0, [pc, #32]	; (800606c <siprintf+0x38>)
 800604a:	4909      	ldr	r1, [pc, #36]	; (8006070 <siprintf+0x3c>)
 800604c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006050:	9105      	str	r1, [sp, #20]
 8006052:	6800      	ldr	r0, [r0, #0]
 8006054:	a902      	add	r1, sp, #8
 8006056:	9301      	str	r3, [sp, #4]
 8006058:	f000 f90a 	bl	8006270 <_svfiprintf_r>
 800605c:	2200      	movs	r2, #0
 800605e:	9b02      	ldr	r3, [sp, #8]
 8006060:	701a      	strb	r2, [r3, #0]
 8006062:	b01c      	add	sp, #112	; 0x70
 8006064:	f85d eb04 	ldr.w	lr, [sp], #4
 8006068:	b003      	add	sp, #12
 800606a:	4770      	bx	lr
 800606c:	2000096c 	.word	0x2000096c
 8006070:	ffff0208 	.word	0xffff0208

08006074 <memset>:
 8006074:	4603      	mov	r3, r0
 8006076:	4402      	add	r2, r0
 8006078:	4293      	cmp	r3, r2
 800607a:	d100      	bne.n	800607e <memset+0xa>
 800607c:	4770      	bx	lr
 800607e:	f803 1b01 	strb.w	r1, [r3], #1
 8006082:	e7f9      	b.n	8006078 <memset+0x4>

08006084 <strcat>:
 8006084:	4602      	mov	r2, r0
 8006086:	b510      	push	{r4, lr}
 8006088:	7814      	ldrb	r4, [r2, #0]
 800608a:	4613      	mov	r3, r2
 800608c:	3201      	adds	r2, #1
 800608e:	2c00      	cmp	r4, #0
 8006090:	d1fa      	bne.n	8006088 <strcat+0x4>
 8006092:	3b01      	subs	r3, #1
 8006094:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006098:	f803 2f01 	strb.w	r2, [r3, #1]!
 800609c:	2a00      	cmp	r2, #0
 800609e:	d1f9      	bne.n	8006094 <strcat+0x10>
 80060a0:	bd10      	pop	{r4, pc}
	...

080060a4 <_sbrk_r>:
 80060a4:	b538      	push	{r3, r4, r5, lr}
 80060a6:	2300      	movs	r3, #0
 80060a8:	4d05      	ldr	r5, [pc, #20]	; (80060c0 <_sbrk_r+0x1c>)
 80060aa:	4604      	mov	r4, r0
 80060ac:	4608      	mov	r0, r1
 80060ae:	602b      	str	r3, [r5, #0]
 80060b0:	f7fc fa0c 	bl	80024cc <_sbrk>
 80060b4:	1c43      	adds	r3, r0, #1
 80060b6:	d102      	bne.n	80060be <_sbrk_r+0x1a>
 80060b8:	682b      	ldr	r3, [r5, #0]
 80060ba:	b103      	cbz	r3, 80060be <_sbrk_r+0x1a>
 80060bc:	6023      	str	r3, [r4, #0]
 80060be:	bd38      	pop	{r3, r4, r5, pc}
 80060c0:	20000ee0 	.word	0x20000ee0

080060c4 <__errno>:
 80060c4:	4b01      	ldr	r3, [pc, #4]	; (80060cc <__errno+0x8>)
 80060c6:	6818      	ldr	r0, [r3, #0]
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	2000096c 	.word	0x2000096c

080060d0 <__libc_init_array>:
 80060d0:	b570      	push	{r4, r5, r6, lr}
 80060d2:	2600      	movs	r6, #0
 80060d4:	4d0c      	ldr	r5, [pc, #48]	; (8006108 <__libc_init_array+0x38>)
 80060d6:	4c0d      	ldr	r4, [pc, #52]	; (800610c <__libc_init_array+0x3c>)
 80060d8:	1b64      	subs	r4, r4, r5
 80060da:	10a4      	asrs	r4, r4, #2
 80060dc:	42a6      	cmp	r6, r4
 80060de:	d109      	bne.n	80060f4 <__libc_init_array+0x24>
 80060e0:	f000 fbc6 	bl	8006870 <_init>
 80060e4:	2600      	movs	r6, #0
 80060e6:	4d0a      	ldr	r5, [pc, #40]	; (8006110 <__libc_init_array+0x40>)
 80060e8:	4c0a      	ldr	r4, [pc, #40]	; (8006114 <__libc_init_array+0x44>)
 80060ea:	1b64      	subs	r4, r4, r5
 80060ec:	10a4      	asrs	r4, r4, #2
 80060ee:	42a6      	cmp	r6, r4
 80060f0:	d105      	bne.n	80060fe <__libc_init_array+0x2e>
 80060f2:	bd70      	pop	{r4, r5, r6, pc}
 80060f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80060f8:	4798      	blx	r3
 80060fa:	3601      	adds	r6, #1
 80060fc:	e7ee      	b.n	80060dc <__libc_init_array+0xc>
 80060fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006102:	4798      	blx	r3
 8006104:	3601      	adds	r6, #1
 8006106:	e7f2      	b.n	80060ee <__libc_init_array+0x1e>
 8006108:	08007764 	.word	0x08007764
 800610c:	08007764 	.word	0x08007764
 8006110:	08007764 	.word	0x08007764
 8006114:	08007768 	.word	0x08007768

08006118 <__retarget_lock_acquire_recursive>:
 8006118:	4770      	bx	lr

0800611a <__retarget_lock_release_recursive>:
 800611a:	4770      	bx	lr

0800611c <strcpy>:
 800611c:	4603      	mov	r3, r0
 800611e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006122:	f803 2b01 	strb.w	r2, [r3], #1
 8006126:	2a00      	cmp	r2, #0
 8006128:	d1f9      	bne.n	800611e <strcpy+0x2>
 800612a:	4770      	bx	lr

0800612c <_free_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4605      	mov	r5, r0
 8006130:	2900      	cmp	r1, #0
 8006132:	d040      	beq.n	80061b6 <_free_r+0x8a>
 8006134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006138:	1f0c      	subs	r4, r1, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	bfb8      	it	lt
 800613e:	18e4      	addlt	r4, r4, r3
 8006140:	f7ff ff6c 	bl	800601c <__malloc_lock>
 8006144:	4a1c      	ldr	r2, [pc, #112]	; (80061b8 <_free_r+0x8c>)
 8006146:	6813      	ldr	r3, [r2, #0]
 8006148:	b933      	cbnz	r3, 8006158 <_free_r+0x2c>
 800614a:	6063      	str	r3, [r4, #4]
 800614c:	6014      	str	r4, [r2, #0]
 800614e:	4628      	mov	r0, r5
 8006150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006154:	f7ff bf68 	b.w	8006028 <__malloc_unlock>
 8006158:	42a3      	cmp	r3, r4
 800615a:	d908      	bls.n	800616e <_free_r+0x42>
 800615c:	6820      	ldr	r0, [r4, #0]
 800615e:	1821      	adds	r1, r4, r0
 8006160:	428b      	cmp	r3, r1
 8006162:	bf01      	itttt	eq
 8006164:	6819      	ldreq	r1, [r3, #0]
 8006166:	685b      	ldreq	r3, [r3, #4]
 8006168:	1809      	addeq	r1, r1, r0
 800616a:	6021      	streq	r1, [r4, #0]
 800616c:	e7ed      	b.n	800614a <_free_r+0x1e>
 800616e:	461a      	mov	r2, r3
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	b10b      	cbz	r3, 8006178 <_free_r+0x4c>
 8006174:	42a3      	cmp	r3, r4
 8006176:	d9fa      	bls.n	800616e <_free_r+0x42>
 8006178:	6811      	ldr	r1, [r2, #0]
 800617a:	1850      	adds	r0, r2, r1
 800617c:	42a0      	cmp	r0, r4
 800617e:	d10b      	bne.n	8006198 <_free_r+0x6c>
 8006180:	6820      	ldr	r0, [r4, #0]
 8006182:	4401      	add	r1, r0
 8006184:	1850      	adds	r0, r2, r1
 8006186:	4283      	cmp	r3, r0
 8006188:	6011      	str	r1, [r2, #0]
 800618a:	d1e0      	bne.n	800614e <_free_r+0x22>
 800618c:	6818      	ldr	r0, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	4408      	add	r0, r1
 8006192:	6010      	str	r0, [r2, #0]
 8006194:	6053      	str	r3, [r2, #4]
 8006196:	e7da      	b.n	800614e <_free_r+0x22>
 8006198:	d902      	bls.n	80061a0 <_free_r+0x74>
 800619a:	230c      	movs	r3, #12
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	e7d6      	b.n	800614e <_free_r+0x22>
 80061a0:	6820      	ldr	r0, [r4, #0]
 80061a2:	1821      	adds	r1, r4, r0
 80061a4:	428b      	cmp	r3, r1
 80061a6:	bf01      	itttt	eq
 80061a8:	6819      	ldreq	r1, [r3, #0]
 80061aa:	685b      	ldreq	r3, [r3, #4]
 80061ac:	1809      	addeq	r1, r1, r0
 80061ae:	6021      	streq	r1, [r4, #0]
 80061b0:	6063      	str	r3, [r4, #4]
 80061b2:	6054      	str	r4, [r2, #4]
 80061b4:	e7cb      	b.n	800614e <_free_r+0x22>
 80061b6:	bd38      	pop	{r3, r4, r5, pc}
 80061b8:	20000da0 	.word	0x20000da0

080061bc <__ssputs_r>:
 80061bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061c0:	461f      	mov	r7, r3
 80061c2:	688e      	ldr	r6, [r1, #8]
 80061c4:	4682      	mov	sl, r0
 80061c6:	42be      	cmp	r6, r7
 80061c8:	460c      	mov	r4, r1
 80061ca:	4690      	mov	r8, r2
 80061cc:	680b      	ldr	r3, [r1, #0]
 80061ce:	d82c      	bhi.n	800622a <__ssputs_r+0x6e>
 80061d0:	898a      	ldrh	r2, [r1, #12]
 80061d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061d6:	d026      	beq.n	8006226 <__ssputs_r+0x6a>
 80061d8:	6965      	ldr	r5, [r4, #20]
 80061da:	6909      	ldr	r1, [r1, #16]
 80061dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061e0:	eba3 0901 	sub.w	r9, r3, r1
 80061e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061e8:	1c7b      	adds	r3, r7, #1
 80061ea:	444b      	add	r3, r9
 80061ec:	106d      	asrs	r5, r5, #1
 80061ee:	429d      	cmp	r5, r3
 80061f0:	bf38      	it	cc
 80061f2:	461d      	movcc	r5, r3
 80061f4:	0553      	lsls	r3, r2, #21
 80061f6:	d527      	bpl.n	8006248 <__ssputs_r+0x8c>
 80061f8:	4629      	mov	r1, r5
 80061fa:	f7ff fe8f 	bl	8005f1c <_malloc_r>
 80061fe:	4606      	mov	r6, r0
 8006200:	b360      	cbz	r0, 800625c <__ssputs_r+0xa0>
 8006202:	464a      	mov	r2, r9
 8006204:	6921      	ldr	r1, [r4, #16]
 8006206:	f000 faed 	bl	80067e4 <memcpy>
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006214:	81a3      	strh	r3, [r4, #12]
 8006216:	6126      	str	r6, [r4, #16]
 8006218:	444e      	add	r6, r9
 800621a:	6026      	str	r6, [r4, #0]
 800621c:	463e      	mov	r6, r7
 800621e:	6165      	str	r5, [r4, #20]
 8006220:	eba5 0509 	sub.w	r5, r5, r9
 8006224:	60a5      	str	r5, [r4, #8]
 8006226:	42be      	cmp	r6, r7
 8006228:	d900      	bls.n	800622c <__ssputs_r+0x70>
 800622a:	463e      	mov	r6, r7
 800622c:	4632      	mov	r2, r6
 800622e:	4641      	mov	r1, r8
 8006230:	6820      	ldr	r0, [r4, #0]
 8006232:	f000 faaf 	bl	8006794 <memmove>
 8006236:	2000      	movs	r0, #0
 8006238:	68a3      	ldr	r3, [r4, #8]
 800623a:	1b9b      	subs	r3, r3, r6
 800623c:	60a3      	str	r3, [r4, #8]
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	4433      	add	r3, r6
 8006242:	6023      	str	r3, [r4, #0]
 8006244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006248:	462a      	mov	r2, r5
 800624a:	f000 fad9 	bl	8006800 <_realloc_r>
 800624e:	4606      	mov	r6, r0
 8006250:	2800      	cmp	r0, #0
 8006252:	d1e0      	bne.n	8006216 <__ssputs_r+0x5a>
 8006254:	4650      	mov	r0, sl
 8006256:	6921      	ldr	r1, [r4, #16]
 8006258:	f7ff ff68 	bl	800612c <_free_r>
 800625c:	230c      	movs	r3, #12
 800625e:	f8ca 3000 	str.w	r3, [sl]
 8006262:	89a3      	ldrh	r3, [r4, #12]
 8006264:	f04f 30ff 	mov.w	r0, #4294967295
 8006268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	e7e9      	b.n	8006244 <__ssputs_r+0x88>

08006270 <_svfiprintf_r>:
 8006270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006274:	4698      	mov	r8, r3
 8006276:	898b      	ldrh	r3, [r1, #12]
 8006278:	4607      	mov	r7, r0
 800627a:	061b      	lsls	r3, r3, #24
 800627c:	460d      	mov	r5, r1
 800627e:	4614      	mov	r4, r2
 8006280:	b09d      	sub	sp, #116	; 0x74
 8006282:	d50e      	bpl.n	80062a2 <_svfiprintf_r+0x32>
 8006284:	690b      	ldr	r3, [r1, #16]
 8006286:	b963      	cbnz	r3, 80062a2 <_svfiprintf_r+0x32>
 8006288:	2140      	movs	r1, #64	; 0x40
 800628a:	f7ff fe47 	bl	8005f1c <_malloc_r>
 800628e:	6028      	str	r0, [r5, #0]
 8006290:	6128      	str	r0, [r5, #16]
 8006292:	b920      	cbnz	r0, 800629e <_svfiprintf_r+0x2e>
 8006294:	230c      	movs	r3, #12
 8006296:	603b      	str	r3, [r7, #0]
 8006298:	f04f 30ff 	mov.w	r0, #4294967295
 800629c:	e0d0      	b.n	8006440 <_svfiprintf_r+0x1d0>
 800629e:	2340      	movs	r3, #64	; 0x40
 80062a0:	616b      	str	r3, [r5, #20]
 80062a2:	2300      	movs	r3, #0
 80062a4:	9309      	str	r3, [sp, #36]	; 0x24
 80062a6:	2320      	movs	r3, #32
 80062a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062ac:	2330      	movs	r3, #48	; 0x30
 80062ae:	f04f 0901 	mov.w	r9, #1
 80062b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80062b6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8006458 <_svfiprintf_r+0x1e8>
 80062ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062be:	4623      	mov	r3, r4
 80062c0:	469a      	mov	sl, r3
 80062c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062c6:	b10a      	cbz	r2, 80062cc <_svfiprintf_r+0x5c>
 80062c8:	2a25      	cmp	r2, #37	; 0x25
 80062ca:	d1f9      	bne.n	80062c0 <_svfiprintf_r+0x50>
 80062cc:	ebba 0b04 	subs.w	fp, sl, r4
 80062d0:	d00b      	beq.n	80062ea <_svfiprintf_r+0x7a>
 80062d2:	465b      	mov	r3, fp
 80062d4:	4622      	mov	r2, r4
 80062d6:	4629      	mov	r1, r5
 80062d8:	4638      	mov	r0, r7
 80062da:	f7ff ff6f 	bl	80061bc <__ssputs_r>
 80062de:	3001      	adds	r0, #1
 80062e0:	f000 80a9 	beq.w	8006436 <_svfiprintf_r+0x1c6>
 80062e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062e6:	445a      	add	r2, fp
 80062e8:	9209      	str	r2, [sp, #36]	; 0x24
 80062ea:	f89a 3000 	ldrb.w	r3, [sl]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 80a1 	beq.w	8006436 <_svfiprintf_r+0x1c6>
 80062f4:	2300      	movs	r3, #0
 80062f6:	f04f 32ff 	mov.w	r2, #4294967295
 80062fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062fe:	f10a 0a01 	add.w	sl, sl, #1
 8006302:	9304      	str	r3, [sp, #16]
 8006304:	9307      	str	r3, [sp, #28]
 8006306:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800630a:	931a      	str	r3, [sp, #104]	; 0x68
 800630c:	4654      	mov	r4, sl
 800630e:	2205      	movs	r2, #5
 8006310:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006314:	4850      	ldr	r0, [pc, #320]	; (8006458 <_svfiprintf_r+0x1e8>)
 8006316:	f000 fa57 	bl	80067c8 <memchr>
 800631a:	9a04      	ldr	r2, [sp, #16]
 800631c:	b9d8      	cbnz	r0, 8006356 <_svfiprintf_r+0xe6>
 800631e:	06d0      	lsls	r0, r2, #27
 8006320:	bf44      	itt	mi
 8006322:	2320      	movmi	r3, #32
 8006324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006328:	0711      	lsls	r1, r2, #28
 800632a:	bf44      	itt	mi
 800632c:	232b      	movmi	r3, #43	; 0x2b
 800632e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006332:	f89a 3000 	ldrb.w	r3, [sl]
 8006336:	2b2a      	cmp	r3, #42	; 0x2a
 8006338:	d015      	beq.n	8006366 <_svfiprintf_r+0xf6>
 800633a:	4654      	mov	r4, sl
 800633c:	2000      	movs	r0, #0
 800633e:	f04f 0c0a 	mov.w	ip, #10
 8006342:	9a07      	ldr	r2, [sp, #28]
 8006344:	4621      	mov	r1, r4
 8006346:	f811 3b01 	ldrb.w	r3, [r1], #1
 800634a:	3b30      	subs	r3, #48	; 0x30
 800634c:	2b09      	cmp	r3, #9
 800634e:	d94d      	bls.n	80063ec <_svfiprintf_r+0x17c>
 8006350:	b1b0      	cbz	r0, 8006380 <_svfiprintf_r+0x110>
 8006352:	9207      	str	r2, [sp, #28]
 8006354:	e014      	b.n	8006380 <_svfiprintf_r+0x110>
 8006356:	eba0 0308 	sub.w	r3, r0, r8
 800635a:	fa09 f303 	lsl.w	r3, r9, r3
 800635e:	4313      	orrs	r3, r2
 8006360:	46a2      	mov	sl, r4
 8006362:	9304      	str	r3, [sp, #16]
 8006364:	e7d2      	b.n	800630c <_svfiprintf_r+0x9c>
 8006366:	9b03      	ldr	r3, [sp, #12]
 8006368:	1d19      	adds	r1, r3, #4
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	9103      	str	r1, [sp, #12]
 800636e:	2b00      	cmp	r3, #0
 8006370:	bfbb      	ittet	lt
 8006372:	425b      	neglt	r3, r3
 8006374:	f042 0202 	orrlt.w	r2, r2, #2
 8006378:	9307      	strge	r3, [sp, #28]
 800637a:	9307      	strlt	r3, [sp, #28]
 800637c:	bfb8      	it	lt
 800637e:	9204      	strlt	r2, [sp, #16]
 8006380:	7823      	ldrb	r3, [r4, #0]
 8006382:	2b2e      	cmp	r3, #46	; 0x2e
 8006384:	d10c      	bne.n	80063a0 <_svfiprintf_r+0x130>
 8006386:	7863      	ldrb	r3, [r4, #1]
 8006388:	2b2a      	cmp	r3, #42	; 0x2a
 800638a:	d134      	bne.n	80063f6 <_svfiprintf_r+0x186>
 800638c:	9b03      	ldr	r3, [sp, #12]
 800638e:	3402      	adds	r4, #2
 8006390:	1d1a      	adds	r2, r3, #4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	9203      	str	r2, [sp, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	bfb8      	it	lt
 800639a:	f04f 33ff 	movlt.w	r3, #4294967295
 800639e:	9305      	str	r3, [sp, #20]
 80063a0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800645c <_svfiprintf_r+0x1ec>
 80063a4:	2203      	movs	r2, #3
 80063a6:	4650      	mov	r0, sl
 80063a8:	7821      	ldrb	r1, [r4, #0]
 80063aa:	f000 fa0d 	bl	80067c8 <memchr>
 80063ae:	b138      	cbz	r0, 80063c0 <_svfiprintf_r+0x150>
 80063b0:	2240      	movs	r2, #64	; 0x40
 80063b2:	9b04      	ldr	r3, [sp, #16]
 80063b4:	eba0 000a 	sub.w	r0, r0, sl
 80063b8:	4082      	lsls	r2, r0
 80063ba:	4313      	orrs	r3, r2
 80063bc:	3401      	adds	r4, #1
 80063be:	9304      	str	r3, [sp, #16]
 80063c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c4:	2206      	movs	r2, #6
 80063c6:	4826      	ldr	r0, [pc, #152]	; (8006460 <_svfiprintf_r+0x1f0>)
 80063c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063cc:	f000 f9fc 	bl	80067c8 <memchr>
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d038      	beq.n	8006446 <_svfiprintf_r+0x1d6>
 80063d4:	4b23      	ldr	r3, [pc, #140]	; (8006464 <_svfiprintf_r+0x1f4>)
 80063d6:	bb1b      	cbnz	r3, 8006420 <_svfiprintf_r+0x1b0>
 80063d8:	9b03      	ldr	r3, [sp, #12]
 80063da:	3307      	adds	r3, #7
 80063dc:	f023 0307 	bic.w	r3, r3, #7
 80063e0:	3308      	adds	r3, #8
 80063e2:	9303      	str	r3, [sp, #12]
 80063e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e6:	4433      	add	r3, r6
 80063e8:	9309      	str	r3, [sp, #36]	; 0x24
 80063ea:	e768      	b.n	80062be <_svfiprintf_r+0x4e>
 80063ec:	460c      	mov	r4, r1
 80063ee:	2001      	movs	r0, #1
 80063f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80063f4:	e7a6      	b.n	8006344 <_svfiprintf_r+0xd4>
 80063f6:	2300      	movs	r3, #0
 80063f8:	f04f 0c0a 	mov.w	ip, #10
 80063fc:	4619      	mov	r1, r3
 80063fe:	3401      	adds	r4, #1
 8006400:	9305      	str	r3, [sp, #20]
 8006402:	4620      	mov	r0, r4
 8006404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006408:	3a30      	subs	r2, #48	; 0x30
 800640a:	2a09      	cmp	r2, #9
 800640c:	d903      	bls.n	8006416 <_svfiprintf_r+0x1a6>
 800640e:	2b00      	cmp	r3, #0
 8006410:	d0c6      	beq.n	80063a0 <_svfiprintf_r+0x130>
 8006412:	9105      	str	r1, [sp, #20]
 8006414:	e7c4      	b.n	80063a0 <_svfiprintf_r+0x130>
 8006416:	4604      	mov	r4, r0
 8006418:	2301      	movs	r3, #1
 800641a:	fb0c 2101 	mla	r1, ip, r1, r2
 800641e:	e7f0      	b.n	8006402 <_svfiprintf_r+0x192>
 8006420:	ab03      	add	r3, sp, #12
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	462a      	mov	r2, r5
 8006426:	4638      	mov	r0, r7
 8006428:	4b0f      	ldr	r3, [pc, #60]	; (8006468 <_svfiprintf_r+0x1f8>)
 800642a:	a904      	add	r1, sp, #16
 800642c:	f3af 8000 	nop.w
 8006430:	1c42      	adds	r2, r0, #1
 8006432:	4606      	mov	r6, r0
 8006434:	d1d6      	bne.n	80063e4 <_svfiprintf_r+0x174>
 8006436:	89ab      	ldrh	r3, [r5, #12]
 8006438:	065b      	lsls	r3, r3, #25
 800643a:	f53f af2d 	bmi.w	8006298 <_svfiprintf_r+0x28>
 800643e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006440:	b01d      	add	sp, #116	; 0x74
 8006442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006446:	ab03      	add	r3, sp, #12
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	462a      	mov	r2, r5
 800644c:	4638      	mov	r0, r7
 800644e:	4b06      	ldr	r3, [pc, #24]	; (8006468 <_svfiprintf_r+0x1f8>)
 8006450:	a904      	add	r1, sp, #16
 8006452:	f000 f87d 	bl	8006550 <_printf_i>
 8006456:	e7eb      	b.n	8006430 <_svfiprintf_r+0x1c0>
 8006458:	0800772e 	.word	0x0800772e
 800645c:	08007734 	.word	0x08007734
 8006460:	08007738 	.word	0x08007738
 8006464:	00000000 	.word	0x00000000
 8006468:	080061bd 	.word	0x080061bd

0800646c <_printf_common>:
 800646c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006470:	4616      	mov	r6, r2
 8006472:	4699      	mov	r9, r3
 8006474:	688a      	ldr	r2, [r1, #8]
 8006476:	690b      	ldr	r3, [r1, #16]
 8006478:	4607      	mov	r7, r0
 800647a:	4293      	cmp	r3, r2
 800647c:	bfb8      	it	lt
 800647e:	4613      	movlt	r3, r2
 8006480:	6033      	str	r3, [r6, #0]
 8006482:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006486:	460c      	mov	r4, r1
 8006488:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800648c:	b10a      	cbz	r2, 8006492 <_printf_common+0x26>
 800648e:	3301      	adds	r3, #1
 8006490:	6033      	str	r3, [r6, #0]
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	0699      	lsls	r1, r3, #26
 8006496:	bf42      	ittt	mi
 8006498:	6833      	ldrmi	r3, [r6, #0]
 800649a:	3302      	addmi	r3, #2
 800649c:	6033      	strmi	r3, [r6, #0]
 800649e:	6825      	ldr	r5, [r4, #0]
 80064a0:	f015 0506 	ands.w	r5, r5, #6
 80064a4:	d106      	bne.n	80064b4 <_printf_common+0x48>
 80064a6:	f104 0a19 	add.w	sl, r4, #25
 80064aa:	68e3      	ldr	r3, [r4, #12]
 80064ac:	6832      	ldr	r2, [r6, #0]
 80064ae:	1a9b      	subs	r3, r3, r2
 80064b0:	42ab      	cmp	r3, r5
 80064b2:	dc2b      	bgt.n	800650c <_printf_common+0xa0>
 80064b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064b8:	1e13      	subs	r3, r2, #0
 80064ba:	6822      	ldr	r2, [r4, #0]
 80064bc:	bf18      	it	ne
 80064be:	2301      	movne	r3, #1
 80064c0:	0692      	lsls	r2, r2, #26
 80064c2:	d430      	bmi.n	8006526 <_printf_common+0xba>
 80064c4:	4649      	mov	r1, r9
 80064c6:	4638      	mov	r0, r7
 80064c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064cc:	47c0      	blx	r8
 80064ce:	3001      	adds	r0, #1
 80064d0:	d023      	beq.n	800651a <_printf_common+0xae>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	6922      	ldr	r2, [r4, #16]
 80064d6:	f003 0306 	and.w	r3, r3, #6
 80064da:	2b04      	cmp	r3, #4
 80064dc:	bf14      	ite	ne
 80064de:	2500      	movne	r5, #0
 80064e0:	6833      	ldreq	r3, [r6, #0]
 80064e2:	f04f 0600 	mov.w	r6, #0
 80064e6:	bf08      	it	eq
 80064e8:	68e5      	ldreq	r5, [r4, #12]
 80064ea:	f104 041a 	add.w	r4, r4, #26
 80064ee:	bf08      	it	eq
 80064f0:	1aed      	subeq	r5, r5, r3
 80064f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064f6:	bf08      	it	eq
 80064f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064fc:	4293      	cmp	r3, r2
 80064fe:	bfc4      	itt	gt
 8006500:	1a9b      	subgt	r3, r3, r2
 8006502:	18ed      	addgt	r5, r5, r3
 8006504:	42b5      	cmp	r5, r6
 8006506:	d11a      	bne.n	800653e <_printf_common+0xd2>
 8006508:	2000      	movs	r0, #0
 800650a:	e008      	b.n	800651e <_printf_common+0xb2>
 800650c:	2301      	movs	r3, #1
 800650e:	4652      	mov	r2, sl
 8006510:	4649      	mov	r1, r9
 8006512:	4638      	mov	r0, r7
 8006514:	47c0      	blx	r8
 8006516:	3001      	adds	r0, #1
 8006518:	d103      	bne.n	8006522 <_printf_common+0xb6>
 800651a:	f04f 30ff 	mov.w	r0, #4294967295
 800651e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006522:	3501      	adds	r5, #1
 8006524:	e7c1      	b.n	80064aa <_printf_common+0x3e>
 8006526:	2030      	movs	r0, #48	; 0x30
 8006528:	18e1      	adds	r1, r4, r3
 800652a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006534:	4422      	add	r2, r4
 8006536:	3302      	adds	r3, #2
 8006538:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800653c:	e7c2      	b.n	80064c4 <_printf_common+0x58>
 800653e:	2301      	movs	r3, #1
 8006540:	4622      	mov	r2, r4
 8006542:	4649      	mov	r1, r9
 8006544:	4638      	mov	r0, r7
 8006546:	47c0      	blx	r8
 8006548:	3001      	adds	r0, #1
 800654a:	d0e6      	beq.n	800651a <_printf_common+0xae>
 800654c:	3601      	adds	r6, #1
 800654e:	e7d9      	b.n	8006504 <_printf_common+0x98>

08006550 <_printf_i>:
 8006550:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006554:	7e0f      	ldrb	r7, [r1, #24]
 8006556:	4691      	mov	r9, r2
 8006558:	2f78      	cmp	r7, #120	; 0x78
 800655a:	4680      	mov	r8, r0
 800655c:	460c      	mov	r4, r1
 800655e:	469a      	mov	sl, r3
 8006560:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006562:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006566:	d807      	bhi.n	8006578 <_printf_i+0x28>
 8006568:	2f62      	cmp	r7, #98	; 0x62
 800656a:	d80a      	bhi.n	8006582 <_printf_i+0x32>
 800656c:	2f00      	cmp	r7, #0
 800656e:	f000 80d5 	beq.w	800671c <_printf_i+0x1cc>
 8006572:	2f58      	cmp	r7, #88	; 0x58
 8006574:	f000 80c1 	beq.w	80066fa <_printf_i+0x1aa>
 8006578:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800657c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006580:	e03a      	b.n	80065f8 <_printf_i+0xa8>
 8006582:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006586:	2b15      	cmp	r3, #21
 8006588:	d8f6      	bhi.n	8006578 <_printf_i+0x28>
 800658a:	a101      	add	r1, pc, #4	; (adr r1, 8006590 <_printf_i+0x40>)
 800658c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006590:	080065e9 	.word	0x080065e9
 8006594:	080065fd 	.word	0x080065fd
 8006598:	08006579 	.word	0x08006579
 800659c:	08006579 	.word	0x08006579
 80065a0:	08006579 	.word	0x08006579
 80065a4:	08006579 	.word	0x08006579
 80065a8:	080065fd 	.word	0x080065fd
 80065ac:	08006579 	.word	0x08006579
 80065b0:	08006579 	.word	0x08006579
 80065b4:	08006579 	.word	0x08006579
 80065b8:	08006579 	.word	0x08006579
 80065bc:	08006703 	.word	0x08006703
 80065c0:	08006629 	.word	0x08006629
 80065c4:	080066bd 	.word	0x080066bd
 80065c8:	08006579 	.word	0x08006579
 80065cc:	08006579 	.word	0x08006579
 80065d0:	08006725 	.word	0x08006725
 80065d4:	08006579 	.word	0x08006579
 80065d8:	08006629 	.word	0x08006629
 80065dc:	08006579 	.word	0x08006579
 80065e0:	08006579 	.word	0x08006579
 80065e4:	080066c5 	.word	0x080066c5
 80065e8:	682b      	ldr	r3, [r5, #0]
 80065ea:	1d1a      	adds	r2, r3, #4
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	602a      	str	r2, [r5, #0]
 80065f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065f8:	2301      	movs	r3, #1
 80065fa:	e0a0      	b.n	800673e <_printf_i+0x1ee>
 80065fc:	6820      	ldr	r0, [r4, #0]
 80065fe:	682b      	ldr	r3, [r5, #0]
 8006600:	0607      	lsls	r7, r0, #24
 8006602:	f103 0104 	add.w	r1, r3, #4
 8006606:	6029      	str	r1, [r5, #0]
 8006608:	d501      	bpl.n	800660e <_printf_i+0xbe>
 800660a:	681e      	ldr	r6, [r3, #0]
 800660c:	e003      	b.n	8006616 <_printf_i+0xc6>
 800660e:	0646      	lsls	r6, r0, #25
 8006610:	d5fb      	bpl.n	800660a <_printf_i+0xba>
 8006612:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006616:	2e00      	cmp	r6, #0
 8006618:	da03      	bge.n	8006622 <_printf_i+0xd2>
 800661a:	232d      	movs	r3, #45	; 0x2d
 800661c:	4276      	negs	r6, r6
 800661e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006622:	230a      	movs	r3, #10
 8006624:	4859      	ldr	r0, [pc, #356]	; (800678c <_printf_i+0x23c>)
 8006626:	e012      	b.n	800664e <_printf_i+0xfe>
 8006628:	682b      	ldr	r3, [r5, #0]
 800662a:	6820      	ldr	r0, [r4, #0]
 800662c:	1d19      	adds	r1, r3, #4
 800662e:	6029      	str	r1, [r5, #0]
 8006630:	0605      	lsls	r5, r0, #24
 8006632:	d501      	bpl.n	8006638 <_printf_i+0xe8>
 8006634:	681e      	ldr	r6, [r3, #0]
 8006636:	e002      	b.n	800663e <_printf_i+0xee>
 8006638:	0641      	lsls	r1, r0, #25
 800663a:	d5fb      	bpl.n	8006634 <_printf_i+0xe4>
 800663c:	881e      	ldrh	r6, [r3, #0]
 800663e:	2f6f      	cmp	r7, #111	; 0x6f
 8006640:	bf0c      	ite	eq
 8006642:	2308      	moveq	r3, #8
 8006644:	230a      	movne	r3, #10
 8006646:	4851      	ldr	r0, [pc, #324]	; (800678c <_printf_i+0x23c>)
 8006648:	2100      	movs	r1, #0
 800664a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800664e:	6865      	ldr	r5, [r4, #4]
 8006650:	2d00      	cmp	r5, #0
 8006652:	bfa8      	it	ge
 8006654:	6821      	ldrge	r1, [r4, #0]
 8006656:	60a5      	str	r5, [r4, #8]
 8006658:	bfa4      	itt	ge
 800665a:	f021 0104 	bicge.w	r1, r1, #4
 800665e:	6021      	strge	r1, [r4, #0]
 8006660:	b90e      	cbnz	r6, 8006666 <_printf_i+0x116>
 8006662:	2d00      	cmp	r5, #0
 8006664:	d04b      	beq.n	80066fe <_printf_i+0x1ae>
 8006666:	4615      	mov	r5, r2
 8006668:	fbb6 f1f3 	udiv	r1, r6, r3
 800666c:	fb03 6711 	mls	r7, r3, r1, r6
 8006670:	5dc7      	ldrb	r7, [r0, r7]
 8006672:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006676:	4637      	mov	r7, r6
 8006678:	42bb      	cmp	r3, r7
 800667a:	460e      	mov	r6, r1
 800667c:	d9f4      	bls.n	8006668 <_printf_i+0x118>
 800667e:	2b08      	cmp	r3, #8
 8006680:	d10b      	bne.n	800669a <_printf_i+0x14a>
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	07de      	lsls	r6, r3, #31
 8006686:	d508      	bpl.n	800669a <_printf_i+0x14a>
 8006688:	6923      	ldr	r3, [r4, #16]
 800668a:	6861      	ldr	r1, [r4, #4]
 800668c:	4299      	cmp	r1, r3
 800668e:	bfde      	ittt	le
 8006690:	2330      	movle	r3, #48	; 0x30
 8006692:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006696:	f105 35ff 	addle.w	r5, r5, #4294967295
 800669a:	1b52      	subs	r2, r2, r5
 800669c:	6122      	str	r2, [r4, #16]
 800669e:	464b      	mov	r3, r9
 80066a0:	4621      	mov	r1, r4
 80066a2:	4640      	mov	r0, r8
 80066a4:	f8cd a000 	str.w	sl, [sp]
 80066a8:	aa03      	add	r2, sp, #12
 80066aa:	f7ff fedf 	bl	800646c <_printf_common>
 80066ae:	3001      	adds	r0, #1
 80066b0:	d14a      	bne.n	8006748 <_printf_i+0x1f8>
 80066b2:	f04f 30ff 	mov.w	r0, #4294967295
 80066b6:	b004      	add	sp, #16
 80066b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	f043 0320 	orr.w	r3, r3, #32
 80066c2:	6023      	str	r3, [r4, #0]
 80066c4:	2778      	movs	r7, #120	; 0x78
 80066c6:	4832      	ldr	r0, [pc, #200]	; (8006790 <_printf_i+0x240>)
 80066c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	6829      	ldr	r1, [r5, #0]
 80066d0:	061f      	lsls	r7, r3, #24
 80066d2:	f851 6b04 	ldr.w	r6, [r1], #4
 80066d6:	d402      	bmi.n	80066de <_printf_i+0x18e>
 80066d8:	065f      	lsls	r7, r3, #25
 80066da:	bf48      	it	mi
 80066dc:	b2b6      	uxthmi	r6, r6
 80066de:	07df      	lsls	r7, r3, #31
 80066e0:	bf48      	it	mi
 80066e2:	f043 0320 	orrmi.w	r3, r3, #32
 80066e6:	6029      	str	r1, [r5, #0]
 80066e8:	bf48      	it	mi
 80066ea:	6023      	strmi	r3, [r4, #0]
 80066ec:	b91e      	cbnz	r6, 80066f6 <_printf_i+0x1a6>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	f023 0320 	bic.w	r3, r3, #32
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	2310      	movs	r3, #16
 80066f8:	e7a6      	b.n	8006648 <_printf_i+0xf8>
 80066fa:	4824      	ldr	r0, [pc, #144]	; (800678c <_printf_i+0x23c>)
 80066fc:	e7e4      	b.n	80066c8 <_printf_i+0x178>
 80066fe:	4615      	mov	r5, r2
 8006700:	e7bd      	b.n	800667e <_printf_i+0x12e>
 8006702:	682b      	ldr	r3, [r5, #0]
 8006704:	6826      	ldr	r6, [r4, #0]
 8006706:	1d18      	adds	r0, r3, #4
 8006708:	6961      	ldr	r1, [r4, #20]
 800670a:	6028      	str	r0, [r5, #0]
 800670c:	0635      	lsls	r5, r6, #24
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	d501      	bpl.n	8006716 <_printf_i+0x1c6>
 8006712:	6019      	str	r1, [r3, #0]
 8006714:	e002      	b.n	800671c <_printf_i+0x1cc>
 8006716:	0670      	lsls	r0, r6, #25
 8006718:	d5fb      	bpl.n	8006712 <_printf_i+0x1c2>
 800671a:	8019      	strh	r1, [r3, #0]
 800671c:	2300      	movs	r3, #0
 800671e:	4615      	mov	r5, r2
 8006720:	6123      	str	r3, [r4, #16]
 8006722:	e7bc      	b.n	800669e <_printf_i+0x14e>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	2100      	movs	r1, #0
 8006728:	1d1a      	adds	r2, r3, #4
 800672a:	602a      	str	r2, [r5, #0]
 800672c:	681d      	ldr	r5, [r3, #0]
 800672e:	6862      	ldr	r2, [r4, #4]
 8006730:	4628      	mov	r0, r5
 8006732:	f000 f849 	bl	80067c8 <memchr>
 8006736:	b108      	cbz	r0, 800673c <_printf_i+0x1ec>
 8006738:	1b40      	subs	r0, r0, r5
 800673a:	6060      	str	r0, [r4, #4]
 800673c:	6863      	ldr	r3, [r4, #4]
 800673e:	6123      	str	r3, [r4, #16]
 8006740:	2300      	movs	r3, #0
 8006742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006746:	e7aa      	b.n	800669e <_printf_i+0x14e>
 8006748:	462a      	mov	r2, r5
 800674a:	4649      	mov	r1, r9
 800674c:	4640      	mov	r0, r8
 800674e:	6923      	ldr	r3, [r4, #16]
 8006750:	47d0      	blx	sl
 8006752:	3001      	adds	r0, #1
 8006754:	d0ad      	beq.n	80066b2 <_printf_i+0x162>
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	079b      	lsls	r3, r3, #30
 800675a:	d413      	bmi.n	8006784 <_printf_i+0x234>
 800675c:	68e0      	ldr	r0, [r4, #12]
 800675e:	9b03      	ldr	r3, [sp, #12]
 8006760:	4298      	cmp	r0, r3
 8006762:	bfb8      	it	lt
 8006764:	4618      	movlt	r0, r3
 8006766:	e7a6      	b.n	80066b6 <_printf_i+0x166>
 8006768:	2301      	movs	r3, #1
 800676a:	4632      	mov	r2, r6
 800676c:	4649      	mov	r1, r9
 800676e:	4640      	mov	r0, r8
 8006770:	47d0      	blx	sl
 8006772:	3001      	adds	r0, #1
 8006774:	d09d      	beq.n	80066b2 <_printf_i+0x162>
 8006776:	3501      	adds	r5, #1
 8006778:	68e3      	ldr	r3, [r4, #12]
 800677a:	9903      	ldr	r1, [sp, #12]
 800677c:	1a5b      	subs	r3, r3, r1
 800677e:	42ab      	cmp	r3, r5
 8006780:	dcf2      	bgt.n	8006768 <_printf_i+0x218>
 8006782:	e7eb      	b.n	800675c <_printf_i+0x20c>
 8006784:	2500      	movs	r5, #0
 8006786:	f104 0619 	add.w	r6, r4, #25
 800678a:	e7f5      	b.n	8006778 <_printf_i+0x228>
 800678c:	0800773f 	.word	0x0800773f
 8006790:	08007750 	.word	0x08007750

08006794 <memmove>:
 8006794:	4288      	cmp	r0, r1
 8006796:	b510      	push	{r4, lr}
 8006798:	eb01 0402 	add.w	r4, r1, r2
 800679c:	d902      	bls.n	80067a4 <memmove+0x10>
 800679e:	4284      	cmp	r4, r0
 80067a0:	4623      	mov	r3, r4
 80067a2:	d807      	bhi.n	80067b4 <memmove+0x20>
 80067a4:	1e43      	subs	r3, r0, #1
 80067a6:	42a1      	cmp	r1, r4
 80067a8:	d008      	beq.n	80067bc <memmove+0x28>
 80067aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067b2:	e7f8      	b.n	80067a6 <memmove+0x12>
 80067b4:	4601      	mov	r1, r0
 80067b6:	4402      	add	r2, r0
 80067b8:	428a      	cmp	r2, r1
 80067ba:	d100      	bne.n	80067be <memmove+0x2a>
 80067bc:	bd10      	pop	{r4, pc}
 80067be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067c6:	e7f7      	b.n	80067b8 <memmove+0x24>

080067c8 <memchr>:
 80067c8:	4603      	mov	r3, r0
 80067ca:	b510      	push	{r4, lr}
 80067cc:	b2c9      	uxtb	r1, r1
 80067ce:	4402      	add	r2, r0
 80067d0:	4293      	cmp	r3, r2
 80067d2:	4618      	mov	r0, r3
 80067d4:	d101      	bne.n	80067da <memchr+0x12>
 80067d6:	2000      	movs	r0, #0
 80067d8:	e003      	b.n	80067e2 <memchr+0x1a>
 80067da:	7804      	ldrb	r4, [r0, #0]
 80067dc:	3301      	adds	r3, #1
 80067de:	428c      	cmp	r4, r1
 80067e0:	d1f6      	bne.n	80067d0 <memchr+0x8>
 80067e2:	bd10      	pop	{r4, pc}

080067e4 <memcpy>:
 80067e4:	440a      	add	r2, r1
 80067e6:	4291      	cmp	r1, r2
 80067e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80067ec:	d100      	bne.n	80067f0 <memcpy+0xc>
 80067ee:	4770      	bx	lr
 80067f0:	b510      	push	{r4, lr}
 80067f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067f6:	4291      	cmp	r1, r2
 80067f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067fc:	d1f9      	bne.n	80067f2 <memcpy+0xe>
 80067fe:	bd10      	pop	{r4, pc}

08006800 <_realloc_r>:
 8006800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006804:	4680      	mov	r8, r0
 8006806:	4614      	mov	r4, r2
 8006808:	460e      	mov	r6, r1
 800680a:	b921      	cbnz	r1, 8006816 <_realloc_r+0x16>
 800680c:	4611      	mov	r1, r2
 800680e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006812:	f7ff bb83 	b.w	8005f1c <_malloc_r>
 8006816:	b92a      	cbnz	r2, 8006824 <_realloc_r+0x24>
 8006818:	f7ff fc88 	bl	800612c <_free_r>
 800681c:	4625      	mov	r5, r4
 800681e:	4628      	mov	r0, r5
 8006820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006824:	f000 f81b 	bl	800685e <_malloc_usable_size_r>
 8006828:	4284      	cmp	r4, r0
 800682a:	4607      	mov	r7, r0
 800682c:	d802      	bhi.n	8006834 <_realloc_r+0x34>
 800682e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006832:	d812      	bhi.n	800685a <_realloc_r+0x5a>
 8006834:	4621      	mov	r1, r4
 8006836:	4640      	mov	r0, r8
 8006838:	f7ff fb70 	bl	8005f1c <_malloc_r>
 800683c:	4605      	mov	r5, r0
 800683e:	2800      	cmp	r0, #0
 8006840:	d0ed      	beq.n	800681e <_realloc_r+0x1e>
 8006842:	42bc      	cmp	r4, r7
 8006844:	4622      	mov	r2, r4
 8006846:	4631      	mov	r1, r6
 8006848:	bf28      	it	cs
 800684a:	463a      	movcs	r2, r7
 800684c:	f7ff ffca 	bl	80067e4 <memcpy>
 8006850:	4631      	mov	r1, r6
 8006852:	4640      	mov	r0, r8
 8006854:	f7ff fc6a 	bl	800612c <_free_r>
 8006858:	e7e1      	b.n	800681e <_realloc_r+0x1e>
 800685a:	4635      	mov	r5, r6
 800685c:	e7df      	b.n	800681e <_realloc_r+0x1e>

0800685e <_malloc_usable_size_r>:
 800685e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006862:	1f18      	subs	r0, r3, #4
 8006864:	2b00      	cmp	r3, #0
 8006866:	bfbc      	itt	lt
 8006868:	580b      	ldrlt	r3, [r1, r0]
 800686a:	18c0      	addlt	r0, r0, r3
 800686c:	4770      	bx	lr
	...

08006870 <_init>:
 8006870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006872:	bf00      	nop
 8006874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006876:	bc08      	pop	{r3}
 8006878:	469e      	mov	lr, r3
 800687a:	4770      	bx	lr

0800687c <_fini>:
 800687c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687e:	bf00      	nop
 8006880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006882:	bc08      	pop	{r3}
 8006884:	469e      	mov	lr, r3
 8006886:	4770      	bx	lr
