
UMC_11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d28  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08004eb0  08004eb0  00014eb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050f8  080050f8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  080050f8  080050f8  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050f8  080050f8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050f8  080050f8  000150f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050fc  080050fc  000150fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005100  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  2000005c  0800515c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  0800515c  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a06a  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000182f  00000000  00000000  0002a139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b28  00000000  00000000  0002b968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000089b  00000000  00000000  0002c490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e4c  00000000  00000000  0002cd2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bc42  00000000  00000000  00052b77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ece59  00000000  00000000  0005e7b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000357c  00000000  00000000  0014b614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0014eb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004e98 	.word	0x08004e98

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08004e98 	.word	0x08004e98

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	0000      	movs	r0, r0
	...

08000b68 <calc_pwm>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float calc_pwm(float val)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	ed87 0a01 	vstr	s0, [r7, #4]
 const float k = 0.13f;
 8000b72:	4b1d      	ldr	r3, [pc, #116]	; (8000be8 <calc_pwm+0x80>)
 8000b74:	60fb      	str	r3, [r7, #12]
 const float x0 = 70.0f;
 8000b76:	4b1d      	ldr	r3, [pc, #116]	; (8000bec <calc_pwm+0x84>)
 8000b78:	60bb      	str	r3, [r7, #8]
 return 10000.0f / (1.0f + exp(-k * (val - x0)));
 8000b7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b7e:	eeb1 7a67 	vneg.f32	s14, s15
 8000b82:	edd7 6a01 	vldr	s13, [r7, #4]
 8000b86:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b8a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b92:	ee17 0a90 	vmov	r0, s15
 8000b96:	f7ff fc7b 	bl	8000490 <__aeabi_f2d>
 8000b9a:	4602      	mov	r2, r0
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	ec43 2b10 	vmov	d0, r2, r3
 8000ba2:	f002 ff31 	bl	8003a08 <exp>
 8000ba6:	ec51 0b10 	vmov	r0, r1, d0
 8000baa:	f04f 0200 	mov.w	r2, #0
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <calc_pwm+0x88>)
 8000bb0:	f7ff fb10 	bl	80001d4 <__adddf3>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	460b      	mov	r3, r1
 8000bb8:	a109      	add	r1, pc, #36	; (adr r1, 8000be0 <calc_pwm+0x78>)
 8000bba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000bbe:	f7ff fde9 	bl	8000794 <__aeabi_ddiv>
 8000bc2:	4602      	mov	r2, r0
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	4610      	mov	r0, r2
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f7ff ff7b 	bl	8000ac4 <__aeabi_d2f>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	ee07 3a90 	vmov	s15, r3
}
 8000bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	00000000 	.word	0x00000000
 8000be4:	40c38800 	.word	0x40c38800
 8000be8:	3e051eb8 	.word	0x3e051eb8
 8000bec:	428c0000 	.word	0x428c0000
 8000bf0:	3ff00000 	.word	0x3ff00000

08000bf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bfa:	f000 fb22 	bl	8001242 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bfe:	f000 f8d1 	bl	8000da4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c02:	f000 f9b5 	bl	8000f70 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000c06:	f000 f91f 	bl	8000e48 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000c0a:	4862      	ldr	r0, [pc, #392]	; (8000d94 <main+0x1a0>)
 8000c0c:	f001 fd0a 	bl	8002624 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c10:	2100      	movs	r1, #0
 8000c12:	4860      	ldr	r0, [pc, #384]	; (8000d94 <main+0x1a0>)
 8000c14:	f001 fdd8 	bl	80027c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c18:	2104      	movs	r1, #4
 8000c1a:	485e      	ldr	r0, [pc, #376]	; (8000d94 <main+0x1a0>)
 8000c1c:	f001 fdd4 	bl	80027c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000c20:	2108      	movs	r1, #8
 8000c22:	485c      	ldr	r0, [pc, #368]	; (8000d94 <main+0x1a0>)
 8000c24:	f001 fdd0 	bl	80027c8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int counter;
  while (1)
  {
	  float r = 50 * (1.0f + sin(counter / 100.0f));
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	ee07 3a90 	vmov	s15, r3
 8000c2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c32:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8000d98 <main+0x1a4>
 8000c36:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000c3a:	ee16 0a90 	vmov	r0, s13
 8000c3e:	f7ff fc27 	bl	8000490 <__aeabi_f2d>
 8000c42:	4602      	mov	r2, r0
 8000c44:	460b      	mov	r3, r1
 8000c46:	ec43 2b10 	vmov	d0, r2, r3
 8000c4a:	f002 ff25 	bl	8003a98 <sin>
 8000c4e:	ec51 0b10 	vmov	r0, r1, d0
 8000c52:	f04f 0200 	mov.w	r2, #0
 8000c56:	4b51      	ldr	r3, [pc, #324]	; (8000d9c <main+0x1a8>)
 8000c58:	f7ff fabc 	bl	80001d4 <__adddf3>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	460b      	mov	r3, r1
 8000c60:	4610      	mov	r0, r2
 8000c62:	4619      	mov	r1, r3
 8000c64:	f04f 0200 	mov.w	r2, #0
 8000c68:	4b4d      	ldr	r3, [pc, #308]	; (8000da0 <main+0x1ac>)
 8000c6a:	f7ff fc69 	bl	8000540 <__aeabi_dmul>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	460b      	mov	r3, r1
 8000c72:	4610      	mov	r0, r2
 8000c74:	4619      	mov	r1, r3
 8000c76:	f7ff ff25 	bl	8000ac4 <__aeabi_d2f>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	60bb      	str	r3, [r7, #8]
	  float g = 50 * (1.0f + sin(1.5f * counter / 100.0f));
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	ee07 3a90 	vmov	s15, r3
 8000c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c88:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8000c8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c90:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000d98 <main+0x1a4>
 8000c94:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000c98:	ee16 0a90 	vmov	r0, s13
 8000c9c:	f7ff fbf8 	bl	8000490 <__aeabi_f2d>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	ec43 2b10 	vmov	d0, r2, r3
 8000ca8:	f002 fef6 	bl	8003a98 <sin>
 8000cac:	ec51 0b10 	vmov	r0, r1, d0
 8000cb0:	f04f 0200 	mov.w	r2, #0
 8000cb4:	4b39      	ldr	r3, [pc, #228]	; (8000d9c <main+0x1a8>)
 8000cb6:	f7ff fa8d 	bl	80001d4 <__adddf3>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	4610      	mov	r0, r2
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f04f 0200 	mov.w	r2, #0
 8000cc6:	4b36      	ldr	r3, [pc, #216]	; (8000da0 <main+0x1ac>)
 8000cc8:	f7ff fc3a 	bl	8000540 <__aeabi_dmul>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f7ff fef6 	bl	8000ac4 <__aeabi_d2f>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	607b      	str	r3, [r7, #4]
	  float b = 50 * (1.0f + sin(2.0f * counter / 100.0f));
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	ee07 3a90 	vmov	s15, r3
 8000ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ce6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000cea:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8000d98 <main+0x1a4>
 8000cee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000cf2:	ee16 0a90 	vmov	r0, s13
 8000cf6:	f7ff fbcb 	bl	8000490 <__aeabi_f2d>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	ec43 2b10 	vmov	d0, r2, r3
 8000d02:	f002 fec9 	bl	8003a98 <sin>
 8000d06:	ec51 0b10 	vmov	r0, r1, d0
 8000d0a:	f04f 0200 	mov.w	r2, #0
 8000d0e:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <main+0x1a8>)
 8000d10:	f7ff fa60 	bl	80001d4 <__adddf3>
 8000d14:	4602      	mov	r2, r0
 8000d16:	460b      	mov	r3, r1
 8000d18:	4610      	mov	r0, r2
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	f04f 0200 	mov.w	r2, #0
 8000d20:	4b1f      	ldr	r3, [pc, #124]	; (8000da0 <main+0x1ac>)
 8000d22:	f7ff fc0d 	bl	8000540 <__aeabi_dmul>
 8000d26:	4602      	mov	r2, r0
 8000d28:	460b      	mov	r3, r1
 8000d2a:	4610      	mov	r0, r2
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	f7ff fec9 	bl	8000ac4 <__aeabi_d2f>
 8000d32:	4603      	mov	r3, r0
 8000d34:	603b      	str	r3, [r7, #0]
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, calc_pwm(b));
 8000d36:	ed97 0a00 	vldr	s0, [r7]
 8000d3a:	f7ff ff15 	bl	8000b68 <calc_pwm>
 8000d3e:	eef0 7a40 	vmov.f32	s15, s0
 8000d42:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <main+0x1a0>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d4a:	ee17 2a90 	vmov	r2, s15
 8000d4e:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, calc_pwm(g));
 8000d50:	ed97 0a01 	vldr	s0, [r7, #4]
 8000d54:	f7ff ff08 	bl	8000b68 <calc_pwm>
 8000d58:	eef0 7a40 	vmov.f32	s15, s0
 8000d5c:	4b0d      	ldr	r3, [pc, #52]	; (8000d94 <main+0x1a0>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d64:	ee17 2a90 	vmov	r2, s15
 8000d68:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, calc_pwm(r));
 8000d6a:	ed97 0a02 	vldr	s0, [r7, #8]
 8000d6e:	f7ff fefb 	bl	8000b68 <calc_pwm>
 8000d72:	eef0 7a40 	vmov.f32	s15, s0
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <main+0x1a0>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d7e:	ee17 2a90 	vmov	r2, s15
 8000d82:	63da      	str	r2, [r3, #60]	; 0x3c
	  HAL_Delay(10);
 8000d84:	200a      	movs	r0, #10
 8000d86:	f000 fad1 	bl	800132c <HAL_Delay>
	  counter++;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
  {
 8000d90:	e74a      	b.n	8000c28 <main+0x34>
 8000d92:	bf00      	nop
 8000d94:	20000078 	.word	0x20000078
 8000d98:	42c80000 	.word	0x42c80000
 8000d9c:	3ff00000 	.word	0x3ff00000
 8000da0:	40490000 	.word	0x40490000

08000da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b096      	sub	sp, #88	; 0x58
 8000da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	2244      	movs	r2, #68	; 0x44
 8000db0:	2100      	movs	r1, #0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 fdf6 	bl	80039a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db8:	463b      	mov	r3, r7
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000dc6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000dca:	f000 fdb5 	bl	8001938 <HAL_PWREx_ControlVoltageScaling>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000dd4:	f000 f922 	bl	800101c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000dd8:	2310      	movs	r3, #16
 8000dda:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000de4:	2360      	movs	r3, #96	; 0x60
 8000de6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000de8:	2302      	movs	r3, #2
 8000dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000dec:	2301      	movs	r3, #1
 8000dee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000df0:	2301      	movs	r3, #1
 8000df2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000df4:	2328      	movs	r3, #40	; 0x28
 8000df6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000df8:	2307      	movs	r3, #7
 8000dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e00:	2302      	movs	r3, #2
 8000e02:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fdeb 	bl	80019e4 <HAL_RCC_OscConfig>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000e14:	f000 f902 	bl	800101c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e18:	230f      	movs	r3, #15
 8000e1a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e20:	2300      	movs	r3, #0
 8000e22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e24:	2300      	movs	r3, #0
 8000e26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e2c:	463b      	mov	r3, r7
 8000e2e:	2104      	movs	r1, #4
 8000e30:	4618      	mov	r0, r3
 8000e32:	f001 f9b3 	bl	800219c <HAL_RCC_ClockConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000e3c:	f000 f8ee 	bl	800101c <Error_Handler>
  }
}
 8000e40:	bf00      	nop
 8000e42:	3758      	adds	r7, #88	; 0x58
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08e      	sub	sp, #56	; 0x38
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e5c:	f107 031c 	add.w	r3, r7, #28
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e68:	463b      	mov	r3, r7
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]
 8000e76:	615a      	str	r2, [r3, #20]
 8000e78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e7a:	4b3b      	ldr	r3, [pc, #236]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000e7c:	4a3b      	ldr	r2, [pc, #236]	; (8000f6c <MX_TIM3_Init+0x124>)
 8000e7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000e80:	4b39      	ldr	r3, [pc, #228]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000e82:	224f      	movs	r2, #79	; 0x4f
 8000e84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e86:	4b38      	ldr	r3, [pc, #224]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8000e8c:	4b36      	ldr	r3, [pc, #216]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000e8e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000e92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e94:	4b34      	ldr	r3, [pc, #208]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9a:	4b33      	ldr	r3, [pc, #204]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ea0:	4831      	ldr	r0, [pc, #196]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000ea2:	f001 fb67 	bl	8002574 <HAL_TIM_Base_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000eac:	f000 f8b6 	bl	800101c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000eb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000eba:	4619      	mov	r1, r3
 8000ebc:	482a      	ldr	r0, [pc, #168]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000ebe:	f001 ff9f 	bl	8002e00 <HAL_TIM_ConfigClockSource>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000ec8:	f000 f8a8 	bl	800101c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ecc:	4826      	ldr	r0, [pc, #152]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000ece:	f001 fc19 	bl	8002704 <HAL_TIM_PWM_Init>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000ed8:	f000 f8a0 	bl	800101c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ee4:	f107 031c 	add.w	r3, r7, #28
 8000ee8:	4619      	mov	r1, r3
 8000eea:	481f      	ldr	r0, [pc, #124]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000eec:	f002 fcb4 	bl	8003858 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000ef6:	f000 f891 	bl	800101c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000efa:	2360      	movs	r3, #96	; 0x60
 8000efc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 250;
 8000efe:	23fa      	movs	r3, #250	; 0xfa
 8000f00:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000f02:	2302      	movs	r3, #2
 8000f04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4815      	ldr	r0, [pc, #84]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000f12:	f001 fe61 	bl	8002bd8 <HAL_TIM_PWM_ConfigChannel>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000f1c:	f000 f87e 	bl	800101c <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 8000f20:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f24:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f26:	463b      	mov	r3, r7
 8000f28:	2204      	movs	r2, #4
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	480e      	ldr	r0, [pc, #56]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000f2e:	f001 fe53 	bl	8002bd8 <HAL_TIM_PWM_ConfigChannel>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 8000f38:	f000 f870 	bl	800101c <Error_Handler>
  }
  sConfigOC.Pulse = 750;
 8000f3c:	f240 23ee 	movw	r3, #750	; 0x2ee
 8000f40:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f42:	463b      	mov	r3, r7
 8000f44:	2208      	movs	r2, #8
 8000f46:	4619      	mov	r1, r3
 8000f48:	4807      	ldr	r0, [pc, #28]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000f4a:	f001 fe45 	bl	8002bd8 <HAL_TIM_PWM_ConfigChannel>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 8000f54:	f000 f862 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <MX_TIM3_Init+0x120>)
 8000f5a:	f000 f8af 	bl	80010bc <HAL_TIM_MspPostInit>

}
 8000f5e:	bf00      	nop
 8000f60:	3738      	adds	r7, #56	; 0x38
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000078 	.word	0x20000078
 8000f6c:	40000400 	.word	0x40000400

08000f70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f76:	f107 030c 	add.w	r3, r7, #12
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
 8000f84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	4b23      	ldr	r3, [pc, #140]	; (8001014 <MX_GPIO_Init+0xa4>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8a:	4a22      	ldr	r2, [pc, #136]	; (8001014 <MX_GPIO_Init+0xa4>)
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f92:	4b20      	ldr	r3, [pc, #128]	; (8001014 <MX_GPIO_Init+0xa4>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9e:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <MX_GPIO_Init+0xa4>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	4a1c      	ldr	r2, [pc, #112]	; (8001014 <MX_GPIO_Init+0xa4>)
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000faa:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <MX_GPIO_Init+0xa4>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2120      	movs	r1, #32
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbe:	f000 fc95 	bl	80018ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc8:	4813      	ldr	r0, [pc, #76]	; (8001018 <MX_GPIO_Init+0xa8>)
 8000fca:	f000 fc8f 	bl	80018ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fce:	2320      	movs	r3, #32
 8000fd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe8:	f000 fad6 	bl	8001598 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000fec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ff0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	4619      	mov	r1, r3
 8001004:	4804      	ldr	r0, [pc, #16]	; (8001018 <MX_GPIO_Init+0xa8>)
 8001006:	f000 fac7 	bl	8001598 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800100a:	bf00      	nop
 800100c:	3720      	adds	r7, #32
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40021000 	.word	0x40021000
 8001018:	48000400 	.word	0x48000400

0800101c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001020:	b672      	cpsid	i
}
 8001022:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001024:	e7fe      	b.n	8001024 <Error_Handler+0x8>
	...

08001028 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	4b0f      	ldr	r3, [pc, #60]	; (800106c <HAL_MspInit+0x44>)
 8001030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001032:	4a0e      	ldr	r2, [pc, #56]	; (800106c <HAL_MspInit+0x44>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6613      	str	r3, [r2, #96]	; 0x60
 800103a:	4b0c      	ldr	r3, [pc, #48]	; (800106c <HAL_MspInit+0x44>)
 800103c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_MspInit+0x44>)
 8001048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800104a:	4a08      	ldr	r2, [pc, #32]	; (800106c <HAL_MspInit+0x44>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001050:	6593      	str	r3, [r2, #88]	; 0x58
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <HAL_MspInit+0x44>)
 8001054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000

08001070 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a0d      	ldr	r2, [pc, #52]	; (80010b4 <HAL_TIM_Base_MspInit+0x44>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d113      	bne.n	80010aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001082:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <HAL_TIM_Base_MspInit+0x48>)
 8001084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <HAL_TIM_Base_MspInit+0x48>)
 8001088:	f043 0302 	orr.w	r3, r3, #2
 800108c:	6593      	str	r3, [r2, #88]	; 0x58
 800108e:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <HAL_TIM_Base_MspInit+0x48>)
 8001090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	210a      	movs	r1, #10
 800109e:	201d      	movs	r0, #29
 80010a0:	f000 fa43 	bl	800152a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80010a4:	201d      	movs	r0, #29
 80010a6:	f000 fa5c 	bl	8001562 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40000400 	.word	0x40000400
 80010b8:	40021000 	.word	0x40021000

080010bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a1f      	ldr	r2, [pc, #124]	; (8001158 <HAL_TIM_MspPostInit+0x9c>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d138      	bne.n	8001150 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <HAL_TIM_MspPostInit+0xa0>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e2:	4a1e      	ldr	r2, [pc, #120]	; (800115c <HAL_TIM_MspPostInit+0xa0>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ea:	4b1c      	ldr	r3, [pc, #112]	; (800115c <HAL_TIM_MspPostInit+0xa0>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f6:	4b19      	ldr	r3, [pc, #100]	; (800115c <HAL_TIM_MspPostInit+0xa0>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fa:	4a18      	ldr	r2, [pc, #96]	; (800115c <HAL_TIM_MspPostInit+0xa0>)
 80010fc:	f043 0302 	orr.w	r3, r3, #2
 8001100:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <HAL_TIM_MspPostInit+0xa0>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800110e:	23c0      	movs	r3, #192	; 0xc0
 8001110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001112:	2302      	movs	r3, #2
 8001114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2300      	movs	r3, #0
 800111c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800111e:	2302      	movs	r3, #2
 8001120:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001122:	f107 0314 	add.w	r3, r7, #20
 8001126:	4619      	mov	r1, r3
 8001128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800112c:	f000 fa34 	bl	8001598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001130:	2301      	movs	r3, #1
 8001132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001134:	2302      	movs	r3, #2
 8001136:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113c:	2300      	movs	r3, #0
 800113e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001140:	2302      	movs	r3, #2
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	4805      	ldr	r0, [pc, #20]	; (8001160 <HAL_TIM_MspPostInit+0xa4>)
 800114c:	f000 fa24 	bl	8001598 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001150:	bf00      	nop
 8001152:	3728      	adds	r7, #40	; 0x28
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40000400 	.word	0x40000400
 800115c:	40021000 	.word	0x40021000
 8001160:	48000400 	.word	0x48000400

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001168:	e7fe      	b.n	8001168 <NMI_Handler+0x4>

0800116a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	e7fe      	b.n	8001174 <MemManage_Handler+0x4>

08001176 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117a:	e7fe      	b.n	800117a <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	e7fe      	b.n	8001180 <UsageFault_Handler+0x4>

08001182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b0:	f000 f89c 	bl	80012ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80011bc:	4802      	ldr	r0, [pc, #8]	; (80011c8 <TIM3_IRQHandler+0x10>)
 80011be:	f001 fc09 	bl	80029d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000078 	.word	0x20000078

080011cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <SystemInit+0x20>)
 80011d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011d6:	4a05      	ldr	r2, [pc, #20]	; (80011ec <SystemInit+0x20>)
 80011d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001228 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011f4:	f7ff ffea 	bl	80011cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f8:	480c      	ldr	r0, [pc, #48]	; (800122c <LoopForever+0x6>)
  ldr r1, =_edata
 80011fa:	490d      	ldr	r1, [pc, #52]	; (8001230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011fc:	4a0d      	ldr	r2, [pc, #52]	; (8001234 <LoopForever+0xe>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001200:	e002      	b.n	8001208 <LoopCopyDataInit>

08001202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001206:	3304      	adds	r3, #4

08001208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800120c:	d3f9      	bcc.n	8001202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120e:	4a0a      	ldr	r2, [pc, #40]	; (8001238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001210:	4c0a      	ldr	r4, [pc, #40]	; (800123c <LoopForever+0x16>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001214:	e001      	b.n	800121a <LoopFillZerobss>

08001216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001218:	3204      	adds	r2, #4

0800121a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800121c:	d3fb      	bcc.n	8001216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800121e:	f002 fbcf 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001222:	f7ff fce7 	bl	8000bf4 <main>

08001226 <LoopForever>:

LoopForever:
    b LoopForever
 8001226:	e7fe      	b.n	8001226 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001228:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800122c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001230:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001234:	08005100 	.word	0x08005100
  ldr r2, =_sbss
 8001238:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800123c:	20000200 	.word	0x20000200

08001240 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001240:	e7fe      	b.n	8001240 <ADC1_2_IRQHandler>

08001242 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001248:	2300      	movs	r3, #0
 800124a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800124c:	2003      	movs	r0, #3
 800124e:	f000 f961 	bl	8001514 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001252:	200f      	movs	r0, #15
 8001254:	f000 f80e 	bl	8001274 <HAL_InitTick>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	71fb      	strb	r3, [r7, #7]
 8001262:	e001      	b.n	8001268 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001264:	f7ff fee0 	bl	8001028 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001268:	79fb      	ldrb	r3, [r7, #7]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800127c:	2300      	movs	r3, #0
 800127e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <HAL_InitTick+0x6c>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d023      	beq.n	80012d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001288:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <HAL_InitTick+0x70>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <HAL_InitTick+0x6c>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4619      	mov	r1, r3
 8001292:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001296:	fbb3 f3f1 	udiv	r3, r3, r1
 800129a:	fbb2 f3f3 	udiv	r3, r2, r3
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 f96d 	bl	800157e <HAL_SYSTICK_Config>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d10f      	bne.n	80012ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b0f      	cmp	r3, #15
 80012ae:	d809      	bhi.n	80012c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b0:	2200      	movs	r2, #0
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	f04f 30ff 	mov.w	r0, #4294967295
 80012b8:	f000 f937 	bl	800152a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012bc:	4a0a      	ldr	r2, [pc, #40]	; (80012e8 <HAL_InitTick+0x74>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
 80012c2:	e007      	b.n	80012d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e004      	b.n	80012d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	73fb      	strb	r3, [r7, #15]
 80012ce:	e001      	b.n	80012d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000004 	.word	0x20000004

080012ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <HAL_IncTick+0x20>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b06      	ldr	r3, [pc, #24]	; (8001310 <HAL_IncTick+0x24>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4413      	add	r3, r2
 80012fc:	4a04      	ldr	r2, [pc, #16]	; (8001310 <HAL_IncTick+0x24>)
 80012fe:	6013      	str	r3, [r2, #0]
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	20000008 	.word	0x20000008
 8001310:	200000c4 	.word	0x200000c4

08001314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return uwTick;
 8001318:	4b03      	ldr	r3, [pc, #12]	; (8001328 <HAL_GetTick+0x14>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	200000c4 	.word	0x200000c4

0800132c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001334:	f7ff ffee 	bl	8001314 <HAL_GetTick>
 8001338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001344:	d005      	beq.n	8001352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001346:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <HAL_Delay+0x44>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4413      	add	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001352:	bf00      	nop
 8001354:	f7ff ffde 	bl	8001314 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	429a      	cmp	r2, r3
 8001362:	d8f7      	bhi.n	8001354 <HAL_Delay+0x28>
  {
  }
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000008 	.word	0x20000008

08001374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001384:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001390:	4013      	ands	r3, r2
 8001392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800139c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013a6:	4a04      	ldr	r2, [pc, #16]	; (80013b8 <__NVIC_SetPriorityGrouping+0x44>)
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	60d3      	str	r3, [r2, #12]
}
 80013ac:	bf00      	nop
 80013ae:	3714      	adds	r7, #20
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013c0:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <__NVIC_GetPriorityGrouping+0x18>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	0a1b      	lsrs	r3, r3, #8
 80013c6:	f003 0307 	and.w	r3, r3, #7
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	db0b      	blt.n	8001402 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	f003 021f 	and.w	r2, r3, #31
 80013f0:	4907      	ldr	r1, [pc, #28]	; (8001410 <__NVIC_EnableIRQ+0x38>)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	095b      	lsrs	r3, r3, #5
 80013f8:	2001      	movs	r0, #1
 80013fa:	fa00 f202 	lsl.w	r2, r0, r2
 80013fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000e100 	.word	0xe000e100

08001414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	6039      	str	r1, [r7, #0]
 800141e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	db0a      	blt.n	800143e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	b2da      	uxtb	r2, r3
 800142c:	490c      	ldr	r1, [pc, #48]	; (8001460 <__NVIC_SetPriority+0x4c>)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	0112      	lsls	r2, r2, #4
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	440b      	add	r3, r1
 8001438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800143c:	e00a      	b.n	8001454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4908      	ldr	r1, [pc, #32]	; (8001464 <__NVIC_SetPriority+0x50>)
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	f003 030f 	and.w	r3, r3, #15
 800144a:	3b04      	subs	r3, #4
 800144c:	0112      	lsls	r2, r2, #4
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	440b      	add	r3, r1
 8001452:	761a      	strb	r2, [r3, #24]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000e100 	.word	0xe000e100
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001468:	b480      	push	{r7}
 800146a:	b089      	sub	sp, #36	; 0x24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	f1c3 0307 	rsb	r3, r3, #7
 8001482:	2b04      	cmp	r3, #4
 8001484:	bf28      	it	cs
 8001486:	2304      	movcs	r3, #4
 8001488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3304      	adds	r3, #4
 800148e:	2b06      	cmp	r3, #6
 8001490:	d902      	bls.n	8001498 <NVIC_EncodePriority+0x30>
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	3b03      	subs	r3, #3
 8001496:	e000      	b.n	800149a <NVIC_EncodePriority+0x32>
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	f04f 32ff 	mov.w	r2, #4294967295
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43da      	mvns	r2, r3
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	401a      	ands	r2, r3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014b0:	f04f 31ff 	mov.w	r1, #4294967295
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ba:	43d9      	mvns	r1, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c0:	4313      	orrs	r3, r2
         );
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3724      	adds	r7, #36	; 0x24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
	...

080014d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3b01      	subs	r3, #1
 80014dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014e0:	d301      	bcc.n	80014e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014e2:	2301      	movs	r3, #1
 80014e4:	e00f      	b.n	8001506 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014e6:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <SysTick_Config+0x40>)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	3b01      	subs	r3, #1
 80014ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ee:	210f      	movs	r1, #15
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295
 80014f4:	f7ff ff8e 	bl	8001414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <SysTick_Config+0x40>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014fe:	4b04      	ldr	r3, [pc, #16]	; (8001510 <SysTick_Config+0x40>)
 8001500:	2207      	movs	r2, #7
 8001502:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	e000e010 	.word	0xe000e010

08001514 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff ff29 	bl	8001374 <__NVIC_SetPriorityGrouping>
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b086      	sub	sp, #24
 800152e:	af00      	add	r7, sp, #0
 8001530:	4603      	mov	r3, r0
 8001532:	60b9      	str	r1, [r7, #8]
 8001534:	607a      	str	r2, [r7, #4]
 8001536:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800153c:	f7ff ff3e 	bl	80013bc <__NVIC_GetPriorityGrouping>
 8001540:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	6978      	ldr	r0, [r7, #20]
 8001548:	f7ff ff8e 	bl	8001468 <NVIC_EncodePriority>
 800154c:	4602      	mov	r2, r0
 800154e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001552:	4611      	mov	r1, r2
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ff5d 	bl	8001414 <__NVIC_SetPriority>
}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	4603      	mov	r3, r0
 800156a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800156c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff31 	bl	80013d8 <__NVIC_EnableIRQ>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f7ff ffa2 	bl	80014d0 <SysTick_Config>
 800158c:	4603      	mov	r3, r0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001598:	b480      	push	{r7}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a6:	e17f      	b.n	80018a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	2101      	movs	r1, #1
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	fa01 f303 	lsl.w	r3, r1, r3
 80015b4:	4013      	ands	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f000 8171 	beq.w	80018a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f003 0303 	and.w	r3, r3, #3
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d005      	beq.n	80015d8 <HAL_GPIO_Init+0x40>
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f003 0303 	and.w	r3, r3, #3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d130      	bne.n	800163a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	2203      	movs	r2, #3
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	43db      	mvns	r3, r3
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	4013      	ands	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4313      	orrs	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800160e:	2201      	movs	r2, #1
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	43db      	mvns	r3, r3
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	4013      	ands	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	091b      	lsrs	r3, r3, #4
 8001624:	f003 0201 	and.w	r2, r3, #1
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f003 0303 	and.w	r3, r3, #3
 8001642:	2b03      	cmp	r3, #3
 8001644:	d118      	bne.n	8001678 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800164a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800164c:	2201      	movs	r2, #1
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	4013      	ands	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	08db      	lsrs	r3, r3, #3
 8001662:	f003 0201 	and.w	r2, r3, #1
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	4313      	orrs	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	2b03      	cmp	r3, #3
 8001682:	d017      	beq.n	80016b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	2203      	movs	r2, #3
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	43db      	mvns	r3, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4013      	ands	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0303 	and.w	r3, r3, #3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d123      	bne.n	8001708 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	08da      	lsrs	r2, r3, #3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3208      	adds	r2, #8
 80016c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	f003 0307 	and.w	r3, r3, #7
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	220f      	movs	r2, #15
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	691a      	ldr	r2, [r3, #16]
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	08da      	lsrs	r2, r3, #3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	3208      	adds	r2, #8
 8001702:	6939      	ldr	r1, [r7, #16]
 8001704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	2203      	movs	r2, #3
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	43db      	mvns	r3, r3
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4013      	ands	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 0203 	and.w	r2, r3, #3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 80ac 	beq.w	80018a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174a:	4b5f      	ldr	r3, [pc, #380]	; (80018c8 <HAL_GPIO_Init+0x330>)
 800174c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800174e:	4a5e      	ldr	r2, [pc, #376]	; (80018c8 <HAL_GPIO_Init+0x330>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6613      	str	r3, [r2, #96]	; 0x60
 8001756:	4b5c      	ldr	r3, [pc, #368]	; (80018c8 <HAL_GPIO_Init+0x330>)
 8001758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001762:	4a5a      	ldr	r2, [pc, #360]	; (80018cc <HAL_GPIO_Init+0x334>)
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	3302      	adds	r3, #2
 800176a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	220f      	movs	r2, #15
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43db      	mvns	r3, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800178c:	d025      	beq.n	80017da <HAL_GPIO_Init+0x242>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a4f      	ldr	r2, [pc, #316]	; (80018d0 <HAL_GPIO_Init+0x338>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d01f      	beq.n	80017d6 <HAL_GPIO_Init+0x23e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a4e      	ldr	r2, [pc, #312]	; (80018d4 <HAL_GPIO_Init+0x33c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d019      	beq.n	80017d2 <HAL_GPIO_Init+0x23a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a4d      	ldr	r2, [pc, #308]	; (80018d8 <HAL_GPIO_Init+0x340>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d013      	beq.n	80017ce <HAL_GPIO_Init+0x236>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a4c      	ldr	r2, [pc, #304]	; (80018dc <HAL_GPIO_Init+0x344>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d00d      	beq.n	80017ca <HAL_GPIO_Init+0x232>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4b      	ldr	r2, [pc, #300]	; (80018e0 <HAL_GPIO_Init+0x348>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d007      	beq.n	80017c6 <HAL_GPIO_Init+0x22e>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4a      	ldr	r2, [pc, #296]	; (80018e4 <HAL_GPIO_Init+0x34c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d101      	bne.n	80017c2 <HAL_GPIO_Init+0x22a>
 80017be:	2306      	movs	r3, #6
 80017c0:	e00c      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017c2:	2307      	movs	r3, #7
 80017c4:	e00a      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017c6:	2305      	movs	r3, #5
 80017c8:	e008      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017ca:	2304      	movs	r3, #4
 80017cc:	e006      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017ce:	2303      	movs	r3, #3
 80017d0:	e004      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017d2:	2302      	movs	r3, #2
 80017d4:	e002      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <HAL_GPIO_Init+0x244>
 80017da:	2300      	movs	r3, #0
 80017dc:	697a      	ldr	r2, [r7, #20]
 80017de:	f002 0203 	and.w	r2, r2, #3
 80017e2:	0092      	lsls	r2, r2, #2
 80017e4:	4093      	lsls	r3, r2
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017ec:	4937      	ldr	r1, [pc, #220]	; (80018cc <HAL_GPIO_Init+0x334>)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	089b      	lsrs	r3, r3, #2
 80017f2:	3302      	adds	r3, #2
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017fa:	4b3b      	ldr	r3, [pc, #236]	; (80018e8 <HAL_GPIO_Init+0x350>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	43db      	mvns	r3, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4013      	ands	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4313      	orrs	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800181e:	4a32      	ldr	r2, [pc, #200]	; (80018e8 <HAL_GPIO_Init+0x350>)
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001824:	4b30      	ldr	r3, [pc, #192]	; (80018e8 <HAL_GPIO_Init+0x350>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	43db      	mvns	r3, r3
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d003      	beq.n	8001848 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	4313      	orrs	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001848:	4a27      	ldr	r2, [pc, #156]	; (80018e8 <HAL_GPIO_Init+0x350>)
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800184e:	4b26      	ldr	r3, [pc, #152]	; (80018e8 <HAL_GPIO_Init+0x350>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	43db      	mvns	r3, r3
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4013      	ands	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d003      	beq.n	8001872 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	4313      	orrs	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001872:	4a1d      	ldr	r2, [pc, #116]	; (80018e8 <HAL_GPIO_Init+0x350>)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001878:	4b1b      	ldr	r3, [pc, #108]	; (80018e8 <HAL_GPIO_Init+0x350>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	43db      	mvns	r3, r3
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	4013      	ands	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d003      	beq.n	800189c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800189c:	4a12      	ldr	r2, [pc, #72]	; (80018e8 <HAL_GPIO_Init+0x350>)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	3301      	adds	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	fa22 f303 	lsr.w	r3, r2, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f47f ae78 	bne.w	80015a8 <HAL_GPIO_Init+0x10>
  }
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	371c      	adds	r7, #28
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40010000 	.word	0x40010000
 80018d0:	48000400 	.word	0x48000400
 80018d4:	48000800 	.word	0x48000800
 80018d8:	48000c00 	.word	0x48000c00
 80018dc:	48001000 	.word	0x48001000
 80018e0:	48001400 	.word	0x48001400
 80018e4:	48001800 	.word	0x48001800
 80018e8:	40010400 	.word	0x40010400

080018ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	460b      	mov	r3, r1
 80018f6:	807b      	strh	r3, [r7, #2]
 80018f8:	4613      	mov	r3, r2
 80018fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018fc:	787b      	ldrb	r3, [r7, #1]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001902:	887a      	ldrh	r2, [r7, #2]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001908:	e002      	b.n	8001910 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800190a:	887a      	ldrh	r2, [r7, #2]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <HAL_PWREx_GetVoltageRange+0x18>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40007000 	.word	0x40007000

08001938 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001946:	d130      	bne.n	80019aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001948:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001950:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001954:	d038      	beq.n	80019c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001956:	4b20      	ldr	r3, [pc, #128]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800195e:	4a1e      	ldr	r2, [pc, #120]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001960:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001964:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001966:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2232      	movs	r2, #50	; 0x32
 800196c:	fb02 f303 	mul.w	r3, r2, r3
 8001970:	4a1b      	ldr	r2, [pc, #108]	; (80019e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001972:	fba2 2303 	umull	r2, r3, r2, r3
 8001976:	0c9b      	lsrs	r3, r3, #18
 8001978:	3301      	adds	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800197c:	e002      	b.n	8001984 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3b01      	subs	r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001984:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001986:	695b      	ldr	r3, [r3, #20]
 8001988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800198c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001990:	d102      	bne.n	8001998 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1f2      	bne.n	800197e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019a4:	d110      	bne.n	80019c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e00f      	b.n	80019ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80019aa:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019b6:	d007      	beq.n	80019c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019b8:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019c0:	4a05      	ldr	r2, [pc, #20]	; (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3714      	adds	r7, #20
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40007000 	.word	0x40007000
 80019dc:	20000000 	.word	0x20000000
 80019e0:	431bde83 	.word	0x431bde83

080019e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b088      	sub	sp, #32
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e3ca      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019f6:	4b97      	ldr	r3, [pc, #604]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 030c 	and.w	r3, r3, #12
 80019fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a00:	4b94      	ldr	r3, [pc, #592]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0310 	and.w	r3, r3, #16
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 80e4 	beq.w	8001be0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d007      	beq.n	8001a2e <HAL_RCC_OscConfig+0x4a>
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	2b0c      	cmp	r3, #12
 8001a22:	f040 808b 	bne.w	8001b3c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	f040 8087 	bne.w	8001b3c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a2e:	4b89      	ldr	r3, [pc, #548]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_RCC_OscConfig+0x62>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	699b      	ldr	r3, [r3, #24]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e3a2      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a1a      	ldr	r2, [r3, #32]
 8001a4a:	4b82      	ldr	r3, [pc, #520]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d004      	beq.n	8001a60 <HAL_RCC_OscConfig+0x7c>
 8001a56:	4b7f      	ldr	r3, [pc, #508]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a5e:	e005      	b.n	8001a6c <HAL_RCC_OscConfig+0x88>
 8001a60:	4b7c      	ldr	r3, [pc, #496]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a66:	091b      	lsrs	r3, r3, #4
 8001a68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d223      	bcs.n	8001ab8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 fd1d 	bl	80024b4 <RCC_SetFlashLatencyFromMSIRange>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e383      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a84:	4b73      	ldr	r3, [pc, #460]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a72      	ldr	r2, [pc, #456]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a8a:	f043 0308 	orr.w	r3, r3, #8
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	4b70      	ldr	r3, [pc, #448]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	496d      	ldr	r1, [pc, #436]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aa2:	4b6c      	ldr	r3, [pc, #432]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	4968      	ldr	r1, [pc, #416]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	604b      	str	r3, [r1, #4]
 8001ab6:	e025      	b.n	8001b04 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab8:	4b66      	ldr	r3, [pc, #408]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a65      	ldr	r2, [pc, #404]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001abe:	f043 0308 	orr.w	r3, r3, #8
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b63      	ldr	r3, [pc, #396]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4960      	ldr	r1, [pc, #384]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ad6:	4b5f      	ldr	r3, [pc, #380]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	495b      	ldr	r1, [pc, #364]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d109      	bne.n	8001b04 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fcdd 	bl	80024b4 <RCC_SetFlashLatencyFromMSIRange>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e343      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b04:	f000 fc4a 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b52      	ldr	r3, [pc, #328]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	091b      	lsrs	r3, r3, #4
 8001b10:	f003 030f 	and.w	r3, r3, #15
 8001b14:	4950      	ldr	r1, [pc, #320]	; (8001c58 <HAL_RCC_OscConfig+0x274>)
 8001b16:	5ccb      	ldrb	r3, [r1, r3]
 8001b18:	f003 031f 	and.w	r3, r3, #31
 8001b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b20:	4a4e      	ldr	r2, [pc, #312]	; (8001c5c <HAL_RCC_OscConfig+0x278>)
 8001b22:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b24:	4b4e      	ldr	r3, [pc, #312]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fba3 	bl	8001274 <HAL_InitTick>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d052      	beq.n	8001bde <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	e327      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d032      	beq.n	8001baa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b44:	4b43      	ldr	r3, [pc, #268]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a42      	ldr	r2, [pc, #264]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b50:	f7ff fbe0 	bl	8001314 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b58:	f7ff fbdc 	bl	8001314 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e310      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b6a:	4b3a      	ldr	r3, [pc, #232]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0f0      	beq.n	8001b58 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b76:	4b37      	ldr	r3, [pc, #220]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a36      	ldr	r2, [pc, #216]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b7c:	f043 0308 	orr.w	r3, r3, #8
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	4b34      	ldr	r3, [pc, #208]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	4931      	ldr	r1, [pc, #196]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b94:	4b2f      	ldr	r3, [pc, #188]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	492c      	ldr	r1, [pc, #176]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	604b      	str	r3, [r1, #4]
 8001ba8:	e01a      	b.n	8001be0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001baa:	4b2a      	ldr	r3, [pc, #168]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a29      	ldr	r2, [pc, #164]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bb0:	f023 0301 	bic.w	r3, r3, #1
 8001bb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bb6:	f7ff fbad 	bl	8001314 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bbe:	f7ff fba9 	bl	8001314 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e2dd      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bd0:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1f0      	bne.n	8001bbe <HAL_RCC_OscConfig+0x1da>
 8001bdc:	e000      	b.n	8001be0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bde:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d074      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2b08      	cmp	r3, #8
 8001bf0:	d005      	beq.n	8001bfe <HAL_RCC_OscConfig+0x21a>
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	2b0c      	cmp	r3, #12
 8001bf6:	d10e      	bne.n	8001c16 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	d10b      	bne.n	8001c16 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d064      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x2f0>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d160      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e2ba      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c1e:	d106      	bne.n	8001c2e <HAL_RCC_OscConfig+0x24a>
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0b      	ldr	r2, [pc, #44]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c2a:	6013      	str	r3, [r2, #0]
 8001c2c:	e026      	b.n	8001c7c <HAL_RCC_OscConfig+0x298>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c36:	d115      	bne.n	8001c64 <HAL_RCC_OscConfig+0x280>
 8001c38:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a05      	ldr	r2, [pc, #20]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a02      	ldr	r2, [pc, #8]	; (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c4e:	6013      	str	r3, [r2, #0]
 8001c50:	e014      	b.n	8001c7c <HAL_RCC_OscConfig+0x298>
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	08004eb0 	.word	0x08004eb0
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000004 	.word	0x20000004
 8001c64:	4ba0      	ldr	r3, [pc, #640]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a9f      	ldr	r2, [pc, #636]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c6e:	6013      	str	r3, [r2, #0]
 8001c70:	4b9d      	ldr	r3, [pc, #628]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a9c      	ldr	r2, [pc, #624]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d013      	beq.n	8001cac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c84:	f7ff fb46 	bl	8001314 <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c8c:	f7ff fb42 	bl	8001314 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b64      	cmp	r3, #100	; 0x64
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e276      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c9e:	4b92      	ldr	r3, [pc, #584]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f0      	beq.n	8001c8c <HAL_RCC_OscConfig+0x2a8>
 8001caa:	e014      	b.n	8001cd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cac:	f7ff fb32 	bl	8001314 <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cb4:	f7ff fb2e 	bl	8001314 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b64      	cmp	r3, #100	; 0x64
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e262      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cc6:	4b88      	ldr	r3, [pc, #544]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1f0      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x2d0>
 8001cd2:	e000      	b.n	8001cd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d060      	beq.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d005      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x310>
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	2b0c      	cmp	r3, #12
 8001cec:	d119      	bne.n	8001d22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d116      	bne.n	8001d22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cf4:	4b7c      	ldr	r3, [pc, #496]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d005      	beq.n	8001d0c <HAL_RCC_OscConfig+0x328>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e23f      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0c:	4b76      	ldr	r3, [pc, #472]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	061b      	lsls	r3, r3, #24
 8001d1a:	4973      	ldr	r1, [pc, #460]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d20:	e040      	b.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d023      	beq.n	8001d72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d2a:	4b6f      	ldr	r3, [pc, #444]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a6e      	ldr	r2, [pc, #440]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d36:	f7ff faed 	bl	8001314 <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d3e:	f7ff fae9 	bl	8001314 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e21d      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d50:	4b65      	ldr	r3, [pc, #404]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d0f0      	beq.n	8001d3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5c:	4b62      	ldr	r3, [pc, #392]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	061b      	lsls	r3, r3, #24
 8001d6a:	495f      	ldr	r1, [pc, #380]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
 8001d70:	e018      	b.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d72:	4b5d      	ldr	r3, [pc, #372]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a5c      	ldr	r2, [pc, #368]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7e:	f7ff fac9 	bl	8001314 <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d86:	f7ff fac5 	bl	8001314 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e1f9      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d98:	4b53      	ldr	r3, [pc, #332]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1f0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0308 	and.w	r3, r3, #8
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d03c      	beq.n	8001e2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	695b      	ldr	r3, [r3, #20]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d01c      	beq.n	8001df2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001db8:	4b4b      	ldr	r3, [pc, #300]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dbe:	4a4a      	ldr	r2, [pc, #296]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dc8:	f7ff faa4 	bl	8001314 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd0:	f7ff faa0 	bl	8001314 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e1d4      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001de2:	4b41      	ldr	r3, [pc, #260]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0ef      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x3ec>
 8001df0:	e01b      	b.n	8001e2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001df2:	4b3d      	ldr	r3, [pc, #244]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001df8:	4a3b      	ldr	r2, [pc, #236]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001dfa:	f023 0301 	bic.w	r3, r3, #1
 8001dfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e02:	f7ff fa87 	bl	8001314 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0a:	f7ff fa83 	bl	8001314 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e1b7      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e1c:	4b32      	ldr	r3, [pc, #200]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ef      	bne.n	8001e0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80a6 	beq.w	8001f84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e3c:	4b2a      	ldr	r3, [pc, #168]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d10d      	bne.n	8001e64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e48:	4b27      	ldr	r3, [pc, #156]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4c:	4a26      	ldr	r2, [pc, #152]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e52:	6593      	str	r3, [r2, #88]	; 0x58
 8001e54:	4b24      	ldr	r3, [pc, #144]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e60:	2301      	movs	r3, #1
 8001e62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e64:	4b21      	ldr	r3, [pc, #132]	; (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d118      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e70:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a1d      	ldr	r2, [pc, #116]	; (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e7c:	f7ff fa4a 	bl	8001314 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e84:	f7ff fa46 	bl	8001314 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e17a      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d108      	bne.n	8001ebc <HAL_RCC_OscConfig+0x4d8>
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001eba:	e029      	b.n	8001f10 <HAL_RCC_OscConfig+0x52c>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2b05      	cmp	r3, #5
 8001ec2:	d115      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x50c>
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eca:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eda:	4a03      	ldr	r2, [pc, #12]	; (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ee4:	e014      	b.n	8001f10 <HAL_RCC_OscConfig+0x52c>
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40007000 	.word	0x40007000
 8001ef0:	4b9c      	ldr	r3, [pc, #624]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ef6:	4a9b      	ldr	r2, [pc, #620]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001ef8:	f023 0301 	bic.w	r3, r3, #1
 8001efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f00:	4b98      	ldr	r3, [pc, #608]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f06:	4a97      	ldr	r2, [pc, #604]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f08:	f023 0304 	bic.w	r3, r3, #4
 8001f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d016      	beq.n	8001f46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f18:	f7ff f9fc 	bl	8001314 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f20:	f7ff f9f8 	bl	8001314 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e12a      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f36:	4b8b      	ldr	r3, [pc, #556]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0ed      	beq.n	8001f20 <HAL_RCC_OscConfig+0x53c>
 8001f44:	e015      	b.n	8001f72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f46:	f7ff f9e5 	bl	8001314 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f4c:	e00a      	b.n	8001f64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f4e:	f7ff f9e1 	bl	8001314 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e113      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f64:	4b7f      	ldr	r3, [pc, #508]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1ed      	bne.n	8001f4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f72:	7ffb      	ldrb	r3, [r7, #31]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d105      	bne.n	8001f84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f78:	4b7a      	ldr	r3, [pc, #488]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7c:	4a79      	ldr	r2, [pc, #484]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f82:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80fe 	beq.w	800218a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	f040 80d0 	bne.w	8002138 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f98:	4b72      	ldr	r3, [pc, #456]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	f003 0203 	and.w	r2, r3, #3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d130      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d127      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d11f      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fd8:	2a07      	cmp	r2, #7
 8001fda:	bf14      	ite	ne
 8001fdc:	2201      	movne	r2, #1
 8001fde:	2200      	moveq	r2, #0
 8001fe0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d113      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff0:	085b      	lsrs	r3, r3, #1
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d109      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002004:	085b      	lsrs	r3, r3, #1
 8002006:	3b01      	subs	r3, #1
 8002008:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800200a:	429a      	cmp	r2, r3
 800200c:	d06e      	beq.n	80020ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2b0c      	cmp	r3, #12
 8002012:	d069      	beq.n	80020e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002014:	4b53      	ldr	r3, [pc, #332]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d105      	bne.n	800202c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002020:	4b50      	ldr	r3, [pc, #320]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0ad      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002030:	4b4c      	ldr	r3, [pc, #304]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a4b      	ldr	r2, [pc, #300]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800203a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800203c:	f7ff f96a 	bl	8001314 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002044:	f7ff f966 	bl	8001314 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e09a      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002056:	4b43      	ldr	r3, [pc, #268]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002062:	4b40      	ldr	r3, [pc, #256]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	4b40      	ldr	r3, [pc, #256]	; (8002168 <HAL_RCC_OscConfig+0x784>)
 8002068:	4013      	ands	r3, r2
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002072:	3a01      	subs	r2, #1
 8002074:	0112      	lsls	r2, r2, #4
 8002076:	4311      	orrs	r1, r2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800207c:	0212      	lsls	r2, r2, #8
 800207e:	4311      	orrs	r1, r2
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002084:	0852      	lsrs	r2, r2, #1
 8002086:	3a01      	subs	r2, #1
 8002088:	0552      	lsls	r2, r2, #21
 800208a:	4311      	orrs	r1, r2
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002090:	0852      	lsrs	r2, r2, #1
 8002092:	3a01      	subs	r2, #1
 8002094:	0652      	lsls	r2, r2, #25
 8002096:	4311      	orrs	r1, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800209c:	0912      	lsrs	r2, r2, #4
 800209e:	0452      	lsls	r2, r2, #17
 80020a0:	430a      	orrs	r2, r1
 80020a2:	4930      	ldr	r1, [pc, #192]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80020a8:	4b2e      	ldr	r3, [pc, #184]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a2d      	ldr	r2, [pc, #180]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020b4:	4b2b      	ldr	r3, [pc, #172]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	4a2a      	ldr	r2, [pc, #168]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020c0:	f7ff f928 	bl	8001314 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c8:	f7ff f924 	bl	8001314 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e058      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020da:	4b22      	ldr	r3, [pc, #136]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0f0      	beq.n	80020c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020e6:	e050      	b.n	800218a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e04f      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ec:	4b1d      	ldr	r3, [pc, #116]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d148      	bne.n	800218a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80020f8:	4b1a      	ldr	r3, [pc, #104]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a19      	ldr	r2, [pc, #100]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 80020fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002102:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002104:	4b17      	ldr	r3, [pc, #92]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	4a16      	ldr	r2, [pc, #88]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 800210a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800210e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002110:	f7ff f900 	bl	8001314 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002118:	f7ff f8fc 	bl	8001314 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e030      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0f0      	beq.n	8002118 <HAL_RCC_OscConfig+0x734>
 8002136:	e028      	b.n	800218a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	2b0c      	cmp	r3, #12
 800213c:	d023      	beq.n	8002186 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800213e:	4b09      	ldr	r3, [pc, #36]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a08      	ldr	r2, [pc, #32]	; (8002164 <HAL_RCC_OscConfig+0x780>)
 8002144:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214a:	f7ff f8e3 	bl	8001314 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002150:	e00c      	b.n	800216c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002152:	f7ff f8df 	bl	8001314 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d905      	bls.n	800216c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e013      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
 8002164:	40021000 	.word	0x40021000
 8002168:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800216c:	4b09      	ldr	r3, [pc, #36]	; (8002194 <HAL_RCC_OscConfig+0x7b0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1ec      	bne.n	8002152 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <HAL_RCC_OscConfig+0x7b0>)
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	4905      	ldr	r1, [pc, #20]	; (8002194 <HAL_RCC_OscConfig+0x7b0>)
 800217e:	4b06      	ldr	r3, [pc, #24]	; (8002198 <HAL_RCC_OscConfig+0x7b4>)
 8002180:	4013      	ands	r3, r2
 8002182:	60cb      	str	r3, [r1, #12]
 8002184:	e001      	b.n	800218a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40021000 	.word	0x40021000
 8002198:	feeefffc 	.word	0xfeeefffc

0800219c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d101      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0e7      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b0:	4b75      	ldr	r3, [pc, #468]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d910      	bls.n	80021e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021be:	4b72      	ldr	r3, [pc, #456]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f023 0207 	bic.w	r2, r3, #7
 80021c6:	4970      	ldr	r1, [pc, #448]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ce:	4b6e      	ldr	r3, [pc, #440]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d001      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0cf      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d010      	beq.n	800220e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	4b66      	ldr	r3, [pc, #408]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d908      	bls.n	800220e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fc:	4b63      	ldr	r3, [pc, #396]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	4960      	ldr	r1, [pc, #384]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800220a:	4313      	orrs	r3, r2
 800220c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d04c      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d107      	bne.n	8002232 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002222:	4b5a      	ldr	r3, [pc, #360]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d121      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e0a6      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b02      	cmp	r3, #2
 8002238:	d107      	bne.n	800224a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800223a:	4b54      	ldr	r3, [pc, #336]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d115      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e09a      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002252:	4b4e      	ldr	r3, [pc, #312]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d109      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e08e      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002262:	4b4a      	ldr	r3, [pc, #296]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e086      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002272:	4b46      	ldr	r3, [pc, #280]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f023 0203 	bic.w	r2, r3, #3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4943      	ldr	r1, [pc, #268]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002280:	4313      	orrs	r3, r2
 8002282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002284:	f7ff f846 	bl	8001314 <HAL_GetTick>
 8002288:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228a:	e00a      	b.n	80022a2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800228c:	f7ff f842 	bl	8001314 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	f241 3288 	movw	r2, #5000	; 0x1388
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e06e      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	4b3a      	ldr	r3, [pc, #232]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 020c 	and.w	r2, r3, #12
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d1eb      	bne.n	800228c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d010      	beq.n	80022e2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	4b31      	ldr	r3, [pc, #196]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d208      	bcs.n	80022e2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d0:	4b2e      	ldr	r3, [pc, #184]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	492b      	ldr	r1, [pc, #172]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022e2:	4b29      	ldr	r3, [pc, #164]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d210      	bcs.n	8002312 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f0:	4b25      	ldr	r3, [pc, #148]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f023 0207 	bic.w	r2, r3, #7
 80022f8:	4923      	ldr	r1, [pc, #140]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002300:	4b21      	ldr	r3, [pc, #132]	; (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	429a      	cmp	r2, r3
 800230c:	d001      	beq.n	8002312 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e036      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	2b00      	cmp	r3, #0
 800231c:	d008      	beq.n	8002330 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	4918      	ldr	r1, [pc, #96]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800232c:	4313      	orrs	r3, r2
 800232e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d009      	beq.n	8002350 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800233c:	4b13      	ldr	r3, [pc, #76]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4910      	ldr	r1, [pc, #64]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800234c:	4313      	orrs	r3, r2
 800234e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002350:	f000 f824 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8002354:	4602      	mov	r2, r0
 8002356:	4b0d      	ldr	r3, [pc, #52]	; (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	091b      	lsrs	r3, r3, #4
 800235c:	f003 030f 	and.w	r3, r3, #15
 8002360:	490b      	ldr	r1, [pc, #44]	; (8002390 <HAL_RCC_ClockConfig+0x1f4>)
 8002362:	5ccb      	ldrb	r3, [r1, r3]
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
 800236c:	4a09      	ldr	r2, [pc, #36]	; (8002394 <HAL_RCC_ClockConfig+0x1f8>)
 800236e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002370:	4b09      	ldr	r3, [pc, #36]	; (8002398 <HAL_RCC_ClockConfig+0x1fc>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe ff7d 	bl	8001274 <HAL_InitTick>
 800237a:	4603      	mov	r3, r0
 800237c:	72fb      	strb	r3, [r7, #11]

  return status;
 800237e:	7afb      	ldrb	r3, [r7, #11]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40022000 	.word	0x40022000
 800238c:	40021000 	.word	0x40021000
 8002390:	08004eb0 	.word	0x08004eb0
 8002394:	20000000 	.word	0x20000000
 8002398:	20000004 	.word	0x20000004

0800239c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800239c:	b480      	push	{r7}
 800239e:	b089      	sub	sp, #36	; 0x24
 80023a0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61fb      	str	r3, [r7, #28]
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023aa:	4b3e      	ldr	r3, [pc, #248]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 030c 	and.w	r3, r3, #12
 80023b2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023b4:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_GetSysClockFreq+0x34>
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	2b0c      	cmp	r3, #12
 80023c8:	d121      	bne.n	800240e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d11e      	bne.n	800240e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023d0:	4b34      	ldr	r3, [pc, #208]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d107      	bne.n	80023ec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023dc:	4b31      	ldr	r3, [pc, #196]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023e2:	0a1b      	lsrs	r3, r3, #8
 80023e4:	f003 030f 	and.w	r3, r3, #15
 80023e8:	61fb      	str	r3, [r7, #28]
 80023ea:	e005      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023ec:	4b2d      	ldr	r3, [pc, #180]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023f8:	4a2b      	ldr	r2, [pc, #172]	; (80024a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002400:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800240c:	e00a      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	2b04      	cmp	r3, #4
 8002412:	d102      	bne.n	800241a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002414:	4b25      	ldr	r3, [pc, #148]	; (80024ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	e004      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	2b08      	cmp	r3, #8
 800241e:	d101      	bne.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002420:	4b23      	ldr	r3, [pc, #140]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002422:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2b0c      	cmp	r3, #12
 8002428:	d134      	bne.n	8002494 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800242a:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	2b02      	cmp	r3, #2
 8002438:	d003      	beq.n	8002442 <HAL_RCC_GetSysClockFreq+0xa6>
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b03      	cmp	r3, #3
 800243e:	d003      	beq.n	8002448 <HAL_RCC_GetSysClockFreq+0xac>
 8002440:	e005      	b.n	800244e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002442:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002444:	617b      	str	r3, [r7, #20]
      break;
 8002446:	e005      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002448:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x114>)
 800244a:	617b      	str	r3, [r7, #20]
      break;
 800244c:	e002      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	617b      	str	r3, [r7, #20]
      break;
 8002452:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002454:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	3301      	adds	r3, #1
 8002460:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002462:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	fb03 f202 	mul.w	r2, r3, r2
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	fbb2 f3f3 	udiv	r3, r2, r3
 8002478:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800247a:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	0e5b      	lsrs	r3, r3, #25
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	3301      	adds	r3, #1
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002494:	69bb      	ldr	r3, [r7, #24]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3724      	adds	r7, #36	; 0x24
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	08004ec0 	.word	0x08004ec0
 80024ac:	00f42400 	.word	0x00f42400
 80024b0:	007a1200 	.word	0x007a1200

080024b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80024bc:	2300      	movs	r3, #0
 80024be:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80024c0:	4b2a      	ldr	r3, [pc, #168]	; (800256c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80024cc:	f7ff fa26 	bl	800191c <HAL_PWREx_GetVoltageRange>
 80024d0:	6178      	str	r0, [r7, #20]
 80024d2:	e014      	b.n	80024fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80024d4:	4b25      	ldr	r3, [pc, #148]	; (800256c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d8:	4a24      	ldr	r2, [pc, #144]	; (800256c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024de:	6593      	str	r3, [r2, #88]	; 0x58
 80024e0:	4b22      	ldr	r3, [pc, #136]	; (800256c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80024ec:	f7ff fa16 	bl	800191c <HAL_PWREx_GetVoltageRange>
 80024f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80024f2:	4b1e      	ldr	r3, [pc, #120]	; (800256c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f6:	4a1d      	ldr	r2, [pc, #116]	; (800256c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024fc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002504:	d10b      	bne.n	800251e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b80      	cmp	r3, #128	; 0x80
 800250a:	d919      	bls.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2ba0      	cmp	r3, #160	; 0xa0
 8002510:	d902      	bls.n	8002518 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002512:	2302      	movs	r3, #2
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	e013      	b.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002518:	2301      	movs	r3, #1
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	e010      	b.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b80      	cmp	r3, #128	; 0x80
 8002522:	d902      	bls.n	800252a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002524:	2303      	movs	r3, #3
 8002526:	613b      	str	r3, [r7, #16]
 8002528:	e00a      	b.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b80      	cmp	r3, #128	; 0x80
 800252e:	d102      	bne.n	8002536 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002530:	2302      	movs	r3, #2
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	e004      	b.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b70      	cmp	r3, #112	; 0x70
 800253a:	d101      	bne.n	8002540 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800253c:	2301      	movs	r3, #1
 800253e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002540:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f023 0207 	bic.w	r2, r3, #7
 8002548:	4909      	ldr	r1, [pc, #36]	; (8002570 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002550:	4b07      	ldr	r3, [pc, #28]	; (8002570 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	429a      	cmp	r2, r3
 800255c:	d001      	beq.n	8002562 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40021000 	.word	0x40021000
 8002570:	40022000 	.word	0x40022000

08002574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e049      	b.n	800261a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fe fd68 	bl	8001070 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2202      	movs	r2, #2
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3304      	adds	r3, #4
 80025b0:	4619      	mov	r1, r3
 80025b2:	4610      	mov	r0, r2
 80025b4:	f000 fd20 	bl	8002ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b01      	cmp	r3, #1
 8002636:	d001      	beq.n	800263c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e04f      	b.n	80026dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a23      	ldr	r2, [pc, #140]	; (80026e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d01d      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x76>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002666:	d018      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x76>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a1f      	ldr	r2, [pc, #124]	; (80026ec <HAL_TIM_Base_Start_IT+0xc8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d013      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x76>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1e      	ldr	r2, [pc, #120]	; (80026f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d00e      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x76>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a1c      	ldr	r2, [pc, #112]	; (80026f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d009      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x76>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a1b      	ldr	r2, [pc, #108]	; (80026f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d004      	beq.n	800269a <HAL_TIM_Base_Start_IT+0x76>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a19      	ldr	r2, [pc, #100]	; (80026fc <HAL_TIM_Base_Start_IT+0xd8>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d115      	bne.n	80026c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	4b17      	ldr	r3, [pc, #92]	; (8002700 <HAL_TIM_Base_Start_IT+0xdc>)
 80026a2:	4013      	ands	r3, r2
 80026a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2b06      	cmp	r3, #6
 80026aa:	d015      	beq.n	80026d8 <HAL_TIM_Base_Start_IT+0xb4>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026b2:	d011      	beq.n	80026d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026c4:	e008      	b.n	80026d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f042 0201 	orr.w	r2, r2, #1
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	e000      	b.n	80026da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	40012c00 	.word	0x40012c00
 80026ec:	40000400 	.word	0x40000400
 80026f0:	40000800 	.word	0x40000800
 80026f4:	40000c00 	.word	0x40000c00
 80026f8:	40013400 	.word	0x40013400
 80026fc:	40014000 	.word	0x40014000
 8002700:	00010007 	.word	0x00010007

08002704 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e049      	b.n	80027aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d106      	bne.n	8002730 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f841 	bl	80027b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2202      	movs	r2, #2
 8002734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3304      	adds	r3, #4
 8002740:	4619      	mov	r1, r3
 8002742:	4610      	mov	r0, r2
 8002744:	f000 fc58 	bl	8002ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d109      	bne.n	80027ec <HAL_TIM_PWM_Start+0x24>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	bf14      	ite	ne
 80027e4:	2301      	movne	r3, #1
 80027e6:	2300      	moveq	r3, #0
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	e03c      	b.n	8002866 <HAL_TIM_PWM_Start+0x9e>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d109      	bne.n	8002806 <HAL_TIM_PWM_Start+0x3e>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	bf14      	ite	ne
 80027fe:	2301      	movne	r3, #1
 8002800:	2300      	moveq	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	e02f      	b.n	8002866 <HAL_TIM_PWM_Start+0x9e>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b08      	cmp	r3, #8
 800280a:	d109      	bne.n	8002820 <HAL_TIM_PWM_Start+0x58>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b01      	cmp	r3, #1
 8002816:	bf14      	ite	ne
 8002818:	2301      	movne	r3, #1
 800281a:	2300      	moveq	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	e022      	b.n	8002866 <HAL_TIM_PWM_Start+0x9e>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b0c      	cmp	r3, #12
 8002824:	d109      	bne.n	800283a <HAL_TIM_PWM_Start+0x72>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b01      	cmp	r3, #1
 8002830:	bf14      	ite	ne
 8002832:	2301      	movne	r3, #1
 8002834:	2300      	moveq	r3, #0
 8002836:	b2db      	uxtb	r3, r3
 8002838:	e015      	b.n	8002866 <HAL_TIM_PWM_Start+0x9e>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b10      	cmp	r3, #16
 800283e:	d109      	bne.n	8002854 <HAL_TIM_PWM_Start+0x8c>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b01      	cmp	r3, #1
 800284a:	bf14      	ite	ne
 800284c:	2301      	movne	r3, #1
 800284e:	2300      	moveq	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	e008      	b.n	8002866 <HAL_TIM_PWM_Start+0x9e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b01      	cmp	r3, #1
 800285e:	bf14      	ite	ne
 8002860:	2301      	movne	r3, #1
 8002862:	2300      	moveq	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e09c      	b.n	80029a8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d104      	bne.n	800287e <HAL_TIM_PWM_Start+0xb6>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2202      	movs	r2, #2
 8002878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800287c:	e023      	b.n	80028c6 <HAL_TIM_PWM_Start+0xfe>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	2b04      	cmp	r3, #4
 8002882:	d104      	bne.n	800288e <HAL_TIM_PWM_Start+0xc6>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800288c:	e01b      	b.n	80028c6 <HAL_TIM_PWM_Start+0xfe>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	2b08      	cmp	r3, #8
 8002892:	d104      	bne.n	800289e <HAL_TIM_PWM_Start+0xd6>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2202      	movs	r2, #2
 8002898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800289c:	e013      	b.n	80028c6 <HAL_TIM_PWM_Start+0xfe>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	2b0c      	cmp	r3, #12
 80028a2:	d104      	bne.n	80028ae <HAL_TIM_PWM_Start+0xe6>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80028ac:	e00b      	b.n	80028c6 <HAL_TIM_PWM_Start+0xfe>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b10      	cmp	r3, #16
 80028b2:	d104      	bne.n	80028be <HAL_TIM_PWM_Start+0xf6>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2202      	movs	r2, #2
 80028b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028bc:	e003      	b.n	80028c6 <HAL_TIM_PWM_Start+0xfe>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2202      	movs	r2, #2
 80028c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2201      	movs	r2, #1
 80028cc:	6839      	ldr	r1, [r7, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 ff9c 	bl	800380c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a35      	ldr	r2, [pc, #212]	; (80029b0 <HAL_TIM_PWM_Start+0x1e8>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d013      	beq.n	8002906 <HAL_TIM_PWM_Start+0x13e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a34      	ldr	r2, [pc, #208]	; (80029b4 <HAL_TIM_PWM_Start+0x1ec>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d00e      	beq.n	8002906 <HAL_TIM_PWM_Start+0x13e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a32      	ldr	r2, [pc, #200]	; (80029b8 <HAL_TIM_PWM_Start+0x1f0>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d009      	beq.n	8002906 <HAL_TIM_PWM_Start+0x13e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a31      	ldr	r2, [pc, #196]	; (80029bc <HAL_TIM_PWM_Start+0x1f4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d004      	beq.n	8002906 <HAL_TIM_PWM_Start+0x13e>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a2f      	ldr	r2, [pc, #188]	; (80029c0 <HAL_TIM_PWM_Start+0x1f8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d101      	bne.n	800290a <HAL_TIM_PWM_Start+0x142>
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <HAL_TIM_PWM_Start+0x144>
 800290a:	2300      	movs	r3, #0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800291e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a22      	ldr	r2, [pc, #136]	; (80029b0 <HAL_TIM_PWM_Start+0x1e8>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d01d      	beq.n	8002966 <HAL_TIM_PWM_Start+0x19e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002932:	d018      	beq.n	8002966 <HAL_TIM_PWM_Start+0x19e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a22      	ldr	r2, [pc, #136]	; (80029c4 <HAL_TIM_PWM_Start+0x1fc>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d013      	beq.n	8002966 <HAL_TIM_PWM_Start+0x19e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a21      	ldr	r2, [pc, #132]	; (80029c8 <HAL_TIM_PWM_Start+0x200>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d00e      	beq.n	8002966 <HAL_TIM_PWM_Start+0x19e>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a1f      	ldr	r2, [pc, #124]	; (80029cc <HAL_TIM_PWM_Start+0x204>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d009      	beq.n	8002966 <HAL_TIM_PWM_Start+0x19e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a17      	ldr	r2, [pc, #92]	; (80029b4 <HAL_TIM_PWM_Start+0x1ec>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d004      	beq.n	8002966 <HAL_TIM_PWM_Start+0x19e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a15      	ldr	r2, [pc, #84]	; (80029b8 <HAL_TIM_PWM_Start+0x1f0>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d115      	bne.n	8002992 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	4b18      	ldr	r3, [pc, #96]	; (80029d0 <HAL_TIM_PWM_Start+0x208>)
 800296e:	4013      	ands	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2b06      	cmp	r3, #6
 8002976:	d015      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x1dc>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800297e:	d011      	beq.n	80029a4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0201 	orr.w	r2, r2, #1
 800298e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002990:	e008      	b.n	80029a4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f042 0201 	orr.w	r2, r2, #1
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	e000      	b.n	80029a6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40012c00 	.word	0x40012c00
 80029b4:	40013400 	.word	0x40013400
 80029b8:	40014000 	.word	0x40014000
 80029bc:	40014400 	.word	0x40014400
 80029c0:	40014800 	.word	0x40014800
 80029c4:	40000400 	.word	0x40000400
 80029c8:	40000800 	.word	0x40000800
 80029cc:	40000c00 	.word	0x40000c00
 80029d0:	00010007 	.word	0x00010007

080029d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d020      	beq.n	8002a38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d01b      	beq.n	8002a38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f06f 0202 	mvn.w	r2, #2
 8002a08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f000 facb 	bl	8002fba <HAL_TIM_IC_CaptureCallback>
 8002a24:	e005      	b.n	8002a32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 fabd 	bl	8002fa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 face 	bl	8002fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f003 0304 	and.w	r3, r3, #4
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d020      	beq.n	8002a84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01b      	beq.n	8002a84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f06f 0204 	mvn.w	r2, #4
 8002a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2202      	movs	r2, #2
 8002a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 faa5 	bl	8002fba <HAL_TIM_IC_CaptureCallback>
 8002a70:	e005      	b.n	8002a7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 fa97 	bl	8002fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 faa8 	bl	8002fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d020      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01b      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f06f 0208 	mvn.w	r2, #8
 8002aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 fa7f 	bl	8002fba <HAL_TIM_IC_CaptureCallback>
 8002abc:	e005      	b.n	8002aca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 fa71 	bl	8002fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 fa82 	bl	8002fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0310 	and.w	r3, r3, #16
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0310 	and.w	r3, r3, #16
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01b      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0210 	mvn.w	r2, #16
 8002aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2208      	movs	r2, #8
 8002af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 fa59 	bl	8002fba <HAL_TIM_IC_CaptureCallback>
 8002b08:	e005      	b.n	8002b16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 fa4b 	bl	8002fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 fa5c 	bl	8002fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00c      	beq.n	8002b40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0201 	mvn.w	r2, #1
 8002b38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 fa29 	bl	8002f92 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00c      	beq.n	8002b64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d007      	beq.n	8002b64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 ff0c 	bl	800397c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00c      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d007      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 ff04 	bl	8003990 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00c      	beq.n	8002bac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d007      	beq.n	8002bac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fa1b 	bl	8002fe2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	f003 0320 	and.w	r3, r3, #32
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00c      	beq.n	8002bd0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f003 0320 	and.w	r3, r3, #32
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d007      	beq.n	8002bd0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0220 	mvn.w	r2, #32
 8002bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fecc 	bl	8003968 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d101      	bne.n	8002bf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e0ff      	b.n	8002df6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b14      	cmp	r3, #20
 8002c02:	f200 80f0 	bhi.w	8002de6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002c06:	a201      	add	r2, pc, #4	; (adr r2, 8002c0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0c:	08002c61 	.word	0x08002c61
 8002c10:	08002de7 	.word	0x08002de7
 8002c14:	08002de7 	.word	0x08002de7
 8002c18:	08002de7 	.word	0x08002de7
 8002c1c:	08002ca1 	.word	0x08002ca1
 8002c20:	08002de7 	.word	0x08002de7
 8002c24:	08002de7 	.word	0x08002de7
 8002c28:	08002de7 	.word	0x08002de7
 8002c2c:	08002ce3 	.word	0x08002ce3
 8002c30:	08002de7 	.word	0x08002de7
 8002c34:	08002de7 	.word	0x08002de7
 8002c38:	08002de7 	.word	0x08002de7
 8002c3c:	08002d23 	.word	0x08002d23
 8002c40:	08002de7 	.word	0x08002de7
 8002c44:	08002de7 	.word	0x08002de7
 8002c48:	08002de7 	.word	0x08002de7
 8002c4c:	08002d65 	.word	0x08002d65
 8002c50:	08002de7 	.word	0x08002de7
 8002c54:	08002de7 	.word	0x08002de7
 8002c58:	08002de7 	.word	0x08002de7
 8002c5c:	08002da5 	.word	0x08002da5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 fa60 	bl	800312c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	699a      	ldr	r2, [r3, #24]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f042 0208 	orr.w	r2, r2, #8
 8002c7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699a      	ldr	r2, [r3, #24]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0204 	bic.w	r2, r2, #4
 8002c8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6999      	ldr	r1, [r3, #24]
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	691a      	ldr	r2, [r3, #16]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	619a      	str	r2, [r3, #24]
      break;
 8002c9e:	e0a5      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68b9      	ldr	r1, [r7, #8]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f000 fad0 	bl	800324c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699a      	ldr	r2, [r3, #24]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6999      	ldr	r1, [r3, #24]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	021a      	lsls	r2, r3, #8
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	619a      	str	r2, [r3, #24]
      break;
 8002ce0:	e084      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68b9      	ldr	r1, [r7, #8]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f000 fb39 	bl	8003360 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	69da      	ldr	r2, [r3, #28]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 0208 	orr.w	r2, r2, #8
 8002cfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	69da      	ldr	r2, [r3, #28]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0204 	bic.w	r2, r2, #4
 8002d0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	69d9      	ldr	r1, [r3, #28]
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	61da      	str	r2, [r3, #28]
      break;
 8002d20:	e064      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68b9      	ldr	r1, [r7, #8]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f000 fba1 	bl	8003470 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	69da      	ldr	r2, [r3, #28]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69da      	ldr	r2, [r3, #28]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69d9      	ldr	r1, [r3, #28]
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	021a      	lsls	r2, r3, #8
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	61da      	str	r2, [r3, #28]
      break;
 8002d62:	e043      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 fbea 	bl	8003544 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 0208 	orr.w	r2, r2, #8
 8002d7e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f022 0204 	bic.w	r2, r2, #4
 8002d8e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	691a      	ldr	r2, [r3, #16]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002da2:	e023      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68b9      	ldr	r1, [r7, #8]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 fc2e 	bl	800360c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	021a      	lsls	r2, r3, #8
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002de4:	e002      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	75fb      	strb	r3, [r7, #23]
      break;
 8002dea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop

08002e00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d101      	bne.n	8002e1c <HAL_TIM_ConfigClockSource+0x1c>
 8002e18:	2302      	movs	r3, #2
 8002e1a:	e0b6      	b.n	8002f8a <HAL_TIM_ConfigClockSource+0x18a>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2202      	movs	r2, #2
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e58:	d03e      	beq.n	8002ed8 <HAL_TIM_ConfigClockSource+0xd8>
 8002e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e5e:	f200 8087 	bhi.w	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e66:	f000 8086 	beq.w	8002f76 <HAL_TIM_ConfigClockSource+0x176>
 8002e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e6e:	d87f      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e70:	2b70      	cmp	r3, #112	; 0x70
 8002e72:	d01a      	beq.n	8002eaa <HAL_TIM_ConfigClockSource+0xaa>
 8002e74:	2b70      	cmp	r3, #112	; 0x70
 8002e76:	d87b      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e78:	2b60      	cmp	r3, #96	; 0x60
 8002e7a:	d050      	beq.n	8002f1e <HAL_TIM_ConfigClockSource+0x11e>
 8002e7c:	2b60      	cmp	r3, #96	; 0x60
 8002e7e:	d877      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e80:	2b50      	cmp	r3, #80	; 0x50
 8002e82:	d03c      	beq.n	8002efe <HAL_TIM_ConfigClockSource+0xfe>
 8002e84:	2b50      	cmp	r3, #80	; 0x50
 8002e86:	d873      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e88:	2b40      	cmp	r3, #64	; 0x40
 8002e8a:	d058      	beq.n	8002f3e <HAL_TIM_ConfigClockSource+0x13e>
 8002e8c:	2b40      	cmp	r3, #64	; 0x40
 8002e8e:	d86f      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e90:	2b30      	cmp	r3, #48	; 0x30
 8002e92:	d064      	beq.n	8002f5e <HAL_TIM_ConfigClockSource+0x15e>
 8002e94:	2b30      	cmp	r3, #48	; 0x30
 8002e96:	d86b      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002e98:	2b20      	cmp	r3, #32
 8002e9a:	d060      	beq.n	8002f5e <HAL_TIM_ConfigClockSource+0x15e>
 8002e9c:	2b20      	cmp	r3, #32
 8002e9e:	d867      	bhi.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d05c      	beq.n	8002f5e <HAL_TIM_ConfigClockSource+0x15e>
 8002ea4:	2b10      	cmp	r3, #16
 8002ea6:	d05a      	beq.n	8002f5e <HAL_TIM_ConfigClockSource+0x15e>
 8002ea8:	e062      	b.n	8002f70 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002eba:	f000 fc87 	bl	80037cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ecc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	609a      	str	r2, [r3, #8]
      break;
 8002ed6:	e04f      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ee8:	f000 fc70 	bl	80037cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002efa:	609a      	str	r2, [r3, #8]
      break;
 8002efc:	e03c      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	f000 fbe4 	bl	80036d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2150      	movs	r1, #80	; 0x50
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 fc3d 	bl	8003796 <TIM_ITRx_SetConfig>
      break;
 8002f1c:	e02c      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f000 fc03 	bl	8003736 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2160      	movs	r1, #96	; 0x60
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 fc2d 	bl	8003796 <TIM_ITRx_SetConfig>
      break;
 8002f3c:	e01c      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	f000 fbc4 	bl	80036d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2140      	movs	r1, #64	; 0x40
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fc1d 	bl	8003796 <TIM_ITRx_SetConfig>
      break;
 8002f5c:	e00c      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4619      	mov	r1, r3
 8002f68:	4610      	mov	r0, r2
 8002f6a:	f000 fc14 	bl	8003796 <TIM_ITRx_SetConfig>
      break;
 8002f6e:	e003      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	73fb      	strb	r3, [r7, #15]
      break;
 8002f74:	e000      	b.n	8002f78 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002f76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b083      	sub	sp, #12
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b083      	sub	sp, #12
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a40      	ldr	r2, [pc, #256]	; (800310c <TIM_Base_SetConfig+0x114>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d013      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003016:	d00f      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a3d      	ldr	r2, [pc, #244]	; (8003110 <TIM_Base_SetConfig+0x118>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d00b      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a3c      	ldr	r2, [pc, #240]	; (8003114 <TIM_Base_SetConfig+0x11c>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d007      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a3b      	ldr	r2, [pc, #236]	; (8003118 <TIM_Base_SetConfig+0x120>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d003      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a3a      	ldr	r2, [pc, #232]	; (800311c <TIM_Base_SetConfig+0x124>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d108      	bne.n	800304a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800303e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	4313      	orrs	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a2f      	ldr	r2, [pc, #188]	; (800310c <TIM_Base_SetConfig+0x114>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d01f      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003058:	d01b      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a2c      	ldr	r2, [pc, #176]	; (8003110 <TIM_Base_SetConfig+0x118>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d017      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a2b      	ldr	r2, [pc, #172]	; (8003114 <TIM_Base_SetConfig+0x11c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d013      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a2a      	ldr	r2, [pc, #168]	; (8003118 <TIM_Base_SetConfig+0x120>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00f      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a29      	ldr	r2, [pc, #164]	; (800311c <TIM_Base_SetConfig+0x124>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d00b      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a28      	ldr	r2, [pc, #160]	; (8003120 <TIM_Base_SetConfig+0x128>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d007      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a27      	ldr	r2, [pc, #156]	; (8003124 <TIM_Base_SetConfig+0x12c>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d003      	beq.n	8003092 <TIM_Base_SetConfig+0x9a>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a26      	ldr	r2, [pc, #152]	; (8003128 <TIM_Base_SetConfig+0x130>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d108      	bne.n	80030a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a10      	ldr	r2, [pc, #64]	; (800310c <TIM_Base_SetConfig+0x114>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d00f      	beq.n	80030f0 <TIM_Base_SetConfig+0xf8>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <TIM_Base_SetConfig+0x124>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00b      	beq.n	80030f0 <TIM_Base_SetConfig+0xf8>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a11      	ldr	r2, [pc, #68]	; (8003120 <TIM_Base_SetConfig+0x128>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d007      	beq.n	80030f0 <TIM_Base_SetConfig+0xf8>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a10      	ldr	r2, [pc, #64]	; (8003124 <TIM_Base_SetConfig+0x12c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d003      	beq.n	80030f0 <TIM_Base_SetConfig+0xf8>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a0f      	ldr	r2, [pc, #60]	; (8003128 <TIM_Base_SetConfig+0x130>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d103      	bne.n	80030f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	615a      	str	r2, [r3, #20]
}
 80030fe:	bf00      	nop
 8003100:	3714      	adds	r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40012c00 	.word	0x40012c00
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800
 8003118:	40000c00 	.word	0x40000c00
 800311c:	40013400 	.word	0x40013400
 8003120:	40014000 	.word	0x40014000
 8003124:	40014400 	.word	0x40014400
 8003128:	40014800 	.word	0x40014800

0800312c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	f023 0201 	bic.w	r2, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	699b      	ldr	r3, [r3, #24]
 8003152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800315e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f023 0303 	bic.w	r3, r3, #3
 8003166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4313      	orrs	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	f023 0302 	bic.w	r3, r3, #2
 8003178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	4313      	orrs	r3, r2
 8003182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a2c      	ldr	r2, [pc, #176]	; (8003238 <TIM_OC1_SetConfig+0x10c>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d00f      	beq.n	80031ac <TIM_OC1_SetConfig+0x80>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a2b      	ldr	r2, [pc, #172]	; (800323c <TIM_OC1_SetConfig+0x110>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00b      	beq.n	80031ac <TIM_OC1_SetConfig+0x80>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a2a      	ldr	r2, [pc, #168]	; (8003240 <TIM_OC1_SetConfig+0x114>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d007      	beq.n	80031ac <TIM_OC1_SetConfig+0x80>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a29      	ldr	r2, [pc, #164]	; (8003244 <TIM_OC1_SetConfig+0x118>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d003      	beq.n	80031ac <TIM_OC1_SetConfig+0x80>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a28      	ldr	r2, [pc, #160]	; (8003248 <TIM_OC1_SetConfig+0x11c>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d10c      	bne.n	80031c6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f023 0308 	bic.w	r3, r3, #8
 80031b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f023 0304 	bic.w	r3, r3, #4
 80031c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a1b      	ldr	r2, [pc, #108]	; (8003238 <TIM_OC1_SetConfig+0x10c>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d00f      	beq.n	80031ee <TIM_OC1_SetConfig+0xc2>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a1a      	ldr	r2, [pc, #104]	; (800323c <TIM_OC1_SetConfig+0x110>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d00b      	beq.n	80031ee <TIM_OC1_SetConfig+0xc2>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a19      	ldr	r2, [pc, #100]	; (8003240 <TIM_OC1_SetConfig+0x114>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d007      	beq.n	80031ee <TIM_OC1_SetConfig+0xc2>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a18      	ldr	r2, [pc, #96]	; (8003244 <TIM_OC1_SetConfig+0x118>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d003      	beq.n	80031ee <TIM_OC1_SetConfig+0xc2>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a17      	ldr	r2, [pc, #92]	; (8003248 <TIM_OC1_SetConfig+0x11c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d111      	bne.n	8003212 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4313      	orrs	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	621a      	str	r2, [r3, #32]
}
 800322c:	bf00      	nop
 800322e:	371c      	adds	r7, #28
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	40012c00 	.word	0x40012c00
 800323c:	40013400 	.word	0x40013400
 8003240:	40014000 	.word	0x40014000
 8003244:	40014400 	.word	0x40014400
 8003248:	40014800 	.word	0x40014800

0800324c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	f023 0210 	bic.w	r2, r3, #16
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800327a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800327e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	021b      	lsls	r3, r3, #8
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	4313      	orrs	r3, r2
 8003292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	f023 0320 	bic.w	r3, r3, #32
 800329a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a28      	ldr	r2, [pc, #160]	; (800334c <TIM_OC2_SetConfig+0x100>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d003      	beq.n	80032b8 <TIM_OC2_SetConfig+0x6c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a27      	ldr	r2, [pc, #156]	; (8003350 <TIM_OC2_SetConfig+0x104>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d10d      	bne.n	80032d4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a1d      	ldr	r2, [pc, #116]	; (800334c <TIM_OC2_SetConfig+0x100>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d00f      	beq.n	80032fc <TIM_OC2_SetConfig+0xb0>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a1c      	ldr	r2, [pc, #112]	; (8003350 <TIM_OC2_SetConfig+0x104>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d00b      	beq.n	80032fc <TIM_OC2_SetConfig+0xb0>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a1b      	ldr	r2, [pc, #108]	; (8003354 <TIM_OC2_SetConfig+0x108>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d007      	beq.n	80032fc <TIM_OC2_SetConfig+0xb0>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a1a      	ldr	r2, [pc, #104]	; (8003358 <TIM_OC2_SetConfig+0x10c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d003      	beq.n	80032fc <TIM_OC2_SetConfig+0xb0>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a19      	ldr	r2, [pc, #100]	; (800335c <TIM_OC2_SetConfig+0x110>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d113      	bne.n	8003324 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003302:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800330a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685a      	ldr	r2, [r3, #4]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	621a      	str	r2, [r3, #32]
}
 800333e:	bf00      	nop
 8003340:	371c      	adds	r7, #28
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	40012c00 	.word	0x40012c00
 8003350:	40013400 	.word	0x40013400
 8003354:	40014000 	.word	0x40014000
 8003358:	40014400 	.word	0x40014400
 800335c:	40014800 	.word	0x40014800

08003360 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800338e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f023 0303 	bic.w	r3, r3, #3
 800339a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a27      	ldr	r2, [pc, #156]	; (800345c <TIM_OC3_SetConfig+0xfc>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d003      	beq.n	80033ca <TIM_OC3_SetConfig+0x6a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a26      	ldr	r2, [pc, #152]	; (8003460 <TIM_OC3_SetConfig+0x100>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d10d      	bne.n	80033e6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	021b      	lsls	r3, r3, #8
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	4313      	orrs	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a1c      	ldr	r2, [pc, #112]	; (800345c <TIM_OC3_SetConfig+0xfc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d00f      	beq.n	800340e <TIM_OC3_SetConfig+0xae>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a1b      	ldr	r2, [pc, #108]	; (8003460 <TIM_OC3_SetConfig+0x100>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d00b      	beq.n	800340e <TIM_OC3_SetConfig+0xae>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a1a      	ldr	r2, [pc, #104]	; (8003464 <TIM_OC3_SetConfig+0x104>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d007      	beq.n	800340e <TIM_OC3_SetConfig+0xae>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a19      	ldr	r2, [pc, #100]	; (8003468 <TIM_OC3_SetConfig+0x108>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d003      	beq.n	800340e <TIM_OC3_SetConfig+0xae>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a18      	ldr	r2, [pc, #96]	; (800346c <TIM_OC3_SetConfig+0x10c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d113      	bne.n	8003436 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800341c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	011b      	lsls	r3, r3, #4
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	4313      	orrs	r3, r2
 8003434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	621a      	str	r2, [r3, #32]
}
 8003450:	bf00      	nop
 8003452:	371c      	adds	r7, #28
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	40012c00 	.word	0x40012c00
 8003460:	40013400 	.word	0x40013400
 8003464:	40014000 	.word	0x40014000
 8003468:	40014400 	.word	0x40014400
 800346c:	40014800 	.word	0x40014800

08003470 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003470:	b480      	push	{r7}
 8003472:	b087      	sub	sp, #28
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800349e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	031b      	lsls	r3, r3, #12
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a18      	ldr	r2, [pc, #96]	; (8003530 <TIM_OC4_SetConfig+0xc0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d00f      	beq.n	80034f4 <TIM_OC4_SetConfig+0x84>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a17      	ldr	r2, [pc, #92]	; (8003534 <TIM_OC4_SetConfig+0xc4>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d00b      	beq.n	80034f4 <TIM_OC4_SetConfig+0x84>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a16      	ldr	r2, [pc, #88]	; (8003538 <TIM_OC4_SetConfig+0xc8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d007      	beq.n	80034f4 <TIM_OC4_SetConfig+0x84>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a15      	ldr	r2, [pc, #84]	; (800353c <TIM_OC4_SetConfig+0xcc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d003      	beq.n	80034f4 <TIM_OC4_SetConfig+0x84>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a14      	ldr	r2, [pc, #80]	; (8003540 <TIM_OC4_SetConfig+0xd0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d109      	bne.n	8003508 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	019b      	lsls	r3, r3, #6
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	621a      	str	r2, [r3, #32]
}
 8003522:	bf00      	nop
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40012c00 	.word	0x40012c00
 8003534:	40013400 	.word	0x40013400
 8003538:	40014000 	.word	0x40014000
 800353c:	40014400 	.word	0x40014400
 8003540:	40014800 	.word	0x40014800

08003544 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003544:	b480      	push	{r7}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	4313      	orrs	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003588:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	041b      	lsls	r3, r3, #16
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	4313      	orrs	r3, r2
 8003594:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a17      	ldr	r2, [pc, #92]	; (80035f8 <TIM_OC5_SetConfig+0xb4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00f      	beq.n	80035be <TIM_OC5_SetConfig+0x7a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a16      	ldr	r2, [pc, #88]	; (80035fc <TIM_OC5_SetConfig+0xb8>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00b      	beq.n	80035be <TIM_OC5_SetConfig+0x7a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a15      	ldr	r2, [pc, #84]	; (8003600 <TIM_OC5_SetConfig+0xbc>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d007      	beq.n	80035be <TIM_OC5_SetConfig+0x7a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a14      	ldr	r2, [pc, #80]	; (8003604 <TIM_OC5_SetConfig+0xc0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d003      	beq.n	80035be <TIM_OC5_SetConfig+0x7a>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a13      	ldr	r2, [pc, #76]	; (8003608 <TIM_OC5_SetConfig+0xc4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d109      	bne.n	80035d2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	021b      	lsls	r3, r3, #8
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	621a      	str	r2, [r3, #32]
}
 80035ec:	bf00      	nop
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	40012c00 	.word	0x40012c00
 80035fc:	40013400 	.word	0x40013400
 8003600:	40014000 	.word	0x40014000
 8003604:	40014400 	.word	0x40014400
 8003608:	40014800 	.word	0x40014800

0800360c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800363a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800363e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	4313      	orrs	r3, r2
 800364a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	051b      	lsls	r3, r3, #20
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a18      	ldr	r2, [pc, #96]	; (80036c4 <TIM_OC6_SetConfig+0xb8>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d00f      	beq.n	8003688 <TIM_OC6_SetConfig+0x7c>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a17      	ldr	r2, [pc, #92]	; (80036c8 <TIM_OC6_SetConfig+0xbc>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d00b      	beq.n	8003688 <TIM_OC6_SetConfig+0x7c>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a16      	ldr	r2, [pc, #88]	; (80036cc <TIM_OC6_SetConfig+0xc0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d007      	beq.n	8003688 <TIM_OC6_SetConfig+0x7c>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a15      	ldr	r2, [pc, #84]	; (80036d0 <TIM_OC6_SetConfig+0xc4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d003      	beq.n	8003688 <TIM_OC6_SetConfig+0x7c>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a14      	ldr	r2, [pc, #80]	; (80036d4 <TIM_OC6_SetConfig+0xc8>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d109      	bne.n	800369c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800368e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	029b      	lsls	r3, r3, #10
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4313      	orrs	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685a      	ldr	r2, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	621a      	str	r2, [r3, #32]
}
 80036b6:	bf00      	nop
 80036b8:	371c      	adds	r7, #28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	40012c00 	.word	0x40012c00
 80036c8:	40013400 	.word	0x40013400
 80036cc:	40014000 	.word	0x40014000
 80036d0:	40014400 	.word	0x40014400
 80036d4:	40014800 	.word	0x40014800

080036d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	f023 0201 	bic.w	r2, r3, #1
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f023 030a 	bic.w	r3, r3, #10
 8003714:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	4313      	orrs	r3, r2
 800371c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	621a      	str	r2, [r3, #32]
}
 800372a:	bf00      	nop
 800372c:	371c      	adds	r7, #28
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003736:	b480      	push	{r7}
 8003738:	b087      	sub	sp, #28
 800373a:	af00      	add	r7, sp, #0
 800373c:	60f8      	str	r0, [r7, #12]
 800373e:	60b9      	str	r1, [r7, #8]
 8003740:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a1b      	ldr	r3, [r3, #32]
 800374c:	f023 0210 	bic.w	r2, r3, #16
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003760:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	031b      	lsls	r3, r3, #12
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4313      	orrs	r3, r2
 800376a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003772:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	621a      	str	r2, [r3, #32]
}
 800378a:	bf00      	nop
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003796:	b480      	push	{r7}
 8003798:	b085      	sub	sp, #20
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
 800379e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037ae:	683a      	ldr	r2, [r7, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f043 0307 	orr.w	r3, r3, #7
 80037b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	609a      	str	r2, [r3, #8]
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	021a      	lsls	r2, r3, #8
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	609a      	str	r2, [r3, #8]
}
 8003800:	bf00      	nop
 8003802:	371c      	adds	r7, #28
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800380c:	b480      	push	{r7}
 800380e:	b087      	sub	sp, #28
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 031f 	and.w	r3, r3, #31
 800381e:	2201      	movs	r2, #1
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a1a      	ldr	r2, [r3, #32]
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	43db      	mvns	r3, r3
 800382e:	401a      	ands	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a1a      	ldr	r2, [r3, #32]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	f003 031f 	and.w	r3, r3, #31
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	fa01 f303 	lsl.w	r3, r1, r3
 8003844:	431a      	orrs	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	621a      	str	r2, [r3, #32]
}
 800384a:	bf00      	nop
 800384c:	371c      	adds	r7, #28
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
	...

08003858 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800386c:	2302      	movs	r3, #2
 800386e:	e068      	b.n	8003942 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a2e      	ldr	r2, [pc, #184]	; (8003950 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d004      	beq.n	80038a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a2d      	ldr	r2, [pc, #180]	; (8003954 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d108      	bne.n	80038b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80038aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a1e      	ldr	r2, [pc, #120]	; (8003950 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d01d      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e2:	d018      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a1b      	ldr	r2, [pc, #108]	; (8003958 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d013      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a1a      	ldr	r2, [pc, #104]	; (800395c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00e      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a18      	ldr	r2, [pc, #96]	; (8003960 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d009      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a13      	ldr	r2, [pc, #76]	; (8003954 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a14      	ldr	r2, [pc, #80]	; (8003964 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d10c      	bne.n	8003930 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800391c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	4313      	orrs	r3, r2
 8003926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40012c00 	.word	0x40012c00
 8003954:	40013400 	.word	0x40013400
 8003958:	40000400 	.word	0x40000400
 800395c:	40000800 	.word	0x40000800
 8003960:	40000c00 	.word	0x40000c00
 8003964:	40014000 	.word	0x40014000

08003968 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <memset>:
 80039a4:	4402      	add	r2, r0
 80039a6:	4603      	mov	r3, r0
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d100      	bne.n	80039ae <memset+0xa>
 80039ac:	4770      	bx	lr
 80039ae:	f803 1b01 	strb.w	r1, [r3], #1
 80039b2:	e7f9      	b.n	80039a8 <memset+0x4>

080039b4 <__errno>:
 80039b4:	4b01      	ldr	r3, [pc, #4]	; (80039bc <__errno+0x8>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	20000058 	.word	0x20000058

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	4d0d      	ldr	r5, [pc, #52]	; (80039f8 <__libc_init_array+0x38>)
 80039c4:	4c0d      	ldr	r4, [pc, #52]	; (80039fc <__libc_init_array+0x3c>)
 80039c6:	1b64      	subs	r4, r4, r5
 80039c8:	10a4      	asrs	r4, r4, #2
 80039ca:	2600      	movs	r6, #0
 80039cc:	42a6      	cmp	r6, r4
 80039ce:	d109      	bne.n	80039e4 <__libc_init_array+0x24>
 80039d0:	4d0b      	ldr	r5, [pc, #44]	; (8003a00 <__libc_init_array+0x40>)
 80039d2:	4c0c      	ldr	r4, [pc, #48]	; (8003a04 <__libc_init_array+0x44>)
 80039d4:	f001 fa60 	bl	8004e98 <_init>
 80039d8:	1b64      	subs	r4, r4, r5
 80039da:	10a4      	asrs	r4, r4, #2
 80039dc:	2600      	movs	r6, #0
 80039de:	42a6      	cmp	r6, r4
 80039e0:	d105      	bne.n	80039ee <__libc_init_array+0x2e>
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039e8:	4798      	blx	r3
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7ee      	b.n	80039cc <__libc_init_array+0xc>
 80039ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f2:	4798      	blx	r3
 80039f4:	3601      	adds	r6, #1
 80039f6:	e7f2      	b.n	80039de <__libc_init_array+0x1e>
 80039f8:	080050f8 	.word	0x080050f8
 80039fc:	080050f8 	.word	0x080050f8
 8003a00:	080050f8 	.word	0x080050f8
 8003a04:	080050fc 	.word	0x080050fc

08003a08 <exp>:
 8003a08:	b538      	push	{r3, r4, r5, lr}
 8003a0a:	ed2d 8b02 	vpush	{d8}
 8003a0e:	ec55 4b10 	vmov	r4, r5, d0
 8003a12:	f000 fa2d 	bl	8003e70 <__ieee754_exp>
 8003a16:	eeb0 8a40 	vmov.f32	s16, s0
 8003a1a:	eef0 8a60 	vmov.f32	s17, s1
 8003a1e:	ec45 4b10 	vmov	d0, r4, r5
 8003a22:	f000 f891 	bl	8003b48 <finite>
 8003a26:	b168      	cbz	r0, 8003a44 <exp+0x3c>
 8003a28:	a317      	add	r3, pc, #92	; (adr r3, 8003a88 <exp+0x80>)
 8003a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2e:	4620      	mov	r0, r4
 8003a30:	4629      	mov	r1, r5
 8003a32:	f7fd f815 	bl	8000a60 <__aeabi_dcmpgt>
 8003a36:	b160      	cbz	r0, 8003a52 <exp+0x4a>
 8003a38:	f7ff ffbc 	bl	80039b4 <__errno>
 8003a3c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8003a78 <exp+0x70>
 8003a40:	2322      	movs	r3, #34	; 0x22
 8003a42:	6003      	str	r3, [r0, #0]
 8003a44:	eeb0 0a48 	vmov.f32	s0, s16
 8003a48:	eef0 0a68 	vmov.f32	s1, s17
 8003a4c:	ecbd 8b02 	vpop	{d8}
 8003a50:	bd38      	pop	{r3, r4, r5, pc}
 8003a52:	a30f      	add	r3, pc, #60	; (adr r3, 8003a90 <exp+0x88>)
 8003a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a58:	4620      	mov	r0, r4
 8003a5a:	4629      	mov	r1, r5
 8003a5c:	f7fc ffe2 	bl	8000a24 <__aeabi_dcmplt>
 8003a60:	2800      	cmp	r0, #0
 8003a62:	d0ef      	beq.n	8003a44 <exp+0x3c>
 8003a64:	f7ff ffa6 	bl	80039b4 <__errno>
 8003a68:	2322      	movs	r3, #34	; 0x22
 8003a6a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8003a80 <exp+0x78>
 8003a6e:	6003      	str	r3, [r0, #0]
 8003a70:	e7e8      	b.n	8003a44 <exp+0x3c>
 8003a72:	bf00      	nop
 8003a74:	f3af 8000 	nop.w
 8003a78:	00000000 	.word	0x00000000
 8003a7c:	7ff00000 	.word	0x7ff00000
	...
 8003a88:	fefa39ef 	.word	0xfefa39ef
 8003a8c:	40862e42 	.word	0x40862e42
 8003a90:	d52d3051 	.word	0xd52d3051
 8003a94:	c0874910 	.word	0xc0874910

08003a98 <sin>:
 8003a98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003a9a:	ec53 2b10 	vmov	r2, r3, d0
 8003a9e:	4828      	ldr	r0, [pc, #160]	; (8003b40 <sin+0xa8>)
 8003aa0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003aa4:	4281      	cmp	r1, r0
 8003aa6:	dc07      	bgt.n	8003ab8 <sin+0x20>
 8003aa8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8003b38 <sin+0xa0>
 8003aac:	2000      	movs	r0, #0
 8003aae:	b005      	add	sp, #20
 8003ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ab4:	f000 b91c 	b.w	8003cf0 <__kernel_sin>
 8003ab8:	4822      	ldr	r0, [pc, #136]	; (8003b44 <sin+0xac>)
 8003aba:	4281      	cmp	r1, r0
 8003abc:	dd09      	ble.n	8003ad2 <sin+0x3a>
 8003abe:	ee10 0a10 	vmov	r0, s0
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	f7fc fb84 	bl	80001d0 <__aeabi_dsub>
 8003ac8:	ec41 0b10 	vmov	d0, r0, r1
 8003acc:	b005      	add	sp, #20
 8003ace:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ad2:	4668      	mov	r0, sp
 8003ad4:	f000 fb50 	bl	8004178 <__ieee754_rem_pio2>
 8003ad8:	f000 0003 	and.w	r0, r0, #3
 8003adc:	2801      	cmp	r0, #1
 8003ade:	d00c      	beq.n	8003afa <sin+0x62>
 8003ae0:	2802      	cmp	r0, #2
 8003ae2:	d011      	beq.n	8003b08 <sin+0x70>
 8003ae4:	b9f0      	cbnz	r0, 8003b24 <sin+0x8c>
 8003ae6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003aea:	ed9d 0b00 	vldr	d0, [sp]
 8003aee:	2001      	movs	r0, #1
 8003af0:	f000 f8fe 	bl	8003cf0 <__kernel_sin>
 8003af4:	ec51 0b10 	vmov	r0, r1, d0
 8003af8:	e7e6      	b.n	8003ac8 <sin+0x30>
 8003afa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003afe:	ed9d 0b00 	vldr	d0, [sp]
 8003b02:	f000 f82d 	bl	8003b60 <__kernel_cos>
 8003b06:	e7f5      	b.n	8003af4 <sin+0x5c>
 8003b08:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003b0c:	ed9d 0b00 	vldr	d0, [sp]
 8003b10:	2001      	movs	r0, #1
 8003b12:	f000 f8ed 	bl	8003cf0 <__kernel_sin>
 8003b16:	ec53 2b10 	vmov	r2, r3, d0
 8003b1a:	ee10 0a10 	vmov	r0, s0
 8003b1e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003b22:	e7d1      	b.n	8003ac8 <sin+0x30>
 8003b24:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003b28:	ed9d 0b00 	vldr	d0, [sp]
 8003b2c:	f000 f818 	bl	8003b60 <__kernel_cos>
 8003b30:	e7f1      	b.n	8003b16 <sin+0x7e>
 8003b32:	bf00      	nop
 8003b34:	f3af 8000 	nop.w
	...
 8003b40:	3fe921fb 	.word	0x3fe921fb
 8003b44:	7fefffff 	.word	0x7fefffff

08003b48 <finite>:
 8003b48:	b082      	sub	sp, #8
 8003b4a:	ed8d 0b00 	vstr	d0, [sp]
 8003b4e:	9801      	ldr	r0, [sp, #4]
 8003b50:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003b54:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003b58:	0fc0      	lsrs	r0, r0, #31
 8003b5a:	b002      	add	sp, #8
 8003b5c:	4770      	bx	lr
	...

08003b60 <__kernel_cos>:
 8003b60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b64:	ec57 6b10 	vmov	r6, r7, d0
 8003b68:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8003b6c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8003b70:	ed8d 1b00 	vstr	d1, [sp]
 8003b74:	da07      	bge.n	8003b86 <__kernel_cos+0x26>
 8003b76:	ee10 0a10 	vmov	r0, s0
 8003b7a:	4639      	mov	r1, r7
 8003b7c:	f7fc ff7a 	bl	8000a74 <__aeabi_d2iz>
 8003b80:	2800      	cmp	r0, #0
 8003b82:	f000 8088 	beq.w	8003c96 <__kernel_cos+0x136>
 8003b86:	4632      	mov	r2, r6
 8003b88:	463b      	mov	r3, r7
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	4639      	mov	r1, r7
 8003b8e:	f7fc fcd7 	bl	8000540 <__aeabi_dmul>
 8003b92:	4b51      	ldr	r3, [pc, #324]	; (8003cd8 <__kernel_cos+0x178>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	4604      	mov	r4, r0
 8003b98:	460d      	mov	r5, r1
 8003b9a:	f7fc fcd1 	bl	8000540 <__aeabi_dmul>
 8003b9e:	a340      	add	r3, pc, #256	; (adr r3, 8003ca0 <__kernel_cos+0x140>)
 8003ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba4:	4682      	mov	sl, r0
 8003ba6:	468b      	mov	fp, r1
 8003ba8:	4620      	mov	r0, r4
 8003baa:	4629      	mov	r1, r5
 8003bac:	f7fc fcc8 	bl	8000540 <__aeabi_dmul>
 8003bb0:	a33d      	add	r3, pc, #244	; (adr r3, 8003ca8 <__kernel_cos+0x148>)
 8003bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb6:	f7fc fb0d 	bl	80001d4 <__adddf3>
 8003bba:	4622      	mov	r2, r4
 8003bbc:	462b      	mov	r3, r5
 8003bbe:	f7fc fcbf 	bl	8000540 <__aeabi_dmul>
 8003bc2:	a33b      	add	r3, pc, #236	; (adr r3, 8003cb0 <__kernel_cos+0x150>)
 8003bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc8:	f7fc fb02 	bl	80001d0 <__aeabi_dsub>
 8003bcc:	4622      	mov	r2, r4
 8003bce:	462b      	mov	r3, r5
 8003bd0:	f7fc fcb6 	bl	8000540 <__aeabi_dmul>
 8003bd4:	a338      	add	r3, pc, #224	; (adr r3, 8003cb8 <__kernel_cos+0x158>)
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f7fc fafb 	bl	80001d4 <__adddf3>
 8003bde:	4622      	mov	r2, r4
 8003be0:	462b      	mov	r3, r5
 8003be2:	f7fc fcad 	bl	8000540 <__aeabi_dmul>
 8003be6:	a336      	add	r3, pc, #216	; (adr r3, 8003cc0 <__kernel_cos+0x160>)
 8003be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bec:	f7fc faf0 	bl	80001d0 <__aeabi_dsub>
 8003bf0:	4622      	mov	r2, r4
 8003bf2:	462b      	mov	r3, r5
 8003bf4:	f7fc fca4 	bl	8000540 <__aeabi_dmul>
 8003bf8:	a333      	add	r3, pc, #204	; (adr r3, 8003cc8 <__kernel_cos+0x168>)
 8003bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfe:	f7fc fae9 	bl	80001d4 <__adddf3>
 8003c02:	4622      	mov	r2, r4
 8003c04:	462b      	mov	r3, r5
 8003c06:	f7fc fc9b 	bl	8000540 <__aeabi_dmul>
 8003c0a:	4622      	mov	r2, r4
 8003c0c:	462b      	mov	r3, r5
 8003c0e:	f7fc fc97 	bl	8000540 <__aeabi_dmul>
 8003c12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c16:	4604      	mov	r4, r0
 8003c18:	460d      	mov	r5, r1
 8003c1a:	4630      	mov	r0, r6
 8003c1c:	4639      	mov	r1, r7
 8003c1e:	f7fc fc8f 	bl	8000540 <__aeabi_dmul>
 8003c22:	460b      	mov	r3, r1
 8003c24:	4602      	mov	r2, r0
 8003c26:	4629      	mov	r1, r5
 8003c28:	4620      	mov	r0, r4
 8003c2a:	f7fc fad1 	bl	80001d0 <__aeabi_dsub>
 8003c2e:	4b2b      	ldr	r3, [pc, #172]	; (8003cdc <__kernel_cos+0x17c>)
 8003c30:	4598      	cmp	r8, r3
 8003c32:	4606      	mov	r6, r0
 8003c34:	460f      	mov	r7, r1
 8003c36:	dc10      	bgt.n	8003c5a <__kernel_cos+0xfa>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	4650      	mov	r0, sl
 8003c3e:	4659      	mov	r1, fp
 8003c40:	f7fc fac6 	bl	80001d0 <__aeabi_dsub>
 8003c44:	460b      	mov	r3, r1
 8003c46:	4926      	ldr	r1, [pc, #152]	; (8003ce0 <__kernel_cos+0x180>)
 8003c48:	4602      	mov	r2, r0
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	f7fc fac0 	bl	80001d0 <__aeabi_dsub>
 8003c50:	ec41 0b10 	vmov	d0, r0, r1
 8003c54:	b003      	add	sp, #12
 8003c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c5a:	4b22      	ldr	r3, [pc, #136]	; (8003ce4 <__kernel_cos+0x184>)
 8003c5c:	4920      	ldr	r1, [pc, #128]	; (8003ce0 <__kernel_cos+0x180>)
 8003c5e:	4598      	cmp	r8, r3
 8003c60:	bfcc      	ite	gt
 8003c62:	4d21      	ldrgt	r5, [pc, #132]	; (8003ce8 <__kernel_cos+0x188>)
 8003c64:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8003c68:	2400      	movs	r4, #0
 8003c6a:	4622      	mov	r2, r4
 8003c6c:	462b      	mov	r3, r5
 8003c6e:	2000      	movs	r0, #0
 8003c70:	f7fc faae 	bl	80001d0 <__aeabi_dsub>
 8003c74:	4622      	mov	r2, r4
 8003c76:	4680      	mov	r8, r0
 8003c78:	4689      	mov	r9, r1
 8003c7a:	462b      	mov	r3, r5
 8003c7c:	4650      	mov	r0, sl
 8003c7e:	4659      	mov	r1, fp
 8003c80:	f7fc faa6 	bl	80001d0 <__aeabi_dsub>
 8003c84:	4632      	mov	r2, r6
 8003c86:	463b      	mov	r3, r7
 8003c88:	f7fc faa2 	bl	80001d0 <__aeabi_dsub>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4640      	mov	r0, r8
 8003c92:	4649      	mov	r1, r9
 8003c94:	e7da      	b.n	8003c4c <__kernel_cos+0xec>
 8003c96:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8003cd0 <__kernel_cos+0x170>
 8003c9a:	e7db      	b.n	8003c54 <__kernel_cos+0xf4>
 8003c9c:	f3af 8000 	nop.w
 8003ca0:	be8838d4 	.word	0xbe8838d4
 8003ca4:	bda8fae9 	.word	0xbda8fae9
 8003ca8:	bdb4b1c4 	.word	0xbdb4b1c4
 8003cac:	3e21ee9e 	.word	0x3e21ee9e
 8003cb0:	809c52ad 	.word	0x809c52ad
 8003cb4:	3e927e4f 	.word	0x3e927e4f
 8003cb8:	19cb1590 	.word	0x19cb1590
 8003cbc:	3efa01a0 	.word	0x3efa01a0
 8003cc0:	16c15177 	.word	0x16c15177
 8003cc4:	3f56c16c 	.word	0x3f56c16c
 8003cc8:	5555554c 	.word	0x5555554c
 8003ccc:	3fa55555 	.word	0x3fa55555
 8003cd0:	00000000 	.word	0x00000000
 8003cd4:	3ff00000 	.word	0x3ff00000
 8003cd8:	3fe00000 	.word	0x3fe00000
 8003cdc:	3fd33332 	.word	0x3fd33332
 8003ce0:	3ff00000 	.word	0x3ff00000
 8003ce4:	3fe90000 	.word	0x3fe90000
 8003ce8:	3fd20000 	.word	0x3fd20000
 8003cec:	00000000 	.word	0x00000000

08003cf0 <__kernel_sin>:
 8003cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf4:	ed2d 8b04 	vpush	{d8-d9}
 8003cf8:	eeb0 8a41 	vmov.f32	s16, s2
 8003cfc:	eef0 8a61 	vmov.f32	s17, s3
 8003d00:	ec55 4b10 	vmov	r4, r5, d0
 8003d04:	b083      	sub	sp, #12
 8003d06:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003d0a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8003d0e:	9001      	str	r0, [sp, #4]
 8003d10:	da06      	bge.n	8003d20 <__kernel_sin+0x30>
 8003d12:	ee10 0a10 	vmov	r0, s0
 8003d16:	4629      	mov	r1, r5
 8003d18:	f7fc feac 	bl	8000a74 <__aeabi_d2iz>
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d051      	beq.n	8003dc4 <__kernel_sin+0xd4>
 8003d20:	4622      	mov	r2, r4
 8003d22:	462b      	mov	r3, r5
 8003d24:	4620      	mov	r0, r4
 8003d26:	4629      	mov	r1, r5
 8003d28:	f7fc fc0a 	bl	8000540 <__aeabi_dmul>
 8003d2c:	4682      	mov	sl, r0
 8003d2e:	468b      	mov	fp, r1
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4620      	mov	r0, r4
 8003d36:	4629      	mov	r1, r5
 8003d38:	f7fc fc02 	bl	8000540 <__aeabi_dmul>
 8003d3c:	a341      	add	r3, pc, #260	; (adr r3, 8003e44 <__kernel_sin+0x154>)
 8003d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d42:	4680      	mov	r8, r0
 8003d44:	4689      	mov	r9, r1
 8003d46:	4650      	mov	r0, sl
 8003d48:	4659      	mov	r1, fp
 8003d4a:	f7fc fbf9 	bl	8000540 <__aeabi_dmul>
 8003d4e:	a33f      	add	r3, pc, #252	; (adr r3, 8003e4c <__kernel_sin+0x15c>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	f7fc fa3c 	bl	80001d0 <__aeabi_dsub>
 8003d58:	4652      	mov	r2, sl
 8003d5a:	465b      	mov	r3, fp
 8003d5c:	f7fc fbf0 	bl	8000540 <__aeabi_dmul>
 8003d60:	a33c      	add	r3, pc, #240	; (adr r3, 8003e54 <__kernel_sin+0x164>)
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	f7fc fa35 	bl	80001d4 <__adddf3>
 8003d6a:	4652      	mov	r2, sl
 8003d6c:	465b      	mov	r3, fp
 8003d6e:	f7fc fbe7 	bl	8000540 <__aeabi_dmul>
 8003d72:	a33a      	add	r3, pc, #232	; (adr r3, 8003e5c <__kernel_sin+0x16c>)
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f7fc fa2a 	bl	80001d0 <__aeabi_dsub>
 8003d7c:	4652      	mov	r2, sl
 8003d7e:	465b      	mov	r3, fp
 8003d80:	f7fc fbde 	bl	8000540 <__aeabi_dmul>
 8003d84:	a337      	add	r3, pc, #220	; (adr r3, 8003e64 <__kernel_sin+0x174>)
 8003d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8a:	f7fc fa23 	bl	80001d4 <__adddf3>
 8003d8e:	9b01      	ldr	r3, [sp, #4]
 8003d90:	4606      	mov	r6, r0
 8003d92:	460f      	mov	r7, r1
 8003d94:	b9eb      	cbnz	r3, 8003dd2 <__kernel_sin+0xe2>
 8003d96:	4602      	mov	r2, r0
 8003d98:	460b      	mov	r3, r1
 8003d9a:	4650      	mov	r0, sl
 8003d9c:	4659      	mov	r1, fp
 8003d9e:	f7fc fbcf 	bl	8000540 <__aeabi_dmul>
 8003da2:	a325      	add	r3, pc, #148	; (adr r3, 8003e38 <__kernel_sin+0x148>)
 8003da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da8:	f7fc fa12 	bl	80001d0 <__aeabi_dsub>
 8003dac:	4642      	mov	r2, r8
 8003dae:	464b      	mov	r3, r9
 8003db0:	f7fc fbc6 	bl	8000540 <__aeabi_dmul>
 8003db4:	4602      	mov	r2, r0
 8003db6:	460b      	mov	r3, r1
 8003db8:	4620      	mov	r0, r4
 8003dba:	4629      	mov	r1, r5
 8003dbc:	f7fc fa0a 	bl	80001d4 <__adddf3>
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	460d      	mov	r5, r1
 8003dc4:	ec45 4b10 	vmov	d0, r4, r5
 8003dc8:	b003      	add	sp, #12
 8003dca:	ecbd 8b04 	vpop	{d8-d9}
 8003dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dd2:	4b1b      	ldr	r3, [pc, #108]	; (8003e40 <__kernel_sin+0x150>)
 8003dd4:	ec51 0b18 	vmov	r0, r1, d8
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f7fc fbb1 	bl	8000540 <__aeabi_dmul>
 8003dde:	4632      	mov	r2, r6
 8003de0:	ec41 0b19 	vmov	d9, r0, r1
 8003de4:	463b      	mov	r3, r7
 8003de6:	4640      	mov	r0, r8
 8003de8:	4649      	mov	r1, r9
 8003dea:	f7fc fba9 	bl	8000540 <__aeabi_dmul>
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	ec51 0b19 	vmov	r0, r1, d9
 8003df6:	f7fc f9eb 	bl	80001d0 <__aeabi_dsub>
 8003dfa:	4652      	mov	r2, sl
 8003dfc:	465b      	mov	r3, fp
 8003dfe:	f7fc fb9f 	bl	8000540 <__aeabi_dmul>
 8003e02:	ec53 2b18 	vmov	r2, r3, d8
 8003e06:	f7fc f9e3 	bl	80001d0 <__aeabi_dsub>
 8003e0a:	a30b      	add	r3, pc, #44	; (adr r3, 8003e38 <__kernel_sin+0x148>)
 8003e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e10:	4606      	mov	r6, r0
 8003e12:	460f      	mov	r7, r1
 8003e14:	4640      	mov	r0, r8
 8003e16:	4649      	mov	r1, r9
 8003e18:	f7fc fb92 	bl	8000540 <__aeabi_dmul>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4630      	mov	r0, r6
 8003e22:	4639      	mov	r1, r7
 8003e24:	f7fc f9d6 	bl	80001d4 <__adddf3>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	4629      	mov	r1, r5
 8003e30:	f7fc f9ce 	bl	80001d0 <__aeabi_dsub>
 8003e34:	e7c4      	b.n	8003dc0 <__kernel_sin+0xd0>
 8003e36:	bf00      	nop
 8003e38:	55555549 	.word	0x55555549
 8003e3c:	3fc55555 	.word	0x3fc55555
 8003e40:	3fe00000 	.word	0x3fe00000
 8003e44:	5acfd57c 	.word	0x5acfd57c
 8003e48:	3de5d93a 	.word	0x3de5d93a
 8003e4c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003e50:	3e5ae5e6 	.word	0x3e5ae5e6
 8003e54:	57b1fe7d 	.word	0x57b1fe7d
 8003e58:	3ec71de3 	.word	0x3ec71de3
 8003e5c:	19c161d5 	.word	0x19c161d5
 8003e60:	3f2a01a0 	.word	0x3f2a01a0
 8003e64:	1110f8a6 	.word	0x1110f8a6
 8003e68:	3f811111 	.word	0x3f811111
 8003e6c:	00000000 	.word	0x00000000

08003e70 <__ieee754_exp>:
 8003e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e74:	ec55 4b10 	vmov	r4, r5, d0
 8003e78:	49b5      	ldr	r1, [pc, #724]	; (8004150 <__ieee754_exp+0x2e0>)
 8003e7a:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8003e7e:	428a      	cmp	r2, r1
 8003e80:	ed2d 8b04 	vpush	{d8-d9}
 8003e84:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8003e88:	d93b      	bls.n	8003f02 <__ieee754_exp+0x92>
 8003e8a:	49b2      	ldr	r1, [pc, #712]	; (8004154 <__ieee754_exp+0x2e4>)
 8003e8c:	428a      	cmp	r2, r1
 8003e8e:	d916      	bls.n	8003ebe <__ieee754_exp+0x4e>
 8003e90:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8003e94:	4323      	orrs	r3, r4
 8003e96:	ee10 2a10 	vmov	r2, s0
 8003e9a:	d007      	beq.n	8003eac <__ieee754_exp+0x3c>
 8003e9c:	462b      	mov	r3, r5
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	4629      	mov	r1, r5
 8003ea2:	f7fc f997 	bl	80001d4 <__adddf3>
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	460d      	mov	r5, r1
 8003eaa:	e002      	b.n	8003eb2 <__ieee754_exp+0x42>
 8003eac:	b10e      	cbz	r6, 8003eb2 <__ieee754_exp+0x42>
 8003eae:	2400      	movs	r4, #0
 8003eb0:	2500      	movs	r5, #0
 8003eb2:	ecbd 8b04 	vpop	{d8-d9}
 8003eb6:	ec45 4b10 	vmov	d0, r4, r5
 8003eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ebe:	a38e      	add	r3, pc, #568	; (adr r3, 80040f8 <__ieee754_exp+0x288>)
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	ee10 0a10 	vmov	r0, s0
 8003ec8:	4629      	mov	r1, r5
 8003eca:	f7fc fdc9 	bl	8000a60 <__aeabi_dcmpgt>
 8003ece:	4607      	mov	r7, r0
 8003ed0:	b130      	cbz	r0, 8003ee0 <__ieee754_exp+0x70>
 8003ed2:	ecbd 8b04 	vpop	{d8-d9}
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003edc:	f000 bb82 	b.w	80045e4 <__math_oflow>
 8003ee0:	a387      	add	r3, pc, #540	; (adr r3, 8004100 <__ieee754_exp+0x290>)
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	4620      	mov	r0, r4
 8003ee8:	4629      	mov	r1, r5
 8003eea:	f7fc fd9b 	bl	8000a24 <__aeabi_dcmplt>
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	f000 808b 	beq.w	800400a <__ieee754_exp+0x19a>
 8003ef4:	ecbd 8b04 	vpop	{d8-d9}
 8003ef8:	4638      	mov	r0, r7
 8003efa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003efe:	f000 bb68 	b.w	80045d2 <__math_uflow>
 8003f02:	4b95      	ldr	r3, [pc, #596]	; (8004158 <__ieee754_exp+0x2e8>)
 8003f04:	429a      	cmp	r2, r3
 8003f06:	f240 80ac 	bls.w	8004062 <__ieee754_exp+0x1f2>
 8003f0a:	4b94      	ldr	r3, [pc, #592]	; (800415c <__ieee754_exp+0x2ec>)
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d87c      	bhi.n	800400a <__ieee754_exp+0x19a>
 8003f10:	4b93      	ldr	r3, [pc, #588]	; (8004160 <__ieee754_exp+0x2f0>)
 8003f12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1a:	ee10 0a10 	vmov	r0, s0
 8003f1e:	4629      	mov	r1, r5
 8003f20:	f7fc f956 	bl	80001d0 <__aeabi_dsub>
 8003f24:	4b8f      	ldr	r3, [pc, #572]	; (8004164 <__ieee754_exp+0x2f4>)
 8003f26:	00f7      	lsls	r7, r6, #3
 8003f28:	443b      	add	r3, r7
 8003f2a:	ed93 7b00 	vldr	d7, [r3]
 8003f2e:	f1c6 0a01 	rsb	sl, r6, #1
 8003f32:	4680      	mov	r8, r0
 8003f34:	4689      	mov	r9, r1
 8003f36:	ebaa 0a06 	sub.w	sl, sl, r6
 8003f3a:	eeb0 8a47 	vmov.f32	s16, s14
 8003f3e:	eef0 8a67 	vmov.f32	s17, s15
 8003f42:	ec53 2b18 	vmov	r2, r3, d8
 8003f46:	4640      	mov	r0, r8
 8003f48:	4649      	mov	r1, r9
 8003f4a:	f7fc f941 	bl	80001d0 <__aeabi_dsub>
 8003f4e:	4604      	mov	r4, r0
 8003f50:	460d      	mov	r5, r1
 8003f52:	4622      	mov	r2, r4
 8003f54:	462b      	mov	r3, r5
 8003f56:	4620      	mov	r0, r4
 8003f58:	4629      	mov	r1, r5
 8003f5a:	f7fc faf1 	bl	8000540 <__aeabi_dmul>
 8003f5e:	a36a      	add	r3, pc, #424	; (adr r3, 8004108 <__ieee754_exp+0x298>)
 8003f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f64:	4606      	mov	r6, r0
 8003f66:	460f      	mov	r7, r1
 8003f68:	f7fc faea 	bl	8000540 <__aeabi_dmul>
 8003f6c:	a368      	add	r3, pc, #416	; (adr r3, 8004110 <__ieee754_exp+0x2a0>)
 8003f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f72:	f7fc f92d 	bl	80001d0 <__aeabi_dsub>
 8003f76:	4632      	mov	r2, r6
 8003f78:	463b      	mov	r3, r7
 8003f7a:	f7fc fae1 	bl	8000540 <__aeabi_dmul>
 8003f7e:	a366      	add	r3, pc, #408	; (adr r3, 8004118 <__ieee754_exp+0x2a8>)
 8003f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f84:	f7fc f926 	bl	80001d4 <__adddf3>
 8003f88:	4632      	mov	r2, r6
 8003f8a:	463b      	mov	r3, r7
 8003f8c:	f7fc fad8 	bl	8000540 <__aeabi_dmul>
 8003f90:	a363      	add	r3, pc, #396	; (adr r3, 8004120 <__ieee754_exp+0x2b0>)
 8003f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f96:	f7fc f91b 	bl	80001d0 <__aeabi_dsub>
 8003f9a:	4632      	mov	r2, r6
 8003f9c:	463b      	mov	r3, r7
 8003f9e:	f7fc facf 	bl	8000540 <__aeabi_dmul>
 8003fa2:	a361      	add	r3, pc, #388	; (adr r3, 8004128 <__ieee754_exp+0x2b8>)
 8003fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa8:	f7fc f914 	bl	80001d4 <__adddf3>
 8003fac:	4632      	mov	r2, r6
 8003fae:	463b      	mov	r3, r7
 8003fb0:	f7fc fac6 	bl	8000540 <__aeabi_dmul>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	4620      	mov	r0, r4
 8003fba:	4629      	mov	r1, r5
 8003fbc:	f7fc f908 	bl	80001d0 <__aeabi_dsub>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4606      	mov	r6, r0
 8003fc6:	460f      	mov	r7, r1
 8003fc8:	4620      	mov	r0, r4
 8003fca:	4629      	mov	r1, r5
 8003fcc:	f7fc fab8 	bl	8000540 <__aeabi_dmul>
 8003fd0:	ec41 0b19 	vmov	d9, r0, r1
 8003fd4:	f1ba 0f00 	cmp.w	sl, #0
 8003fd8:	d15d      	bne.n	8004096 <__ieee754_exp+0x226>
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003fe0:	4630      	mov	r0, r6
 8003fe2:	4639      	mov	r1, r7
 8003fe4:	f7fc f8f4 	bl	80001d0 <__aeabi_dsub>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	ec51 0b19 	vmov	r0, r1, d9
 8003ff0:	f7fc fbd0 	bl	8000794 <__aeabi_ddiv>
 8003ff4:	4622      	mov	r2, r4
 8003ff6:	462b      	mov	r3, r5
 8003ff8:	f7fc f8ea 	bl	80001d0 <__aeabi_dsub>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	2000      	movs	r0, #0
 8004002:	4959      	ldr	r1, [pc, #356]	; (8004168 <__ieee754_exp+0x2f8>)
 8004004:	f7fc f8e4 	bl	80001d0 <__aeabi_dsub>
 8004008:	e74d      	b.n	8003ea6 <__ieee754_exp+0x36>
 800400a:	4b58      	ldr	r3, [pc, #352]	; (800416c <__ieee754_exp+0x2fc>)
 800400c:	4620      	mov	r0, r4
 800400e:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004012:	4629      	mov	r1, r5
 8004014:	a346      	add	r3, pc, #280	; (adr r3, 8004130 <__ieee754_exp+0x2c0>)
 8004016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401a:	f7fc fa91 	bl	8000540 <__aeabi_dmul>
 800401e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004022:	f7fc f8d7 	bl	80001d4 <__adddf3>
 8004026:	f7fc fd25 	bl	8000a74 <__aeabi_d2iz>
 800402a:	4682      	mov	sl, r0
 800402c:	f7fc fa1e 	bl	800046c <__aeabi_i2d>
 8004030:	a341      	add	r3, pc, #260	; (adr r3, 8004138 <__ieee754_exp+0x2c8>)
 8004032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004036:	4606      	mov	r6, r0
 8004038:	460f      	mov	r7, r1
 800403a:	f7fc fa81 	bl	8000540 <__aeabi_dmul>
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4620      	mov	r0, r4
 8004044:	4629      	mov	r1, r5
 8004046:	f7fc f8c3 	bl	80001d0 <__aeabi_dsub>
 800404a:	a33d      	add	r3, pc, #244	; (adr r3, 8004140 <__ieee754_exp+0x2d0>)
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	4680      	mov	r8, r0
 8004052:	4689      	mov	r9, r1
 8004054:	4630      	mov	r0, r6
 8004056:	4639      	mov	r1, r7
 8004058:	f7fc fa72 	bl	8000540 <__aeabi_dmul>
 800405c:	ec41 0b18 	vmov	d8, r0, r1
 8004060:	e76f      	b.n	8003f42 <__ieee754_exp+0xd2>
 8004062:	4b43      	ldr	r3, [pc, #268]	; (8004170 <__ieee754_exp+0x300>)
 8004064:	429a      	cmp	r2, r3
 8004066:	d811      	bhi.n	800408c <__ieee754_exp+0x21c>
 8004068:	a337      	add	r3, pc, #220	; (adr r3, 8004148 <__ieee754_exp+0x2d8>)
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	ee10 0a10 	vmov	r0, s0
 8004072:	4629      	mov	r1, r5
 8004074:	f7fc f8ae 	bl	80001d4 <__adddf3>
 8004078:	4b3b      	ldr	r3, [pc, #236]	; (8004168 <__ieee754_exp+0x2f8>)
 800407a:	2200      	movs	r2, #0
 800407c:	f7fc fcf0 	bl	8000a60 <__aeabi_dcmpgt>
 8004080:	b138      	cbz	r0, 8004092 <__ieee754_exp+0x222>
 8004082:	4b39      	ldr	r3, [pc, #228]	; (8004168 <__ieee754_exp+0x2f8>)
 8004084:	2200      	movs	r2, #0
 8004086:	4620      	mov	r0, r4
 8004088:	4629      	mov	r1, r5
 800408a:	e70a      	b.n	8003ea2 <__ieee754_exp+0x32>
 800408c:	f04f 0a00 	mov.w	sl, #0
 8004090:	e75f      	b.n	8003f52 <__ieee754_exp+0xe2>
 8004092:	4682      	mov	sl, r0
 8004094:	e75d      	b.n	8003f52 <__ieee754_exp+0xe2>
 8004096:	4632      	mov	r2, r6
 8004098:	463b      	mov	r3, r7
 800409a:	2000      	movs	r0, #0
 800409c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80040a0:	f7fc f896 	bl	80001d0 <__aeabi_dsub>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	ec51 0b19 	vmov	r0, r1, d9
 80040ac:	f7fc fb72 	bl	8000794 <__aeabi_ddiv>
 80040b0:	4602      	mov	r2, r0
 80040b2:	460b      	mov	r3, r1
 80040b4:	ec51 0b18 	vmov	r0, r1, d8
 80040b8:	f7fc f88a 	bl	80001d0 <__aeabi_dsub>
 80040bc:	4642      	mov	r2, r8
 80040be:	464b      	mov	r3, r9
 80040c0:	f7fc f886 	bl	80001d0 <__aeabi_dsub>
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	2000      	movs	r0, #0
 80040ca:	4927      	ldr	r1, [pc, #156]	; (8004168 <__ieee754_exp+0x2f8>)
 80040cc:	f7fc f880 	bl	80001d0 <__aeabi_dsub>
 80040d0:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 80040d4:	4592      	cmp	sl, r2
 80040d6:	db02      	blt.n	80040de <__ieee754_exp+0x26e>
 80040d8:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80040dc:	e6e3      	b.n	8003ea6 <__ieee754_exp+0x36>
 80040de:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 80040e2:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80040e6:	2200      	movs	r2, #0
 80040e8:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80040ec:	f7fc fa28 	bl	8000540 <__aeabi_dmul>
 80040f0:	e6d9      	b.n	8003ea6 <__ieee754_exp+0x36>
 80040f2:	bf00      	nop
 80040f4:	f3af 8000 	nop.w
 80040f8:	fefa39ef 	.word	0xfefa39ef
 80040fc:	40862e42 	.word	0x40862e42
 8004100:	d52d3051 	.word	0xd52d3051
 8004104:	c0874910 	.word	0xc0874910
 8004108:	72bea4d0 	.word	0x72bea4d0
 800410c:	3e663769 	.word	0x3e663769
 8004110:	c5d26bf1 	.word	0xc5d26bf1
 8004114:	3ebbbd41 	.word	0x3ebbbd41
 8004118:	af25de2c 	.word	0xaf25de2c
 800411c:	3f11566a 	.word	0x3f11566a
 8004120:	16bebd93 	.word	0x16bebd93
 8004124:	3f66c16c 	.word	0x3f66c16c
 8004128:	5555553e 	.word	0x5555553e
 800412c:	3fc55555 	.word	0x3fc55555
 8004130:	652b82fe 	.word	0x652b82fe
 8004134:	3ff71547 	.word	0x3ff71547
 8004138:	fee00000 	.word	0xfee00000
 800413c:	3fe62e42 	.word	0x3fe62e42
 8004140:	35793c76 	.word	0x35793c76
 8004144:	3dea39ef 	.word	0x3dea39ef
 8004148:	8800759c 	.word	0x8800759c
 800414c:	7e37e43c 	.word	0x7e37e43c
 8004150:	40862e41 	.word	0x40862e41
 8004154:	7fefffff 	.word	0x7fefffff
 8004158:	3fd62e42 	.word	0x3fd62e42
 800415c:	3ff0a2b1 	.word	0x3ff0a2b1
 8004160:	08004f00 	.word	0x08004f00
 8004164:	08004f10 	.word	0x08004f10
 8004168:	3ff00000 	.word	0x3ff00000
 800416c:	08004ef0 	.word	0x08004ef0
 8004170:	3defffff 	.word	0x3defffff
 8004174:	00000000 	.word	0x00000000

08004178 <__ieee754_rem_pio2>:
 8004178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800417c:	ed2d 8b02 	vpush	{d8}
 8004180:	ec55 4b10 	vmov	r4, r5, d0
 8004184:	4bca      	ldr	r3, [pc, #808]	; (80044b0 <__ieee754_rem_pio2+0x338>)
 8004186:	b08b      	sub	sp, #44	; 0x2c
 8004188:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800418c:	4598      	cmp	r8, r3
 800418e:	4682      	mov	sl, r0
 8004190:	9502      	str	r5, [sp, #8]
 8004192:	dc08      	bgt.n	80041a6 <__ieee754_rem_pio2+0x2e>
 8004194:	2200      	movs	r2, #0
 8004196:	2300      	movs	r3, #0
 8004198:	ed80 0b00 	vstr	d0, [r0]
 800419c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80041a0:	f04f 0b00 	mov.w	fp, #0
 80041a4:	e028      	b.n	80041f8 <__ieee754_rem_pio2+0x80>
 80041a6:	4bc3      	ldr	r3, [pc, #780]	; (80044b4 <__ieee754_rem_pio2+0x33c>)
 80041a8:	4598      	cmp	r8, r3
 80041aa:	dc78      	bgt.n	800429e <__ieee754_rem_pio2+0x126>
 80041ac:	9b02      	ldr	r3, [sp, #8]
 80041ae:	4ec2      	ldr	r6, [pc, #776]	; (80044b8 <__ieee754_rem_pio2+0x340>)
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	ee10 0a10 	vmov	r0, s0
 80041b6:	a3b0      	add	r3, pc, #704	; (adr r3, 8004478 <__ieee754_rem_pio2+0x300>)
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	4629      	mov	r1, r5
 80041be:	dd39      	ble.n	8004234 <__ieee754_rem_pio2+0xbc>
 80041c0:	f7fc f806 	bl	80001d0 <__aeabi_dsub>
 80041c4:	45b0      	cmp	r8, r6
 80041c6:	4604      	mov	r4, r0
 80041c8:	460d      	mov	r5, r1
 80041ca:	d01b      	beq.n	8004204 <__ieee754_rem_pio2+0x8c>
 80041cc:	a3ac      	add	r3, pc, #688	; (adr r3, 8004480 <__ieee754_rem_pio2+0x308>)
 80041ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d2:	f7fb fffd 	bl	80001d0 <__aeabi_dsub>
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	e9ca 2300 	strd	r2, r3, [sl]
 80041de:	4620      	mov	r0, r4
 80041e0:	4629      	mov	r1, r5
 80041e2:	f7fb fff5 	bl	80001d0 <__aeabi_dsub>
 80041e6:	a3a6      	add	r3, pc, #664	; (adr r3, 8004480 <__ieee754_rem_pio2+0x308>)
 80041e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ec:	f7fb fff0 	bl	80001d0 <__aeabi_dsub>
 80041f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80041f4:	f04f 0b01 	mov.w	fp, #1
 80041f8:	4658      	mov	r0, fp
 80041fa:	b00b      	add	sp, #44	; 0x2c
 80041fc:	ecbd 8b02 	vpop	{d8}
 8004200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004204:	a3a0      	add	r3, pc, #640	; (adr r3, 8004488 <__ieee754_rem_pio2+0x310>)
 8004206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420a:	f7fb ffe1 	bl	80001d0 <__aeabi_dsub>
 800420e:	a3a0      	add	r3, pc, #640	; (adr r3, 8004490 <__ieee754_rem_pio2+0x318>)
 8004210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004214:	4604      	mov	r4, r0
 8004216:	460d      	mov	r5, r1
 8004218:	f7fb ffda 	bl	80001d0 <__aeabi_dsub>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	e9ca 2300 	strd	r2, r3, [sl]
 8004224:	4620      	mov	r0, r4
 8004226:	4629      	mov	r1, r5
 8004228:	f7fb ffd2 	bl	80001d0 <__aeabi_dsub>
 800422c:	a398      	add	r3, pc, #608	; (adr r3, 8004490 <__ieee754_rem_pio2+0x318>)
 800422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004232:	e7db      	b.n	80041ec <__ieee754_rem_pio2+0x74>
 8004234:	f7fb ffce 	bl	80001d4 <__adddf3>
 8004238:	45b0      	cmp	r8, r6
 800423a:	4604      	mov	r4, r0
 800423c:	460d      	mov	r5, r1
 800423e:	d016      	beq.n	800426e <__ieee754_rem_pio2+0xf6>
 8004240:	a38f      	add	r3, pc, #572	; (adr r3, 8004480 <__ieee754_rem_pio2+0x308>)
 8004242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004246:	f7fb ffc5 	bl	80001d4 <__adddf3>
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	e9ca 2300 	strd	r2, r3, [sl]
 8004252:	4620      	mov	r0, r4
 8004254:	4629      	mov	r1, r5
 8004256:	f7fb ffbb 	bl	80001d0 <__aeabi_dsub>
 800425a:	a389      	add	r3, pc, #548	; (adr r3, 8004480 <__ieee754_rem_pio2+0x308>)
 800425c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004260:	f7fb ffb8 	bl	80001d4 <__adddf3>
 8004264:	f04f 3bff 	mov.w	fp, #4294967295
 8004268:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800426c:	e7c4      	b.n	80041f8 <__ieee754_rem_pio2+0x80>
 800426e:	a386      	add	r3, pc, #536	; (adr r3, 8004488 <__ieee754_rem_pio2+0x310>)
 8004270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004274:	f7fb ffae 	bl	80001d4 <__adddf3>
 8004278:	a385      	add	r3, pc, #532	; (adr r3, 8004490 <__ieee754_rem_pio2+0x318>)
 800427a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427e:	4604      	mov	r4, r0
 8004280:	460d      	mov	r5, r1
 8004282:	f7fb ffa7 	bl	80001d4 <__adddf3>
 8004286:	4602      	mov	r2, r0
 8004288:	460b      	mov	r3, r1
 800428a:	e9ca 2300 	strd	r2, r3, [sl]
 800428e:	4620      	mov	r0, r4
 8004290:	4629      	mov	r1, r5
 8004292:	f7fb ff9d 	bl	80001d0 <__aeabi_dsub>
 8004296:	a37e      	add	r3, pc, #504	; (adr r3, 8004490 <__ieee754_rem_pio2+0x318>)
 8004298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429c:	e7e0      	b.n	8004260 <__ieee754_rem_pio2+0xe8>
 800429e:	4b87      	ldr	r3, [pc, #540]	; (80044bc <__ieee754_rem_pio2+0x344>)
 80042a0:	4598      	cmp	r8, r3
 80042a2:	f300 80d8 	bgt.w	8004456 <__ieee754_rem_pio2+0x2de>
 80042a6:	f000 f96d 	bl	8004584 <fabs>
 80042aa:	ec55 4b10 	vmov	r4, r5, d0
 80042ae:	ee10 0a10 	vmov	r0, s0
 80042b2:	a379      	add	r3, pc, #484	; (adr r3, 8004498 <__ieee754_rem_pio2+0x320>)
 80042b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b8:	4629      	mov	r1, r5
 80042ba:	f7fc f941 	bl	8000540 <__aeabi_dmul>
 80042be:	4b80      	ldr	r3, [pc, #512]	; (80044c0 <__ieee754_rem_pio2+0x348>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	f7fb ff87 	bl	80001d4 <__adddf3>
 80042c6:	f7fc fbd5 	bl	8000a74 <__aeabi_d2iz>
 80042ca:	4683      	mov	fp, r0
 80042cc:	f7fc f8ce 	bl	800046c <__aeabi_i2d>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	ec43 2b18 	vmov	d8, r2, r3
 80042d8:	a367      	add	r3, pc, #412	; (adr r3, 8004478 <__ieee754_rem_pio2+0x300>)
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	f7fc f92f 	bl	8000540 <__aeabi_dmul>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4620      	mov	r0, r4
 80042e8:	4629      	mov	r1, r5
 80042ea:	f7fb ff71 	bl	80001d0 <__aeabi_dsub>
 80042ee:	a364      	add	r3, pc, #400	; (adr r3, 8004480 <__ieee754_rem_pio2+0x308>)
 80042f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f4:	4606      	mov	r6, r0
 80042f6:	460f      	mov	r7, r1
 80042f8:	ec51 0b18 	vmov	r0, r1, d8
 80042fc:	f7fc f920 	bl	8000540 <__aeabi_dmul>
 8004300:	f1bb 0f1f 	cmp.w	fp, #31
 8004304:	4604      	mov	r4, r0
 8004306:	460d      	mov	r5, r1
 8004308:	dc0d      	bgt.n	8004326 <__ieee754_rem_pio2+0x1ae>
 800430a:	4b6e      	ldr	r3, [pc, #440]	; (80044c4 <__ieee754_rem_pio2+0x34c>)
 800430c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8004310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004314:	4543      	cmp	r3, r8
 8004316:	d006      	beq.n	8004326 <__ieee754_rem_pio2+0x1ae>
 8004318:	4622      	mov	r2, r4
 800431a:	462b      	mov	r3, r5
 800431c:	4630      	mov	r0, r6
 800431e:	4639      	mov	r1, r7
 8004320:	f7fb ff56 	bl	80001d0 <__aeabi_dsub>
 8004324:	e00e      	b.n	8004344 <__ieee754_rem_pio2+0x1cc>
 8004326:	462b      	mov	r3, r5
 8004328:	4622      	mov	r2, r4
 800432a:	4630      	mov	r0, r6
 800432c:	4639      	mov	r1, r7
 800432e:	f7fb ff4f 	bl	80001d0 <__aeabi_dsub>
 8004332:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004336:	9303      	str	r3, [sp, #12]
 8004338:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800433c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8004340:	2b10      	cmp	r3, #16
 8004342:	dc02      	bgt.n	800434a <__ieee754_rem_pio2+0x1d2>
 8004344:	e9ca 0100 	strd	r0, r1, [sl]
 8004348:	e039      	b.n	80043be <__ieee754_rem_pio2+0x246>
 800434a:	a34f      	add	r3, pc, #316	; (adr r3, 8004488 <__ieee754_rem_pio2+0x310>)
 800434c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004350:	ec51 0b18 	vmov	r0, r1, d8
 8004354:	f7fc f8f4 	bl	8000540 <__aeabi_dmul>
 8004358:	4604      	mov	r4, r0
 800435a:	460d      	mov	r5, r1
 800435c:	4602      	mov	r2, r0
 800435e:	460b      	mov	r3, r1
 8004360:	4630      	mov	r0, r6
 8004362:	4639      	mov	r1, r7
 8004364:	f7fb ff34 	bl	80001d0 <__aeabi_dsub>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4680      	mov	r8, r0
 800436e:	4689      	mov	r9, r1
 8004370:	4630      	mov	r0, r6
 8004372:	4639      	mov	r1, r7
 8004374:	f7fb ff2c 	bl	80001d0 <__aeabi_dsub>
 8004378:	4622      	mov	r2, r4
 800437a:	462b      	mov	r3, r5
 800437c:	f7fb ff28 	bl	80001d0 <__aeabi_dsub>
 8004380:	a343      	add	r3, pc, #268	; (adr r3, 8004490 <__ieee754_rem_pio2+0x318>)
 8004382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004386:	4604      	mov	r4, r0
 8004388:	460d      	mov	r5, r1
 800438a:	ec51 0b18 	vmov	r0, r1, d8
 800438e:	f7fc f8d7 	bl	8000540 <__aeabi_dmul>
 8004392:	4622      	mov	r2, r4
 8004394:	462b      	mov	r3, r5
 8004396:	f7fb ff1b 	bl	80001d0 <__aeabi_dsub>
 800439a:	4602      	mov	r2, r0
 800439c:	460b      	mov	r3, r1
 800439e:	4604      	mov	r4, r0
 80043a0:	460d      	mov	r5, r1
 80043a2:	4640      	mov	r0, r8
 80043a4:	4649      	mov	r1, r9
 80043a6:	f7fb ff13 	bl	80001d0 <__aeabi_dsub>
 80043aa:	9a03      	ldr	r2, [sp, #12]
 80043ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b31      	cmp	r3, #49	; 0x31
 80043b4:	dc24      	bgt.n	8004400 <__ieee754_rem_pio2+0x288>
 80043b6:	e9ca 0100 	strd	r0, r1, [sl]
 80043ba:	4646      	mov	r6, r8
 80043bc:	464f      	mov	r7, r9
 80043be:	e9da 8900 	ldrd	r8, r9, [sl]
 80043c2:	4630      	mov	r0, r6
 80043c4:	4642      	mov	r2, r8
 80043c6:	464b      	mov	r3, r9
 80043c8:	4639      	mov	r1, r7
 80043ca:	f7fb ff01 	bl	80001d0 <__aeabi_dsub>
 80043ce:	462b      	mov	r3, r5
 80043d0:	4622      	mov	r2, r4
 80043d2:	f7fb fefd 	bl	80001d0 <__aeabi_dsub>
 80043d6:	9b02      	ldr	r3, [sp, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80043de:	f6bf af0b 	bge.w	80041f8 <__ieee754_rem_pio2+0x80>
 80043e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80043e6:	f8ca 3004 	str.w	r3, [sl, #4]
 80043ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043ee:	f8ca 8000 	str.w	r8, [sl]
 80043f2:	f8ca 0008 	str.w	r0, [sl, #8]
 80043f6:	f8ca 300c 	str.w	r3, [sl, #12]
 80043fa:	f1cb 0b00 	rsb	fp, fp, #0
 80043fe:	e6fb      	b.n	80041f8 <__ieee754_rem_pio2+0x80>
 8004400:	a327      	add	r3, pc, #156	; (adr r3, 80044a0 <__ieee754_rem_pio2+0x328>)
 8004402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004406:	ec51 0b18 	vmov	r0, r1, d8
 800440a:	f7fc f899 	bl	8000540 <__aeabi_dmul>
 800440e:	4604      	mov	r4, r0
 8004410:	460d      	mov	r5, r1
 8004412:	4602      	mov	r2, r0
 8004414:	460b      	mov	r3, r1
 8004416:	4640      	mov	r0, r8
 8004418:	4649      	mov	r1, r9
 800441a:	f7fb fed9 	bl	80001d0 <__aeabi_dsub>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	4606      	mov	r6, r0
 8004424:	460f      	mov	r7, r1
 8004426:	4640      	mov	r0, r8
 8004428:	4649      	mov	r1, r9
 800442a:	f7fb fed1 	bl	80001d0 <__aeabi_dsub>
 800442e:	4622      	mov	r2, r4
 8004430:	462b      	mov	r3, r5
 8004432:	f7fb fecd 	bl	80001d0 <__aeabi_dsub>
 8004436:	a31c      	add	r3, pc, #112	; (adr r3, 80044a8 <__ieee754_rem_pio2+0x330>)
 8004438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443c:	4604      	mov	r4, r0
 800443e:	460d      	mov	r5, r1
 8004440:	ec51 0b18 	vmov	r0, r1, d8
 8004444:	f7fc f87c 	bl	8000540 <__aeabi_dmul>
 8004448:	4622      	mov	r2, r4
 800444a:	462b      	mov	r3, r5
 800444c:	f7fb fec0 	bl	80001d0 <__aeabi_dsub>
 8004450:	4604      	mov	r4, r0
 8004452:	460d      	mov	r5, r1
 8004454:	e760      	b.n	8004318 <__ieee754_rem_pio2+0x1a0>
 8004456:	4b1c      	ldr	r3, [pc, #112]	; (80044c8 <__ieee754_rem_pio2+0x350>)
 8004458:	4598      	cmp	r8, r3
 800445a:	dd37      	ble.n	80044cc <__ieee754_rem_pio2+0x354>
 800445c:	ee10 2a10 	vmov	r2, s0
 8004460:	462b      	mov	r3, r5
 8004462:	4620      	mov	r0, r4
 8004464:	4629      	mov	r1, r5
 8004466:	f7fb feb3 	bl	80001d0 <__aeabi_dsub>
 800446a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800446e:	e9ca 0100 	strd	r0, r1, [sl]
 8004472:	e695      	b.n	80041a0 <__ieee754_rem_pio2+0x28>
 8004474:	f3af 8000 	nop.w
 8004478:	54400000 	.word	0x54400000
 800447c:	3ff921fb 	.word	0x3ff921fb
 8004480:	1a626331 	.word	0x1a626331
 8004484:	3dd0b461 	.word	0x3dd0b461
 8004488:	1a600000 	.word	0x1a600000
 800448c:	3dd0b461 	.word	0x3dd0b461
 8004490:	2e037073 	.word	0x2e037073
 8004494:	3ba3198a 	.word	0x3ba3198a
 8004498:	6dc9c883 	.word	0x6dc9c883
 800449c:	3fe45f30 	.word	0x3fe45f30
 80044a0:	2e000000 	.word	0x2e000000
 80044a4:	3ba3198a 	.word	0x3ba3198a
 80044a8:	252049c1 	.word	0x252049c1
 80044ac:	397b839a 	.word	0x397b839a
 80044b0:	3fe921fb 	.word	0x3fe921fb
 80044b4:	4002d97b 	.word	0x4002d97b
 80044b8:	3ff921fb 	.word	0x3ff921fb
 80044bc:	413921fb 	.word	0x413921fb
 80044c0:	3fe00000 	.word	0x3fe00000
 80044c4:	08004f20 	.word	0x08004f20
 80044c8:	7fefffff 	.word	0x7fefffff
 80044cc:	ea4f 5628 	mov.w	r6, r8, asr #20
 80044d0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80044d4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80044d8:	4620      	mov	r0, r4
 80044da:	460d      	mov	r5, r1
 80044dc:	f7fc faca 	bl	8000a74 <__aeabi_d2iz>
 80044e0:	f7fb ffc4 	bl	800046c <__aeabi_i2d>
 80044e4:	4602      	mov	r2, r0
 80044e6:	460b      	mov	r3, r1
 80044e8:	4620      	mov	r0, r4
 80044ea:	4629      	mov	r1, r5
 80044ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80044f0:	f7fb fe6e 	bl	80001d0 <__aeabi_dsub>
 80044f4:	4b21      	ldr	r3, [pc, #132]	; (800457c <__ieee754_rem_pio2+0x404>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	f7fc f822 	bl	8000540 <__aeabi_dmul>
 80044fc:	460d      	mov	r5, r1
 80044fe:	4604      	mov	r4, r0
 8004500:	f7fc fab8 	bl	8000a74 <__aeabi_d2iz>
 8004504:	f7fb ffb2 	bl	800046c <__aeabi_i2d>
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	4620      	mov	r0, r4
 800450e:	4629      	mov	r1, r5
 8004510:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004514:	f7fb fe5c 	bl	80001d0 <__aeabi_dsub>
 8004518:	4b18      	ldr	r3, [pc, #96]	; (800457c <__ieee754_rem_pio2+0x404>)
 800451a:	2200      	movs	r2, #0
 800451c:	f7fc f810 	bl	8000540 <__aeabi_dmul>
 8004520:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004524:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8004528:	2703      	movs	r7, #3
 800452a:	2400      	movs	r4, #0
 800452c:	2500      	movs	r5, #0
 800452e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8004532:	4622      	mov	r2, r4
 8004534:	462b      	mov	r3, r5
 8004536:	46b9      	mov	r9, r7
 8004538:	3f01      	subs	r7, #1
 800453a:	f7fc fa69 	bl	8000a10 <__aeabi_dcmpeq>
 800453e:	2800      	cmp	r0, #0
 8004540:	d1f5      	bne.n	800452e <__ieee754_rem_pio2+0x3b6>
 8004542:	4b0f      	ldr	r3, [pc, #60]	; (8004580 <__ieee754_rem_pio2+0x408>)
 8004544:	9301      	str	r3, [sp, #4]
 8004546:	2302      	movs	r3, #2
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	4632      	mov	r2, r6
 800454c:	464b      	mov	r3, r9
 800454e:	4651      	mov	r1, sl
 8004550:	a804      	add	r0, sp, #16
 8004552:	f000 f851 	bl	80045f8 <__kernel_rem_pio2>
 8004556:	9b02      	ldr	r3, [sp, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	4683      	mov	fp, r0
 800455c:	f6bf ae4c 	bge.w	80041f8 <__ieee754_rem_pio2+0x80>
 8004560:	e9da 2100 	ldrd	r2, r1, [sl]
 8004564:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004568:	e9ca 2300 	strd	r2, r3, [sl]
 800456c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8004570:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004574:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8004578:	e73f      	b.n	80043fa <__ieee754_rem_pio2+0x282>
 800457a:	bf00      	nop
 800457c:	41700000 	.word	0x41700000
 8004580:	08004fa0 	.word	0x08004fa0

08004584 <fabs>:
 8004584:	ec51 0b10 	vmov	r0, r1, d0
 8004588:	ee10 2a10 	vmov	r2, s0
 800458c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004590:	ec43 2b10 	vmov	d0, r2, r3
 8004594:	4770      	bx	lr

08004596 <with_errno>:
 8004596:	b570      	push	{r4, r5, r6, lr}
 8004598:	4604      	mov	r4, r0
 800459a:	460d      	mov	r5, r1
 800459c:	4616      	mov	r6, r2
 800459e:	f7ff fa09 	bl	80039b4 <__errno>
 80045a2:	4629      	mov	r1, r5
 80045a4:	6006      	str	r6, [r0, #0]
 80045a6:	4620      	mov	r0, r4
 80045a8:	bd70      	pop	{r4, r5, r6, pc}

080045aa <xflow>:
 80045aa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045ac:	4614      	mov	r4, r2
 80045ae:	461d      	mov	r5, r3
 80045b0:	b108      	cbz	r0, 80045b6 <xflow+0xc>
 80045b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80045b6:	e9cd 2300 	strd	r2, r3, [sp]
 80045ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80045be:	4620      	mov	r0, r4
 80045c0:	4629      	mov	r1, r5
 80045c2:	f7fb ffbd 	bl	8000540 <__aeabi_dmul>
 80045c6:	2222      	movs	r2, #34	; 0x22
 80045c8:	b003      	add	sp, #12
 80045ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045ce:	f7ff bfe2 	b.w	8004596 <with_errno>

080045d2 <__math_uflow>:
 80045d2:	b508      	push	{r3, lr}
 80045d4:	2200      	movs	r2, #0
 80045d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80045da:	f7ff ffe6 	bl	80045aa <xflow>
 80045de:	ec41 0b10 	vmov	d0, r0, r1
 80045e2:	bd08      	pop	{r3, pc}

080045e4 <__math_oflow>:
 80045e4:	b508      	push	{r3, lr}
 80045e6:	2200      	movs	r2, #0
 80045e8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80045ec:	f7ff ffdd 	bl	80045aa <xflow>
 80045f0:	ec41 0b10 	vmov	d0, r0, r1
 80045f4:	bd08      	pop	{r3, pc}
	...

080045f8 <__kernel_rem_pio2>:
 80045f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045fc:	ed2d 8b02 	vpush	{d8}
 8004600:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004604:	f112 0f14 	cmn.w	r2, #20
 8004608:	9306      	str	r3, [sp, #24]
 800460a:	9104      	str	r1, [sp, #16]
 800460c:	4bc2      	ldr	r3, [pc, #776]	; (8004918 <__kernel_rem_pio2+0x320>)
 800460e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8004610:	9009      	str	r0, [sp, #36]	; 0x24
 8004612:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	9b06      	ldr	r3, [sp, #24]
 800461a:	f103 33ff 	add.w	r3, r3, #4294967295
 800461e:	bfa8      	it	ge
 8004620:	1ed4      	subge	r4, r2, #3
 8004622:	9305      	str	r3, [sp, #20]
 8004624:	bfb2      	itee	lt
 8004626:	2400      	movlt	r4, #0
 8004628:	2318      	movge	r3, #24
 800462a:	fb94 f4f3 	sdivge	r4, r4, r3
 800462e:	f06f 0317 	mvn.w	r3, #23
 8004632:	fb04 3303 	mla	r3, r4, r3, r3
 8004636:	eb03 0a02 	add.w	sl, r3, r2
 800463a:	9b00      	ldr	r3, [sp, #0]
 800463c:	9a05      	ldr	r2, [sp, #20]
 800463e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8004908 <__kernel_rem_pio2+0x310>
 8004642:	eb03 0802 	add.w	r8, r3, r2
 8004646:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004648:	1aa7      	subs	r7, r4, r2
 800464a:	ae20      	add	r6, sp, #128	; 0x80
 800464c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004650:	2500      	movs	r5, #0
 8004652:	4545      	cmp	r5, r8
 8004654:	dd13      	ble.n	800467e <__kernel_rem_pio2+0x86>
 8004656:	9b06      	ldr	r3, [sp, #24]
 8004658:	aa20      	add	r2, sp, #128	; 0x80
 800465a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800465e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8004662:	f04f 0800 	mov.w	r8, #0
 8004666:	9b00      	ldr	r3, [sp, #0]
 8004668:	4598      	cmp	r8, r3
 800466a:	dc31      	bgt.n	80046d0 <__kernel_rem_pio2+0xd8>
 800466c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8004908 <__kernel_rem_pio2+0x310>
 8004670:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004674:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004678:	462f      	mov	r7, r5
 800467a:	2600      	movs	r6, #0
 800467c:	e01b      	b.n	80046b6 <__kernel_rem_pio2+0xbe>
 800467e:	42ef      	cmn	r7, r5
 8004680:	d407      	bmi.n	8004692 <__kernel_rem_pio2+0x9a>
 8004682:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004686:	f7fb fef1 	bl	800046c <__aeabi_i2d>
 800468a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800468e:	3501      	adds	r5, #1
 8004690:	e7df      	b.n	8004652 <__kernel_rem_pio2+0x5a>
 8004692:	ec51 0b18 	vmov	r0, r1, d8
 8004696:	e7f8      	b.n	800468a <__kernel_rem_pio2+0x92>
 8004698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800469c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80046a0:	f7fb ff4e 	bl	8000540 <__aeabi_dmul>
 80046a4:	4602      	mov	r2, r0
 80046a6:	460b      	mov	r3, r1
 80046a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046ac:	f7fb fd92 	bl	80001d4 <__adddf3>
 80046b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046b4:	3601      	adds	r6, #1
 80046b6:	9b05      	ldr	r3, [sp, #20]
 80046b8:	429e      	cmp	r6, r3
 80046ba:	f1a7 0708 	sub.w	r7, r7, #8
 80046be:	ddeb      	ble.n	8004698 <__kernel_rem_pio2+0xa0>
 80046c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80046c4:	f108 0801 	add.w	r8, r8, #1
 80046c8:	ecab 7b02 	vstmia	fp!, {d7}
 80046cc:	3508      	adds	r5, #8
 80046ce:	e7ca      	b.n	8004666 <__kernel_rem_pio2+0x6e>
 80046d0:	9b00      	ldr	r3, [sp, #0]
 80046d2:	aa0c      	add	r2, sp, #48	; 0x30
 80046d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80046d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80046da:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80046dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80046e0:	9c00      	ldr	r4, [sp, #0]
 80046e2:	930a      	str	r3, [sp, #40]	; 0x28
 80046e4:	00e3      	lsls	r3, r4, #3
 80046e6:	9308      	str	r3, [sp, #32]
 80046e8:	ab98      	add	r3, sp, #608	; 0x260
 80046ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80046ee:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80046f2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80046f6:	ab70      	add	r3, sp, #448	; 0x1c0
 80046f8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80046fc:	46c3      	mov	fp, r8
 80046fe:	46a1      	mov	r9, r4
 8004700:	f1b9 0f00 	cmp.w	r9, #0
 8004704:	f1a5 0508 	sub.w	r5, r5, #8
 8004708:	dc77      	bgt.n	80047fa <__kernel_rem_pio2+0x202>
 800470a:	ec47 6b10 	vmov	d0, r6, r7
 800470e:	4650      	mov	r0, sl
 8004710:	f000 fac2 	bl	8004c98 <scalbn>
 8004714:	ec57 6b10 	vmov	r6, r7, d0
 8004718:	2200      	movs	r2, #0
 800471a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800471e:	ee10 0a10 	vmov	r0, s0
 8004722:	4639      	mov	r1, r7
 8004724:	f7fb ff0c 	bl	8000540 <__aeabi_dmul>
 8004728:	ec41 0b10 	vmov	d0, r0, r1
 800472c:	f000 fb34 	bl	8004d98 <floor>
 8004730:	4b7a      	ldr	r3, [pc, #488]	; (800491c <__kernel_rem_pio2+0x324>)
 8004732:	ec51 0b10 	vmov	r0, r1, d0
 8004736:	2200      	movs	r2, #0
 8004738:	f7fb ff02 	bl	8000540 <__aeabi_dmul>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4630      	mov	r0, r6
 8004742:	4639      	mov	r1, r7
 8004744:	f7fb fd44 	bl	80001d0 <__aeabi_dsub>
 8004748:	460f      	mov	r7, r1
 800474a:	4606      	mov	r6, r0
 800474c:	f7fc f992 	bl	8000a74 <__aeabi_d2iz>
 8004750:	9002      	str	r0, [sp, #8]
 8004752:	f7fb fe8b 	bl	800046c <__aeabi_i2d>
 8004756:	4602      	mov	r2, r0
 8004758:	460b      	mov	r3, r1
 800475a:	4630      	mov	r0, r6
 800475c:	4639      	mov	r1, r7
 800475e:	f7fb fd37 	bl	80001d0 <__aeabi_dsub>
 8004762:	f1ba 0f00 	cmp.w	sl, #0
 8004766:	4606      	mov	r6, r0
 8004768:	460f      	mov	r7, r1
 800476a:	dd6d      	ble.n	8004848 <__kernel_rem_pio2+0x250>
 800476c:	1e61      	subs	r1, r4, #1
 800476e:	ab0c      	add	r3, sp, #48	; 0x30
 8004770:	9d02      	ldr	r5, [sp, #8]
 8004772:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004776:	f1ca 0018 	rsb	r0, sl, #24
 800477a:	fa43 f200 	asr.w	r2, r3, r0
 800477e:	4415      	add	r5, r2
 8004780:	4082      	lsls	r2, r0
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	aa0c      	add	r2, sp, #48	; 0x30
 8004786:	9502      	str	r5, [sp, #8]
 8004788:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800478c:	f1ca 0217 	rsb	r2, sl, #23
 8004790:	fa43 fb02 	asr.w	fp, r3, r2
 8004794:	f1bb 0f00 	cmp.w	fp, #0
 8004798:	dd65      	ble.n	8004866 <__kernel_rem_pio2+0x26e>
 800479a:	9b02      	ldr	r3, [sp, #8]
 800479c:	2200      	movs	r2, #0
 800479e:	3301      	adds	r3, #1
 80047a0:	9302      	str	r3, [sp, #8]
 80047a2:	4615      	mov	r5, r2
 80047a4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80047a8:	4294      	cmp	r4, r2
 80047aa:	f300 809f 	bgt.w	80048ec <__kernel_rem_pio2+0x2f4>
 80047ae:	f1ba 0f00 	cmp.w	sl, #0
 80047b2:	dd07      	ble.n	80047c4 <__kernel_rem_pio2+0x1cc>
 80047b4:	f1ba 0f01 	cmp.w	sl, #1
 80047b8:	f000 80c1 	beq.w	800493e <__kernel_rem_pio2+0x346>
 80047bc:	f1ba 0f02 	cmp.w	sl, #2
 80047c0:	f000 80c7 	beq.w	8004952 <__kernel_rem_pio2+0x35a>
 80047c4:	f1bb 0f02 	cmp.w	fp, #2
 80047c8:	d14d      	bne.n	8004866 <__kernel_rem_pio2+0x26e>
 80047ca:	4632      	mov	r2, r6
 80047cc:	463b      	mov	r3, r7
 80047ce:	4954      	ldr	r1, [pc, #336]	; (8004920 <__kernel_rem_pio2+0x328>)
 80047d0:	2000      	movs	r0, #0
 80047d2:	f7fb fcfd 	bl	80001d0 <__aeabi_dsub>
 80047d6:	4606      	mov	r6, r0
 80047d8:	460f      	mov	r7, r1
 80047da:	2d00      	cmp	r5, #0
 80047dc:	d043      	beq.n	8004866 <__kernel_rem_pio2+0x26e>
 80047de:	4650      	mov	r0, sl
 80047e0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8004910 <__kernel_rem_pio2+0x318>
 80047e4:	f000 fa58 	bl	8004c98 <scalbn>
 80047e8:	4630      	mov	r0, r6
 80047ea:	4639      	mov	r1, r7
 80047ec:	ec53 2b10 	vmov	r2, r3, d0
 80047f0:	f7fb fcee 	bl	80001d0 <__aeabi_dsub>
 80047f4:	4606      	mov	r6, r0
 80047f6:	460f      	mov	r7, r1
 80047f8:	e035      	b.n	8004866 <__kernel_rem_pio2+0x26e>
 80047fa:	4b4a      	ldr	r3, [pc, #296]	; (8004924 <__kernel_rem_pio2+0x32c>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	4630      	mov	r0, r6
 8004800:	4639      	mov	r1, r7
 8004802:	f7fb fe9d 	bl	8000540 <__aeabi_dmul>
 8004806:	f7fc f935 	bl	8000a74 <__aeabi_d2iz>
 800480a:	f7fb fe2f 	bl	800046c <__aeabi_i2d>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	ec43 2b18 	vmov	d8, r2, r3
 8004816:	4b44      	ldr	r3, [pc, #272]	; (8004928 <__kernel_rem_pio2+0x330>)
 8004818:	2200      	movs	r2, #0
 800481a:	f7fb fe91 	bl	8000540 <__aeabi_dmul>
 800481e:	4602      	mov	r2, r0
 8004820:	460b      	mov	r3, r1
 8004822:	4630      	mov	r0, r6
 8004824:	4639      	mov	r1, r7
 8004826:	f7fb fcd3 	bl	80001d0 <__aeabi_dsub>
 800482a:	f7fc f923 	bl	8000a74 <__aeabi_d2iz>
 800482e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004832:	f84b 0b04 	str.w	r0, [fp], #4
 8004836:	ec51 0b18 	vmov	r0, r1, d8
 800483a:	f7fb fccb 	bl	80001d4 <__adddf3>
 800483e:	f109 39ff 	add.w	r9, r9, #4294967295
 8004842:	4606      	mov	r6, r0
 8004844:	460f      	mov	r7, r1
 8004846:	e75b      	b.n	8004700 <__kernel_rem_pio2+0x108>
 8004848:	d106      	bne.n	8004858 <__kernel_rem_pio2+0x260>
 800484a:	1e63      	subs	r3, r4, #1
 800484c:	aa0c      	add	r2, sp, #48	; 0x30
 800484e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004852:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8004856:	e79d      	b.n	8004794 <__kernel_rem_pio2+0x19c>
 8004858:	4b34      	ldr	r3, [pc, #208]	; (800492c <__kernel_rem_pio2+0x334>)
 800485a:	2200      	movs	r2, #0
 800485c:	f7fc f8f6 	bl	8000a4c <__aeabi_dcmpge>
 8004860:	2800      	cmp	r0, #0
 8004862:	d140      	bne.n	80048e6 <__kernel_rem_pio2+0x2ee>
 8004864:	4683      	mov	fp, r0
 8004866:	2200      	movs	r2, #0
 8004868:	2300      	movs	r3, #0
 800486a:	4630      	mov	r0, r6
 800486c:	4639      	mov	r1, r7
 800486e:	f7fc f8cf 	bl	8000a10 <__aeabi_dcmpeq>
 8004872:	2800      	cmp	r0, #0
 8004874:	f000 80c1 	beq.w	80049fa <__kernel_rem_pio2+0x402>
 8004878:	1e65      	subs	r5, r4, #1
 800487a:	462b      	mov	r3, r5
 800487c:	2200      	movs	r2, #0
 800487e:	9900      	ldr	r1, [sp, #0]
 8004880:	428b      	cmp	r3, r1
 8004882:	da6d      	bge.n	8004960 <__kernel_rem_pio2+0x368>
 8004884:	2a00      	cmp	r2, #0
 8004886:	f000 808a 	beq.w	800499e <__kernel_rem_pio2+0x3a6>
 800488a:	ab0c      	add	r3, sp, #48	; 0x30
 800488c:	f1aa 0a18 	sub.w	sl, sl, #24
 8004890:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 80ae 	beq.w	80049f6 <__kernel_rem_pio2+0x3fe>
 800489a:	4650      	mov	r0, sl
 800489c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004910 <__kernel_rem_pio2+0x318>
 80048a0:	f000 f9fa 	bl	8004c98 <scalbn>
 80048a4:	1c6b      	adds	r3, r5, #1
 80048a6:	00da      	lsls	r2, r3, #3
 80048a8:	9205      	str	r2, [sp, #20]
 80048aa:	ec57 6b10 	vmov	r6, r7, d0
 80048ae:	aa70      	add	r2, sp, #448	; 0x1c0
 80048b0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8004924 <__kernel_rem_pio2+0x32c>
 80048b4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 80048b8:	462c      	mov	r4, r5
 80048ba:	f04f 0800 	mov.w	r8, #0
 80048be:	2c00      	cmp	r4, #0
 80048c0:	f280 80d4 	bge.w	8004a6c <__kernel_rem_pio2+0x474>
 80048c4:	462c      	mov	r4, r5
 80048c6:	2c00      	cmp	r4, #0
 80048c8:	f2c0 8102 	blt.w	8004ad0 <__kernel_rem_pio2+0x4d8>
 80048cc:	4b18      	ldr	r3, [pc, #96]	; (8004930 <__kernel_rem_pio2+0x338>)
 80048ce:	461e      	mov	r6, r3
 80048d0:	ab70      	add	r3, sp, #448	; 0x1c0
 80048d2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80048d6:	1b2b      	subs	r3, r5, r4
 80048d8:	f04f 0900 	mov.w	r9, #0
 80048dc:	f04f 0a00 	mov.w	sl, #0
 80048e0:	2700      	movs	r7, #0
 80048e2:	9306      	str	r3, [sp, #24]
 80048e4:	e0e6      	b.n	8004ab4 <__kernel_rem_pio2+0x4bc>
 80048e6:	f04f 0b02 	mov.w	fp, #2
 80048ea:	e756      	b.n	800479a <__kernel_rem_pio2+0x1a2>
 80048ec:	f8d8 3000 	ldr.w	r3, [r8]
 80048f0:	bb05      	cbnz	r5, 8004934 <__kernel_rem_pio2+0x33c>
 80048f2:	b123      	cbz	r3, 80048fe <__kernel_rem_pio2+0x306>
 80048f4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80048f8:	f8c8 3000 	str.w	r3, [r8]
 80048fc:	2301      	movs	r3, #1
 80048fe:	3201      	adds	r2, #1
 8004900:	f108 0804 	add.w	r8, r8, #4
 8004904:	461d      	mov	r5, r3
 8004906:	e74f      	b.n	80047a8 <__kernel_rem_pio2+0x1b0>
	...
 8004914:	3ff00000 	.word	0x3ff00000
 8004918:	080050e8 	.word	0x080050e8
 800491c:	40200000 	.word	0x40200000
 8004920:	3ff00000 	.word	0x3ff00000
 8004924:	3e700000 	.word	0x3e700000
 8004928:	41700000 	.word	0x41700000
 800492c:	3fe00000 	.word	0x3fe00000
 8004930:	080050a8 	.word	0x080050a8
 8004934:	1acb      	subs	r3, r1, r3
 8004936:	f8c8 3000 	str.w	r3, [r8]
 800493a:	462b      	mov	r3, r5
 800493c:	e7df      	b.n	80048fe <__kernel_rem_pio2+0x306>
 800493e:	1e62      	subs	r2, r4, #1
 8004940:	ab0c      	add	r3, sp, #48	; 0x30
 8004942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004946:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800494a:	a90c      	add	r1, sp, #48	; 0x30
 800494c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004950:	e738      	b.n	80047c4 <__kernel_rem_pio2+0x1cc>
 8004952:	1e62      	subs	r2, r4, #1
 8004954:	ab0c      	add	r3, sp, #48	; 0x30
 8004956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800495a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800495e:	e7f4      	b.n	800494a <__kernel_rem_pio2+0x352>
 8004960:	a90c      	add	r1, sp, #48	; 0x30
 8004962:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004966:	3b01      	subs	r3, #1
 8004968:	430a      	orrs	r2, r1
 800496a:	e788      	b.n	800487e <__kernel_rem_pio2+0x286>
 800496c:	3301      	adds	r3, #1
 800496e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004972:	2900      	cmp	r1, #0
 8004974:	d0fa      	beq.n	800496c <__kernel_rem_pio2+0x374>
 8004976:	9a08      	ldr	r2, [sp, #32]
 8004978:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800497c:	446a      	add	r2, sp
 800497e:	3a98      	subs	r2, #152	; 0x98
 8004980:	9208      	str	r2, [sp, #32]
 8004982:	9a06      	ldr	r2, [sp, #24]
 8004984:	a920      	add	r1, sp, #128	; 0x80
 8004986:	18a2      	adds	r2, r4, r2
 8004988:	18e3      	adds	r3, r4, r3
 800498a:	f104 0801 	add.w	r8, r4, #1
 800498e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8004992:	9302      	str	r3, [sp, #8]
 8004994:	9b02      	ldr	r3, [sp, #8]
 8004996:	4543      	cmp	r3, r8
 8004998:	da04      	bge.n	80049a4 <__kernel_rem_pio2+0x3ac>
 800499a:	461c      	mov	r4, r3
 800499c:	e6a2      	b.n	80046e4 <__kernel_rem_pio2+0xec>
 800499e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80049a0:	2301      	movs	r3, #1
 80049a2:	e7e4      	b.n	800496e <__kernel_rem_pio2+0x376>
 80049a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80049aa:	f7fb fd5f 	bl	800046c <__aeabi_i2d>
 80049ae:	e8e5 0102 	strd	r0, r1, [r5], #8
 80049b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049b4:	46ab      	mov	fp, r5
 80049b6:	461c      	mov	r4, r3
 80049b8:	f04f 0900 	mov.w	r9, #0
 80049bc:	2600      	movs	r6, #0
 80049be:	2700      	movs	r7, #0
 80049c0:	9b05      	ldr	r3, [sp, #20]
 80049c2:	4599      	cmp	r9, r3
 80049c4:	dd06      	ble.n	80049d4 <__kernel_rem_pio2+0x3dc>
 80049c6:	9b08      	ldr	r3, [sp, #32]
 80049c8:	e8e3 6702 	strd	r6, r7, [r3], #8
 80049cc:	f108 0801 	add.w	r8, r8, #1
 80049d0:	9308      	str	r3, [sp, #32]
 80049d2:	e7df      	b.n	8004994 <__kernel_rem_pio2+0x39c>
 80049d4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80049d8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80049dc:	f7fb fdb0 	bl	8000540 <__aeabi_dmul>
 80049e0:	4602      	mov	r2, r0
 80049e2:	460b      	mov	r3, r1
 80049e4:	4630      	mov	r0, r6
 80049e6:	4639      	mov	r1, r7
 80049e8:	f7fb fbf4 	bl	80001d4 <__adddf3>
 80049ec:	f109 0901 	add.w	r9, r9, #1
 80049f0:	4606      	mov	r6, r0
 80049f2:	460f      	mov	r7, r1
 80049f4:	e7e4      	b.n	80049c0 <__kernel_rem_pio2+0x3c8>
 80049f6:	3d01      	subs	r5, #1
 80049f8:	e747      	b.n	800488a <__kernel_rem_pio2+0x292>
 80049fa:	ec47 6b10 	vmov	d0, r6, r7
 80049fe:	f1ca 0000 	rsb	r0, sl, #0
 8004a02:	f000 f949 	bl	8004c98 <scalbn>
 8004a06:	ec57 6b10 	vmov	r6, r7, d0
 8004a0a:	4ba0      	ldr	r3, [pc, #640]	; (8004c8c <__kernel_rem_pio2+0x694>)
 8004a0c:	ee10 0a10 	vmov	r0, s0
 8004a10:	2200      	movs	r2, #0
 8004a12:	4639      	mov	r1, r7
 8004a14:	f7fc f81a 	bl	8000a4c <__aeabi_dcmpge>
 8004a18:	b1f8      	cbz	r0, 8004a5a <__kernel_rem_pio2+0x462>
 8004a1a:	4b9d      	ldr	r3, [pc, #628]	; (8004c90 <__kernel_rem_pio2+0x698>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	4630      	mov	r0, r6
 8004a20:	4639      	mov	r1, r7
 8004a22:	f7fb fd8d 	bl	8000540 <__aeabi_dmul>
 8004a26:	f7fc f825 	bl	8000a74 <__aeabi_d2iz>
 8004a2a:	4680      	mov	r8, r0
 8004a2c:	f7fb fd1e 	bl	800046c <__aeabi_i2d>
 8004a30:	4b96      	ldr	r3, [pc, #600]	; (8004c8c <__kernel_rem_pio2+0x694>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	f7fb fd84 	bl	8000540 <__aeabi_dmul>
 8004a38:	460b      	mov	r3, r1
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	4639      	mov	r1, r7
 8004a3e:	4630      	mov	r0, r6
 8004a40:	f7fb fbc6 	bl	80001d0 <__aeabi_dsub>
 8004a44:	f7fc f816 	bl	8000a74 <__aeabi_d2iz>
 8004a48:	1c65      	adds	r5, r4, #1
 8004a4a:	ab0c      	add	r3, sp, #48	; 0x30
 8004a4c:	f10a 0a18 	add.w	sl, sl, #24
 8004a50:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004a54:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8004a58:	e71f      	b.n	800489a <__kernel_rem_pio2+0x2a2>
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	4639      	mov	r1, r7
 8004a5e:	f7fc f809 	bl	8000a74 <__aeabi_d2iz>
 8004a62:	ab0c      	add	r3, sp, #48	; 0x30
 8004a64:	4625      	mov	r5, r4
 8004a66:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004a6a:	e716      	b.n	800489a <__kernel_rem_pio2+0x2a2>
 8004a6c:	ab0c      	add	r3, sp, #48	; 0x30
 8004a6e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004a72:	f7fb fcfb 	bl	800046c <__aeabi_i2d>
 8004a76:	4632      	mov	r2, r6
 8004a78:	463b      	mov	r3, r7
 8004a7a:	f7fb fd61 	bl	8000540 <__aeabi_dmul>
 8004a7e:	4642      	mov	r2, r8
 8004a80:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8004a84:	464b      	mov	r3, r9
 8004a86:	4630      	mov	r0, r6
 8004a88:	4639      	mov	r1, r7
 8004a8a:	f7fb fd59 	bl	8000540 <__aeabi_dmul>
 8004a8e:	3c01      	subs	r4, #1
 8004a90:	4606      	mov	r6, r0
 8004a92:	460f      	mov	r7, r1
 8004a94:	e713      	b.n	80048be <__kernel_rem_pio2+0x2c6>
 8004a96:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8004a9a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8004a9e:	f7fb fd4f 	bl	8000540 <__aeabi_dmul>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4648      	mov	r0, r9
 8004aa8:	4651      	mov	r1, sl
 8004aaa:	f7fb fb93 	bl	80001d4 <__adddf3>
 8004aae:	3701      	adds	r7, #1
 8004ab0:	4681      	mov	r9, r0
 8004ab2:	468a      	mov	sl, r1
 8004ab4:	9b00      	ldr	r3, [sp, #0]
 8004ab6:	429f      	cmp	r7, r3
 8004ab8:	dc02      	bgt.n	8004ac0 <__kernel_rem_pio2+0x4c8>
 8004aba:	9b06      	ldr	r3, [sp, #24]
 8004abc:	429f      	cmp	r7, r3
 8004abe:	ddea      	ble.n	8004a96 <__kernel_rem_pio2+0x49e>
 8004ac0:	9a06      	ldr	r2, [sp, #24]
 8004ac2:	ab48      	add	r3, sp, #288	; 0x120
 8004ac4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8004ac8:	e9c6 9a00 	strd	r9, sl, [r6]
 8004acc:	3c01      	subs	r4, #1
 8004ace:	e6fa      	b.n	80048c6 <__kernel_rem_pio2+0x2ce>
 8004ad0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	dc0b      	bgt.n	8004aee <__kernel_rem_pio2+0x4f6>
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	dc39      	bgt.n	8004b4e <__kernel_rem_pio2+0x556>
 8004ada:	d05d      	beq.n	8004b98 <__kernel_rem_pio2+0x5a0>
 8004adc:	9b02      	ldr	r3, [sp, #8]
 8004ade:	f003 0007 	and.w	r0, r3, #7
 8004ae2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8004ae6:	ecbd 8b02 	vpop	{d8}
 8004aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aee:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d1f3      	bne.n	8004adc <__kernel_rem_pio2+0x4e4>
 8004af4:	9b05      	ldr	r3, [sp, #20]
 8004af6:	9500      	str	r5, [sp, #0]
 8004af8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8004afc:	eb0d 0403 	add.w	r4, sp, r3
 8004b00:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8004b04:	46a2      	mov	sl, r4
 8004b06:	9b00      	ldr	r3, [sp, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f1aa 0a08 	sub.w	sl, sl, #8
 8004b0e:	dc69      	bgt.n	8004be4 <__kernel_rem_pio2+0x5ec>
 8004b10:	46aa      	mov	sl, r5
 8004b12:	f1ba 0f01 	cmp.w	sl, #1
 8004b16:	f1a4 0408 	sub.w	r4, r4, #8
 8004b1a:	f300 8083 	bgt.w	8004c24 <__kernel_rem_pio2+0x62c>
 8004b1e:	9c05      	ldr	r4, [sp, #20]
 8004b20:	ab48      	add	r3, sp, #288	; 0x120
 8004b22:	441c      	add	r4, r3
 8004b24:	2000      	movs	r0, #0
 8004b26:	2100      	movs	r1, #0
 8004b28:	2d01      	cmp	r5, #1
 8004b2a:	f300 809a 	bgt.w	8004c62 <__kernel_rem_pio2+0x66a>
 8004b2e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8004b32:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8004b36:	f1bb 0f00 	cmp.w	fp, #0
 8004b3a:	f040 8098 	bne.w	8004c6e <__kernel_rem_pio2+0x676>
 8004b3e:	9b04      	ldr	r3, [sp, #16]
 8004b40:	e9c3 7800 	strd	r7, r8, [r3]
 8004b44:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004b48:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004b4c:	e7c6      	b.n	8004adc <__kernel_rem_pio2+0x4e4>
 8004b4e:	9e05      	ldr	r6, [sp, #20]
 8004b50:	ab48      	add	r3, sp, #288	; 0x120
 8004b52:	441e      	add	r6, r3
 8004b54:	462c      	mov	r4, r5
 8004b56:	2000      	movs	r0, #0
 8004b58:	2100      	movs	r1, #0
 8004b5a:	2c00      	cmp	r4, #0
 8004b5c:	da33      	bge.n	8004bc6 <__kernel_rem_pio2+0x5ce>
 8004b5e:	f1bb 0f00 	cmp.w	fp, #0
 8004b62:	d036      	beq.n	8004bd2 <__kernel_rem_pio2+0x5da>
 8004b64:	4602      	mov	r2, r0
 8004b66:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004b6a:	9c04      	ldr	r4, [sp, #16]
 8004b6c:	e9c4 2300 	strd	r2, r3, [r4]
 8004b70:	4602      	mov	r2, r0
 8004b72:	460b      	mov	r3, r1
 8004b74:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004b78:	f7fb fb2a 	bl	80001d0 <__aeabi_dsub>
 8004b7c:	ae4a      	add	r6, sp, #296	; 0x128
 8004b7e:	2401      	movs	r4, #1
 8004b80:	42a5      	cmp	r5, r4
 8004b82:	da29      	bge.n	8004bd8 <__kernel_rem_pio2+0x5e0>
 8004b84:	f1bb 0f00 	cmp.w	fp, #0
 8004b88:	d002      	beq.n	8004b90 <__kernel_rem_pio2+0x598>
 8004b8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004b8e:	4619      	mov	r1, r3
 8004b90:	9b04      	ldr	r3, [sp, #16]
 8004b92:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004b96:	e7a1      	b.n	8004adc <__kernel_rem_pio2+0x4e4>
 8004b98:	9c05      	ldr	r4, [sp, #20]
 8004b9a:	ab48      	add	r3, sp, #288	; 0x120
 8004b9c:	441c      	add	r4, r3
 8004b9e:	2000      	movs	r0, #0
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	2d00      	cmp	r5, #0
 8004ba4:	da09      	bge.n	8004bba <__kernel_rem_pio2+0x5c2>
 8004ba6:	f1bb 0f00 	cmp.w	fp, #0
 8004baa:	d002      	beq.n	8004bb2 <__kernel_rem_pio2+0x5ba>
 8004bac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	9b04      	ldr	r3, [sp, #16]
 8004bb4:	e9c3 0100 	strd	r0, r1, [r3]
 8004bb8:	e790      	b.n	8004adc <__kernel_rem_pio2+0x4e4>
 8004bba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004bbe:	f7fb fb09 	bl	80001d4 <__adddf3>
 8004bc2:	3d01      	subs	r5, #1
 8004bc4:	e7ed      	b.n	8004ba2 <__kernel_rem_pio2+0x5aa>
 8004bc6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8004bca:	f7fb fb03 	bl	80001d4 <__adddf3>
 8004bce:	3c01      	subs	r4, #1
 8004bd0:	e7c3      	b.n	8004b5a <__kernel_rem_pio2+0x562>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	e7c8      	b.n	8004b6a <__kernel_rem_pio2+0x572>
 8004bd8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8004bdc:	f7fb fafa 	bl	80001d4 <__adddf3>
 8004be0:	3401      	adds	r4, #1
 8004be2:	e7cd      	b.n	8004b80 <__kernel_rem_pio2+0x588>
 8004be4:	e9da 8900 	ldrd	r8, r9, [sl]
 8004be8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8004bec:	9b00      	ldr	r3, [sp, #0]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	4632      	mov	r2, r6
 8004bf4:	463b      	mov	r3, r7
 8004bf6:	4640      	mov	r0, r8
 8004bf8:	4649      	mov	r1, r9
 8004bfa:	f7fb faeb 	bl	80001d4 <__adddf3>
 8004bfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	4640      	mov	r0, r8
 8004c08:	4649      	mov	r1, r9
 8004c0a:	f7fb fae1 	bl	80001d0 <__aeabi_dsub>
 8004c0e:	4632      	mov	r2, r6
 8004c10:	463b      	mov	r3, r7
 8004c12:	f7fb fadf 	bl	80001d4 <__adddf3>
 8004c16:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004c1a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004c1e:	ed8a 7b00 	vstr	d7, [sl]
 8004c22:	e770      	b.n	8004b06 <__kernel_rem_pio2+0x50e>
 8004c24:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004c28:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	4632      	mov	r2, r6
 8004c30:	463b      	mov	r3, r7
 8004c32:	4649      	mov	r1, r9
 8004c34:	f7fb face 	bl	80001d4 <__adddf3>
 8004c38:	e9cd 0100 	strd	r0, r1, [sp]
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4640      	mov	r0, r8
 8004c42:	4649      	mov	r1, r9
 8004c44:	f7fb fac4 	bl	80001d0 <__aeabi_dsub>
 8004c48:	4632      	mov	r2, r6
 8004c4a:	463b      	mov	r3, r7
 8004c4c:	f7fb fac2 	bl	80001d4 <__adddf3>
 8004c50:	ed9d 7b00 	vldr	d7, [sp]
 8004c54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004c58:	ed84 7b00 	vstr	d7, [r4]
 8004c5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c60:	e757      	b.n	8004b12 <__kernel_rem_pio2+0x51a>
 8004c62:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004c66:	f7fb fab5 	bl	80001d4 <__adddf3>
 8004c6a:	3d01      	subs	r5, #1
 8004c6c:	e75c      	b.n	8004b28 <__kernel_rem_pio2+0x530>
 8004c6e:	9b04      	ldr	r3, [sp, #16]
 8004c70:	9a04      	ldr	r2, [sp, #16]
 8004c72:	601f      	str	r7, [r3, #0]
 8004c74:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8004c78:	605c      	str	r4, [r3, #4]
 8004c7a:	609d      	str	r5, [r3, #8]
 8004c7c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004c80:	60d3      	str	r3, [r2, #12]
 8004c82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004c86:	6110      	str	r0, [r2, #16]
 8004c88:	6153      	str	r3, [r2, #20]
 8004c8a:	e727      	b.n	8004adc <__kernel_rem_pio2+0x4e4>
 8004c8c:	41700000 	.word	0x41700000
 8004c90:	3e700000 	.word	0x3e700000
 8004c94:	00000000 	.word	0x00000000

08004c98 <scalbn>:
 8004c98:	b570      	push	{r4, r5, r6, lr}
 8004c9a:	ec55 4b10 	vmov	r4, r5, d0
 8004c9e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	462b      	mov	r3, r5
 8004ca6:	b999      	cbnz	r1, 8004cd0 <scalbn+0x38>
 8004ca8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004cac:	4323      	orrs	r3, r4
 8004cae:	d03f      	beq.n	8004d30 <scalbn+0x98>
 8004cb0:	4b35      	ldr	r3, [pc, #212]	; (8004d88 <scalbn+0xf0>)
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	ee10 0a10 	vmov	r0, s0
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f7fb fc41 	bl	8000540 <__aeabi_dmul>
 8004cbe:	4b33      	ldr	r3, [pc, #204]	; (8004d8c <scalbn+0xf4>)
 8004cc0:	429e      	cmp	r6, r3
 8004cc2:	4604      	mov	r4, r0
 8004cc4:	460d      	mov	r5, r1
 8004cc6:	da10      	bge.n	8004cea <scalbn+0x52>
 8004cc8:	a327      	add	r3, pc, #156	; (adr r3, 8004d68 <scalbn+0xd0>)
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	e01f      	b.n	8004d10 <scalbn+0x78>
 8004cd0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004cd4:	4291      	cmp	r1, r2
 8004cd6:	d10c      	bne.n	8004cf2 <scalbn+0x5a>
 8004cd8:	ee10 2a10 	vmov	r2, s0
 8004cdc:	4620      	mov	r0, r4
 8004cde:	4629      	mov	r1, r5
 8004ce0:	f7fb fa78 	bl	80001d4 <__adddf3>
 8004ce4:	4604      	mov	r4, r0
 8004ce6:	460d      	mov	r5, r1
 8004ce8:	e022      	b.n	8004d30 <scalbn+0x98>
 8004cea:	460b      	mov	r3, r1
 8004cec:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004cf0:	3936      	subs	r1, #54	; 0x36
 8004cf2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8004cf6:	4296      	cmp	r6, r2
 8004cf8:	dd0d      	ble.n	8004d16 <scalbn+0x7e>
 8004cfa:	2d00      	cmp	r5, #0
 8004cfc:	a11c      	add	r1, pc, #112	; (adr r1, 8004d70 <scalbn+0xd8>)
 8004cfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d02:	da02      	bge.n	8004d0a <scalbn+0x72>
 8004d04:	a11c      	add	r1, pc, #112	; (adr r1, 8004d78 <scalbn+0xe0>)
 8004d06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d0a:	a319      	add	r3, pc, #100	; (adr r3, 8004d70 <scalbn+0xd8>)
 8004d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d10:	f7fb fc16 	bl	8000540 <__aeabi_dmul>
 8004d14:	e7e6      	b.n	8004ce4 <scalbn+0x4c>
 8004d16:	1872      	adds	r2, r6, r1
 8004d18:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004d1c:	428a      	cmp	r2, r1
 8004d1e:	dcec      	bgt.n	8004cfa <scalbn+0x62>
 8004d20:	2a00      	cmp	r2, #0
 8004d22:	dd08      	ble.n	8004d36 <scalbn+0x9e>
 8004d24:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004d28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004d2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004d30:	ec45 4b10 	vmov	d0, r4, r5
 8004d34:	bd70      	pop	{r4, r5, r6, pc}
 8004d36:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004d3a:	da08      	bge.n	8004d4e <scalbn+0xb6>
 8004d3c:	2d00      	cmp	r5, #0
 8004d3e:	a10a      	add	r1, pc, #40	; (adr r1, 8004d68 <scalbn+0xd0>)
 8004d40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d44:	dac0      	bge.n	8004cc8 <scalbn+0x30>
 8004d46:	a10e      	add	r1, pc, #56	; (adr r1, 8004d80 <scalbn+0xe8>)
 8004d48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d4c:	e7bc      	b.n	8004cc8 <scalbn+0x30>
 8004d4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004d52:	3236      	adds	r2, #54	; 0x36
 8004d54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004d58:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004d5c:	4620      	mov	r0, r4
 8004d5e:	4b0c      	ldr	r3, [pc, #48]	; (8004d90 <scalbn+0xf8>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	e7d5      	b.n	8004d10 <scalbn+0x78>
 8004d64:	f3af 8000 	nop.w
 8004d68:	c2f8f359 	.word	0xc2f8f359
 8004d6c:	01a56e1f 	.word	0x01a56e1f
 8004d70:	8800759c 	.word	0x8800759c
 8004d74:	7e37e43c 	.word	0x7e37e43c
 8004d78:	8800759c 	.word	0x8800759c
 8004d7c:	fe37e43c 	.word	0xfe37e43c
 8004d80:	c2f8f359 	.word	0xc2f8f359
 8004d84:	81a56e1f 	.word	0x81a56e1f
 8004d88:	43500000 	.word	0x43500000
 8004d8c:	ffff3cb0 	.word	0xffff3cb0
 8004d90:	3c900000 	.word	0x3c900000
 8004d94:	00000000 	.word	0x00000000

08004d98 <floor>:
 8004d98:	ec51 0b10 	vmov	r0, r1, d0
 8004d9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004da4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8004da8:	2e13      	cmp	r6, #19
 8004daa:	ee10 5a10 	vmov	r5, s0
 8004dae:	ee10 8a10 	vmov	r8, s0
 8004db2:	460c      	mov	r4, r1
 8004db4:	dc31      	bgt.n	8004e1a <floor+0x82>
 8004db6:	2e00      	cmp	r6, #0
 8004db8:	da14      	bge.n	8004de4 <floor+0x4c>
 8004dba:	a333      	add	r3, pc, #204	; (adr r3, 8004e88 <floor+0xf0>)
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	f7fb fa08 	bl	80001d4 <__adddf3>
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	f7fb fe4a 	bl	8000a60 <__aeabi_dcmpgt>
 8004dcc:	b138      	cbz	r0, 8004dde <floor+0x46>
 8004dce:	2c00      	cmp	r4, #0
 8004dd0:	da53      	bge.n	8004e7a <floor+0xe2>
 8004dd2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8004dd6:	4325      	orrs	r5, r4
 8004dd8:	d052      	beq.n	8004e80 <floor+0xe8>
 8004dda:	4c2d      	ldr	r4, [pc, #180]	; (8004e90 <floor+0xf8>)
 8004ddc:	2500      	movs	r5, #0
 8004dde:	4621      	mov	r1, r4
 8004de0:	4628      	mov	r0, r5
 8004de2:	e024      	b.n	8004e2e <floor+0x96>
 8004de4:	4f2b      	ldr	r7, [pc, #172]	; (8004e94 <floor+0xfc>)
 8004de6:	4137      	asrs	r7, r6
 8004de8:	ea01 0307 	and.w	r3, r1, r7
 8004dec:	4303      	orrs	r3, r0
 8004dee:	d01e      	beq.n	8004e2e <floor+0x96>
 8004df0:	a325      	add	r3, pc, #148	; (adr r3, 8004e88 <floor+0xf0>)
 8004df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df6:	f7fb f9ed 	bl	80001d4 <__adddf3>
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f7fb fe2f 	bl	8000a60 <__aeabi_dcmpgt>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	d0eb      	beq.n	8004dde <floor+0x46>
 8004e06:	2c00      	cmp	r4, #0
 8004e08:	bfbe      	ittt	lt
 8004e0a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004e0e:	4133      	asrlt	r3, r6
 8004e10:	18e4      	addlt	r4, r4, r3
 8004e12:	ea24 0407 	bic.w	r4, r4, r7
 8004e16:	2500      	movs	r5, #0
 8004e18:	e7e1      	b.n	8004dde <floor+0x46>
 8004e1a:	2e33      	cmp	r6, #51	; 0x33
 8004e1c:	dd0b      	ble.n	8004e36 <floor+0x9e>
 8004e1e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004e22:	d104      	bne.n	8004e2e <floor+0x96>
 8004e24:	ee10 2a10 	vmov	r2, s0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	f7fb f9d3 	bl	80001d4 <__adddf3>
 8004e2e:	ec41 0b10 	vmov	d0, r0, r1
 8004e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e36:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8004e3a:	f04f 37ff 	mov.w	r7, #4294967295
 8004e3e:	40df      	lsrs	r7, r3
 8004e40:	4238      	tst	r0, r7
 8004e42:	d0f4      	beq.n	8004e2e <floor+0x96>
 8004e44:	a310      	add	r3, pc, #64	; (adr r3, 8004e88 <floor+0xf0>)
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	f7fb f9c3 	bl	80001d4 <__adddf3>
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2300      	movs	r3, #0
 8004e52:	f7fb fe05 	bl	8000a60 <__aeabi_dcmpgt>
 8004e56:	2800      	cmp	r0, #0
 8004e58:	d0c1      	beq.n	8004dde <floor+0x46>
 8004e5a:	2c00      	cmp	r4, #0
 8004e5c:	da0a      	bge.n	8004e74 <floor+0xdc>
 8004e5e:	2e14      	cmp	r6, #20
 8004e60:	d101      	bne.n	8004e66 <floor+0xce>
 8004e62:	3401      	adds	r4, #1
 8004e64:	e006      	b.n	8004e74 <floor+0xdc>
 8004e66:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	40b3      	lsls	r3, r6
 8004e6e:	441d      	add	r5, r3
 8004e70:	45a8      	cmp	r8, r5
 8004e72:	d8f6      	bhi.n	8004e62 <floor+0xca>
 8004e74:	ea25 0507 	bic.w	r5, r5, r7
 8004e78:	e7b1      	b.n	8004dde <floor+0x46>
 8004e7a:	2500      	movs	r5, #0
 8004e7c:	462c      	mov	r4, r5
 8004e7e:	e7ae      	b.n	8004dde <floor+0x46>
 8004e80:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8004e84:	e7ab      	b.n	8004dde <floor+0x46>
 8004e86:	bf00      	nop
 8004e88:	8800759c 	.word	0x8800759c
 8004e8c:	7e37e43c 	.word	0x7e37e43c
 8004e90:	bff00000 	.word	0xbff00000
 8004e94:	000fffff 	.word	0x000fffff

08004e98 <_init>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	bf00      	nop
 8004e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9e:	bc08      	pop	{r3}
 8004ea0:	469e      	mov	lr, r3
 8004ea2:	4770      	bx	lr

08004ea4 <_fini>:
 8004ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea6:	bf00      	nop
 8004ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eaa:	bc08      	pop	{r3}
 8004eac:	469e      	mov	lr, r3
 8004eae:	4770      	bx	lr
