# Issue Description
Sim Gate level with GHDL fails for generated VHDL netlist. Compilation issue in the generated netlist for assigning integer value to std_logic_vector.
Still Package file needed in simulation files.
