<stg><name>Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %h_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:2 %select_ln69_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln69

]]></Node>
<StgValue><ssdm name="select_ln69_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln69 = store i10 0, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc33.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc33.i.i:0 %t_7 = load i10 %t

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc33.i.i:1 %add_ln69 = add i10 %t_7, i10 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="10">
<![CDATA[
for.inc33.i.i:2 %zext_ln69_1 = zext i10 %t_7

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc33.i.i:3 %icmp_ln69 = icmp_eq  i33 %zext_ln69_1, i33 %select_ln69_read

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33.i.i:4 %br_ln69 = br i1 %icmp_ln69, void %for.inc33.split.i.i, void %for.inc36.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc33.split.i.i:0 %zext_ln69 = zext i10 %t_7

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc33.split.i.i:1 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33.split.i.i:2 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33.split.i.i:3 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:4 %att_0_addr = getelementptr i32 %att_0, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:5 %att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:6 %att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:7 %att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:8 %att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:9 %att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:10 %att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:11 %att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:12 %att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_8_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:13 %att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_9_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:14 %att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_10_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i:15 %att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="att_11_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc33.split.i.i:16 %switch_ln72 = switch i4 %h_read, void %arrayidx324.case.11.i.i, i4 0, void %arrayidx324.case.0.i.i, i4 1, void %arrayidx324.case.1.i.i, i4 2, void %arrayidx324.case.2.i.i, i4 3, void %arrayidx324.case.3.i.i, i4 4, void %arrayidx324.case.4.i.i, i4 5, void %arrayidx324.case.5.i.i, i4 6, void %arrayidx324.case.6.i.i, i4 7, void %arrayidx324.case.7.i.i, i4 8, void %arrayidx324.case.8.i.i, i4 9, void %arrayidx324.case.9.i.i, i4 10, void %arrayidx324.case.10.i.i

]]></Node>
<StgValue><ssdm name="switch_ln72"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.10.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.10.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.10.i.i:2 %store_ln72 = store i32 0, i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.10.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.9.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.9.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.9.i.i:2 %store_ln72 = store i32 0, i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.9.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.8.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.8.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.8.i.i:2 %store_ln72 = store i32 0, i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.8.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.7.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.7.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.7.i.i:2 %store_ln72 = store i32 0, i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.7.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.6.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.6.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.6.i.i:2 %store_ln72 = store i32 0, i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.6.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.5.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.5.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.5.i.i:2 %store_ln72 = store i32 0, i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.5.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.4.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.4.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.4.i.i:2 %store_ln72 = store i32 0, i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.4.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.3.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.3.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.3.i.i:2 %store_ln72 = store i32 0, i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.3.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.2.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.2.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.2.i.i:2 %store_ln72 = store i32 0, i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.2.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.1.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.1.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.1.i.i:2 %store_ln72 = store i32 0, i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.1.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.0.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.0.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.0.i.i:2 %store_ln72 = store i32 0, i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.0.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.11.i.i:0 %muxLogicRAMData_to_store_ln72 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln72"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.11.i.i:1 %muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln72"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.11.i.i:2 %store_ln72 = store i32 0, i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.11.i.i:3 %br_ln72 = br void %arrayidx324.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx324.exit.i.i:0 %store_ln69 = store i10 %add_ln69, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.exit.i.i:1 %br_ln69 = br void %for.inc33.i.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
for.inc36.i.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="select_ln69" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln69"/></StgValue>
</port>
<port id="89" name="att_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="att_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="att_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="att_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="att_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="att_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="att_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="att_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="att_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="att_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="att_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="att_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="att_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="h" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="103" from="StgValue_102" to="t" fromId="102" toId="4">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i4" to="h_read" fromId="104" toId="5">
</dataflow>
<dataflow id="106" from="h" to="h_read" fromId="101" toId="5">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i33" to="select_ln69_read" fromId="107" toId="6">
</dataflow>
<dataflow id="109" from="select_ln69" to="select_ln69_read" fromId="88" toId="6">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln69" fromId="110" toId="7">
</dataflow>
<dataflow id="112" from="t" to="store_ln69" fromId="4" toId="7">
</dataflow>
<dataflow id="113" from="t" to="t_7" fromId="4" toId="9">
</dataflow>
<dataflow id="114" from="t_7" to="add_ln69" fromId="9" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_115" to="add_ln69" fromId="115" toId="10">
</dataflow>
<dataflow id="117" from="t_7" to="zext_ln69_1" fromId="9" toId="11">
</dataflow>
<dataflow id="118" from="zext_ln69_1" to="icmp_ln69" fromId="11" toId="12">
</dataflow>
<dataflow id="119" from="select_ln69_read" to="icmp_ln69" fromId="6" toId="12">
</dataflow>
<dataflow id="120" from="icmp_ln69" to="br_ln69" fromId="12" toId="13">
</dataflow>
<dataflow id="121" from="t_7" to="zext_ln69" fromId="9" toId="14">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln70" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_102" to="specpipeline_ln70" fromId="102" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specpipeline_ln70" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specpipeline_ln70" fromId="125" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_125" to="specpipeline_ln70" fromId="125" toId="15">
</dataflow>
<dataflow id="130" from="empty_99" to="specpipeline_ln70" fromId="129" toId="15">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln71" fromId="131" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_133" to="speclooptripcount_ln71" fromId="133" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_135" to="speclooptripcount_ln71" fromId="135" toId="16">
</dataflow>
<dataflow id="138" from="StgValue_137" to="speclooptripcount_ln71" fromId="137" toId="16">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="139" toId="17">
</dataflow>
<dataflow id="142" from="empty_91" to="specloopname_ln69" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="att_0" to="att_0_addr" fromId="100" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_144" to="att_0_addr" fromId="144" toId="18">
</dataflow>
<dataflow id="146" from="zext_ln69" to="att_0_addr" fromId="14" toId="18">
</dataflow>
<dataflow id="147" from="att_1" to="att_1_addr" fromId="99" toId="19">
</dataflow>
<dataflow id="148" from="StgValue_144" to="att_1_addr" fromId="144" toId="19">
</dataflow>
<dataflow id="149" from="zext_ln69" to="att_1_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="150" from="att_2" to="att_2_addr" fromId="98" toId="20">
</dataflow>
<dataflow id="151" from="StgValue_144" to="att_2_addr" fromId="144" toId="20">
</dataflow>
<dataflow id="152" from="zext_ln69" to="att_2_addr" fromId="14" toId="20">
</dataflow>
<dataflow id="153" from="att_3" to="att_3_addr" fromId="97" toId="21">
</dataflow>
<dataflow id="154" from="StgValue_144" to="att_3_addr" fromId="144" toId="21">
</dataflow>
<dataflow id="155" from="zext_ln69" to="att_3_addr" fromId="14" toId="21">
</dataflow>
<dataflow id="156" from="att_4" to="att_4_addr" fromId="96" toId="22">
</dataflow>
<dataflow id="157" from="StgValue_144" to="att_4_addr" fromId="144" toId="22">
</dataflow>
<dataflow id="158" from="zext_ln69" to="att_4_addr" fromId="14" toId="22">
</dataflow>
<dataflow id="159" from="att_5" to="att_5_addr" fromId="95" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_144" to="att_5_addr" fromId="144" toId="23">
</dataflow>
<dataflow id="161" from="zext_ln69" to="att_5_addr" fromId="14" toId="23">
</dataflow>
<dataflow id="162" from="att_6" to="att_6_addr" fromId="94" toId="24">
</dataflow>
<dataflow id="163" from="StgValue_144" to="att_6_addr" fromId="144" toId="24">
</dataflow>
<dataflow id="164" from="zext_ln69" to="att_6_addr" fromId="14" toId="24">
</dataflow>
<dataflow id="165" from="att_7" to="att_7_addr" fromId="93" toId="25">
</dataflow>
<dataflow id="166" from="StgValue_144" to="att_7_addr" fromId="144" toId="25">
</dataflow>
<dataflow id="167" from="zext_ln69" to="att_7_addr" fromId="14" toId="25">
</dataflow>
<dataflow id="168" from="att_8" to="att_8_addr" fromId="92" toId="26">
</dataflow>
<dataflow id="169" from="StgValue_144" to="att_8_addr" fromId="144" toId="26">
</dataflow>
<dataflow id="170" from="zext_ln69" to="att_8_addr" fromId="14" toId="26">
</dataflow>
<dataflow id="171" from="att_9" to="att_9_addr" fromId="91" toId="27">
</dataflow>
<dataflow id="172" from="StgValue_144" to="att_9_addr" fromId="144" toId="27">
</dataflow>
<dataflow id="173" from="zext_ln69" to="att_9_addr" fromId="14" toId="27">
</dataflow>
<dataflow id="174" from="att_10" to="att_10_addr" fromId="90" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_144" to="att_10_addr" fromId="144" toId="28">
</dataflow>
<dataflow id="176" from="zext_ln69" to="att_10_addr" fromId="14" toId="28">
</dataflow>
<dataflow id="177" from="att_11" to="att_11_addr" fromId="89" toId="29">
</dataflow>
<dataflow id="178" from="StgValue_144" to="att_11_addr" fromId="144" toId="29">
</dataflow>
<dataflow id="179" from="zext_ln69" to="att_11_addr" fromId="14" toId="29">
</dataflow>
<dataflow id="180" from="h_read" to="switch_ln72" fromId="5" toId="30">
</dataflow>
<dataflow id="182" from="StgValue_181" to="switch_ln72" fromId="181" toId="30">
</dataflow>
<dataflow id="184" from="StgValue_183" to="switch_ln72" fromId="183" toId="30">
</dataflow>
<dataflow id="186" from="StgValue_185" to="switch_ln72" fromId="185" toId="30">
</dataflow>
<dataflow id="188" from="StgValue_187" to="switch_ln72" fromId="187" toId="30">
</dataflow>
<dataflow id="190" from="StgValue_189" to="switch_ln72" fromId="189" toId="30">
</dataflow>
<dataflow id="192" from="StgValue_191" to="switch_ln72" fromId="191" toId="30">
</dataflow>
<dataflow id="194" from="StgValue_193" to="switch_ln72" fromId="193" toId="30">
</dataflow>
<dataflow id="196" from="StgValue_195" to="switch_ln72" fromId="195" toId="30">
</dataflow>
<dataflow id="198" from="StgValue_197" to="switch_ln72" fromId="197" toId="30">
</dataflow>
<dataflow id="200" from="StgValue_199" to="switch_ln72" fromId="199" toId="30">
</dataflow>
<dataflow id="202" from="StgValue_201" to="switch_ln72" fromId="201" toId="30">
</dataflow>
<dataflow id="204" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="31">
</dataflow>
<dataflow id="205" from="att_10_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="28" toId="32">
</dataflow>
<dataflow id="206" from="StgValue_203" to="store_ln72" fromId="203" toId="33">
</dataflow>
<dataflow id="207" from="att_10_addr" to="store_ln72" fromId="28" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="35">
</dataflow>
<dataflow id="209" from="att_9_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="27" toId="36">
</dataflow>
<dataflow id="210" from="StgValue_203" to="store_ln72" fromId="203" toId="37">
</dataflow>
<dataflow id="211" from="att_9_addr" to="store_ln72" fromId="27" toId="37">
</dataflow>
<dataflow id="212" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="39">
</dataflow>
<dataflow id="213" from="att_8_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="26" toId="40">
</dataflow>
<dataflow id="214" from="StgValue_203" to="store_ln72" fromId="203" toId="41">
</dataflow>
<dataflow id="215" from="att_8_addr" to="store_ln72" fromId="26" toId="41">
</dataflow>
<dataflow id="216" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="43">
</dataflow>
<dataflow id="217" from="att_7_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="25" toId="44">
</dataflow>
<dataflow id="218" from="StgValue_203" to="store_ln72" fromId="203" toId="45">
</dataflow>
<dataflow id="219" from="att_7_addr" to="store_ln72" fromId="25" toId="45">
</dataflow>
<dataflow id="220" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="47">
</dataflow>
<dataflow id="221" from="att_6_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="24" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_203" to="store_ln72" fromId="203" toId="49">
</dataflow>
<dataflow id="223" from="att_6_addr" to="store_ln72" fromId="24" toId="49">
</dataflow>
<dataflow id="224" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="51">
</dataflow>
<dataflow id="225" from="att_5_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="23" toId="52">
</dataflow>
<dataflow id="226" from="StgValue_203" to="store_ln72" fromId="203" toId="53">
</dataflow>
<dataflow id="227" from="att_5_addr" to="store_ln72" fromId="23" toId="53">
</dataflow>
<dataflow id="228" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="55">
</dataflow>
<dataflow id="229" from="att_4_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="22" toId="56">
</dataflow>
<dataflow id="230" from="StgValue_203" to="store_ln72" fromId="203" toId="57">
</dataflow>
<dataflow id="231" from="att_4_addr" to="store_ln72" fromId="22" toId="57">
</dataflow>
<dataflow id="232" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="59">
</dataflow>
<dataflow id="233" from="att_3_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="21" toId="60">
</dataflow>
<dataflow id="234" from="StgValue_203" to="store_ln72" fromId="203" toId="61">
</dataflow>
<dataflow id="235" from="att_3_addr" to="store_ln72" fromId="21" toId="61">
</dataflow>
<dataflow id="236" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="63">
</dataflow>
<dataflow id="237" from="att_2_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="20" toId="64">
</dataflow>
<dataflow id="238" from="StgValue_203" to="store_ln72" fromId="203" toId="65">
</dataflow>
<dataflow id="239" from="att_2_addr" to="store_ln72" fromId="20" toId="65">
</dataflow>
<dataflow id="240" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="67">
</dataflow>
<dataflow id="241" from="att_1_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="19" toId="68">
</dataflow>
<dataflow id="242" from="StgValue_203" to="store_ln72" fromId="203" toId="69">
</dataflow>
<dataflow id="243" from="att_1_addr" to="store_ln72" fromId="19" toId="69">
</dataflow>
<dataflow id="244" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="71">
</dataflow>
<dataflow id="245" from="att_0_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="18" toId="72">
</dataflow>
<dataflow id="246" from="StgValue_203" to="store_ln72" fromId="203" toId="73">
</dataflow>
<dataflow id="247" from="att_0_addr" to="store_ln72" fromId="18" toId="73">
</dataflow>
<dataflow id="248" from="StgValue_203" to="muxLogicRAMData_to_store_ln72" fromId="203" toId="75">
</dataflow>
<dataflow id="249" from="att_11_addr" to="muxLogicRAMAddr_to_store_ln72" fromId="29" toId="76">
</dataflow>
<dataflow id="250" from="StgValue_203" to="store_ln72" fromId="203" toId="77">
</dataflow>
<dataflow id="251" from="att_11_addr" to="store_ln72" fromId="29" toId="77">
</dataflow>
<dataflow id="252" from="add_ln69" to="store_ln69" fromId="10" toId="79">
</dataflow>
<dataflow id="253" from="t" to="store_ln69" fromId="4" toId="79">
</dataflow>
<dataflow id="254" from="icmp_ln69" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="255" from="h_read" to="StgValue_2" fromId="5" toId="2">
</dataflow>
</dataflows>


</stg>
