<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3656" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3656{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3656{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3656{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3656{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3656{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t6_3656{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t7_3656{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3656{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t9_3656{left:69px;bottom:544px;letter-spacing:-0.17px;word-spacing:-0.81px;}
#ta_3656{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3656{left:69px;bottom:502px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tc_3656{left:69px;bottom:486px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#td_3656{left:670px;bottom:492px;}
#te_3656{left:685px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_3656{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tg_3656{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3656{left:69px;bottom:426px;}
#ti_3656{left:95px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3656{left:69px;bottom:403px;}
#tk_3656{left:95px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3656{left:95px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_3656{left:95px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tn_3656{left:69px;bottom:323px;letter-spacing:-0.09px;}
#to_3656{left:155px;bottom:323px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tp_3656{left:69px;bottom:299px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tq_3656{left:69px;bottom:282px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3656{left:69px;bottom:265px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#ts_3656{left:69px;bottom:240px;letter-spacing:-0.14px;}
#tt_3656{left:95px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tu_3656{left:95px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3656{left:69px;bottom:199px;letter-spacing:-0.15px;}
#tw_3656{left:95px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3656{left:69px;bottom:175px;letter-spacing:-0.15px;}
#ty_3656{left:95px;bottom:175px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3656{left:95px;bottom:158px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#t10_3656{left:69px;bottom:134px;letter-spacing:-0.13px;}
#t11_3656{left:95px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3656{left:95px;bottom:117px;letter-spacing:-0.48px;word-spacing:-0.09px;}
#t13_3656{left:317px;bottom:712px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t14_3656{left:418px;bottom:712px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t15_3656{left:416px;bottom:1046px;letter-spacing:0.28px;}
#t16_3656{left:624px;bottom:1045px;letter-spacing:0.13px;}
#t17_3656{left:624px;bottom:1021px;letter-spacing:0.13px;}
#t18_3656{left:621px;bottom:997px;letter-spacing:0.12px;}
#t19_3656{left:616px;bottom:1066px;}
#t1a_3656{left:264px;bottom:1068px;letter-spacing:0.2px;}
#t1b_3656{left:430px;bottom:1020px;letter-spacing:0.16px;}
#t1c_3656{left:621px;bottom:949px;letter-spacing:0.12px;}
#t1d_3656{left:621px;bottom:901px;letter-spacing:0.12px;}
#t1e_3656{left:621px;bottom:925px;letter-spacing:0.12px;}
#t1f_3656{left:621px;bottom:877px;letter-spacing:0.12px;}
#t1g_3656{left:621px;bottom:853px;letter-spacing:0.12px;}
#t1h_3656{left:621px;bottom:829px;letter-spacing:0.12px;}
#t1i_3656{left:621px;bottom:973px;letter-spacing:0.12px;}
#t1j_3656{left:428px;bottom:997px;letter-spacing:0.24px;}
#t1k_3656{left:428px;bottom:974px;letter-spacing:0.24px;}
#t1l_3656{left:428px;bottom:951px;letter-spacing:0.28px;}
#t1m_3656{left:428px;bottom:927px;letter-spacing:0.28px;}
#t1n_3656{left:430px;bottom:903px;letter-spacing:0.18px;}
#t1o_3656{left:430px;bottom:880px;letter-spacing:0.22px;}
#t1p_3656{left:428px;bottom:856px;letter-spacing:0.24px;}
#t1q_3656{left:428px;bottom:832px;letter-spacing:0.24px;}
#t1r_3656{left:433px;bottom:809px;letter-spacing:0.25px;}
#t1s_3656{left:435px;bottom:785px;letter-spacing:0.12px;}
#t1t_3656{left:429px;bottom:761px;letter-spacing:0.24px;}
#t1u_3656{left:621px;bottom:805px;letter-spacing:0.12px;}
#t1v_3656{left:627px;bottom:781px;letter-spacing:0.06px;}
#t1w_3656{left:621px;bottom:757px;letter-spacing:0.12px;}

.s1_3656{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3656{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3656{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3656{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3656{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3656{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3656{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3656{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3656{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3656{transform:scaleX(1.069);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3656" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3656Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3656" style="-webkit-user-select: none;"><object width="935" height="1210" data="3656/3656.svg" type="image/svg+xml" id="pdf3656" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3656" class="t s1_3656">18-24 </span><span id="t2_3656" class="t s1_3656">Vol. 3B </span>
<span id="t3_3656" class="t s2_3656">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3656" class="t s3_3656">Fields in the buffer management area of a DS save area are described in Section 18.4.9. </span>
<span id="t5_3656" class="t s3_3656">The format of a branch trace record and a PEBS record are the same as the 64-bit record formats shown in Figures </span>
<span id="t6_3656" class="t s3_3656">18-9 and Figures 18-10, with the exception that the branch predicted bit is not supported by Intel Core microarchi- </span>
<span id="t7_3656" class="t s3_3656">tecture or Intel Atom microarchitecture. The 64-bit record formats for BTS and PEBS apply to DS save area for all </span>
<span id="t8_3656" class="t s3_3656">operating modes. </span>
<span id="t9_3656" class="t s3_3656">The procedures used to program IA32_DEBUGCTL MSR to set up a BTS buffer or a CPL-qualified BTS are described </span>
<span id="ta_3656" class="t s3_3656">in Section 18.4.9.3 and Section 18.4.9.4. </span>
<span id="tb_3656" class="t s3_3656">Required elements for writing a DS interrupt service routine are largely the same on processors that support using </span>
<span id="tc_3656" class="t s3_3656">DS Save area for BTS or PEBS records. However, on processors based on Intel NetBurst </span>
<span id="td_3656" class="t s4_3656">® </span>
<span id="te_3656" class="t s3_3656">microarchitecture, re- </span>
<span id="tf_3656" class="t s3_3656">enabling counting requires writing to CCCRs. But a DS interrupt service routine on processors supporting architec- </span>
<span id="tg_3656" class="t s3_3656">tural performance monitoring should: </span>
<span id="th_3656" class="t s5_3656">• </span><span id="ti_3656" class="t s3_3656">Re-enable the enable bits in IA32_PERF_GLOBAL_CTRL MSR if it is servicing an overflow PMI due to PEBS. </span>
<span id="tj_3656" class="t s5_3656">• </span><span id="tk_3656" class="t s3_3656">Clear overflow indications by writing to IA32_PERF_GLOBAL_OVF_CTRL when a counting configuration is </span>
<span id="tl_3656" class="t s3_3656">changed. This includes bit 62 (ClrOvfBuffer) and the overflow indication of counters used in either PEBS or </span>
<span id="tm_3656" class="t s3_3656">general-purpose counting (specifically: bits 0 or 1; see Figures 20-3). </span>
<span id="tn_3656" class="t s6_3656">18.4.9.2 </span><span id="to_3656" class="t s6_3656">Setting Up the DS Save Area </span>
<span id="tp_3656" class="t s3_3656">To save branch records with the BTS buffer, the DS save area must first be set up in memory as described in the </span>
<span id="tq_3656" class="t s3_3656">following procedure (See Section 20.6.2.4.1, “Setting up the PEBS Buffer,” for instructions for setting up a PEBS </span>
<span id="tr_3656" class="t s3_3656">buffer, respectively, in the DS save area): </span>
<span id="ts_3656" class="t s3_3656">1. </span><span id="tt_3656" class="t s3_3656">Create the DS buffer management information area in memory (see Section 18.4.9, “BTS and DS Save Area,” </span>
<span id="tu_3656" class="t s3_3656">and Section 18.4.9.1, “64 Bit Format of the DS Save Area”). Also see the additional notes in this section. </span>
<span id="tv_3656" class="t s3_3656">2. </span><span id="tw_3656" class="t s3_3656">Write the base linear address of the DS buffer management area into the IA32_DS_AREA MSR. </span>
<span id="tx_3656" class="t s3_3656">3. </span><span id="ty_3656" class="t s3_3656">Set up the performance counter entry in the xAPIC LVT for fixed delivery and edge sensitive. See Section </span>
<span id="tz_3656" class="t s3_3656">11.5.1, “Local Vector Table.” </span>
<span id="t10_3656" class="t s3_3656">4. </span><span id="t11_3656" class="t s3_3656">Establish an interrupt handler in the IDT for the vector associated with the performance counter entry in the </span>
<span id="t12_3656" class="t s3_3656">xAPIC LVT. </span>
<span id="t13_3656" class="t s7_3656">Figure 18-10. </span><span id="t14_3656" class="t s7_3656">64-bit PEBS Record Format </span>
<span id="t15_3656" class="t v0_3656 s8_3656">RFLAGS </span><span id="t16_3656" class="t s9_3656">0H </span>
<span id="t17_3656" class="t s9_3656">8H </span>
<span id="t18_3656" class="t s9_3656">10H </span>
<span id="t19_3656" class="t s9_3656">0 </span>
<span id="t1a_3656" class="t s9_3656">63 </span>
<span id="t1b_3656" class="t s9_3656">RIP </span>
<span id="t1c_3656" class="t s9_3656">20H </span>
<span id="t1d_3656" class="t s9_3656">30H </span>
<span id="t1e_3656" class="t s9_3656">28H </span>
<span id="t1f_3656" class="t s9_3656">38H </span>
<span id="t1g_3656" class="t s9_3656">40H </span>
<span id="t1h_3656" class="t s9_3656">48H </span>
<span id="t1i_3656" class="t s9_3656">18H </span>
<span id="t1j_3656" class="t v0_3656 s8_3656">RAX </span>
<span id="t1k_3656" class="t v0_3656 s8_3656">RBX </span>
<span id="t1l_3656" class="t v0_3656 s8_3656">RCX </span>
<span id="t1m_3656" class="t v0_3656 s8_3656">RDX </span>
<span id="t1n_3656" class="t v0_3656 s8_3656">RSI </span>
<span id="t1o_3656" class="t v0_3656 s8_3656">RDI </span>
<span id="t1p_3656" class="t v0_3656 s8_3656">RBP </span>
<span id="t1q_3656" class="t v0_3656 s8_3656">RSP </span>
<span id="t1r_3656" class="t v0_3656 s8_3656">R8 </span>
<span id="t1s_3656" class="t v0_3656 s8_3656">... </span>
<span id="t1t_3656" class="t v0_3656 s8_3656">R15 </span>
<span id="t1u_3656" class="t s9_3656">50H </span>
<span id="t1v_3656" class="t s9_3656">... </span>
<span id="t1w_3656" class="t s9_3656">88H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
