@W: MT529 :"f:\machxo2_breakout_board\pseudo_adc.v":51:0:51:5|Found inferred clock Default_w_standby_top|osc_clk_inferred_clock which controls 34 sequential elements including adc_result[10:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
