{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 00:45:02 2018 " "Info: Processing started: Fri Apr 20 00:45:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench-arch_test " "Info: Found design unit 1: test_bench-arch_test" {  } { { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Info: Found entity 1: test_bench" {  } { { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_unit-test_arch " "Info: Found design unit 1: test_unit-test_arch" {  } { { "test_unit.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_unit.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_unit " "Info: Found entity 1: test_unit" {  } { { "test_unit.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_unit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s test_bench.vhd(24) " "Error (10482): VHDL error at test_bench.vhd(24): object \"s\" is used but not declared" {  } { { "test_bench.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/test_bench/test_bench.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Error: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 20 00:45:03 2018 " "Error: Processing ended: Fri Apr 20 00:45:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
