{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638993697816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638993697820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 15:01:37 2021 " "Processing started: Wed Dec 08 15:01:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638993697820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993697820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993697820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638993698150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638993698150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START Final_Project.v(4) " "Verilog HDL Declaration information at Final_Project.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638993706451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638993706452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638993706510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Final_Project.v(322) " "Verilog HDL assignment warning at Final_Project.v(322): truncated value with size 32 to match size of target (27)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638993706515 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_Project.v(1436) " "Verilog HDL Case Statement warning at Final_Project.v(1436): incomplete case statement has no default case item" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1436 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638993706557 "|Final_Project"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Final_Project.v(1436) " "Verilog HDL Case Statement information at Final_Project.v(1436): all case item expressions in this case statement are onehot" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1436 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638993706557 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led Final_Project.v(1434) " "Verilog HDL Always Construct warning at Final_Project.v(1434): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638993706559 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_fail Final_Project.v(1434) " "Verilog HDL Always Construct warning at Final_Project.v(1434): inferring latch(es) for variable \"led_fail\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638993706559 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[0\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[0\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706568 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[1\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[1\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706568 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[2\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[2\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706568 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[3\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[3\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706568 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[4\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[4\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706568 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[5\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[5\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706568 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_fail\[6\] Final_Project.v(1434) " "Inferred latch for \"led_fail\[6\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706569 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] Final_Project.v(1434) " "Inferred latch for \"led\[0\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706569 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] Final_Project.v(1434) " "Inferred latch for \"led\[1\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706569 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] Final_Project.v(1434) " "Inferred latch for \"led\[2\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706569 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] Final_Project.v(1434) " "Inferred latch for \"led\[3\]\" at Final_Project.v(1434)" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993706569 "|Final_Project"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_fail\[5\]\$latch led_fail\[0\]\$latch " "Duplicate LATCH primitive \"led_fail\[5\]\$latch\" merged with LATCH primitive \"led_fail\[0\]\$latch\"" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638993708810 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_fail\[4\]\$latch led_fail\[0\]\$latch " "Duplicate LATCH primitive \"led_fail\[4\]\$latch\" merged with LATCH primitive \"led_fail\[0\]\$latch\"" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638993708810 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_fail\[3\]\$latch led_fail\[0\]\$latch " "Duplicate LATCH primitive \"led_fail\[3\]\$latch\" merged with LATCH primitive \"led_fail\[0\]\$latch\"" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638993708810 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_fail\[2\]\$latch led_fail\[0\]\$latch " "Duplicate LATCH primitive \"led_fail\[2\]\$latch\" merged with LATCH primitive \"led_fail\[0\]\$latch\"" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638993708810 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_fail\[1\]\$latch led_fail\[0\]\$latch " "Duplicate LATCH primitive \"led_fail\[1\]\$latch\" merged with LATCH primitive \"led_fail\[0\]\$latch\"" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638993708810 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1638993708810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_fail\[0\]\$latch " "Latch led_fail\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S.DONE " "Ports D and ENA on the latch are fed by the same signal S.DONE" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638993708810 ""}  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638993708810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_fail\[6\] GND " "Pin \"led_fail\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/Final_Project.v" 1434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638993708897 "|Final_Project|led_fail[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638993708897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638993708960 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638993709296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/Year 2/Semester 1/ECE 287/ECE_Project/output_files/Final_Project.map.smsg " "Generated suppressed messages file D:/School/Year 2/Semester 1/ECE 287/ECE_Project/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993709398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638993709563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638993709563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638993709759 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638993709759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Implemented 406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638993709759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638993709759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638993709856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 15:01:49 2021 " "Processing ended: Wed Dec 08 15:01:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638993709856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638993709856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638993709856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638993709856 ""}
