Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 10 18:15:47 2018
| Host         : ECTET-1360-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   169 |
| Unused register locations in slices containing registers |   409 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             285 |          111 |
| No           | No                    | Yes                    |              65 |           28 |
| No           | Yes                   | No                     |             175 |           66 |
| Yes          | No                    | No                     |            1825 |          588 |
| Yes          | No                    | Yes                    |             314 |          116 |
| Yes          | Yes                   | No                     |             615 |          182 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                           Clock Signal                                                          |                                                                                                  Enable Signal                                                                                                 |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                       |                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                       |                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b_pipe/reset                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                            |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0]_0[0]                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/serial_receiver_axi_9ch_0/U0/serial_receiver_axi_9ch_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                     | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/serial_receiver_axi_9ch_0/U0/serial_receiver_axi_9ch_v1_0_S00_AXI_inst/p_0_in          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_araddr                                                                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/serial_receiver_axi_9ch_0/U0/serial_receiver_axi_9ch_v1_0_S00_AXI_inst/p_0_in          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/counter[4]_i_1_n_0                                                                                                       | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/uart_0/U0/byte_count[4]_i_1_n_0                                                                                                                | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/state                                                                                               | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/buf_pointer                                                                                             | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/temp_data[14]_i_2_n_0                                                                                                    | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/temp_data[14]_i_1_n_0                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/temp_data[7]_i_1_n_0                                                                                                     | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/temp_data[14]_i_1_n_0                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/rdata[7]_i_1_n_0                                                                                        | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][23]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/uart_0/U0/tick_count[7]_i_1_n_0                                                                                                                | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/sda_shift_0                                                                                             | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][23]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][31]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][39]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][47]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][55]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[0][63]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/uart_0/U0/output_sig[7]_i_1_n_0                                                                                                                | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][31]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][39]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][47]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][55]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers[1][63]_i_1_n_0                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/uart_0/U0/rx_high_counter                                                                                                                      | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/addr[3]_i_1_n_0                                                                                     | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/fetched_instruction[15]_i_1_n_0                                                                     |                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch0[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch4[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch1[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch6[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch2[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch3[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch8[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch7[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/serial_receiver_axi_9ch_0/U0/serial_receiver_axi_9ch_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0                                                   | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/serial_receiver_axi_9ch_0/U0/serial_receiver_axi_9ch_v1_0_S00_AXI_inst/p_0_in          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/packet_collector_0/U0/ch5[10]_i_1_n_0                                                                                                          | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/I2C_master_inst/last_addr[4]_i_1_n_0                                                                                    | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                        |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__7_n_0                                                                                |                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                        |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                     |                                                                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__3_n_0                                                                                |                                                                                                                                                        |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                                                   |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[32][0]                                         |                                                                                                                                                        |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_addr                                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/receiver_wrapper_0/U0/receiver_i/receiver_i/receiver/util_vector_logic_0/Res[0]                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_rresp                                                                            | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |             16 |
|  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/E[0] |                                                                                                                                                                                                                |                                                                                                                                                        |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_rep[4]_i_1_n_0                                                                              | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                        |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                                        |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/sleep_counter[19]_i_2_n_0                                                                           | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/sleep_counter[19]_i_1_n_0                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/blink_0/U0/output_sig_i_2_n_0                                                                                                               |                9 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               11 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                 |                                                                                                                                                        |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                 |                                                                                                                                                        |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                        |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                                        |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                        |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                        |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_axi_rready[5]                                                                                           |                                                                                                                                                        |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                           |                                                                                                                                                        |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_axi_rready[6]                                                                                           |                                                                                                                                                        |               19 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                           |                                                                                                                                                        |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                           |                                                                                                                                                        |               20 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r_pipe/m_axi_rready[7]                                                                                           |                                                                                                                                                        |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_axi_rready[4]                                                                                           |                                                                                                                                                        |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                           |                                                                                                                                                        |               19 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                        |                                                                                                                                                        |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                        |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           |                                                                                                                                                        |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                          |                                                                                                                                                        |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                        |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                        |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                                        |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]                                        |                                                                                                                                                        |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_4[0]                                        |                                                                                                                                                        |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                        |                                                                                                                                                        |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46][0]                                         |                                                                                                                                                        |               19 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_3[0]                                        |                                                                                                                                                        |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                                        |               14 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                        |               13 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                        |               19 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                                        |               16 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                                        |               16 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                                        |               14 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                                        |               18 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               18 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               18 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                                        |               14 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               28 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               24 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                 |                                                                                                                                                                                                                |                                                                                                                                                        |              105 |            270 |
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     3 |
| 4      |                    26 |
| 5      |                     5 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                    20 |
| 9      |                     7 |
| 11     |                    10 |
| 12     |                    12 |
| 13     |                     3 |
| 14     |                    12 |
| 15     |                    18 |
| 16+    |                    49 |
+--------+-----------------------+


